TimeQuest Timing Analyzer report for DE0_NANO
Tue Feb 14 15:09:30 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 24. Slow 1200mV 85C Model Removal: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Slow 1200mV 85C Model Metastability Summary
 33. Slow 1200mV 0C Model Fmax Summary
 34. Slow 1200mV 0C Model Setup Summary
 35. Slow 1200mV 0C Model Hold Summary
 36. Slow 1200mV 0C Model Recovery Summary
 37. Slow 1200mV 0C Model Removal Summary
 38. Slow 1200mV 0C Model Minimum Pulse Width Summary
 39. Slow 1200mV 0C Model Setup: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 41. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Hold: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Recovery: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 47. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 50. Slow 1200mV 0C Model Removal: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Slow 1200mV 0C Model Metastability Summary
 59. Fast 1200mV 0C Model Setup Summary
 60. Fast 1200mV 0C Model Hold Summary
 61. Fast 1200mV 0C Model Recovery Summary
 62. Fast 1200mV 0C Model Removal Summary
 63. Fast 1200mV 0C Model Minimum Pulse Width Summary
 64. Fast 1200mV 0C Model Setup: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 66. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 67. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 68. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Hold: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Recovery: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 72. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 73. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 74. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 75. Fast 1200mV 0C Model Removal: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 79. Setup Times
 80. Hold Times
 81. Clock to Output Times
 82. Minimum Clock to Output Times
 83. Fast 1200mV 0C Model Metastability Summary
 84. Multicorner Timing Analysis Summary
 85. Setup Times
 86. Hold Times
 87. Clock to Output Times
 88. Minimum Clock to Output Times
 89. Board Trace Model Assignments
 90. Input Transition Times
 91. Signal Integrity Metrics (Slow 1200mv 0c Model)
 92. Signal Integrity Metrics (Slow 1200mv 85c Model)
 93. Signal Integrity Metrics (Fast 1200mv 0c Model)
 94. Setup Transfers
 95. Hold Transfers
 96. Recovery Transfers
 97. Removal Transfers
 98. Report TCCS
 99. Report RSKM
100. Unconstrained Paths
101. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE0_NANO                                            ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE22F17C6                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE0_NANO.sdc  ; OK     ; Tue Feb 14 15:09:26 2017 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------+---------------------------------------------------------------------+
; Clock Name                                                      ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                            ; Targets                                                             ;
+-----------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------+---------------------------------------------------------------------+
; altera_reserved_tck                                             ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                   ; { altera_reserved_tck }                                             ;
; CLOCK_50                                                        ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                   ; { CLOCK_50 }                                                        ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.303  ; 33.0 MHz  ; 0.000  ; 15.151 ; 50.00      ; 50        ; 33          ;       ;        ;           ;            ; false    ; CLOCK_50 ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 30.303  ; 33.0 MHz  ; 10.101 ; 25.252 ; 50.00      ; 50        ; 33          ; 120.0 ;        ;           ;            ; false    ; CLOCK_50 ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+-----------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                    ;
+------------+-----------------+-----------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                      ; Note ;
+------------+-----------------+-----------------------------------------------------------------+------+
; 45.61 MHz  ; 45.61 MHz       ; CLOCK_50                                                        ;      ;
; 85.38 MHz  ; 85.38 MHz       ; altera_reserved_tck                                             ;      ;
; 167.48 MHz ; 167.48 MHz      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                      ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -6.192 ; -104.925      ;
; CLOCK_50                                                        ; -1.934 ; -28.342       ;
; altera_reserved_tck                                             ; 44.144 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                      ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                        ; 0.296 ; 0.000         ;
; altera_reserved_tck                                             ; 0.358 ; 0.000         ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.579 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                   ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.495 ; -210.909      ;
; CLOCK_50                                                        ; 17.178 ; 0.000         ;
; altera_reserved_tck                                             ; 48.568 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                   ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                             ; 0.885 ; 0.000         ;
; CLOCK_50                                                        ; 1.954 ; 0.000         ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.786 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                        ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                        ; 9.484  ; 0.000         ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.904 ; 0.000         ;
; altera_reserved_tck                                             ; 49.487 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -6.192 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.775      ;
; -6.191 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.774      ;
; -6.190 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.773      ;
; -6.190 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.773      ;
; -6.190 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.773      ;
; -6.190 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.773      ;
; -6.190 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.773      ;
; -6.189 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.772      ;
; -6.189 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.772      ;
; -6.185 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.768      ;
; -6.185 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.768      ;
; -6.144 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.725      ;
; -6.141 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.722      ;
; -6.141 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.722      ;
; -6.140 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.721      ;
; -6.139 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.720      ;
; -6.139 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.720      ;
; -6.118 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.701      ;
; -6.116 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.699      ;
; -6.115 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.983     ; 4.693      ;
; -6.115 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.698      ;
; -6.113 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.696      ;
; -6.111 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.983     ; 4.689      ;
; -6.111 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.694      ;
; -6.110 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.693      ;
; -6.109 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.692      ;
; -6.108 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.687      ;
; -6.108 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.691      ;
; -6.107 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.983     ; 4.685      ;
; -6.107 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.686      ;
; -6.107 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.690      ;
; -6.106 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.983     ; 4.684      ;
; -6.106 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.685      ;
; -6.106 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.685      ;
; -6.106 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.685      ;
; -6.106 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.685      ;
; -6.106 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.685      ;
; -6.106 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.685      ;
; -6.105 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.983     ; 4.683      ;
; -6.105 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.983     ; 4.683      ;
; -6.105 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.684      ;
; -6.105 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.688      ;
; -6.103 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.682      ;
; -6.101 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.680      ;
; -6.101 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.684      ;
; -6.099 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.682      ;
; -6.097 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.678      ;
; -6.097 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.680      ;
; -6.093 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.674      ;
; -6.093 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.676      ;
; -6.093 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.676      ;
; -6.087 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.670      ;
; -6.087 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.670      ;
; -6.087 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.670      ;
; -6.087 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.670      ;
; -6.086 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.667      ;
; -6.086 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.669      ;
; -6.086 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.669      ;
; -6.086 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.669      ;
; -6.085 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.666      ;
; -6.085 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.666      ;
; -6.085 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.668      ;
; -6.085 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.668      ;
; -6.085 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.668      ;
; -6.084 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.665      ;
; -6.084 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.667      ;
; -6.084 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.667      ;
; -6.084 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.667      ;
; -6.083 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.664      ;
; -6.082 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.663      ;
; -6.082 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.665      ;
; -6.081 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.662      ;
; -6.081 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.662      ;
; -6.081 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.662      ;
; -6.081 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.662      ;
; -6.081 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.662      ;
; -6.081 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.664      ;
; -6.080 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.661      ;
; -6.080 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.661      ;
; -6.079 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.662      ;
; -6.077 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.660      ;
; -6.076 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.657      ;
; -6.076 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.980     ; 4.657      ;
; -6.075 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.658      ;
; -6.074 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.657      ;
; -6.072 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.655      ;
; -6.070 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.653      ;
; -6.069 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.648      ;
; -6.068 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.647      ;
; -6.068 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.651      ;
; -6.067 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.646      ;
; -6.066 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.645      ;
; -6.066 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.645      ;
; -6.066 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.645      ;
; -6.066 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.645      ;
; -6.066 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.645      ;
; -6.066 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.645      ;
; -6.063 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.642      ;
; -6.058 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.982     ; 4.637      ;
; -6.058 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.978     ; 4.641      ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                                                                                                ; Launch Clock                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.934 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                           ; mtl_controller:comb_5|ColorData[17]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.462      ; 3.928      ;
; -1.934 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                           ; mtl_controller:comb_5|ColorData[18]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.462      ; 3.928      ;
; -1.934 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                           ; mtl_controller:comb_5|ColorData[19]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.462      ; 3.928      ;
; -1.934 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                           ; mtl_controller:comb_5|ColorData[20]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.462      ; 3.928      ;
; -1.934 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                           ; mtl_controller:comb_5|ColorData[21]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.462      ; 3.928      ;
; -1.934 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                           ; mtl_controller:comb_5|ColorData[23]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.462      ; 3.928      ;
; -1.934 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                           ; mtl_controller:comb_5|ColorData[8]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.462      ; 3.928      ;
; -1.934 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                           ; mtl_controller:comb_5|ColorData[12]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.462      ; 3.928      ;
; -1.934 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                           ; mtl_controller:comb_5|ColorData[14]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.462      ; 3.928      ;
; -1.934 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                           ; mtl_controller:comb_5|ColorData[13]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.462      ; 3.928      ;
; -1.934 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                           ; mtl_controller:comb_5|ColorData[4]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.462      ; 3.928      ;
; -1.934 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]                                           ; mtl_controller:comb_5|ColorData[7]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.462      ; 3.928      ;
; -1.926 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][1]  ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50                                                        ; CLOCK_50    ; 20.000       ; -0.087     ; 21.834     ;
; -1.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                            ; mtl_controller:comb_5|ColorData[17]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.256      ;
; -1.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                            ; mtl_controller:comb_5|ColorData[18]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.256      ;
; -1.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                            ; mtl_controller:comb_5|ColorData[19]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.256      ;
; -1.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                            ; mtl_controller:comb_5|ColorData[20]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.256      ;
; -1.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                            ; mtl_controller:comb_5|ColorData[21]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.256      ;
; -1.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                            ; mtl_controller:comb_5|ColorData[23]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.256      ;
; -1.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                            ; mtl_controller:comb_5|ColorData[8]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.256      ;
; -1.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                            ; mtl_controller:comb_5|ColorData[12]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.256      ;
; -1.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                            ; mtl_controller:comb_5|ColorData[14]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.256      ;
; -1.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                            ; mtl_controller:comb_5|ColorData[13]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.256      ;
; -1.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                            ; mtl_controller:comb_5|ColorData[4]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.256      ;
; -1.892 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]                                            ; mtl_controller:comb_5|ColorData[7]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.256      ;
; -1.835 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                            ; mtl_controller:comb_5|ColorData[17]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.195      ;
; -1.835 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                            ; mtl_controller:comb_5|ColorData[18]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.195      ;
; -1.835 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                            ; mtl_controller:comb_5|ColorData[19]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.195      ;
; -1.835 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                            ; mtl_controller:comb_5|ColorData[20]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.195      ;
; -1.835 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                            ; mtl_controller:comb_5|ColorData[21]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.195      ;
; -1.835 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                            ; mtl_controller:comb_5|ColorData[23]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.195      ;
; -1.835 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                            ; mtl_controller:comb_5|ColorData[8]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.195      ;
; -1.835 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                            ; mtl_controller:comb_5|ColorData[12]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.195      ;
; -1.835 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                            ; mtl_controller:comb_5|ColorData[14]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.195      ;
; -1.835 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                            ; mtl_controller:comb_5|ColorData[13]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.195      ;
; -1.835 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                            ; mtl_controller:comb_5|ColorData[4]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.195      ;
; -1.835 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]                                            ; mtl_controller:comb_5|ColorData[7]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.195      ;
; -1.831 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                            ; mtl_controller:comb_5|ColorData[17]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.191      ;
; -1.831 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                            ; mtl_controller:comb_5|ColorData[18]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.191      ;
; -1.831 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                            ; mtl_controller:comb_5|ColorData[19]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.191      ;
; -1.831 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                            ; mtl_controller:comb_5|ColorData[20]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.191      ;
; -1.831 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                            ; mtl_controller:comb_5|ColorData[21]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.191      ;
; -1.831 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                            ; mtl_controller:comb_5|ColorData[23]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.191      ;
; -1.831 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                            ; mtl_controller:comb_5|ColorData[8]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.191      ;
; -1.831 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                            ; mtl_controller:comb_5|ColorData[12]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.191      ;
; -1.831 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                            ; mtl_controller:comb_5|ColorData[14]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.191      ;
; -1.831 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                            ; mtl_controller:comb_5|ColorData[13]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.191      ;
; -1.831 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                            ; mtl_controller:comb_5|ColorData[4]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.191      ;
; -1.831 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]                                            ; mtl_controller:comb_5|ColorData[7]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.828      ; 4.191      ;
; -1.788 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][2] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0] ; CLOCK_50                                                        ; CLOCK_50    ; 20.000       ; -0.059     ; 21.724     ;
; -1.784 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                            ; mtl_controller:comb_5|ColorData[17]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.148      ;
; -1.784 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                            ; mtl_controller:comb_5|ColorData[18]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.148      ;
; -1.784 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                            ; mtl_controller:comb_5|ColorData[19]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.148      ;
; -1.784 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                            ; mtl_controller:comb_5|ColorData[20]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.148      ;
; -1.784 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                            ; mtl_controller:comb_5|ColorData[21]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.148      ;
; -1.784 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                            ; mtl_controller:comb_5|ColorData[23]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.148      ;
; -1.784 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                            ; mtl_controller:comb_5|ColorData[8]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.148      ;
; -1.784 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                            ; mtl_controller:comb_5|ColorData[12]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.148      ;
; -1.784 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                            ; mtl_controller:comb_5|ColorData[14]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.148      ;
; -1.784 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                            ; mtl_controller:comb_5|ColorData[13]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.148      ;
; -1.784 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                            ; mtl_controller:comb_5|ColorData[4]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.148      ;
; -1.784 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]                                            ; mtl_controller:comb_5|ColorData[7]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.148      ;
; -1.776 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[5][2]  ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; CLOCK_50                                                        ; CLOCK_50    ; 20.000       ; -0.087     ; 21.684     ;
; -1.721 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                            ; mtl_controller:comb_5|ColorData[17]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.085      ;
; -1.721 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                            ; mtl_controller:comb_5|ColorData[18]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.085      ;
; -1.721 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                            ; mtl_controller:comb_5|ColorData[19]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.085      ;
; -1.721 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                            ; mtl_controller:comb_5|ColorData[20]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.085      ;
; -1.721 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                            ; mtl_controller:comb_5|ColorData[21]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.085      ;
; -1.721 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                            ; mtl_controller:comb_5|ColorData[23]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.085      ;
; -1.721 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                            ; mtl_controller:comb_5|ColorData[8]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.085      ;
; -1.721 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                            ; mtl_controller:comb_5|ColorData[12]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.085      ;
; -1.721 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                            ; mtl_controller:comb_5|ColorData[14]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.085      ;
; -1.721 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                            ; mtl_controller:comb_5|ColorData[13]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.085      ;
; -1.721 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                            ; mtl_controller:comb_5|ColorData[4]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.085      ;
; -1.721 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]                                            ; mtl_controller:comb_5|ColorData[7]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.085      ;
; -1.712 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                            ; mtl_controller:comb_5|ColorData[17]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.076      ;
; -1.712 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                            ; mtl_controller:comb_5|ColorData[18]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.076      ;
; -1.712 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                            ; mtl_controller:comb_5|ColorData[19]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.076      ;
; -1.712 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                            ; mtl_controller:comb_5|ColorData[20]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.076      ;
; -1.712 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                            ; mtl_controller:comb_5|ColorData[21]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.076      ;
; -1.712 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                            ; mtl_controller:comb_5|ColorData[23]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.076      ;
; -1.712 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                            ; mtl_controller:comb_5|ColorData[8]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.076      ;
; -1.712 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                            ; mtl_controller:comb_5|ColorData[12]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.076      ;
; -1.712 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                            ; mtl_controller:comb_5|ColorData[14]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.076      ;
; -1.712 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                            ; mtl_controller:comb_5|ColorData[13]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.076      ;
; -1.712 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                            ; mtl_controller:comb_5|ColorData[4]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.076      ;
; -1.712 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]                                            ; mtl_controller:comb_5|ColorData[7]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.076      ;
; -1.710 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                            ; mtl_controller:comb_5|ColorData[17]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.074      ;
; -1.710 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]                                            ; mtl_controller:comb_5|ColorData[17]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.074      ;
; -1.710 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                            ; mtl_controller:comb_5|ColorData[18]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.074      ;
; -1.710 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]                                            ; mtl_controller:comb_5|ColorData[18]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.074      ;
; -1.710 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                            ; mtl_controller:comb_5|ColorData[19]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.074      ;
; -1.710 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]                                            ; mtl_controller:comb_5|ColorData[19]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.074      ;
; -1.710 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                            ; mtl_controller:comb_5|ColorData[20]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.074      ;
; -1.710 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]                                            ; mtl_controller:comb_5|ColorData[20]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.074      ;
; -1.710 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                            ; mtl_controller:comb_5|ColorData[21]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.074      ;
; -1.710 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]                                            ; mtl_controller:comb_5|ColorData[21]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.074      ;
; -1.710 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                            ; mtl_controller:comb_5|ColorData[23]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.074      ;
; -1.710 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]                                            ; mtl_controller:comb_5|ColorData[23]                                                                                    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.074      ;
; -1.710 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]                                            ; mtl_controller:comb_5|ColorData[8]                                                                                     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.832      ; 4.074      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.144 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 6.042      ;
; 44.147 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 6.039      ;
; 44.314 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 5.872      ;
; 44.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 5.791      ;
; 44.645 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 5.542      ;
; 44.696 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 5.484      ;
; 44.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 5.485      ;
; 44.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 5.352      ;
; 44.821 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 5.363      ;
; 44.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 5.361      ;
; 44.873 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 5.314      ;
; 44.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 5.285      ;
; 44.925 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 5.261      ;
; 45.021 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 5.163      ;
; 45.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 4.980      ;
; 45.217 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 4.974      ;
; 45.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 4.951      ;
; 45.541 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 4.640      ;
; 45.608 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 4.584      ;
; 45.899 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.296      ;
; 46.933 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.254      ;
; 47.095 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 3.089      ;
; 47.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.982      ;
; 47.288 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 2.892      ;
; 47.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.830      ;
; 47.447 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.739      ;
; 47.891 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 2.289      ;
; 48.790 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 1.406      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.003      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.976      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.976      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.976      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.976      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.976      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.976      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.976      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.976      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.976      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.976      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.976      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.976      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.976      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.976      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.976      ;
; 94.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.976      ;
; 95.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.923      ;
; 95.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.923      ;
; 95.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.923      ;
; 95.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.923      ;
; 95.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.923      ;
; 95.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.923      ;
; 95.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.923      ;
; 95.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.923      ;
; 95.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.923      ;
; 95.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.923      ;
; 95.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.923      ;
; 95.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.923      ;
; 95.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.923      ;
; 95.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.923      ;
; 95.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.923      ;
; 95.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.923      ;
; 95.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.918      ;
; 95.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.918      ;
; 95.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.918      ;
; 95.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.918      ;
; 95.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.918      ;
; 95.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.918      ;
; 95.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.918      ;
; 95.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.918      ;
; 95.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.918      ;
; 95.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.918      ;
; 95.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.918      ;
; 95.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.918      ;
; 95.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.918      ;
; 95.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.918      ;
; 95.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.918      ;
; 95.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.918      ;
; 95.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.899      ;
; 95.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.899      ;
; 95.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.899      ;
; 95.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.899      ;
; 95.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.899      ;
; 95.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.899      ;
; 95.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.899      ;
; 95.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.899      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.296 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.865      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.881      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.878      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.878      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.881      ;
; 0.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.879      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.881      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.884      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.891      ;
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 0.881      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.889      ;
; 0.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.901      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.914      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.375      ; 0.910      ;
; 0.357 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                                                                                                                                                                       ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                                                                                                                                           ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.592      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.592      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                           ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                                                                                            ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_north|active                                                                                                                                                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_north|active                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_zoom_in|active                                                                                                                                                                                                                               ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_zoom_in|active                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_west|active                                                                                                                                                                                                                                  ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_west|active                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_east|active                                                                                                                                                                                                                                  ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_east|active                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                                                                                          ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                                            ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                            ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                                ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                                                                                                                           ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                                                                                                                           ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                                                                                                                           ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                                                                                           ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                                                                                                                          ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                                                                                          ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                             ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_south|active                                                                                                                                                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_south|active                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                                        ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.592      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.592      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.592      ;
; 0.361 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                                                                                              ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.593      ;
; 0.361 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.593      ;
; 0.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.593      ;
; 0.361 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.594      ;
; 0.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.595      ;
; 0.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.589      ;
; 0.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.590      ;
; 0.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.589      ;
; 0.371 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.590      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.601      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.579 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.798      ;
; 0.591 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.810      ;
; 0.707 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.926      ;
; 0.708 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.927      ;
; 0.774 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.997      ;
; 0.790 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd           ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.009      ;
; 0.844 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.858 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.860 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.956 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.957 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.176      ;
; 0.963 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.182      ;
; 0.972 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.191      ;
; 0.972 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.191      ;
; 0.997 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.216      ;
; 1.007 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.226      ;
; 1.015 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.234      ;
; 1.017 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.236      ;
; 1.029 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.260      ;
; 1.039 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.269      ;
; 1.043 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.045 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.275      ;
; 1.049 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.282      ;
; 1.051 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.284      ;
; 1.051 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.284      ;
; 1.052 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.641      ;
; 1.057 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.287      ;
; 1.057 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.280      ;
; 1.062 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.651      ;
; 1.072 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.300      ;
; 1.084 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.303      ;
; 1.107 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.326      ;
; 1.116 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.350      ;
; 1.125 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.348      ;
; 1.133 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.369      ;
; 1.139 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.375      ;
; 1.141 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.377      ;
; 1.143 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.379      ;
; 1.144 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.380      ;
; 1.156 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.745      ;
; 1.157 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.746      ;
; 1.164 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.753      ;
; 1.168 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.404      ;
; 1.168 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.404      ;
; 1.175 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.411      ;
; 1.178 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.414      ;
; 1.178 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.397      ;
; 1.178 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.397      ;
; 1.178 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.397      ;
; 1.183 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.416      ;
; 1.194 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.413      ;
; 1.219 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.438      ;
; 1.239 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.458      ;
; 1.241 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.473      ;
; 1.289 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.525      ;
; 1.297 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.516      ;
; 1.306 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.525      ;
; 1.308 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.897      ;
; 1.322 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.552      ;
; 1.343 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.562      ;
; 1.344 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.574      ;
; 1.379 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.968      ;
; 1.387 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.976      ;
; 1.388 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.977      ;
; 1.395 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.984      ;
; 1.432 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.651      ;
; 1.440 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 2.029      ;
; 1.455 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.674      ;
; 1.457 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.676      ;
; 1.467 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.690      ;
; 1.468 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.687      ;
; 1.503 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.722      ;
; 1.519 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.738      ;
; 1.544 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.763      ;
; 1.546 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.765      ;
; 1.547 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.766      ;
; 1.560 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.779      ;
; 1.562 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.800      ;
; 1.564 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.783      ;
; 1.580 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.799      ;
; 1.601 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.820      ;
; 1.631 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.850      ;
; 1.637 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.856      ;
; 1.650 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.869      ;
; 1.668 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.887      ;
; 1.672 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.891      ;
; 1.677 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.896      ;
; 1.688 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.907      ;
; 1.697 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 2.273      ;
; 1.698 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 2.274      ;
; 1.698 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 2.274      ;
; 1.700 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 2.276      ;
; 1.713 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.932      ;
; 1.733 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.952      ;
; 1.739 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.958      ;
; 1.742 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.319      ;
; 1.744 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.963      ;
; 1.747 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.324      ;
; 1.753 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 2.330      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+--------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                            ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.328     ; 2.728      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.328     ; 2.728      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.328     ; 2.728      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.328     ; 2.728      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.328     ; 2.728      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.328     ; 2.728      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.328     ; 2.728      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.328     ; 2.728      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.328     ; 2.728      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.328     ; 2.728      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.328     ; 2.728      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.328     ; 2.728      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.328     ; 2.728      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.328     ; 2.728      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.324     ; 2.732      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.324     ; 2.732      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.324     ; 2.732      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.324     ; 2.732      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.328     ; 2.728      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.328     ; 2.728      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.324     ; 2.732      ;
; -4.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.324     ; 2.732      ;
; -4.156 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.983     ; 2.734      ;
; -4.156 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.983     ; 2.734      ;
; -4.156 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.983     ; 2.734      ;
; -4.156 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.981     ; 2.736      ;
; -4.156 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.983     ; 2.734      ;
; -4.156 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.983     ; 2.734      ;
; -4.156 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.983     ; 2.734      ;
; -4.156 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.983     ; 2.734      ;
; -4.156 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.983     ; 2.734      ;
; -4.156 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.983     ; 2.734      ;
; -4.156 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.983     ; 2.734      ;
; -4.147 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.988     ; 2.720      ;
; -4.146 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.988     ; 2.719      ;
; -4.146 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.988     ; 2.719      ;
; -4.146 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.988     ; 2.719      ;
; -4.146 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.988     ; 2.719      ;
; -4.146 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.988     ; 2.719      ;
; -4.146 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.988     ; 2.719      ;
; -4.146 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.986     ; 2.721      ;
; -4.146 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.990     ; 2.717      ;
; -4.144 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 2.732      ;
; -4.144 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.973     ; 2.732      ;
; -4.140 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.987     ; 2.714      ;
; -4.140 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.985     ; 2.716      ;
; -4.140 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.985     ; 2.716      ;
; -4.140 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.985     ; 2.716      ;
; -4.140 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.985     ; 2.716      ;
+--------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.728      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.728      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.728      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.728      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.728      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.728      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.732      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.734      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.734      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.732      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.732      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.732      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.734      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.732      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.732      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.734      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.734      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.732      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.732      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.734      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.732      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.734      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.734      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.733      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.732      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.732      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.732      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.732      ;
; 17.178 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.732      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.741      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.741      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.741      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.730      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.730      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.730      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 2.730      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.741      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.733      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.733      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.733      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.735      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.736      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.736      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[4]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.735      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.736      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[5]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.735      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[7]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.735      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.736      ;
; 17.179 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[6]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 2.735      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.740      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 2.730      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.738      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.738      ;
; 17.180 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.738      ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 1.612      ;
; 96.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.519      ;
; 96.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.519      ;
; 96.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.520      ;
; 96.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.520      ;
; 96.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.520      ;
; 96.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.520      ;
; 96.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.520      ;
; 96.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.510      ;
; 96.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.510      ;
; 96.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.510      ;
; 96.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.510      ;
; 96.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.510      ;
; 96.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.510      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.519      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.519      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.520      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.520      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.520      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.520      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.520      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.520      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.519      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.518      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.518      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.518      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.518      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.518      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.518      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.518      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.515      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.515      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.515      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.515      ;
; 96.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.515      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.522      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.522      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.522      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.522      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.522      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.522      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.522      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.522      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.522      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.523      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.523      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.523      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.523      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.523      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.523      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.514      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.514      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.514      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.514      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.514      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.514      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.514      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.514      ;
; 96.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.514      ;
; 96.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.518      ;
; 96.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.518      ;
; 96.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.518      ;
; 96.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.518      ;
; 96.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.518      ;
; 96.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.518      ;
; 96.421 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.518      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.505      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.505      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.505      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.505      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.505      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.505      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.505      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.508      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.508      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.504      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.504      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.504      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.504      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.504      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.504      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.504      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.508      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.508      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.508      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.508      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.508      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.508      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.508      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.503      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.503      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.503      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.503      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.503      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.503      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.503      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.500      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.500      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.500      ;
; 96.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.500      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.885 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.103      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.736      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.736      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.736      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.736      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.736      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.736      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.736      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.736      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.736      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.736      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.736      ;
; 1.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.736      ;
; 1.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.816      ;
; 1.704 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.917      ;
; 1.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.963      ;
; 1.785 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.000      ;
; 1.785 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.000      ;
; 1.785 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.000      ;
; 1.785 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.000      ;
; 1.785 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.000      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.220      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.220      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.220      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.220      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.220      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.220      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.220      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.220      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.220      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.220      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.220      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.220      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.220      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.220      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.220      ;
; 2.004 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.220      ;
; 3.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.310      ;
; 3.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.310      ;
; 3.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.310      ;
; 3.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.310      ;
; 3.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.310      ;
; 3.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.310      ;
; 3.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.310      ;
; 3.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.310      ;
; 3.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.310      ;
; 3.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.310      ;
; 3.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.310      ;
; 3.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.310      ;
; 3.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.310      ;
; 3.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.310      ;
; 3.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.310      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.308      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.307      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.307      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.307      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.307      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.307      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.307      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.315      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.315      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.315      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.315      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.315      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.315      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.315      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.315      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.315      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.315      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.315      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.315      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.315      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.315      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.315      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.315      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.099      ; 3.315      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.308      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.308      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.308      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.308      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.308      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.308      ;
; 3.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 3.308      ;
; 3.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.305      ;
; 3.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.305      ;
; 3.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.305      ;
; 3.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.305      ;
; 3.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 3.305      ;
; 3.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.308      ;
; 3.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.308      ;
; 3.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.308      ;
; 3.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.308      ;
; 3.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.308      ;
; 3.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.308      ;
; 3.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 3.308      ;
; 3.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.323      ;
; 3.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.323      ;
; 3.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.323      ;
; 3.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.323      ;
; 3.063 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.323      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.954 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 2.554      ;
; 1.963 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 2.557      ;
; 2.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.556      ;
; 2.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.556      ;
; 2.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.556      ;
; 2.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.556      ;
; 2.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.556      ;
; 2.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.556      ;
; 2.320 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.556      ;
; 2.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.560      ;
; 2.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.560      ;
; 2.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.560      ;
; 2.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.560      ;
; 2.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.560      ;
; 2.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.560      ;
; 2.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.559      ;
; 2.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.560      ;
; 2.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.554      ;
; 2.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.554      ;
; 2.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.554      ;
; 2.321 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.554      ;
; 2.328 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.558      ;
; 2.328 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.566      ;
; 2.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.558      ;
; 2.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.558      ;
; 2.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.558      ;
; 2.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.558      ;
; 2.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.558      ;
; 2.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.558      ;
; 2.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.566      ;
; 2.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.566      ;
; 2.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.561      ;
; 2.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.558      ;
; 2.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.557      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.569      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.570      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.569      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.564      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.560      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.560      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.560      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.560      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.560      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.566      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 2.566      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.564      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.564      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.564      ;
; 2.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[6]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.564      ;
; 2.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.570      ;
; 2.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.570      ;
; 2.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.570      ;
; 2.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.570      ;
; 2.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.564      ;
; 2.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.564      ;
; 2.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.564      ;
; 2.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.564      ;
; 2.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.564      ;
; 2.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.564      ;
; 2.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.564      ;
; 2.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.560      ;
; 2.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.565      ;
; 2.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.565      ;
; 2.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.565      ;
; 2.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.565      ;
; 2.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.568      ;
; 2.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.568      ;
; 2.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.568      ;
; 2.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.567      ;
; 2.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.567      ;
; 2.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.567      ;
; 2.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.567      ;
; 2.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.568      ;
; 2.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.568      ;
; 2.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.565      ;
; 2.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.565      ;
; 2.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.565      ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+-------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                            ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; 3.786 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.469     ; 2.563      ;
; 3.786 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.469     ; 2.563      ;
; 3.787 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.484     ; 2.549      ;
; 3.787 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.482     ; 2.551      ;
; 3.787 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.482     ; 2.551      ;
; 3.787 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.482     ; 2.551      ;
; 3.787 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.482     ; 2.551      ;
; 3.792 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.483     ; 2.555      ;
; 3.792 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.484     ; 2.554      ;
; 3.793 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.554      ;
; 3.793 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.554      ;
; 3.793 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.554      ;
; 3.793 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.554      ;
; 3.793 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.554      ;
; 3.793 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.485     ; 2.554      ;
; 3.793 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.487     ; 2.552      ;
; 3.795 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.479     ; 2.562      ;
; 3.795 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.479     ; 2.562      ;
; 3.795 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.479     ; 2.562      ;
; 3.795 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.477     ; 2.564      ;
; 3.795 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.479     ; 2.562      ;
; 3.795 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.479     ; 2.562      ;
; 3.795 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.479     ; 2.562      ;
; 3.795 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.479     ; 2.562      ;
; 3.795 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.479     ; 2.562      ;
; 3.795 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.479     ; 2.562      ;
; 3.795 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.479     ; 2.562      ;
; 4.152 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.839     ; 2.559      ;
; 4.152 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.839     ; 2.559      ;
; 4.152 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.839     ; 2.559      ;
; 4.152 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.839     ; 2.559      ;
; 4.152 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.839     ; 2.559      ;
; 4.152 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.839     ; 2.559      ;
; 4.152 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.839     ; 2.559      ;
; 4.152 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.839     ; 2.559      ;
; 4.152 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.839     ; 2.559      ;
; 4.152 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.839     ; 2.559      ;
; 4.152 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.839     ; 2.559      ;
; 4.152 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.839     ; 2.559      ;
; 4.152 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.839     ; 2.559      ;
; 4.152 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.839     ; 2.559      ;
; 4.152 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.839     ; 2.559      ;
; 4.153 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.839     ; 2.560      ;
; 4.153 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.835     ; 2.564      ;
; 4.153 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.835     ; 2.564      ;
; 4.153 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.835     ; 2.564      ;
; 4.153 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.835     ; 2.564      ;
; 4.153 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.835     ; 2.564      ;
; 4.153 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.835     ; 2.564      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.484 ; 9.714        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a40~porta_address_reg0 ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a40~porta_datain_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a40~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a32~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.576 ; 9.760        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[1]                                                                                                      ;
; 9.577 ; 9.761        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                                                                                      ;
; 9.582 ; 9.766        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                          ;
; 9.582 ; 9.766        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                          ;
; 9.582 ; 9.766        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                     ;
; 9.582 ; 9.766        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                     ;
; 9.584 ; 9.768        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][0]                                                                                                 ;
; 9.584 ; 9.768        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][1]                                                                                                 ;
; 9.584 ; 9.768        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][2]                                                                                                 ;
; 9.584 ; 9.768        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][3]                                                                                                 ;
; 9.584 ; 9.768        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][4]                                                                                                 ;
; 9.584 ; 9.768        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][5]                                                                                                 ;
; 9.584 ; 9.768        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][6]                                                                                                 ;
; 9.584 ; 9.768        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][7]                                                                                                 ;
; 9.585 ; 9.769        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorDataBfr[13]                                                                                                                                                                                      ;
; 9.585 ; 9.769        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][0]                                                                                                ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                          ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                           ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                           ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                     ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                      ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                      ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                     ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                      ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                      ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                     ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                      ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                      ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                     ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                      ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                      ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorData[12]                                                                                                                                                                                         ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorData[13]                                                                                                                                                                                         ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorData[14]                                                                                                                                                                                         ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorData[17]                                                                                                                                                                                         ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorData[18]                                                                                                                                                                                         ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorData[19]                                                                                                                                                                                         ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorData[20]                                                                                                                                                                                         ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorData[21]                                                                                                                                                                                         ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorData[23]                                                                                                                                                                                         ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorData[4]                                                                                                                                                                                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorData[7]                                                                                                                                                                                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorData[8]                                                                                                                                                                                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                          ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                     ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                     ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorDataBfr[0]                                                                                                                                                                                       ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorDataBfr[10]                                                                                                                                                                                      ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorDataBfr[11]                                                                                                                                                                                      ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorDataBfr[15]                                                                                                                                                                                      ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorDataBfr[16]                                                                                                                                                                                      ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorDataBfr[18]                                                                                                                                                                                      ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorDataBfr[19]                                                                                                                                                                                      ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorDataBfr[22]                                                                                                                                                                                      ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorDataBfr[2]                                                                                                                                                                                       ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorDataBfr[7]                                                                                                                                                                                       ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorDataBfr[8]                                                                                                                                                                                       ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][0]                                                                                                ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[11][1]                                                                                                ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                           ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD           ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ;
; 14.904 ; 15.120       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ;
; 14.906 ; 15.122       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD           ;
; 14.906 ; 15.122       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1]     ;
; 14.906 ; 15.122       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5]     ;
; 14.906 ; 15.122       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0]     ;
; 14.906 ; 15.122       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1]     ;
; 14.906 ; 15.122       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3]     ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0]     ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]     ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]     ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4]     ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6]     ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7]     ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4]     ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5]     ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7]     ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0]     ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1]     ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2]     ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3]     ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4]     ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5]     ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6]     ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7]     ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ;
; 14.907 ; 15.123       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]     ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6]     ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ;
; 14.908 ; 15.124       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd           ;
; 14.912 ; 15.128       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd           ;
; 14.989 ; 15.173       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]     ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6]     ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2]     ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3]     ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4]     ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5]     ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6]     ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7]     ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ;
; 14.994 ; 15.178       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ;
; 14.995 ; 15.179       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD           ;
; 14.995 ; 15.179       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0]     ;
; 14.995 ; 15.179       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1]     ;
; 14.995 ; 15.179       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]     ;
; 14.995 ; 15.179       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]     ;
; 14.995 ; 15.179       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4]     ;
; 14.995 ; 15.179       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5]     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~portb_address_reg0                                                        ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a12~portb_address_reg0                                                        ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a32~portb_address_reg0                                                        ;
; 49.493 ; 49.723       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.493 ; 49.723       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~portb_address_reg0                                                        ;
; 49.493 ; 49.723       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a24~portb_address_reg0                                                        ;
; 49.493 ; 49.723       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a28~portb_address_reg0                                                        ;
; 49.493 ; 49.723       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a36~portb_address_reg0                                                        ;
; 49.493 ; 49.723       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a4~portb_address_reg0                                                         ;
; 49.494 ; 49.724       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a40~portb_address_reg0                                                        ;
; 49.494 ; 49.724       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a8~portb_address_reg0                                                         ;
; 49.540 ; 49.756       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85] ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                  ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]       ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]       ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]       ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]       ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]       ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]       ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]       ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]     ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                       ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                              ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                              ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                              ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                              ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                              ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                              ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                              ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                              ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                              ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                              ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                              ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                              ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                              ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                              ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                              ;
; 49.584 ; 49.768       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                              ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                     ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                     ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                     ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                     ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                          ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                            ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]      ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]      ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]       ;
; 49.585 ; 49.769       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 2.139 ; 2.700 ; Rise       ; CLOCK_50            ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 4.177 ; 4.763 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.186 ; 3.380 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.671 ; 6.871 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -1.733 ; -2.291 ; Rise       ; CLOCK_50            ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -1.431 ; -1.939 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.011  ; -0.120 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.738 ; -1.947 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                 ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 6.729  ; 6.699  ; Rise       ; CLOCK_50                                                        ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 6.460  ; 6.430  ; Rise       ; CLOCK_50                                                        ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.304 ; 11.834 ; Fall       ; altera_reserved_tck                                             ;
; MTL_B[*]            ; CLOCK_50            ; 6.112  ; 5.807  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 4.347  ; 4.301  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.741  ; 4.691  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.419  ; 4.353  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 4.614  ; 4.543  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 4.389  ; 4.330  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.608  ; 4.564  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.545  ; 4.502  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 6.112  ; 5.807  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 6.393  ; 6.067  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.141  ; 4.108  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 6.393  ; 6.067  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 4.340  ; 4.281  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 5.016  ; 4.946  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.367  ; 4.321  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 3.735  ; 3.694  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.960  ; 4.932  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.132  ; 4.062  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.377  ; 4.316  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 4.445  ; 4.426  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.442  ; 4.422  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.445  ; 4.426  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.164  ; 4.116  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.228  ; 4.183  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.311  ; 4.302  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.298  ; 4.245  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.338  ; 4.264  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.389  ; 4.334  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.476  ; 4.420  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.530 ;        ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.454 ; Fall       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                 ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 6.498  ; 6.472  ; Rise       ; CLOCK_50                                                        ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 6.239  ; 6.213  ; Rise       ; CLOCK_50                                                        ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.058  ; 9.589  ; Fall       ; altera_reserved_tck                                             ;
; MTL_B[*]            ; CLOCK_50            ; 3.817  ; 3.770  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 3.817  ; 3.770  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.191  ; 4.140  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 3.887  ; 3.820  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 4.070  ; 3.999  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 3.858  ; 3.798  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.068  ; 4.023  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.005  ; 3.959  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 5.588  ; 5.281  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 3.230  ; 3.188  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 3.618  ; 3.582  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 5.861  ; 5.533  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 3.808  ; 3.748  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 4.457  ; 4.387  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 3.833  ; 3.786  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 3.230  ; 3.188  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.406  ; 4.375  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 3.611  ; 3.541  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 3.844  ; 3.782  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 3.639  ; 3.590  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 3.906  ; 3.882  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 3.908  ; 3.886  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 3.639  ; 3.590  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 3.701  ; 3.654  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 3.780  ; 3.768  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 3.768  ; 3.714  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 3.806  ; 3.732  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 3.855  ; 3.799  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 3.942  ; 3.885  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.082 ;        ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.006 ; Fall       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                     ;
+------------+-----------------+-----------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                      ; Note ;
+------------+-----------------+-----------------------------------------------------------------+------+
; 51.36 MHz  ; 51.36 MHz       ; CLOCK_50                                                        ;      ;
; 96.34 MHz  ; 96.34 MHz       ; altera_reserved_tck                                             ;      ;
; 185.12 MHz ; 185.12 MHz      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                       ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.447 ; -92.393       ;
; CLOCK_50                                                        ; -1.773 ; -21.276       ;
; altera_reserved_tck                                             ; 44.810 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                       ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                        ; 0.287 ; 0.000         ;
; altera_reserved_tck                                             ; 0.311 ; 0.000         ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.521 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                    ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.903 ; -182.818      ;
; CLOCK_50                                                        ; 17.486 ; 0.000         ;
; altera_reserved_tck                                             ; 48.777 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                    ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                             ; 0.789 ; 0.000         ;
; CLOCK_50                                                        ; 1.744 ; 0.000         ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.333 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                         ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                        ; 9.486  ; 0.000         ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.897 ; 0.000         ;
; altera_reserved_tck                                             ; 49.440 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -5.447 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.283      ;
; -5.444 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.280      ;
; -5.444 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.726     ; 4.279      ;
; -5.443 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.726     ; 4.278      ;
; -5.443 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.726     ; 4.278      ;
; -5.442 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.726     ; 4.277      ;
; -5.433 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.269      ;
; -5.432 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.268      ;
; -5.431 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.267      ;
; -5.431 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.267      ;
; -5.431 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.267      ;
; -5.431 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.267      ;
; -5.430 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.266      ;
; -5.430 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.266      ;
; -5.430 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.266      ;
; -5.426 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.262      ;
; -5.425 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.261      ;
; -5.387 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.219      ;
; -5.384 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.730     ; 4.215      ;
; -5.384 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.216      ;
; -5.383 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.730     ; 4.214      ;
; -5.383 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.730     ; 4.214      ;
; -5.382 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.730     ; 4.213      ;
; -5.379 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.215      ;
; -5.378 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.214      ;
; -5.377 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.213      ;
; -5.377 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.213      ;
; -5.377 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.213      ;
; -5.377 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.213      ;
; -5.376 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.212      ;
; -5.376 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.212      ;
; -5.376 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.212      ;
; -5.372 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.208      ;
; -5.371 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.207      ;
; -5.364 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.196      ;
; -5.362 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.194      ;
; -5.362 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.194      ;
; -5.361 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.193      ;
; -5.361 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.193      ;
; -5.361 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.193      ;
; -5.361 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.193      ;
; -5.361 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.193      ;
; -5.361 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.193      ;
; -5.358 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.190      ;
; -5.354 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.186      ;
; -5.350 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.186      ;
; -5.346 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.182      ;
; -5.339 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.175      ;
; -5.339 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.175      ;
; -5.339 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.175      ;
; -5.338 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.174      ;
; -5.334 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.171      ;
; -5.334 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.171      ;
; -5.333 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.170      ;
; -5.333 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.170      ;
; -5.332 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.169      ;
; -5.332 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.169      ;
; -5.332 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.169      ;
; -5.331 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.168      ;
; -5.331 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.168      ;
; -5.331 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.168      ;
; -5.330 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.167      ;
; -5.330 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.167      ;
; -5.330 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.162      ;
; -5.330 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.167      ;
; -5.329 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.166      ;
; -5.329 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.166      ;
; -5.328 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.165      ;
; -5.328 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.160      ;
; -5.328 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.160      ;
; -5.327 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.164      ;
; -5.327 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.159      ;
; -5.327 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.159      ;
; -5.327 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.159      ;
; -5.327 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.159      ;
; -5.327 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.159      ;
; -5.327 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.159      ;
; -5.326 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.163      ;
; -5.326 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.726     ; 4.161      ;
; -5.326 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.726     ; 4.161      ;
; -5.325 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.726     ; 4.160      ;
; -5.325 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.726     ; 4.160      ;
; -5.324 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.161      ;
; -5.324 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.156      ;
; -5.324 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.161      ;
; -5.323 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.160      ;
; -5.322 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.159      ;
; -5.321 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.157      ;
; -5.321 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.158      ;
; -5.320 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.152      ;
; -5.320 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.157      ;
; -5.319 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.151      ;
; -5.318 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.150      ;
; -5.317 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.725     ; 4.153      ;
; -5.317 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.149      ;
; -5.317 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.149      ;
; -5.317 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.149      ;
; -5.317 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.149      ;
; -5.317 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.724     ; 4.154      ;
; -5.316 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.729     ; 4.148      ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                             ; Launch Clock                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.773 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[17] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.267      ; 3.572      ;
; -1.773 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.267      ; 3.572      ;
; -1.773 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.267      ; 3.572      ;
; -1.773 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[20] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.267      ; 3.572      ;
; -1.773 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[21] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.267      ; 3.572      ;
; -1.773 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[23] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.267      ; 3.572      ;
; -1.773 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.267      ; 3.572      ;
; -1.773 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[12] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.267      ; 3.572      ;
; -1.773 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[14] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.267      ; 3.572      ;
; -1.773 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[13] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.267      ; 3.572      ;
; -1.773 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[4]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.267      ; 3.572      ;
; -1.773 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.267      ; 3.572      ;
; -1.735 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[17] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.866      ;
; -1.735 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.866      ;
; -1.735 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.866      ;
; -1.735 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[20] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.866      ;
; -1.735 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[21] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.866      ;
; -1.735 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[23] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.866      ;
; -1.735 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.866      ;
; -1.735 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[12] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.866      ;
; -1.735 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[14] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.866      ;
; -1.735 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[13] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.866      ;
; -1.735 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[4]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.866      ;
; -1.735 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.866      ;
; -1.682 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[17] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.813      ;
; -1.682 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.813      ;
; -1.682 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.813      ;
; -1.682 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[20] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.813      ;
; -1.682 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[21] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.813      ;
; -1.682 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[23] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.813      ;
; -1.682 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.813      ;
; -1.682 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[12] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.813      ;
; -1.682 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[14] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.813      ;
; -1.682 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[13] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.813      ;
; -1.682 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[4]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.813      ;
; -1.682 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.813      ;
; -1.630 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[17] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.757      ;
; -1.630 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.757      ;
; -1.630 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.757      ;
; -1.630 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[20] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.757      ;
; -1.630 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[21] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.757      ;
; -1.630 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[23] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.757      ;
; -1.630 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.757      ;
; -1.630 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[12] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.757      ;
; -1.630 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[14] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.757      ;
; -1.630 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[13] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.757      ;
; -1.630 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[4]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.757      ;
; -1.630 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.757      ;
; -1.628 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[17] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.755      ;
; -1.628 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.755      ;
; -1.628 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.755      ;
; -1.628 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[20] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.755      ;
; -1.628 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[21] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.755      ;
; -1.628 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[23] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.755      ;
; -1.628 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.755      ;
; -1.628 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[12] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.755      ;
; -1.628 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[14] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.755      ;
; -1.628 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[13] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.755      ;
; -1.628 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[4]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.755      ;
; -1.628 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.595      ; 3.755      ;
; -1.606 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[17] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.737      ;
; -1.606 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.737      ;
; -1.606 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.737      ;
; -1.606 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[20] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.737      ;
; -1.606 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[21] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.737      ;
; -1.606 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[23] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.737      ;
; -1.606 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.737      ;
; -1.606 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[12] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.737      ;
; -1.606 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[14] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.737      ;
; -1.606 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[13] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.737      ;
; -1.606 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[4]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.737      ;
; -1.606 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.737      ;
; -1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[17] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.726      ;
; -1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.726      ;
; -1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.726      ;
; -1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[20] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.726      ;
; -1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[21] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.726      ;
; -1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[23] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.726      ;
; -1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.726      ;
; -1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[12] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.726      ;
; -1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[14] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.726      ;
; -1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[13] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.726      ;
; -1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[4]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.726      ;
; -1.595 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.726      ;
; -1.535 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[17] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.666      ;
; -1.535 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.666      ;
; -1.535 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.666      ;
; -1.535 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[20] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.666      ;
; -1.535 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[21] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.666      ;
; -1.535 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[23] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.666      ;
; -1.535 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.666      ;
; -1.535 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[12] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.666      ;
; -1.535 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[14] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.666      ;
; -1.535 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[13] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.666      ;
; -1.535 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[4]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.666      ;
; -1.535 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.666      ;
; -1.534 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[17] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.665      ;
; -1.534 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.665      ;
; -1.534 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.665      ;
; -1.534 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[20] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.599      ; 3.665      ;
+--------+------------------------------------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.810 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 5.423      ;
; 44.865 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 5.368      ;
; 44.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 5.241      ;
; 45.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 5.160      ;
; 45.317 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 4.916      ;
; 45.323 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 4.910      ;
; 45.336 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 4.892      ;
; 45.443 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 4.788      ;
; 45.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 4.760      ;
; 45.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 4.780      ;
; 45.480 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 4.753      ;
; 45.530 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 4.703      ;
; 45.531 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 4.708      ;
; 45.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 4.608      ;
; 45.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 4.437      ;
; 45.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 4.426      ;
; 45.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 4.390      ;
; 46.097 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 4.131      ;
; 46.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 4.081      ;
; 46.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 3.815      ;
; 47.341 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.892      ;
; 47.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 2.787      ;
; 47.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.648      ;
; 47.616 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 2.612      ;
; 47.714 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.519      ;
; 47.790 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 2.443      ;
; 48.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 2.049      ;
; 48.964 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 1.278      ;
; 95.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.559      ;
; 95.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.559      ;
; 95.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.559      ;
; 95.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.559      ;
; 95.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.559      ;
; 95.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.559      ;
; 95.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.559      ;
; 95.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.559      ;
; 95.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.559      ;
; 95.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.559      ;
; 95.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.559      ;
; 95.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.559      ;
; 95.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.559      ;
; 95.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.559      ;
; 95.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.559      ;
; 95.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.559      ;
; 95.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.531      ;
; 95.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.531      ;
; 95.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.531      ;
; 95.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.531      ;
; 95.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.531      ;
; 95.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.531      ;
; 95.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.531      ;
; 95.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.531      ;
; 95.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.531      ;
; 95.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.531      ;
; 95.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.531      ;
; 95.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.531      ;
; 95.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.531      ;
; 95.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.531      ;
; 95.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.531      ;
; 95.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.531      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.483      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.484      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.483      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.484      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.483      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.484      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.483      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.484      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.483      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.484      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.483      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.484      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.483      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.484      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.483      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.484      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.483      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.484      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.483      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.484      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.483      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.484      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.483      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.484      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.483      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.484      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.483      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.484      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.483      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.484      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.483      ;
; 95.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.484      ;
; 95.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.455      ;
; 95.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.456      ;
; 95.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.455      ;
; 95.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.456      ;
; 95.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.455      ;
; 95.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.456      ;
; 95.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 4.455      ;
; 95.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 4.456      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.287 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.798      ;
; 0.297 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.808      ;
; 0.299 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.810      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.810      ;
; 0.302 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.812      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.817      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.819      ;
; 0.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.344      ; 0.822      ;
; 0.311 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                                                                                                                                                                       ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_zoom_in|active                                                                                                                                                                                                                               ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_zoom_in|active                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.827      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.825      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                                            ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                            ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                                ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                             ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_north|active                                                                                                                                                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_north|active                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_west|active                                                                                                                                                                                                                                  ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_west|active                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                                                                                                                                           ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_east|active                                                                                                                                                                                                                                  ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_east|active                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                                                                                          ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                           ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                                                                                                                           ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                                                                                                                           ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                                                                                                                           ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                                                                                           ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                                                                                                                          ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                                                                                          ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                                                                                            ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.819      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_south|active                                                                                                                                                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_south|active                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                                        ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                                                                                              ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                                                                                    ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.831      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.537      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.537      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.538      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.538      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.538      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.539      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.539      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.539      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.540      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.540      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.529      ;
; 0.330 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                                                                                                                                ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.530      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.530      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.529      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.333      ; 0.836      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.844      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.332 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.531      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.541      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.539      ;
; 0.342 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.540      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.521 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.720      ;
; 0.529 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.646 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.845      ;
; 0.648 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.847      ;
; 0.706 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.909      ;
; 0.728 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd           ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.927      ;
; 0.755 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.762 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.766 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.768 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.851 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.050      ;
; 0.855 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.864 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.063      ;
; 0.865 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.064      ;
; 0.871 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.070      ;
; 0.902 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.101      ;
; 0.908 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.107      ;
; 0.916 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.115      ;
; 0.917 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.116      ;
; 0.953 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.163      ;
; 0.956 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.166      ;
; 0.959 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.490      ;
; 0.961 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.160      ;
; 0.964 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.174      ;
; 0.964 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.167      ;
; 0.966 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.497      ;
; 0.967 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.177      ;
; 0.969 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.181      ;
; 0.970 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.179      ;
; 0.972 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.184      ;
; 0.972 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.184      ;
; 0.982 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.189      ;
; 0.993 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.192      ;
; 1.024 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.239      ;
; 1.024 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.227      ;
; 1.025 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.240      ;
; 1.029 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.241      ;
; 1.036 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.235      ;
; 1.037 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.252      ;
; 1.039 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.254      ;
; 1.041 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.256      ;
; 1.049 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.248      ;
; 1.055 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.586      ;
; 1.066 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.281      ;
; 1.066 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.281      ;
; 1.071 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.270      ;
; 1.072 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.603      ;
; 1.072 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.271      ;
; 1.074 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.289      ;
; 1.074 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.605      ;
; 1.076 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.291      ;
; 1.085 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.297      ;
; 1.087 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.286      ;
; 1.102 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.301      ;
; 1.146 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.356      ;
; 1.146 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.345      ;
; 1.165 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.364      ;
; 1.183 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.398      ;
; 1.193 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.724      ;
; 1.211 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.421      ;
; 1.212 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.411      ;
; 1.230 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.440      ;
; 1.236 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.767      ;
; 1.249 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.780      ;
; 1.287 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.818      ;
; 1.288 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.819      ;
; 1.298 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.497      ;
; 1.302 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.833      ;
; 1.308 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.507      ;
; 1.315 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.518      ;
; 1.321 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.520      ;
; 1.325 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.524      ;
; 1.341 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.540      ;
; 1.354 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.553      ;
; 1.384 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5]     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.601      ;
; 1.392 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.591      ;
; 1.407 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.606      ;
; 1.407 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.606      ;
; 1.419 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.618      ;
; 1.422 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.621      ;
; 1.435 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.634      ;
; 1.451 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.650      ;
; 1.459 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.658      ;
; 1.483 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.682      ;
; 1.493 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.693      ;
; 1.497 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD           ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.696      ;
; 1.502 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.701      ;
; 1.512 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.711      ;
; 1.515 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.714      ;
; 1.541 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 2.060      ;
; 1.541 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 2.060      ;
; 1.542 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 2.061      ;
; 1.543 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 2.062      ;
; 1.553 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.752      ;
; 1.568 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.767      ;
; 1.574 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 2.094      ;
; 1.577 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 2.097      ;
; 1.579 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 2.099      ;
; 1.580 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 2.100      ;
; 1.582 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 2.102      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+--------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                            ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -3.903 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.429      ;
; -3.903 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.429      ;
; -3.903 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.429      ;
; -3.903 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.429      ;
; -3.903 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.429      ;
; -3.903 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.035     ; 2.429      ;
; -3.902 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.039     ; 2.424      ;
; -3.902 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.039     ; 2.424      ;
; -3.902 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.039     ; 2.424      ;
; -3.902 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.039     ; 2.424      ;
; -3.902 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.039     ; 2.424      ;
; -3.902 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.039     ; 2.424      ;
; -3.902 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.039     ; 2.424      ;
; -3.902 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.039     ; 2.424      ;
; -3.902 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.039     ; 2.424      ;
; -3.902 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.039     ; 2.424      ;
; -3.902 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.039     ; 2.424      ;
; -3.902 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.039     ; 2.424      ;
; -3.902 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.039     ; 2.424      ;
; -3.902 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.038     ; 2.425      ;
; -3.902 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.039     ; 2.424      ;
; -3.902 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -2.039     ; 2.424      ;
; -3.594 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.728     ; 2.427      ;
; -3.594 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.728     ; 2.427      ;
; -3.594 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.728     ; 2.427      ;
; -3.594 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.726     ; 2.429      ;
; -3.594 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.728     ; 2.427      ;
; -3.594 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.728     ; 2.427      ;
; -3.594 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.728     ; 2.427      ;
; -3.594 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.728     ; 2.427      ;
; -3.594 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.728     ; 2.427      ;
; -3.594 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.728     ; 2.427      ;
; -3.594 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.728     ; 2.427      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.420      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.420      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.420      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.420      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.420      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.734     ; 2.420      ;
; -3.593 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.736     ; 2.418      ;
; -3.592 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.732     ; 2.421      ;
; -3.592 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.733     ; 2.420      ;
; -3.587 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 2.428      ;
; -3.587 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.720     ; 2.428      ;
; -3.585 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.733     ; 2.413      ;
; -3.585 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.731     ; 2.415      ;
; -3.585 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.731     ; 2.415      ;
; -3.585 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.731     ; 2.415      ;
; -3.585 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.731     ; 2.415      ;
+--------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.433      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.433      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.433      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.433      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.433      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.433      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.433      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.433      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.486 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.434      ;
; 17.487 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.428      ;
; 17.487 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.428      ;
; 17.487 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.428      ;
; 17.487 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.428      ;
; 17.487 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.428      ;
; 17.487 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 2.428      ;
; 17.487 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.432      ;
; 17.487 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.431      ;
; 17.487 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.431      ;
; 17.487 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.431      ;
; 17.487 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.432      ;
; 17.487 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.432      ;
; 17.487 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.432      ;
; 17.487 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.432      ;
; 17.487 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.431      ;
; 17.487 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.432      ;
; 17.487 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.432      ;
; 17.487 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.432      ;
; 17.487 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 2.432      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.437      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.437      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.437      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.437      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.437      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.437      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.437      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.437      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.436      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.436      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.436      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.436      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.436      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.436      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.436      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.436      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.437      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.437      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.436      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.437      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.437      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.437      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.437      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.437      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.437      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.436      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.430      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.430      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.430      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.430      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.430      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.430      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.430      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.432      ;
; 17.493 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.432      ;
; 17.494 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.435      ;
; 17.494 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.435      ;
; 17.494 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.435      ;
; 17.494 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.435      ;
; 17.494 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 2.426      ;
; 17.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.423      ;
; 17.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.423      ;
; 17.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.423      ;
; 17.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.423      ;
; 17.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.423      ;
; 17.495 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.423      ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 1.451      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.143      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.143      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.143      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.143      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.143      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.143      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.143      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.143      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.143      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.139      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.139      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.140      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.140      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.140      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.140      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.140      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.140      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.139      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.138      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.138      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.138      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.138      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.138      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.138      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.138      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.135      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.135      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.135      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.135      ;
; 96.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.135      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.143      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.143      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.143      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.143      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.143      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.143      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.134      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.134      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.134      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.134      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.134      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.134      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.134      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.139      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.139      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.139      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.139      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.139      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.139      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.139      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.134      ;
; 96.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.134      ;
; 96.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.134      ;
; 96.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.134      ;
; 96.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.135      ;
; 96.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.135      ;
; 96.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.135      ;
; 96.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.135      ;
; 96.810 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.135      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.125      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.125      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.125      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.125      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.125      ;
; 96.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.125      ;
; 96.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.123      ;
; 96.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.123      ;
; 96.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.123      ;
; 96.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.123      ;
; 96.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.123      ;
; 96.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.123      ;
; 96.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.123      ;
; 96.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.117      ;
; 96.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.117      ;
; 96.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.117      ;
; 96.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.117      ;
; 96.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.118      ;
; 96.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.118      ;
; 96.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.118      ;
; 96.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.118      ;
; 96.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.118      ;
; 96.813 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.118      ;
; 96.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.126      ;
; 96.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.126      ;
; 96.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.122      ;
; 96.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.122      ;
; 96.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.122      ;
; 96.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.122      ;
; 96.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.122      ;
; 96.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.122      ;
; 96.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.122      ;
; 96.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.126      ;
; 96.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.126      ;
; 96.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.126      ;
; 96.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.126      ;
; 96.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.126      ;
; 96.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.126      ;
; 96.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.126      ;
; 96.814 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.121      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.789 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.989      ;
; 1.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.573      ;
; 1.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.573      ;
; 1.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.573      ;
; 1.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.573      ;
; 1.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.573      ;
; 1.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.573      ;
; 1.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.573      ;
; 1.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.573      ;
; 1.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.573      ;
; 1.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.573      ;
; 1.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.573      ;
; 1.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.573      ;
; 1.443 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.655      ;
; 1.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.747      ;
; 1.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.789      ;
; 1.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.823      ;
; 1.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.823      ;
; 1.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.823      ;
; 1.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.823      ;
; 1.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.823      ;
; 1.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.028      ;
; 1.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.028      ;
; 1.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.028      ;
; 1.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.028      ;
; 1.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.028      ;
; 1.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.028      ;
; 1.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.028      ;
; 1.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.028      ;
; 1.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.028      ;
; 1.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.028      ;
; 1.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.028      ;
; 1.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.028      ;
; 1.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.028      ;
; 1.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.028      ;
; 1.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.028      ;
; 1.830 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.028      ;
; 2.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.977      ;
; 2.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.977      ;
; 2.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.977      ;
; 2.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.977      ;
; 2.743 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.977      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.975      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.975      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.975      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.975      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.975      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.975      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.975      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.975      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.975      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.975      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.975      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.975      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.975      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.975      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.975      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.971      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.971      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.971      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.971      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.971      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.971      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.967      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.967      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.967      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.967      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.967      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.978      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.978      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.978      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.978      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.978      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.978      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.978      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.978      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.978      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.978      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.978      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.978      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.744 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.972      ;
; 2.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.979      ;
; 2.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.979      ;
; 2.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.987      ;
; 2.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.987      ;
; 2.749 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.987      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.744 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.285      ;
; 1.757 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.390      ; 2.291      ;
; 2.073 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.291      ;
; 2.073 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.291      ;
; 2.073 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.291      ;
; 2.073 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.291      ;
; 2.073 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.291      ;
; 2.073 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.291      ;
; 2.073 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.290      ;
; 2.073 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.287      ;
; 2.073 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.287      ;
; 2.073 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.287      ;
; 2.073 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.287      ;
; 2.073 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.287      ;
; 2.073 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.287      ;
; 2.073 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.287      ;
; 2.073 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.291      ;
; 2.073 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.285      ;
; 2.073 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.285      ;
; 2.073 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.285      ;
; 2.073 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.285      ;
; 2.084 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.294      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.303      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.303      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.303      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.303      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.303      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.303      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.303      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.303      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.303      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.303      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.303      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.303      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.297      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.297      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.297      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.297      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.297      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.297      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.297      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.292      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.292      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.292      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.292      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.292      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.292      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.292      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.300      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.300      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.300      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.292      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.291      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.297      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.299      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.299      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.298      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.298      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.297      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.298      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.297      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.297      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.298      ;
; 2.085 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[6]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.297      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.304      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.304      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.304      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.304      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.304      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.304      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.304      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.304      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.303      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.304      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.304      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.304      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.304      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.304      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.304      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.304      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.304      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.303      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.294      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.294      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.294      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.294      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[8]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.294      ;
; 2.086 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.294      ;
; 2.089 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.297      ;
; 2.089 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.297      ;
; 2.089 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.297      ;
; 2.089 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.295      ;
; 2.089 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.295      ;
; 2.089 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.295      ;
; 2.089 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.297      ;
; 2.089 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.297      ;
; 2.089 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.295      ;
; 2.089 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.297      ;
; 2.089 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.297      ;
; 2.089 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.297      ;
+-------+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                            ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; 3.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.287     ; 2.279      ;
; 3.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.285     ; 2.282      ;
; 3.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.285     ; 2.282      ;
; 3.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.285     ; 2.282      ;
; 3.334 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.285     ; 2.282      ;
; 3.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.274     ; 2.295      ;
; 3.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.274     ; 2.295      ;
; 3.339 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.290     ; 2.282      ;
; 3.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.288     ; 2.285      ;
; 3.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.288     ; 2.285      ;
; 3.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.288     ; 2.285      ;
; 3.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.288     ; 2.285      ;
; 3.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.288     ; 2.285      ;
; 3.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.288     ; 2.285      ;
; 3.340 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.287     ; 2.286      ;
; 3.341 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.287     ; 2.287      ;
; 3.345 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.282     ; 2.296      ;
; 3.345 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.282     ; 2.296      ;
; 3.345 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.282     ; 2.296      ;
; 3.345 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.280     ; 2.298      ;
; 3.345 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.282     ; 2.296      ;
; 3.345 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.282     ; 2.296      ;
; 3.345 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.282     ; 2.296      ;
; 3.345 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.282     ; 2.296      ;
; 3.345 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.282     ; 2.296      ;
; 3.345 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.282     ; 2.296      ;
; 3.345 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.282     ; 2.296      ;
; 3.664 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.605     ; 2.292      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.606     ; 2.292      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.606     ; 2.292      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.606     ; 2.292      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.606     ; 2.292      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.606     ; 2.292      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.606     ; 2.292      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.606     ; 2.292      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.606     ; 2.292      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.606     ; 2.292      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.606     ; 2.292      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.606     ; 2.292      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.606     ; 2.292      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.606     ; 2.292      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.296      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.296      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.296      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.296      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.606     ; 2.292      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.606     ; 2.292      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.296      ;
; 3.665 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.602     ; 2.296      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                   ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a12~porta_we_reg                                                                                                                         ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                   ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~porta_we_reg                                                                                                                         ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a36~porta_address_reg0                                                                                                                   ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a36~porta_we_reg                                                                                                                         ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a40~porta_address_reg0                                                                                                                   ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a40~porta_we_reg                                                                                                                         ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                   ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_we_reg                                                                                                                         ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                   ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a28~porta_we_reg                                                                                                                         ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~porta_we_reg                                                                                                                          ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a24~porta_we_reg                                                                                                                         ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a32~porta_we_reg                                                                                                                         ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a4~porta_we_reg                                                                                                                          ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                    ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                    ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                    ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a8~porta_we_reg                                                                                                                          ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                    ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                                    ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                     ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                     ;
; 9.584 ; 9.768        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                                                                                                                                                                                                        ;
; 9.585 ; 9.769        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[1]                                                                                                                                                                                                                        ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorDataBfr[13]                                                                                                                                                                                                                                                                                                        ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][0]                                                                                                                                                                                                                   ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][1]                                                                                                                                                                                                                   ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][2]                                                                                                                                                                                                                   ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][3]                                                                                                                                                                                                                   ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][4]                                                                                                                                                                                                                   ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][5]                                                                                                                                                                                                                   ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][6]                                                                                                                                                                                                                   ;
; 9.590 ; 9.774        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][7]                                                                                                                                                                                                                   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                                                                                                                                      ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                                                                                                                                             ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                                                                                                                                             ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                                                                                                                                             ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                                                                                                                                             ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                                                                                                                                                                              ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                                                                                                                                             ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                                                                                                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                                                                                                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                                                                                                                                                                     ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                                                                                                                                                                        ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                                                                                                                                            ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                                                                                                                                            ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                                                                                                                                            ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                            ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                                                                                                                                            ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                                                                                                                                            ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                         ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                                                                                         ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                                                                                                                                       ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                                                                                                                                       ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff   ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                                                                                                                                      ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                                                                                                                                      ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                                                                                                                                      ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                                                                                                                                      ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                                                                                                                                      ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                                                                                                                                      ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                                                                                                                                                                      ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                                                                                                                                                                      ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                                                                                                                                      ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                                                                                                                                                            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                                                                                                                                                            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                                                                                                                                                            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                                                                                                                                                            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                                                                                                                                                            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                                                                                                                                                            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                                                                                                                                                            ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                                                                                                                                              ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                                                                                                                                               ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                                                                                                                                              ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                                                                                                                                                                             ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                                                                                                                                              ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                                                                                                                                                                      ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                                                                                                                                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                                                                                                                                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                                                                                                                                                                      ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                                                                                                                                      ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                           ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD           ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1]     ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5]     ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0]     ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1]     ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3]     ;
; 14.897 ; 15.113       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7]     ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ;
; 14.898 ; 15.114       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD           ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ;
; 14.899 ; 15.115       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd           ;
; 14.901 ; 15.117       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ;
; 15.002 ; 15.186       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd           ;
; 15.002 ; 15.186       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0]     ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]     ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]     ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4]     ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6]     ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7]     ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]     ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4]     ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7]     ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0]     ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1]     ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2]     ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3]     ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4]     ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5]     ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6]     ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7]     ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD           ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ;
; 15.004 ; 15.188       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.440 ; 49.670       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a12~portb_address_reg0                                                        ;
; 49.441 ; 49.671       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~portb_address_reg0                                                        ;
; 49.443 ; 49.673       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~portb_address_reg0                                                        ;
; 49.443 ; 49.673       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a28~portb_address_reg0                                                        ;
; 49.443 ; 49.673       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a32~portb_address_reg0                                                        ;
; 49.444 ; 49.674       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.444 ; 49.674       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a4~portb_address_reg0                                                         ;
; 49.444 ; 49.674       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a8~portb_address_reg0                                                         ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a24~portb_address_reg0                                                        ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a36~portb_address_reg0                                                        ;
; 49.445 ; 49.675       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a40~portb_address_reg0                                                        ;
; 49.500 ; 49.716       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ;
; 49.536 ; 49.720       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ;
; 49.536 ; 49.720       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ;
; 49.536 ; 49.720       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ;
; 49.536 ; 49.720       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ;
; 49.536 ; 49.720       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ;
; 49.536 ; 49.720       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ;
; 49.536 ; 49.720       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ;
; 49.536 ; 49.720       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ;
; 49.536 ; 49.720       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ;
; 49.536 ; 49.720       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ;
; 49.536 ; 49.720       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                     ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                     ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                     ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                     ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                          ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                            ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]       ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]       ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]       ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]       ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]       ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                           ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                  ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                  ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                  ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                  ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                               ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85] ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ;
; 49.537 ; 49.721       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                  ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]      ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]      ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 1.854 ; 2.320 ; Rise       ; CLOCK_50            ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 3.728 ; 4.177 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.153 ; 3.364 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.636 ; 6.828 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -1.496 ; -1.961 ; Rise       ; CLOCK_50            ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -1.212 ; -1.660 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.125 ; -0.306 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.905 ; -2.134 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                 ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.977  ; 6.023  ; Rise       ; CLOCK_50                                                        ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.720  ; 5.777  ; Rise       ; CLOCK_50                                                        ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.551 ; 10.911 ; Fall       ; altera_reserved_tck                                             ;
; MTL_B[*]            ; CLOCK_50            ; 5.505  ; 5.103  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 3.946  ; 3.842  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.342  ; 4.247  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.010  ; 3.906  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 4.222  ; 4.107  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 3.982  ; 3.879  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.183  ; 4.072  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.165  ; 4.064  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 5.505  ; 5.103  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 5.765  ; 5.336  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 3.787  ; 3.716  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 5.765  ; 5.336  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 3.977  ; 3.893  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 4.596  ; 4.466  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.005  ; 3.905  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 3.376  ; 3.305  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.509  ; 4.408  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 3.747  ; 3.630  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.006  ; 3.920  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 4.061  ; 4.004  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.059  ; 4.000  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.061  ; 4.004  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 3.802  ; 3.726  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 3.862  ; 3.804  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 3.933  ; 3.901  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 3.938  ; 3.842  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 3.972  ; 3.877  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.020  ; 3.943  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.073  ; 3.938  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.322 ;        ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.239 ; Fall       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                 ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 5.759  ; 5.807  ; Rise       ; CLOCK_50                                                        ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 5.514  ; 5.572  ; Rise       ; CLOCK_50                                                        ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.319  ; 8.683  ; Fall       ; altera_reserved_tck                                             ;
; MTL_B[*]            ; CLOCK_50            ; 3.464  ; 3.359  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 3.464  ; 3.359  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 3.839  ; 3.746  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 3.525  ; 3.421  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 3.727  ; 3.613  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 3.498  ; 3.395  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 3.690  ; 3.580  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 3.671  ; 3.572  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 5.027  ; 4.624  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 2.916  ; 2.844  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 3.309  ; 3.238  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 5.278  ; 4.850  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 3.491  ; 3.407  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 4.085  ; 3.957  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 3.518  ; 3.419  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 2.916  ; 2.844  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.004  ; 3.902  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 3.272  ; 3.156  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 3.519  ; 3.434  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 3.323  ; 3.247  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 3.570  ; 3.511  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 3.572  ; 3.514  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 3.323  ; 3.247  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 3.381  ; 3.322  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 3.449  ; 3.415  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 3.453  ; 3.359  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 3.486  ; 3.392  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 3.532  ; 3.455  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 3.585  ; 3.451  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.912 ;        ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.831 ; Fall       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                       ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.393 ; -57.027       ;
; CLOCK_50                                                        ; -0.875 ; -10.500       ;
; altera_reserved_tck                                             ; 46.926 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                       ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                        ; 0.141 ; 0.000         ;
; altera_reserved_tck                                             ; 0.187 ; 0.000         ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.309 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                    ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.437 ; -114.362      ;
; CLOCK_50                                                        ; 18.328 ; 0.000         ;
; altera_reserved_tck                                             ; 49.489 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                    ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                             ; 0.493 ; 0.000         ;
; CLOCK_50                                                        ; 1.134 ; 0.000         ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.185 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                         ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                        ; 9.206  ; 0.000         ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.935 ; 0.000         ;
; altera_reserved_tck                                             ; 49.292 ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -3.393 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.745      ;
; -3.393 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.745      ;
; -3.393 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.746      ;
; -3.393 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.745      ;
; -3.393 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.745      ;
; -3.391 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.744      ;
; -3.365 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.717      ;
; -3.365 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.717      ;
; -3.365 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.718      ;
; -3.365 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.717      ;
; -3.365 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.717      ;
; -3.363 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.716      ;
; -3.337 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.690      ;
; -3.336 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.689      ;
; -3.336 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.689      ;
; -3.335 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.688      ;
; -3.335 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.688      ;
; -3.334 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.687      ;
; -3.334 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.687      ;
; -3.332 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.685      ;
; -3.331 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.684      ;
; -3.331 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.684      ;
; -3.330 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.683      ;
; -3.328 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.681      ;
; -3.328 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.198     ; 2.683      ;
; -3.327 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.680      ;
; -3.327 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.680      ;
; -3.327 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.198     ; 2.682      ;
; -3.327 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.198     ; 2.682      ;
; -3.326 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.679      ;
; -3.326 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.679      ;
; -3.326 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.198     ; 2.681      ;
; -3.326 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.198     ; 2.681      ;
; -3.325 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.678      ;
; -3.325 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.678      ;
; -3.325 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.198     ; 2.680      ;
; -3.325 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.198     ; 2.680      ;
; -3.324 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.677      ;
; -3.324 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.677      ;
; -3.323 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.676      ;
; -3.323 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.676      ;
; -3.323 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.198     ; 2.678      ;
; -3.322 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.198     ; 2.677      ;
; -3.322 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.198     ; 2.677      ;
; -3.321 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.198     ; 2.676      ;
; -3.307 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.202     ; 2.658      ;
; -3.307 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.202     ; 2.658      ;
; -3.307 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.659      ;
; -3.307 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.202     ; 2.658      ;
; -3.307 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.202     ; 2.658      ;
; -3.305 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.657      ;
; -3.286 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.643      ;
; -3.284 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.641      ;
; -3.284 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.641      ;
; -3.283 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.635      ;
; -3.283 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.640      ;
; -3.282 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.634      ;
; -3.282 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.634      ;
; -3.281 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.633      ;
; -3.281 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.633      ;
; -3.280 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.632      ;
; -3.280 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.632      ;
; -3.278 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.635      ;
; -3.278 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.630      ;
; -3.277 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.634      ;
; -3.277 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.629      ;
; -3.277 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.629      ;
; -3.276 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.633      ;
; -3.276 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.201     ; 2.628      ;
; -3.274 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.631      ;
; -3.273 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.630      ;
; -3.273 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.630      ;
; -3.272 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.198     ; 2.627      ;
; -3.270 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.623      ;
; -3.270 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.198     ; 2.625      ;
; -3.269 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.622      ;
; -3.269 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.622      ;
; -3.268 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.621      ;
; -3.268 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.621      ;
; -3.267 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.620      ;
; -3.267 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.620      ;
; -3.267 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.624      ;
; -3.266 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.623      ;
; -3.265 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.618      ;
; -3.264 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.617      ;
; -3.264 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.617      ;
; -3.263 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 2.616      ;
; -3.263 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.199     ; 2.617      ;
; -3.263 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.620      ;
; -3.262 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.199     ; 2.616      ;
; -3.262 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.199     ; 2.616      ;
; -3.262 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.199     ; 2.616      ;
; -3.262 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.619      ;
; -3.261 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.618      ;
; -3.261 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.618      ;
; -3.260 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.617      ;
; -3.255 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.612      ;
; -3.254 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.611      ;
; -3.253 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.610      ;
; -3.251 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.196     ; 2.608      ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                             ; Launch Clock                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.875 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[17] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.486      ;
; -0.875 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.486      ;
; -0.875 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.486      ;
; -0.875 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[20] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.486      ;
; -0.875 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[21] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.486      ;
; -0.875 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[23] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.486      ;
; -0.875 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.486      ;
; -0.875 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[12] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.486      ;
; -0.875 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[14] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.486      ;
; -0.875 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[13] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.486      ;
; -0.875 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[4]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.486      ;
; -0.875 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.486      ;
; -0.820 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[17] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.427      ;
; -0.820 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.427      ;
; -0.820 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.427      ;
; -0.820 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[20] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.427      ;
; -0.820 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[21] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.427      ;
; -0.820 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[23] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.427      ;
; -0.820 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.427      ;
; -0.820 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[12] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.427      ;
; -0.820 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[14] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.427      ;
; -0.820 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[13] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.427      ;
; -0.820 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[4]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.427      ;
; -0.820 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.427      ;
; -0.817 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[17] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.424      ;
; -0.817 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.424      ;
; -0.817 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.424      ;
; -0.817 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[20] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.424      ;
; -0.817 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[21] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.424      ;
; -0.817 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[23] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.424      ;
; -0.817 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.424      ;
; -0.817 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[12] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.424      ;
; -0.817 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[14] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.424      ;
; -0.817 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[13] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.424      ;
; -0.817 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[4]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.424      ;
; -0.817 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.424      ;
; -0.763 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[17] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.374      ;
; -0.763 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.374      ;
; -0.763 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.374      ;
; -0.763 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[20] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.374      ;
; -0.763 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[21] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.374      ;
; -0.763 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[23] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.374      ;
; -0.763 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.374      ;
; -0.763 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[12] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.374      ;
; -0.763 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[14] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.374      ;
; -0.763 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[13] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.374      ;
; -0.763 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[4]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.374      ;
; -0.763 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.374      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[17] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.887      ; 2.170      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.887      ; 2.170      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.887      ; 2.170      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[20] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.887      ; 2.170      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[21] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.887      ; 2.170      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[23] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.887      ; 2.170      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.887      ; 2.170      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[12] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.887      ; 2.170      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[14] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.887      ; 2.170      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[13] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.887      ; 2.170      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[4]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.887      ; 2.170      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 0.887      ; 2.170      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[17] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.370      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.370      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.370      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[20] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.370      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[21] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.370      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[23] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.370      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.370      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[12] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.370      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[14] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.370      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[13] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.370      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[4]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.370      ;
; -0.759 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.370      ;
; -0.703 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[17] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.314      ;
; -0.703 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.314      ;
; -0.703 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.314      ;
; -0.703 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[20] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.314      ;
; -0.703 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[21] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.314      ;
; -0.703 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[23] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.314      ;
; -0.703 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.314      ;
; -0.703 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[12] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.314      ;
; -0.703 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[14] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.314      ;
; -0.703 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[13] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.314      ;
; -0.703 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[4]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.314      ;
; -0.703 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.314      ;
; -0.680 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[17] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.287      ;
; -0.680 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.287      ;
; -0.680 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[19] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.287      ;
; -0.680 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[20] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.287      ;
; -0.680 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[21] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.287      ;
; -0.680 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[23] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.287      ;
; -0.680 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[8]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.287      ;
; -0.680 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[12] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.287      ;
; -0.680 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[14] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.287      ;
; -0.680 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[13] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.287      ;
; -0.680 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[4]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.287      ;
; -0.680 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; mtl_controller:comb_5|ColorData[7]  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.083      ; 2.287      ;
; -0.670 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[17] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.281      ;
; -0.670 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[17] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.281      ;
; -0.670 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.281      ;
; -0.670 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; mtl_controller:comb_5|ColorData[18] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.607        ; 1.087      ; 2.281      ;
+--------+------------------------------------------------------------------------------------+-------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.926 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.499      ;
; 46.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.449      ;
; 47.005 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.420      ;
; 47.107 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 3.326      ;
; 47.245 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.180      ;
; 47.294 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 3.130      ;
; 47.341 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.084      ;
; 47.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 3.061      ;
; 47.350 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.075      ;
; 47.370 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.057      ;
; 47.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.997      ;
; 47.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.998      ;
; 47.477 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.948      ;
; 47.481 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.946      ;
; 47.563 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.865      ;
; 47.575 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 2.855      ;
; 47.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.794      ;
; 47.783 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 2.641      ;
; 47.826 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.605      ;
; 48.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.413      ;
; 48.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.842      ;
; 48.721 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.706      ;
; 48.732 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.693      ;
; 48.832 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.592      ;
; 48.840 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.585      ;
; 48.879 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.546      ;
; 49.117 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.307      ;
; 49.624 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 0.810      ;
; 97.055 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.892      ;
; 97.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.865      ;
; 97.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.865      ;
; 97.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.865      ;
; 97.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.865      ;
; 97.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.865      ;
; 97.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.865      ;
; 97.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.865      ;
; 97.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.865      ;
; 97.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.865      ;
; 97.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.865      ;
; 97.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.865      ;
; 97.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.865      ;
; 97.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.865      ;
; 97.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.865      ;
; 97.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.865      ;
; 97.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.865      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.854      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.854      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.854      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.854      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.854      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.854      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.854      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.854      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.854      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.854      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.854      ;
; 97.104 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.854      ;
; 97.105 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.842      ;
; 97.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.844      ;
; 97.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.844      ;
; 97.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.844      ;
; 97.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.844      ;
; 97.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.844      ;
; 97.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.844      ;
; 97.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.844      ;
; 97.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.844      ;
; 97.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.844      ;
; 97.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.844      ;
; 97.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.844      ;
; 97.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.844      ;
; 97.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.844      ;
; 97.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.844      ;
; 97.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.844      ;
; 97.107 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.844      ;
; 97.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.131 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.819      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.820      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.820      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.820      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.820      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.820      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.820      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.820      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.820      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.820      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.820      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.820      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.820      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.820      ;
; 97.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.820      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.466      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.473      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.474      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.474      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.478      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.475      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a12~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.479      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a8~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.484      ;
; 0.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a32~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.485      ;
; 0.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~porta_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.490      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a36~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.216      ; 0.495      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.313      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.313      ;
; 0.186 ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                                                    ; reset_delay:reset_delay_inst|cont[26]                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_west|active                                                                                                               ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_west|active                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                              ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                              ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                              ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dout                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                             ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                         ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                         ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                             ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                             ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[5]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                        ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cr[7]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|txr[4]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                          ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                         ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_north|active                                                                                                              ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_north|active                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_south|active                                                                                                              ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_south|active                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_zoom_in|active                                                                                                            ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_zoom_in|active                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_east|active                                                                                                               ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|touch_buffer:touch_buffer_east|active                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.317      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a4~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.520      ;
; 0.193 ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                     ; reset_delay:reset_delay_inst|cont[0]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                           ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                              ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.309 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.315 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.375 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.496      ;
; 0.375 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.496      ;
; 0.408 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd         ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.533      ;
; 0.428 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd           ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD         ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.546      ;
; 0.454 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.462 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.465 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.468 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.512 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.520 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.523 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.531 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.534 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.535 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.536 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.538 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.546 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.667      ;
; 0.563 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.884      ;
; 0.569 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.696      ;
; 0.569 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd         ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.694      ;
; 0.570 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.696      ;
; 0.572 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.699      ;
; 0.573 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.700      ;
; 0.573 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.894      ;
; 0.574 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.700      ;
; 0.579 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.705      ;
; 0.581 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.707      ;
; 0.585 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.710      ;
; 0.593 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.716      ;
; 0.593 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.721      ;
; 0.597 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.718      ;
; 0.599 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.720      ;
; 0.605 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.736      ;
; 0.605 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd         ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.730      ;
; 0.610 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.741      ;
; 0.612 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.743      ;
; 0.614 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.745      ;
; 0.615 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.746      ;
; 0.623 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.754      ;
; 0.623 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd         ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.944      ;
; 0.624 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.755      ;
; 0.624 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.745      ;
; 0.624 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.945      ;
; 0.625 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.746      ;
; 0.627 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.758      ;
; 0.629 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.760      ;
; 0.631 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.952      ;
; 0.633 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.760      ;
; 0.649 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.770      ;
; 0.663 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.784      ;
; 0.665 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.786      ;
; 0.675 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.796      ;
; 0.685 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.816      ;
; 0.692 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.818      ;
; 0.693 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.814      ;
; 0.707 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.028      ;
; 0.726 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.847      ;
; 0.727 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.848      ;
; 0.729 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd         ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.050      ;
; 0.730 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.051      ;
; 0.757 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.078      ;
; 0.760 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.881      ;
; 0.771 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.092      ;
; 0.777 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.898      ;
; 0.783 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 1.104      ;
; 0.785 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.911      ;
; 0.785 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.906      ;
; 0.793 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd         ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.918      ;
; 0.793 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.914      ;
; 0.795 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.921      ;
; 0.810 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.931      ;
; 0.813 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.934      ;
; 0.821 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd         ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.942      ;
; 0.823 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.944      ;
; 0.824 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.945      ;
; 0.826 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.947      ;
; 0.831 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5]   ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.963      ;
; 0.836 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.957      ;
; 0.848 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.969      ;
; 0.853 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.974      ;
; 0.886 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.007      ;
; 0.887 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.008      ;
; 0.889 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.010      ;
; 0.903 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.024      ;
; 0.917 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.038      ;
; 0.919 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.040      ;
; 0.922 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.043      ;
; 0.922 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.043      ;
; 0.928 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.048      ;
; 0.929 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.050      ;
; 0.935 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.056      ;
; 0.939 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD         ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.060      ;
; 0.945 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.070      ;
; 0.946 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.071      ;
; 0.957 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.081      ;
; 0.958 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]    ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.082      ;
; 0.959 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd         ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.084      ;
; 0.965 ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.278      ;
+-------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+--------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                            ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -2.437 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.392     ; 1.598      ;
; -2.437 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.389     ; 1.601      ;
; -2.437 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.389     ; 1.601      ;
; -2.437 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.389     ; 1.601      ;
; -2.437 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.389     ; 1.601      ;
; -2.437 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.389     ; 1.601      ;
; -2.437 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.389     ; 1.601      ;
; -2.436 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.393     ; 1.596      ;
; -2.436 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.393     ; 1.596      ;
; -2.436 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.393     ; 1.596      ;
; -2.436 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.393     ; 1.596      ;
; -2.436 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.393     ; 1.596      ;
; -2.436 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.393     ; 1.596      ;
; -2.436 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.393     ; 1.596      ;
; -2.436 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.393     ; 1.596      ;
; -2.436 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.393     ; 1.596      ;
; -2.436 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.393     ; 1.596      ;
; -2.436 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.393     ; 1.596      ;
; -2.436 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.393     ; 1.596      ;
; -2.436 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.393     ; 1.596      ;
; -2.436 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.393     ; 1.596      ;
; -2.436 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.393     ; 1.596      ;
; -2.253 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.204     ; 1.602      ;
; -2.253 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.204     ; 1.602      ;
; -2.253 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.204     ; 1.602      ;
; -2.253 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.203     ; 1.603      ;
; -2.253 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.204     ; 1.602      ;
; -2.253 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.204     ; 1.602      ;
; -2.253 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.204     ; 1.602      ;
; -2.253 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.204     ; 1.602      ;
; -2.253 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.204     ; 1.602      ;
; -2.253 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.204     ; 1.602      ;
; -2.253 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.204     ; 1.602      ;
; -2.251 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.211     ; 1.593      ;
; -2.251 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.211     ; 1.593      ;
; -2.251 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.211     ; 1.593      ;
; -2.251 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.211     ; 1.593      ;
; -2.251 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.211     ; 1.593      ;
; -2.251 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.211     ; 1.593      ;
; -2.251 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.210     ; 1.594      ;
; -2.250 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.209     ; 1.594      ;
; -2.250 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.212     ; 1.591      ;
; -2.247 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.600      ;
; -2.247 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.200     ; 1.600      ;
; -2.246 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.209     ; 1.590      ;
; -2.246 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.209     ; 1.590      ;
; -2.246 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.209     ; 1.590      ;
; -2.246 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.209     ; 1.590      ;
; -2.245 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.606        ; -1.210     ; 1.588      ;
+--------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.328 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 1.600      ;
; 18.328 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 1.600      ;
; 18.328 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 1.600      ;
; 18.328 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 1.600      ;
; 18.328 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 1.600      ;
; 18.328 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 1.600      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.603      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.603      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.603      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[0]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.603      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[10]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[11]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[1]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.603      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[2]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.603      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[5]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.603      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[3]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.603      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[6]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.603      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[13]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.603      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[4]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.603      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.603      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[3]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[4]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[7]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[8]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[9]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[10]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[11]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|clk_en        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.603      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.603      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_chk       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.603      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.603      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.603      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.329 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.604      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[15]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.601      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[14]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.601      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[16]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.601      ;
; 18.330 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[12]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 1.601      ;
; 18.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.605      ;
; 18.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.605      ;
; 18.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.605      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.608      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.608      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.608      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.608      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.608      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.608      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.608      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.608      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.608      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.608      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.602      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.602      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.602      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.602      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.602      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.602      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 1.602      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.597      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.597      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.597      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.597      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.597      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.597      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.598      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.600      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 1.597      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[0]                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 1.596      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.603      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.603      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.603      ;
; 18.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 1.603      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.608      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.608      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.608      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.608      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.608      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.608      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.608      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.608      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.608      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.608      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.608      ;
; 18.333 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 1.608      ;
+--------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.489 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 0.935      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.104      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.104      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.104      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.104      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.104      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.104      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.104      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.104      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.104      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.104      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.104      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.104      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.104      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.104      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.104      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.101      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.101      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.102      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.102      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.102      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.102      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.102      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.102      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.101      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.098      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.098      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.098      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.098      ;
; 97.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.098      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.100      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.100      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.100      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.100      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.100      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.100      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.100      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.096      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.096      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.096      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.096      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.096      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.096      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.096      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.099      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.099      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.099      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.099      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.099      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.099      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.099      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.091      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.091      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.091      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.091      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.091      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.091      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.096      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.096      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.099      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.099      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.099      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.099      ;
; 97.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.099      ;
; 97.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.098      ;
; 97.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.098      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.094      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.094      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.090      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.090      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.090      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.090      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.090      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.090      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.090      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.094      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.094      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.094      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.094      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.094      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.094      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.094      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.089      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.089      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.089      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.089      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.089      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.089      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.089      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.094      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.094      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.094      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.094      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.094      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.094      ;
; 97.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.094      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.091      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.091      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.091      ;
; 97.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.091      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.493 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.613      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.940      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.940      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.940      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.940      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.940      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.940      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.940      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.940      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.940      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.940      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.940      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.940      ;
; 0.857 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.985      ;
; 0.934 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.053      ;
; 0.974 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.096      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.118      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.118      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.118      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.118      ;
; 0.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.118      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.228      ;
; 1.106 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.228      ;
; 1.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.898      ;
; 1.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.898      ;
; 1.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.898      ;
; 1.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.898      ;
; 1.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.898      ;
; 1.757 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.898      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.902      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.902      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.902      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.902      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.902      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.902      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.902      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.902      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.902      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.902      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.902      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.902      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.902      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.902      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.902      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.899      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.893      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.893      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.893      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.893      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.893      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.903      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.903      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.903      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.899      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.899      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.899      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.899      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.899      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.899      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.899      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.903      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.903      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.903      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.903      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.903      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.903      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.903      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.903      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.903      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.899      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.899      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.899      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.899      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.899      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.899      ;
; 1.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.899      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.903      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.903      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.903      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.903      ;
; 1.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.903      ;
; 1.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.904      ;
; 1.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.904      ;
; 1.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.900      ;
; 1.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.900      ;
; 1.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.900      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.134 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.457      ;
; 1.140 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.457      ;
; 1.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_START                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.462      ;
; 1.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|ld                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.462      ;
; 1.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_ACK                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.462      ;
; 1.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.462      ;
; 1.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_STOP                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.462      ;
; 1.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_IDLE                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.462      ;
; 1.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.458      ;
; 1.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.458      ;
; 1.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.458      ;
; 1.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.458      ;
; 1.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.458      ;
; 1.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.458      ;
; 1.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[7]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.458      ;
; 1.331 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|cmd_ack                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.462      ;
; 1.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.462      ;
; 1.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.457      ;
; 1.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.457      ;
; 1.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.457      ;
; 1.332 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.457      ;
; 1.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|pre_touch_int_n                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.468      ;
; 1.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|flag                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.468      ;
; 1.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.468      ;
; 1.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[1]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.468      ;
; 1.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.468      ;
; 1.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.468      ;
; 1.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.468      ;
; 1.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.468      ;
; 1.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0000                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.468      ;
; 1.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|cnt[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.468      ;
; 1.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_WRITE                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.468      ;
; 1.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|shift                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.468      ;
; 1.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[0]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.468      ;
; 1.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[1]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.468      ;
; 1.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|dcnt[2]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.468      ;
; 1.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|c_state.ST_READ                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.468      ;
; 1.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.468      ;
; 1.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_cmd[3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.468      ;
; 1.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|sr[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.468      ;
; 1.336 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|core_txd                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.468      ;
; 1.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0011                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.468      ;
; 1.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0100                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.468      ;
; 1.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0101                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.468      ;
; 1.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0111                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.468      ;
; 1.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0110                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.468      ;
; 1.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0001                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.468      ;
; 1.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1000                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.468      ;
; 1.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.1001                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.468      ;
; 1.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|c_state.0010                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.468      ;
; 1.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREADY                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.468      ;
; 1.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.459      ;
; 1.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.464      ;
; 1.337 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.464      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.463      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.463      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.463      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.463      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.463      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[8]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.463      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X1[9]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.463      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.458      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.458      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.458      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.458      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.458      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[8]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.458      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[9]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.459      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.465      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.465      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.465      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 1.458      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.457      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.463      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.460      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.460      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.460      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.460      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[8]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.460      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.464      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.464      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.463      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.464      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.463      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.463      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.464      ;
; 1.338 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.463      ;
; 1.339 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.461      ;
; 1.344 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.468      ;
; 1.344 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.468      ;
; 1.344 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cnt[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.468      ;
; 1.344 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.463      ;
; 1.344 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.463      ;
; 1.344 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.463      ;
; 1.344 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.463      ;
; 1.344 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.463      ;
; 1.344 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_cnt[5]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 1.463      ;
; 1.344 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.467      ;
; 1.344 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[9] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.467      ;
; 1.344 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 1.467      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                            ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; 2.185 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.461      ;
; 2.185 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.897     ; 1.461      ;
; 2.185 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.907     ; 1.451      ;
; 2.185 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.905     ; 1.453      ;
; 2.185 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.905     ; 1.453      ;
; 2.185 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.905     ; 1.453      ;
; 2.185 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.905     ; 1.453      ;
; 2.190 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.901     ; 1.462      ;
; 2.190 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.901     ; 1.462      ;
; 2.190 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.901     ; 1.462      ;
; 2.190 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.901     ; 1.462      ;
; 2.190 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.901     ; 1.462      ;
; 2.190 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.901     ; 1.462      ;
; 2.190 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.901     ; 1.462      ;
; 2.190 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.901     ; 1.462      ;
; 2.190 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.901     ; 1.462      ;
; 2.190 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.901     ; 1.462      ;
; 2.191 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.907     ; 1.457      ;
; 2.191 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.907     ; 1.457      ;
; 2.191 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.907     ; 1.457      ;
; 2.191 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.907     ; 1.457      ;
; 2.191 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.907     ; 1.457      ;
; 2.191 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.907     ; 1.457      ;
; 2.191 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.906     ; 1.458      ;
; 2.191 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.909     ; 1.455      ;
; 2.191 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.900     ; 1.464      ;
; 2.191 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6] ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -0.906     ; 1.458      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.097     ; 1.458      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.097     ; 1.458      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.097     ; 1.458      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.097     ; 1.458      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.097     ; 1.458      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.097     ; 1.458      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.097     ; 1.458      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.097     ; 1.458      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.097     ; 1.458      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.097     ; 1.458      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.097     ; 1.458      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.097     ; 1.458      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.097     ; 1.458      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.093     ; 1.462      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.093     ; 1.462      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.093     ; 1.462      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.093     ; 1.462      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.097     ; 1.458      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.097     ; 1.458      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.093     ; 1.462      ;
; 2.382 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD       ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.093     ; 1.462      ;
; 2.383 ; reset_delay:reset_delay_inst|cont[26] ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]  ; CLOCK_50     ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.001       ; -1.097     ; 1.459      ;
+-------+---------------------------------------+------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a40~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a40~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a40~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a32~porta_datain_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 9.211 ; 9.441        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.242 ; 9.426        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[1]                                                                                                      ;
; 9.243 ; 9.427        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[8]                                                                                                      ;
; 9.246 ; 9.430        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|ColorDataBfr[13]                                                                                                                                                                                      ;
; 9.246 ; 9.430        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][0]                                                                                                ;
; 9.246 ; 9.430        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                          ;
; 9.246 ; 9.430        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                          ;
; 9.246 ; 9.430        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                     ;
; 9.246 ; 9.430        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                     ;
; 9.247 ; 9.431        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][0]                                                                                                 ;
; 9.247 ; 9.431        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][1]                                                                                                 ;
; 9.247 ; 9.431        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][2]                                                                                                 ;
; 9.247 ; 9.431        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][3]                                                                                                 ;
; 9.247 ; 9.431        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][4]                                                                                                 ;
; 9.247 ; 9.431        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][5]                                                                                                 ;
; 9.247 ; 9.431        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][6]                                                                                                 ;
; 9.247 ; 9.431        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[1][7]                                                                                                 ;
; 9.253 ; 9.437        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                          ;
; 9.253 ; 9.437        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                           ;
; 9.253 ; 9.437        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                           ;
; 9.253 ; 9.437        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                     ;
; 9.253 ; 9.437        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                      ;
; 9.253 ; 9.437        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                      ;
; 9.253 ; 9.437        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                     ;
; 9.253 ; 9.437        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                      ;
; 9.253 ; 9.437        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                      ;
; 9.253 ; 9.437        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                     ;
; 9.253 ; 9.437        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                      ;
; 9.253 ; 9.437        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                      ;
; 9.253 ; 9.437        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                     ;
; 9.253 ; 9.437        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                      ;
; 9.253 ; 9.437        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                      ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[4]                                                                                                 ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[5]                                                                                                 ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[6]                                                                                                 ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_GESTURE[7]                                                                                                 ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_X2[0]                                                                                                      ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y1[3]                                                                                                      ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[0]                                                                                                      ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[1]                                                                                                      ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[2]                                                                                                      ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|oREG_Y2[3]                                                                                                      ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][1]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[12][2]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[21][0]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[21][1]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[21][2]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[21][3]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[21][4]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[21][5]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[21][6]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[21][7]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[22][0]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[22][1]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[22][2]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[22][3]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[22][4]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[22][5]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[22][6]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[22][7]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[26][0]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[26][1]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[26][2]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[26][3]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[26][4]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[26][5]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[26][6]                                                                                                ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; mtl_controller:comb_5|mtl_touch_controller:mtl_touch_controller_inst|i2c_touch_config:i2c_touch_config_inst|read_data[26][7]                                                                                                ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                           ; Clock Edge ; Target                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mvd           ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oVD           ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[0]      ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[1]      ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[2]      ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[3]      ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[4]      ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[5]      ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[6]      ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[7]      ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[8]      ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[9]      ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[0]      ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[1]      ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[2]      ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[3]      ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[4]      ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[5]      ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[6]      ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[7]      ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[8]      ;
; 14.935 ; 15.151       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|y_cnt[9]      ;
; 14.942 ; 15.126       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|mhd           ;
; 14.942 ; 15.126       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|x_cnt[10]     ;
; 14.943 ; 15.127       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD           ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[1]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[5]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[1]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[3]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[4]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[5]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[6]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[7]     ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ;
; 14.944 ; 15.128       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ;
; 14.945 ; 15.129       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0]     ;
; 14.945 ; 15.129       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ;
; 14.945 ; 15.129       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ;
; 14.945 ; 15.129       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ;
; 14.945 ; 15.129       ; 0.184          ; Low Pulse Width  ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[0]     ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[2]     ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[3]     ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[4]     ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[6]     ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_B[7]     ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[0]     ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[2]     ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[4]     ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[5]     ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[7]     ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[0]     ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[1]     ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[0]  ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[1]  ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[2]  ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[3]  ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_blue[7]  ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[0] ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[2] ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[3] ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[5] ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[6] ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_green[7] ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[0]   ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[2]   ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[3]   ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[4]   ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[5]   ;
; 14.956 ; 15.172       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|read_red[6]   ;
; 14.957 ; 15.173       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oHD           ;
; 14.957 ; 15.173       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_G[6]     ;
; 14.957 ; 15.173       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[2]     ;
; 14.957 ; 15.173       ; 0.216          ; High Pulse Width ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; mtl_controller:comb_5|mtl_display_controller:mtl_display_controller_inst|oLCD_R[3]     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------+------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.292 ; 49.522       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a16~portb_address_reg0                                                         ;
; 49.293 ; 49.523       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a12~portb_address_reg0                                                         ;
; 49.294 ; 49.524       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a32~portb_address_reg0                                                         ;
; 49.295 ; 49.525       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.295 ; 49.525       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a20~portb_address_reg0                                                         ;
; 49.295 ; 49.525       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a24~portb_address_reg0                                                         ;
; 49.295 ; 49.525       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a28~portb_address_reg0                                                         ;
; 49.295 ; 49.525       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.295 ; 49.525       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a40~portb_address_reg0                                                         ;
; 49.295 ; 49.525       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a8~portb_address_reg0                                                          ;
; 49.296 ; 49.526       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0124:auto_generated|ram_block1a4~portb_address_reg0                                                          ;
; 49.310 ; 49.526       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ;
; 49.351 ; 49.535       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                   ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                      ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                      ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                      ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                      ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                           ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                             ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]        ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]        ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]        ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]       ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]       ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]        ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]        ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]        ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]        ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]        ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]        ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]        ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]        ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]        ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]      ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]      ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]      ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                            ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                        ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                   ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                   ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                   ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                   ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                   ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ;
; 49.352 ; 49.536       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 1.207 ; 2.003 ; Rise       ; CLOCK_50            ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 2.317 ; 3.208 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.355 ; 1.803 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.787 ; 3.285 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -0.974 ; -1.769 ; Rise       ; CLOCK_50            ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -0.809 ; -1.570 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.284  ; -0.094 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.424 ; -0.852 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                 ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 4.029  ; 3.930  ; Rise       ; CLOCK_50                                                        ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 3.835  ; 3.773  ; Rise       ; CLOCK_50                                                        ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.566  ; 7.028  ; Fall       ; altera_reserved_tck                                             ;
; MTL_B[*]            ; CLOCK_50            ; 3.879  ; 3.681  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.507  ; 2.508  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 2.719  ; 2.775  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.543  ; 2.545  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 2.642  ; 2.682  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 2.526  ; 2.535  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 2.638  ; 2.652  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 2.620  ; 2.654  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 3.879  ; 3.681  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 4.053  ; 3.838  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.402  ; 2.415  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 4.053  ; 3.838  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 2.508  ; 2.532  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 2.877  ; 2.930  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 2.519  ; 2.550  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 2.164  ; 2.135  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.846  ; 2.893  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 2.373  ; 2.355  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.528  ; 2.553  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.588  ; 2.625  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.587  ; 2.623  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.588  ; 2.625  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.401  ; 2.413  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.453  ; 2.473  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.524  ; 2.561  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.484  ; 2.500  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.499  ; 2.517  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.536  ; 2.567  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 2.588  ; 2.615  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.549 ;        ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.526 ; Fall       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                 ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 3.889  ; 3.797  ; Rise       ; CLOCK_50                                                        ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 3.703  ; 3.646  ; Rise       ; CLOCK_50                                                        ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.377  ; 5.839  ; Fall       ; altera_reserved_tck                                             ;
; MTL_B[*]            ; CLOCK_50            ; 2.192  ; 2.191  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.192  ; 2.191  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 2.391  ; 2.443  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.227  ; 2.226  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 2.317  ; 2.354  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 2.210  ; 2.216  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 2.316  ; 2.327  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 2.297  ; 2.327  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 3.567  ; 3.366  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 1.862  ; 1.832  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.087  ; 2.097  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 3.733  ; 3.514  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 2.189  ; 2.209  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 2.542  ; 2.591  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 2.200  ; 2.228  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 1.862  ; 1.832  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.516  ; 2.559  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 2.063  ; 2.043  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.208  ; 2.230  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.085  ; 2.094  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.264  ; 2.297  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.266  ; 2.299  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.085  ; 2.094  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.135  ; 2.152  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.203  ; 2.237  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.165  ; 2.178  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.179  ; 2.195  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.215  ; 2.242  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 2.269  ; 2.292  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.279 ;        ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.256 ; Fall       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                            ;
+------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                 ; -6.192   ; 0.141 ; -4.495   ; 0.493   ; 9.206               ;
;  CLOCK_50                                                        ; -1.934   ; 0.141 ; 17.178   ; 1.134   ; 9.206               ;
;  altera_reserved_tck                                             ; 44.144   ; 0.187 ; 48.568   ; 0.493   ; 49.292              ;
;  comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -6.192   ; 0.309 ; -4.495   ; 2.185   ; 14.897              ;
; Design-wide TNS                                                  ; -133.267 ; 0.0   ; -210.909 ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                        ; -28.342  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                             ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; -104.925 ; 0.000 ; -210.909 ; 0.000   ; 0.000               ;
+------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 2.139 ; 2.700 ; Rise       ; CLOCK_50            ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; 4.177 ; 4.763 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.186 ; 3.380 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.671 ; 6.871 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; -0.974 ; -1.769 ; Rise       ; CLOCK_50            ;
; MTL_TOUCH_INT_n     ; CLOCK_50            ; -0.809 ; -1.570 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.284  ; -0.094 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.424 ; -0.852 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                 ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 6.729  ; 6.699  ; Rise       ; CLOCK_50                                                        ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 6.460  ; 6.430  ; Rise       ; CLOCK_50                                                        ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.304 ; 11.834 ; Fall       ; altera_reserved_tck                                             ;
; MTL_B[*]            ; CLOCK_50            ; 6.112  ; 5.807  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 4.347  ; 4.301  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 4.741  ; 4.691  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 4.419  ; 4.353  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 4.614  ; 4.543  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 4.389  ; 4.330  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 4.608  ; 4.564  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 4.545  ; 4.502  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 6.112  ; 5.807  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 6.393  ; 6.067  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 4.141  ; 4.108  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 6.393  ; 6.067  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 4.340  ; 4.281  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 5.016  ; 4.946  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 4.367  ; 4.321  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 3.735  ; 3.694  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 4.960  ; 4.932  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 4.132  ; 4.062  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 4.377  ; 4.316  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 4.445  ; 4.426  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 4.442  ; 4.422  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 4.445  ; 4.426  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 4.164  ; 4.116  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 4.228  ; 4.183  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 4.311  ; 4.302  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 4.298  ; 4.245  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 4.338  ; 4.264  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 4.389  ; 4.334  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 4.476  ; 4.420  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 12.530 ;        ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 12.454 ; Fall       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                 ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+
; MTL_TOUCH_I2C_SCL   ; CLOCK_50            ; 3.889  ; 3.797  ; Rise       ; CLOCK_50                                                        ;
; MTL_TOUCH_I2C_SDA   ; CLOCK_50            ; 3.703  ; 3.646  ; Rise       ; CLOCK_50                                                        ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.377  ; 5.839  ; Fall       ; altera_reserved_tck                                             ;
; MTL_B[*]            ; CLOCK_50            ; 2.192  ; 2.191  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[0]           ; CLOCK_50            ; 2.192  ; 2.191  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[1]           ; CLOCK_50            ; 2.391  ; 2.443  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[2]           ; CLOCK_50            ; 2.227  ; 2.226  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[3]           ; CLOCK_50            ; 2.317  ; 2.354  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[4]           ; CLOCK_50            ; 2.210  ; 2.216  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[5]           ; CLOCK_50            ; 2.316  ; 2.327  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[6]           ; CLOCK_50            ; 2.297  ; 2.327  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_B[7]           ; CLOCK_50            ; 3.567  ; 3.366  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_G[*]            ; CLOCK_50            ; 1.862  ; 1.832  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[0]           ; CLOCK_50            ; 2.087  ; 2.097  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[1]           ; CLOCK_50            ; 3.733  ; 3.514  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[2]           ; CLOCK_50            ; 2.189  ; 2.209  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[3]           ; CLOCK_50            ; 2.542  ; 2.591  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[4]           ; CLOCK_50            ; 2.200  ; 2.228  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[5]           ; CLOCK_50            ; 1.862  ; 1.832  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[6]           ; CLOCK_50            ; 2.516  ; 2.559  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_G[7]           ; CLOCK_50            ; 2.063  ; 2.043  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_HSD             ; CLOCK_50            ; 2.208  ; 2.230  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_R[*]            ; CLOCK_50            ; 2.085  ; 2.094  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[0]           ; CLOCK_50            ; 2.264  ; 2.297  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[1]           ; CLOCK_50            ; 2.266  ; 2.299  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[2]           ; CLOCK_50            ; 2.085  ; 2.094  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[3]           ; CLOCK_50            ; 2.135  ; 2.152  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[4]           ; CLOCK_50            ; 2.203  ; 2.237  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[5]           ; CLOCK_50            ; 2.165  ; 2.178  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[6]           ; CLOCK_50            ; 2.179  ; 2.195  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  MTL_R[7]           ; CLOCK_50            ; 2.215  ; 2.242  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_VSD             ; CLOCK_50            ; 2.269  ; 2.292  ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; MTL_DCLK            ; CLOCK_50            ; 11.279 ;        ; Rise       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; MTL_DCLK            ; CLOCK_50            ;        ; 11.256 ; Fall       ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MTL_TOUCH_INT_n     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_DCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_HSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_VSD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_TOUCH_I2C_SCL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; MTL_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MTL_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; MTL_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MTL_TOUCH_I2C_SDA   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                   ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                      ; To Clock                                                        ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck                                             ; altera_reserved_tck                                             ; 6126         ; 0        ; 84       ; 0        ;
; CLOCK_50                                                        ; altera_reserved_tck                                             ; false path   ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                             ; CLOCK_50                                                        ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                        ; CLOCK_50                                                        ; > 2147483647 ; 0        ; 0        ; 0        ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                        ; 252          ; 0        ; 0        ; 0        ;
; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4488         ; 0        ; 0        ; 0        ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2210         ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                    ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                      ; To Clock                                                        ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+----------+----------+----------+
; altera_reserved_tck                                             ; altera_reserved_tck                                             ; 6126         ; 0        ; 84       ; 0        ;
; CLOCK_50                                                        ; altera_reserved_tck                                             ; false path   ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                             ; CLOCK_50                                                        ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                        ; CLOCK_50                                                        ; > 2147483647 ; 0        ; 0        ; 0        ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                        ; 252          ; 0        ; 0        ; 0        ;
; CLOCK_50                                                        ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 4488         ; 0        ; 0        ; 0        ;
; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2210         ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                  ;
+---------------------+-----------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                        ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-----------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                             ; 270        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; CLOCK_50                                                        ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                        ; 142        ; 0        ; 0        ; 0        ;
; CLOCK_50            ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 49         ; 0        ; 0        ; 0        ;
+---------------------+-----------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                   ;
+---------------------+-----------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                        ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-----------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                             ; 270        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; CLOCK_50                                                        ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                        ; 142        ; 0        ; 0        ; 0        ;
; CLOCK_50            ; comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 49         ; 0        ; 0        ; 0        ;
+---------------------+-----------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 93    ; 93   ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 30    ; 30   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Tue Feb 14 15:09:25 2017
Info: Command: quartus_sta DE0_NANO -c DE0_NANO
Info: qsta_default_script.tcl version: #11
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE0_NANO.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name {comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -phase 120.00 -duty_cycle 50.00 -name {comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.192
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.192            -104.925 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.934             -28.342 CLOCK_50 
    Info (332119):    44.144               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.296               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 altera_reserved_tck 
    Info (332119):     0.579               0.000 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -4.495
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.495            -210.909 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.178               0.000 CLOCK_50 
    Info (332119):    48.568               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.885
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.885               0.000 altera_reserved_tck 
    Info (332119):     1.954               0.000 CLOCK_50 
    Info (332119):     3.786               0.000 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.484               0.000 CLOCK_50 
    Info (332119):    14.904               0.000 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.487               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.447
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.447             -92.393 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.773             -21.276 CLOCK_50 
    Info (332119):    44.810               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.287               0.000 CLOCK_50 
    Info (332119):     0.311               0.000 altera_reserved_tck 
    Info (332119):     0.521               0.000 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -3.903
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.903            -182.818 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.486               0.000 CLOCK_50 
    Info (332119):    48.777               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.789
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.789               0.000 altera_reserved_tck 
    Info (332119):     1.744               0.000 CLOCK_50 
    Info (332119):     3.333               0.000 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.486               0.000 CLOCK_50 
    Info (332119):    14.897               0.000 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.440               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.393
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.393             -57.027 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.875             -10.500 CLOCK_50 
    Info (332119):    46.926               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.141               0.000 CLOCK_50 
    Info (332119):     0.187               0.000 altera_reserved_tck 
    Info (332119):     0.309               0.000 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -2.437
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.437            -114.362 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.328               0.000 CLOCK_50 
    Info (332119):    49.489               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.493               0.000 altera_reserved_tck 
    Info (332119):     1.134               0.000 CLOCK_50 
    Info (332119):     2.185               0.000 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.206
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.206               0.000 CLOCK_50 
    Info (332119):    14.935               0.000 comb_5|MTL_PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.292               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 766 megabytes
    Info: Processing ended: Tue Feb 14 15:09:30 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


