Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 15 12:45:58 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             278 |           84 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             110 |           29 |
| Yes          | No                    | No                     |             375 |          106 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                           Enable Signal                                                          |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/srem_3s_10ns_10_7_seq_1_U5/fn1_srem_3s_10ns_10_7_seq_1_div_U/fn1_srem_3s_10ns_10_7_seq_1_div_u_0/E[0]       |                                                                                                                                                      |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state38                                                                                           |                                                                                                                                                      |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_10s_11ns_9_14_seq_1_U4/fn1_srem_10s_11ns_9_14_seq_1_div_U/fn1_srem_10s_11ns_9_14_seq_1_div_u_0/E[0]    |                                                                                                                                                      |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_3s_10ns_10_7_seq_1_U5/fn1_srem_3s_10ns_10_7_seq_1_div_U/start0                                         |                                                                                                                                                      |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_32s_11ns_23_36_seq_1_U2/fn1_udiv_32s_11ns_23_36_seq_1_div_U/start0                                     |                                                                                                                                                      |                4 |             11 |         2.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_10s_11ns_9_14_seq_1_U4/fn1_srem_10s_11ns_9_14_seq_1_div_U/start0                                       |                                                                                                                                                      |                3 |             12 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state9                                                                                            |                                                                                                                                                      |                4 |             15 |         3.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_32s_11ns_23_36_seq_1_U2/fn1_udiv_32s_11ns_23_36_seq_1_div_U/fn1_udiv_32s_11ns_23_36_seq_1_div_u_0/E[0] |                                                                                                                                                      |                8 |             23 |         2.88 |
|  ap_clk      |                                                                                                                                  | bd_0_i/hls_inst/inst/udiv_32s_11ns_23_36_seq_1_U2/fn1_udiv_32s_11ns_23_36_seq_1_div_U/fn1_udiv_32s_11ns_23_36_seq_1_div_u_0/dividend_tmp[31]_i_1_n_0 |                4 |             23 |         5.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state45                                                                                           |                                                                                                                                                      |                6 |             24 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state7                                                                                            |                                                                                                                                                      |                6 |             32 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                                                                                            |                                                                                                                                                      |               10 |             32 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/p_13_ce0                                                                                                    |                                                                                                                                                      |               15 |             32 |         2.13 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state8                                                                                            |                                                                                                                                                      |               11 |             33 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state19                                                                                           |                                                                                                                                                      |               17 |             64 |         3.76 |
|  ap_clk      | bd_0_i/hls_inst/inst/udiv_1ns_64ns_1_5_seq_1_U3/fn1_udiv_1ns_64ns_1_5_seq_1_div_U/start0                                         |                                                                                                                                                      |               15 |             65 |         4.33 |
|  ap_clk      |                                                                                                                                  | ap_rst                                                                                                                                               |               25 |             87 |         3.48 |
|  ap_clk      |                                                                                                                                  |                                                                                                                                                      |               84 |            280 |         3.33 |
+--------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


