ARM GAS  /tmp/ccX6I8Y4.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_DMA_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_DMA_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_DMA_Init:
  27              	.LFB134:
  28              		.file 1 "Core/Src/dma.c"
   1:Core/Src/dma.c **** /* USER CODE BEGIN Header */
   2:Core/Src/dma.c **** /**
   3:Core/Src/dma.c ****   ******************************************************************************
   4:Core/Src/dma.c ****   * @file    dma.c
   5:Core/Src/dma.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/dma.c ****   *          of all the requested memory to memory DMA transfers.
   7:Core/Src/dma.c ****   ******************************************************************************
   8:Core/Src/dma.c ****   * @attention
   9:Core/Src/dma.c ****   *
  10:Core/Src/dma.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/dma.c ****   * All rights reserved.
  12:Core/Src/dma.c ****   *
  13:Core/Src/dma.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/dma.c ****   * in the root directory of this software component.
  15:Core/Src/dma.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/dma.c ****   *
  17:Core/Src/dma.c ****   ******************************************************************************
  18:Core/Src/dma.c ****   */
  19:Core/Src/dma.c **** /* USER CODE END Header */
  20:Core/Src/dma.c **** 
  21:Core/Src/dma.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/dma.c **** #include "dma.h"
  23:Core/Src/dma.c **** 
  24:Core/Src/dma.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/dma.c **** /* USER CODE END 0 */
  26:Core/Src/dma.c **** 
  27:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  28:Core/Src/dma.c **** /* Configure DMA                                                              */
  29:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  30:Core/Src/dma.c **** 
ARM GAS  /tmp/ccX6I8Y4.s 			page 2


  31:Core/Src/dma.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/dma.c **** 
  33:Core/Src/dma.c **** /* USER CODE END 1 */
  34:Core/Src/dma.c **** 
  35:Core/Src/dma.c **** /**
  36:Core/Src/dma.c ****   * Enable DMA controller clock
  37:Core/Src/dma.c ****   */
  38:Core/Src/dma.c **** void MX_DMA_Init(void)
  39:Core/Src/dma.c **** {
  29              		.loc 1 39 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  40:Core/Src/dma.c **** 
  41:Core/Src/dma.c ****   /* DMA controller clock enable */
  42:Core/Src/dma.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  40              		.loc 1 42 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 42 3 view .LVU2
  43 0004 0022     		movs	r2, #0
  44 0006 0092     		str	r2, [sp]
  45              		.loc 1 42 3 view .LVU3
  46 0008 0E4B     		ldr	r3, .L3
  47 000a 196B     		ldr	r1, [r3, #48]
  48 000c 41F40011 		orr	r1, r1, #2097152
  49 0010 1963     		str	r1, [r3, #48]
  50              		.loc 1 42 3 view .LVU4
  51 0012 196B     		ldr	r1, [r3, #48]
  52 0014 01F40011 		and	r1, r1, #2097152
  53 0018 0091     		str	r1, [sp]
  54              		.loc 1 42 3 view .LVU5
  55 001a 0099     		ldr	r1, [sp]
  56              	.LBE2:
  57              		.loc 1 42 3 view .LVU6
  43:Core/Src/dma.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
  58              		.loc 1 43 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 43 3 view .LVU8
  61 001c 0192     		str	r2, [sp, #4]
  62              		.loc 1 43 3 view .LVU9
  63 001e 196B     		ldr	r1, [r3, #48]
  64 0020 41F48001 		orr	r1, r1, #4194304
  65 0024 1963     		str	r1, [r3, #48]
  66              		.loc 1 43 3 view .LVU10
  67 0026 1B6B     		ldr	r3, [r3, #48]
  68 0028 03F48003 		and	r3, r3, #4194304
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 43 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
ARM GAS  /tmp/ccX6I8Y4.s 			page 3


  73              		.loc 1 43 3 view .LVU12
  44:Core/Src/dma.c **** 
  45:Core/Src/dma.c ****   /* DMA interrupt init */
  46:Core/Src/dma.c ****   /* I2C1 DMA已禁用 - 使用轮询模式避免与I2S冲突 */
  47:Core/Src/dma.c ****   /* DMA1_Stream0_IRQn interrupt configuration - DISABLED */
  48:Core/Src/dma.c ****   /* DMA1_Stream6_IRQn interrupt configuration - DISABLED */
  49:Core/Src/dma.c ****   
  50:Core/Src/dma.c ****   /* DMA2_Stream0_IRQn interrupt configuration - I2S RX */
  51:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);  // I2S RX: 降低优先级，避免抢占I2C
  74              		.loc 1 51 3 view .LVU13
  75 0030 0521     		movs	r1, #5
  76 0032 3820     		movs	r0, #56
  77 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  78              	.LVL0:
  52:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
  79              		.loc 1 52 3 view .LVU14
  80 0038 3820     		movs	r0, #56
  81 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  82              	.LVL1:
  53:Core/Src/dma.c **** 
  54:Core/Src/dma.c **** }
  83              		.loc 1 54 1 is_stmt 0 view .LVU15
  84 003e 03B0     		add	sp, sp, #12
  85              	.LCFI2:
  86              		.cfi_def_cfa_offset 4
  87              		@ sp needed
  88 0040 5DF804FB 		ldr	pc, [sp], #4
  89              	.L4:
  90              		.align	2
  91              	.L3:
  92 0044 00380240 		.word	1073887232
  93              		.cfi_endproc
  94              	.LFE134:
  96              		.text
  97              	.Letext0:
  98              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
  99              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 100              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 101              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 102              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 103              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccX6I8Y4.s 			page 4


DEFINED SYMBOLS
                            *ABS*:0000000000000000 dma.c
     /tmp/ccX6I8Y4.s:18     .text.MX_DMA_Init:0000000000000000 $t
     /tmp/ccX6I8Y4.s:26     .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/ccX6I8Y4.s:92     .text.MX_DMA_Init:0000000000000044 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
