-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Mon Sep 13 21:06:22 EDT 2021                        

Solution Settings: inPlaceNTT_DIF_precomp.v14
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/utils.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/src/main.cpp
  
  Processes/Blocks in Design
    Process                      Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIF_precomp/core                     181   85157      85163            0  0        ? 
    Design Total:                                    181   85157      85163            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                       Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                 
    BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)        0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)        0.000     0.000      0.000            0.000 2.400          1           0 
    BLOCK_DPRAM_RBW_DUAL_rwport(13,10,32,1024,1024,32,1)      0.000     0.000      0.000            0.000 2.400          2           0 
    [Lib: ccs_ioport]                                                                                                                  
    ccs_in(14,32)                                             0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(15,32)                                             0.000     0.000      0.000            0.000 0.000          1           0 
    ccs_sync_in_wait(12)                                      0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_sync_out_wait(18)                                     0.000     0.000      0.000            0.000 0.000          1           1 
    [Lib: cluster]                                                                                                                     
    modulo_add_0a37945888dd1e74de5ead9499a92e0360eb()        96.000     0.000      0.000            0.000 0.320          1           1 
    modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374()        64.000     0.000      0.000            0.000 0.320          1           1 
    mult_537fa58b3c62ba07ee98ed4139c27adf70e3()            6293.000     0.000      0.000            0.000 0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                   
    mgc_add(10,0,10,0,10)                                    10.000     0.000     10.000            9.000 1.035          3           3 
    mgc_add(11,0,10,0,11)                                    11.000     0.000     11.000           10.000 1.050          5           1 
    mgc_add(11,0,11,0,11)                                    11.000     0.000     11.000           10.000 1.050          1           1 
    mgc_add(32,0,32,0,32)                                    32.000     0.000     32.000           31.000 1.365          2           2 
    mgc_add(4,0,1,1,4)                                        4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(4,0,4,0,4)                                        4.000     0.000      4.000            3.000 0.945          1           1 
    mgc_add(5,0,2,1,5)                                        5.000     0.000      5.000            4.000 0.960          1           1 
    mgc_add(7,0,2,1,8)                                        7.000     0.000      7.000            6.000 0.990          1           0 
    mgc_add(7,0,7,0,7)                                        7.000     0.000      7.000            6.000 0.990          1           0 
    mgc_add(7,0,7,0,8)                                        7.000     0.000      7.000            6.000 0.990          0           1 
    mgc_add(8,0,8,0,8)                                        8.000     0.000      8.000            7.000 1.005          1           0 
    mgc_add(9,0,9,0,9)                                        9.000     0.000      9.000            8.000 1.020          1           1 
    mgc_and(1,2)                                              1.000     0.000      1.000            0.000 0.550          0         106 
    mgc_and(1,3)                                              1.000     0.000      1.000            0.000 0.550          0          43 
    mgc_and(1,4)                                              1.000     0.000      1.000            0.000 0.550          0          10 
    mgc_and(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_and(10,2)                                            10.000     0.000     10.000            0.000 0.550          0           1 
    mgc_and(2,2)                                              2.000     0.000      2.000            0.000 0.550          0           1 
    mgc_and(7,2)                                              7.000     0.000      7.000            0.000 0.550          0           1 
    mgc_mul(10,0,10,0,10)                                   608.000     1.000      0.000            0.000 3.713          1           1 
    mgc_mul(8,0,8,0,8)                                      608.000     1.000      0.000            0.000 3.633          1           1 
    mgc_mux(1,1,2)                                            1.000     0.000      1.000            0.000 0.080          0          42 
    mgc_mux(10,1,2)                                          10.000     0.000     10.000            0.000 0.080          0           3 
    mgc_mux(2,1,2)                                            2.000     0.000      2.000            0.000 0.080          0           1 
    mgc_mux(32,1,2)                                          32.000     0.000     32.000            0.000 0.080          0           9 
    mgc_mux(4,1,2)                                            4.000     0.000      4.000            0.000 0.080          0           1 
    mgc_mux(7,1,2)                                            7.000     0.000      7.000            0.000 0.080          0           2 
    mgc_mux(8,1,2)                                            8.000     0.000      8.000            0.000 0.080          0           1 
    mgc_mux(9,1,2)                                            9.000     0.000      9.000            0.000 0.080          0           1 
    mgc_mux1hot(1,3)                                          1.446     0.000      1.446            0.000 0.550          0           1 
    mgc_mux1hot(1,4)                                          1.830     0.000      1.830            0.000 1.500          0           2 
    mgc_mux1hot(1,5)                                          2.214     0.000      2.214            0.000 1.500          0           2 
    mgc_mux1hot(1,6)                                          2.598     0.000      2.598            0.000 1.500          0           1 
    mgc_mux1hot(1,7)                                          2.982     0.000      2.982            0.000 1.500          0           1 
    mgc_mux1hot(10,5)                                        22.144     0.000     22.144            0.000 1.500          0           1 
    mgc_mux1hot(3,6)                                          7.795     0.000      7.795            0.000 1.500          0           1 
    mgc_mux1hot(5,3)                                          7.232     0.000      7.232            0.000 0.550          0           1 
    mgc_mux1hot(6,3)                                          8.678     0.000      8.678            0.000 0.550          0           1 
    mgc_mux1hot(7,6)                                         18.189     0.000     18.189            0.000 1.500          0           1 
    mgc_mux1hot(7,8)                                         23.565     0.000     23.565            0.000 1.500          0           1 
    mgc_mux1hot(8,4)                                         14.643     0.000     14.643            0.000 1.500          0           1 
    mgc_mux1hot(9,5)                                         19.929     0.000     19.929            0.000 1.500          0           1 
    mgc_nand(1,2)                                             1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_nand(1,3)                                             1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0          29 
    mgc_nor(1,3)                                              1.000     0.000      1.000            0.000 0.550          0           9 
    mgc_nor(1,4)                                              1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_nor(1,5)                                              1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(1,6)                                              1.000     0.000      1.000            0.000 0.550          0           1 
    mgc_nor(2,2)                                              2.000     0.000      2.000            0.000 0.550          0           1 
    mgc_not(1)                                                0.000     0.000      0.000            0.000 0.000          0         114 
    mgc_not(10)                                               0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(32)                                               0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(4)                                                0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_not(7)                                                0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(8)                                                0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_or(1,2)                                               1.000     0.000      1.000            0.000 0.550          0          29 
    mgc_or(1,3)                                               1.000     0.000      1.000            0.000 0.550          0          13 
    mgc_or(1,4)                                               1.000     0.000      1.000            0.000 0.550          0           4 
    mgc_or(1,5)                                               1.000     0.000      1.000            0.000 0.550          0           2 
    mgc_or(1,6)                                               1.000     0.000      1.000            0.000 0.550          0           3 
    mgc_or(1,7)                                               2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_or(1,8)                                               2.000     0.000      2.000            0.000 1.500          0           1 
    mgc_or(2,2)                                               2.000     0.000      2.000            0.000 0.550          0           1 
    mgc_or(3,2)                                               3.000     0.000      3.000            0.000 0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                                0.000     0.000      0.000            0.000 0.320          0           7 
    mgc_reg_pos(1,0,0,1,1,1,1)                                0.000     0.000      0.000            0.000 0.320          0           9 
    mgc_reg_pos(10,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           4 
    mgc_reg_pos(11,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(11,0,0,1,1,1,1)                               0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(32,0,0,0,0,1,1)                               0.000     0.000      0.000            0.000 0.320          0           7 
    mgc_reg_pos(4,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(7,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_reg_pos(8,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           1 
    mgc_reg_pos(9,0,0,0,0,1,1)                                0.000     0.000      0.000            0.000 0.320          0           2 
    mgc_shift_l(1,0,4,10)                                     8.738     0.000      8.738            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,11)                                     9.595     0.000      9.595            0.000 0.550          1           1 
    mgc_shift_l(1,0,4,7)                                      6.100     0.000      6.100            0.000 0.550          0           1 
    mgc_shift_l(1,0,4,8)                                      6.991     0.000      6.991            0.000 0.550          0           1 
    mgc_xor(1,2)                                              1.000     0.000      1.000            0.000 0.550          0           2 
    [Lib: mgc_ioport]                                                                                                                  
    mgc_io_sync(0)                                            0.000     0.000      0.000            0.000 0.000          5           5 
                                                                                                                                       
    TOTAL AREA (After Assignment):                         8669.716     2.000   1001.000          133.000                              
    
  Area Scores
                      Post-Scheduling    Post-DP & FSM Post-Assignment 
    ----------------- --------------- ---------------- ---------------
    Total Area Score:   7891.3          12724.9          8683.7        
    Total Reg:             0.0              0.0             0.0        
                                                                       
    DataPath:           7891.3 (100%)   12710.9 (100%)   8669.7 (100%) 
      MUX:                 0.0            797.5   (6%)    534.3   (6%) 
      FUNC:             7891.3 (100%)   11706.4  (92%)   7845.4  (90%) 
      LOGIC:               0.0            207.0   (2%)    290.0   (3%) 
      BUFFER:              0.0              0.0             0.0        
      MEM:                 0.0              0.0             0.0        
      ROM:                 0.0              0.0             0.0        
      REG:                 0.0              0.0             0.0        
                                                                       
    
    FSM:                   0.0             14.0   (0%)     14.0   (0%) 
      FSM-REG:             0.0              0.0             0.0        
      FSM-COMB:            0.0             14.0 (100%)     14.0 (100%) 
                                                                       
    
  Register-to-Variable Mappings
    Register                              Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    COMP_LOOP:twiddle_f#1.sva                     32         Y           Y      COMP_LOOP:twiddle_f#1.sva                             
                                                                                COMP_LOOP:twiddle_f#2.sva                             
                                                                                COMP_LOOP:twiddle_f#3.sva                             
                                                                                COMP_LOOP:twiddle_f#4.sva                             
                                                                                COMP_LOOP:twiddle_f#5.sva                             
                                                                                COMP_LOOP:twiddle_f#6.sva                             
                                                                                COMP_LOOP:twiddle_f#7.sva                             
                                                                                COMP_LOOP:twiddle_f.sva                               
    COMP_LOOP:twiddle_help#1.sva                  32         Y           Y      COMP_LOOP:twiddle_help#1.sva                          
                                                                                COMP_LOOP:twiddle_help#2.sva                          
                                                                                COMP_LOOP:twiddle_help#3.sva                          
                                                                                COMP_LOOP:twiddle_help#4.sva                          
                                                                                COMP_LOOP:twiddle_help#5.sva                          
                                                                                COMP_LOOP:twiddle_help#6.sva                          
                                                                                COMP_LOOP:twiddle_help#7.sva                          
                                                                                COMP_LOOP:twiddle_help.sva                            
    p.sva                                         32         Y           Y      p.sva                                                 
    twiddle:rsci.qb_d.bfwt                        32         Y           Y      twiddle:rsci.qb_d.bfwt                                
    twiddle_h:rsci.qb_d.bfwt                      32         Y           Y      twiddle_h:rsci.qb_d.bfwt                              
    vec:rsci.qa_d.bfwt(31:0)                      32         Y           Y      vec:rsci.qa_d.bfwt(31:0)                              
    vec:rsci.qa_d.bfwt(63:32)                     32         Y           Y      vec:rsci.qa_d.bfwt(63:32)                             
    STAGE_LOOP:lshift.psp.sva                     11         Y           Y      STAGE_LOOP:lshift.psp.sva                             
    VEC_LOOP:j(10:0)#1.sva#1                      11         Y           Y      VEC_LOOP:j(10:0)#1.sva#1                              
                                                                                VEC_LOOP:j(10:0)#2.sva#1                              
                                                                                VEC_LOOP:j(10:0)#3.sva#1                              
                                                                                VEC_LOOP:j(10:0)#4.sva#1                              
                                                                                VEC_LOOP:j(10:0)#5.sva#1                              
                                                                                VEC_LOOP:j(10:0)#6.sva#1                              
                                                                                VEC_LOOP:j(10:0)#7.sva#1                              
                                                                                VEC_LOOP:j(10:0).sva#1                                
    COMP_LOOP-2:twiddle_f:lshift.ncse.sva         10         Y           Y      COMP_LOOP-2:twiddle_f:lshift.ncse.sva                 
    COMP_LOOP:twiddle_f:mul.cse#6.sva             10         Y           Y      COMP_LOOP:twiddle_f:mul.cse#6.sva                     
                                                                                COMP_LOOP:twiddle_f:mul.cse.sva                       
                                                                                VEC_LOOP:acc#1.cse#2.sva                              
                                                                                VEC_LOOP:acc#1.cse#4.sva                              
                                                                                VEC_LOOP:acc#1.cse#6.sva                              
                                                                                VEC_LOOP:acc#1.cse.sva                                
    VEC_LOOP:acc#10.cse#1.sva                     10         Y           Y      VEC_LOOP:acc#10.cse#1.sva                             
                                                                                VEC_LOOP:acc#10.cse#2.sva                             
                                                                                VEC_LOOP:acc#10.cse#3.sva                             
                                                                                VEC_LOOP:acc#10.cse#4.sva                             
                                                                                VEC_LOOP:acc#10.cse#5.sva                             
                                                                                VEC_LOOP:acc#10.cse#6.sva                             
                                                                                VEC_LOOP:acc#10.cse#7.sva                             
                                                                                VEC_LOOP:acc#10.cse.sva                               
    VEC_LOOP:j(10:0)#2.sva(9:0)                   10         Y           Y      VEC_LOOP:j(10:0)#2.sva(9:0)                           
                                                                                VEC_LOOP:j(10:0)#4.sva(9:0)                           
                                                                                VEC_LOOP:j(10:0)#6.sva(9:0)                           
                                                                                VEC_LOOP:j(10:0).sva(9:0)                             
                                                                                VEC_LOOP:j(10:0)#7.sva(9:0)                           
                                                                                VEC_LOOP:j(10:0)#3.sva(9:0)                           
                                                                                VEC_LOOP:j(10:0)#5.sva(9:0)                           
                                                                                VEC_LOOP:j(10:0)#1.sva(9:0)                           
    COMP_LOOP-3:twiddle_f:lshift.ncse.sva          9         Y           Y      COMP_LOOP-3:twiddle_f:lshift.ncse.sva                 
                                                                                COMP_LOOP-7:twiddle_f:mul.psp.sva                     
    VEC_LOOP:acc#11.psp.sva                        9         Y           Y      VEC_LOOP:acc#11.psp.sva                               
                                                                                VEC_LOOP:acc#13.psp.sva                               
    COMP_LOOP-5:twiddle_f:mul.psp.sva              8         Y           Y      COMP_LOOP-5:twiddle_f:mul.psp.sva                     
                                                                                VEC_LOOP:acc#12.psp.sva                               
    COMP_LOOP:k(10:3).sva(6:0)                     7         Y           Y      COMP_LOOP:k(10:3).sva(6:0)                            
    VEC_LOOP:acc.psp.sva                           7         Y           Y      VEC_LOOP:acc.psp.sva                                  
    COMP_LOOP-1:twiddle_f:acc.cse.sva              4         Y           Y      COMP_LOOP-1:twiddle_f:acc.cse.sva                     
    STAGE_LOOP:i(3:0).sva                          4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    complete:rsci.bcwt                             1                            complete:rsci.bcwt                                    
    core.wten.reg                                  1                            core.wten.reg                                         
    reg(complete:rsci.oswt).cse                    1         Y                  reg(complete:rsci.oswt).cse                           
    reg(ensig.cgo#1).cse                           1         Y                  reg(ensig.cgo#1).cse                                  
    reg(ensig.cgo).cse                             1         Y                  reg(ensig.cgo).cse                                    
    reg(run:rsci.oswt).cse                         1         Y                  reg(run:rsci.oswt).cse                                
    reg(twiddle:rsci.oswt).cse                     1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(vec:rsc.triosy:obj.iswt0).cse              1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                     
    reg(vec:rsci.oswt#1).cse                       1         Y                  reg(vec:rsci.oswt#1).cse                              
    reg(vec:rsci.oswt).cse                         1         Y                  reg(vec:rsci.oswt).cse                                
    run:rsci.bcwt                                  1                            run:rsci.bcwt                                         
    run:rsci.ivld.bfwt                             1         Y           Y      run:rsci.ivld.bfwt                                    
    run_ac_sync_tmp_dobj.sva                       1         Y           Y      run_ac_sync_tmp_dobj.sva                              
    twiddle:rsci.bcwt                              1                            twiddle:rsci.bcwt                                     
    twiddle_h:rsci.bcwt                            1                            twiddle_h:rsci.bcwt                                   
    vec:rsci.bcwt                                  1                            vec:rsci.bcwt                                         
    vec:rsci.bcwt#1                                1                            vec:rsci.bcwt#1                                       
                                                                                                                                      
    Total:                                       351            344         336 (Total Gating Ratio: 0.98, CG Opt Gating Ratio: 0.96) 
    
  Timing Report
    Critical Path
      Max Delay:  9.577526
      Slack:      0.42247399999999935
      
      Path                                                                                                                               Startpoint                                                            Endpoint                                  Delay  Slack  
      ---------------------------------------------------------------------------------------------------------------------------------- --------------------------------------------------------------------- ----------------------------------------- ------ ------
      1                                                                                                                                  inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                    inPlaceNTT_DIF_precomp/twiddle:rsc.adrb   9.5775 0.4225 
                                                                                                                                                                                                                                                                       
        Instance                                                                                                                         Component                                                                                                       Delta  Delay  
        --------                                                                                                                         ---------                                                                                                       -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                                               mgc_reg_pos_4_0_0_0_0_1_1                                                                                       0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                                                0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1                                                                       mgc_not_4                                                                                                       0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm                                                                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc                                                                            mgc_addc_4_0_4_0_4                                                                                              0.9450 1.2650 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0                                                                                                                                                                              0.0000 1.2650 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.rg                                                                      mgc_shift_l_v5_1_0_4_8                                                                                          0.5500 1.8150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm                                                                                                                                                                                     0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/conc#6                                                                                                                                                                                                               0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/conc#6.itm                                                                                                                                                                                                           0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70                                                                         mgc_mux1hot_10_5                                                                                                1.5000 3.3150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70.itm                                                                                                                                                                                     0.0000 3.3150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                         mgc_mul_10_0_10_0_10                                                                                            3.7125 7.0275 
        inPlaceNTT_DIF_precomp:core/z.out#1                                                                                                                                                                                                              0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(2)                                                                                                                                                      0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(2).itm                                                                                                                                                  0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#13                                                                         mgc_mux1hot_1_5                                                                                                 1.5000 8.5275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#13.itm                                                                                                                                                                                     0.0000 8.5275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and                                                                              mgc_and_1_2                                                                                                     0.5500 9.0775 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                         0.0000 9.0775 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#67                                                                                                                                                                                          0.0000 9.0775 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d                                                                                                                                                                                                  0.0000 9.0775 
        inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d                                                                                                                                                                                                       0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen/adrb_d                                                                                                                                                  0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_f:slc(adrb_d)(9-0)                                                                                                                    0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                           0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen/adrb                                                                                                                                                    0.0000 9.0775 
        inPlaceNTT_DIF_precomp/twiddle:rsc.adrb                                                                                                                                                                                                          0.5000 9.5775 
                                                                                                                                                                                                                                                                       
      2                                                                                                                                  inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                    inPlaceNTT_DIF_precomp/twiddle:rsc.adrb   9.5775 0.4225 
                                                                                                                                                                                                                                                                       
        Instance                                                                                                                         Component                                                                                                       Delta  Delay  
        --------                                                                                                                         ---------                                                                                                       -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                                               mgc_reg_pos_4_0_0_0_0_1_1                                                                                       0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                                                0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1                                                                       mgc_not_4                                                                                                       0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm                                                                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc                                                                            mgc_addc_4_0_4_0_4                                                                                              0.9450 1.2650 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0                                                                                                                                                                              0.0000 1.2650 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.rg                                                                      mgc_shift_l_v5_1_0_4_8                                                                                          0.5500 1.8150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm                                                                                                                                                                                     0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/conc#6                                                                                                                                                                                                               0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/conc#6.itm                                                                                                                                                                                                           0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70                                                                         mgc_mux1hot_10_5                                                                                                1.5000 3.3150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70.itm                                                                                                                                                                                     0.0000 3.3150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                         mgc_mul_10_0_10_0_10                                                                                            3.7125 7.0275 
        inPlaceNTT_DIF_precomp:core/z.out#1                                                                                                                                                                                                              0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0)#3                                                                                                                                                                              0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0)#3.itm                                                                                                                                                                          0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#13                                                                         mgc_mux1hot_1_5                                                                                                 1.5000 8.5275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#13.itm                                                                                                                                                                                     0.0000 8.5275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and                                                                              mgc_and_1_2                                                                                                     0.5500 9.0775 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                         0.0000 9.0775 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#67                                                                                                                                                                                          0.0000 9.0775 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d                                                                                                                                                                                                  0.0000 9.0775 
        inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d                                                                                                                                                                                                       0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen/adrb_d                                                                                                                                                  0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_f:slc(adrb_d)(9-0)                                                                                                                    0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                           0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen/adrb                                                                                                                                                    0.0000 9.0775 
        inPlaceNTT_DIF_precomp/twiddle:rsc.adrb                                                                                                                                                                                                          0.5000 9.5775 
                                                                                                                                                                                                                                                                       
      3                                                                                                                                  inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                    inPlaceNTT_DIF_precomp/twiddle:rsc.adrb   9.5775 0.4225 
                                                                                                                                                                                                                                                                       
        Instance                                                                                                                         Component                                                                                                       Delta  Delay  
        --------                                                                                                                         ---------                                                                                                       -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                                               mgc_reg_pos_4_0_0_0_0_1_1                                                                                       0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                                                0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1                                                                       mgc_not_4                                                                                                       0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm                                                                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc                                                                            mgc_addc_4_0_4_0_4                                                                                              0.9450 1.2650 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0                                                                                                                                                                              0.0000 1.2650 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.rg                                                                      mgc_shift_l_v5_1_0_4_8                                                                                          0.5500 1.8150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm                                                                                                                                                                                     0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/conc#6                                                                                                                                                                                                               0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/conc#6.itm                                                                                                                                                                                                           0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70                                                                         mgc_mux1hot_10_5                                                                                                1.5000 3.3150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70.itm                                                                                                                                                                                     0.0000 3.3150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                         mgc_mul_10_0_10_0_10                                                                                            3.7125 7.0275 
        inPlaceNTT_DIF_precomp:core/z.out#1                                                                                                                                                                                                              0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(1)                                                                                                                                                      0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(1).itm                                                                                                                                                  0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#6                                                                          mgc_mux1hot_1_4                                                                                                 1.5000 8.5275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#6.itm                                                                                                                                                                                      0.0000 8.5275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#2                                                                            mgc_and_1_2                                                                                                     0.5500 9.0775 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#6.rmff                                                                                                                                                                                     0.0000 9.0775 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:conc#67                                                                                                                                                                                          0.0000 9.0775 
        inPlaceNTT_DIF_precomp:core/twiddle:rsci.adrb_d                                                                                                                                                                                                  0.0000 9.0775 
        inPlaceNTT_DIF_precomp/twiddle:rsci.adrb_d                                                                                                                                                                                                       0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen/adrb_d                                                                                                                                                  0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_f:slc(adrb_d)(9-0)                                                                                                                    0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_f:asn(adrb)                                                                                                                           0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(16,10,32,1024,1024,32,1)gen/adrb                                                                                                                                                    0.0000 9.0775 
        inPlaceNTT_DIF_precomp/twiddle:rsc.adrb                                                                                                                                                                                                          0.5000 9.5775 
                                                                                                                                                                                                                                                                       
      4                                                                                                                                  inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                    inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb 9.5775 0.4225 
                                                                                                                                                                                                                                                                       
        Instance                                                                                                                         Component                                                                                                       Delta  Delay  
        --------                                                                                                                         ---------                                                                                                       -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                                               mgc_reg_pos_4_0_0_0_0_1_1                                                                                       0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                                                0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1                                                                       mgc_not_4                                                                                                       0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm                                                                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc                                                                            mgc_addc_4_0_4_0_4                                                                                              0.9450 1.2650 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0                                                                                                                                                                              0.0000 1.2650 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.rg                                                                      mgc_shift_l_v5_1_0_4_8                                                                                          0.5500 1.8150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm                                                                                                                                                                                     0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/conc#6                                                                                                                                                                                                               0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/conc#6.itm                                                                                                                                                                                                           0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70                                                                         mgc_mux1hot_10_5                                                                                                1.5000 3.3150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70.itm                                                                                                                                                                                     0.0000 3.3150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                         mgc_mul_10_0_10_0_10                                                                                            3.7125 7.0275 
        inPlaceNTT_DIF_precomp:core/z.out#1                                                                                                                                                                                                              0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(2)                                                                                                                                                      0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(2).itm                                                                                                                                                  0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#13                                                                         mgc_mux1hot_1_5                                                                                                 1.5000 8.5275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#13.itm                                                                                                                                                                                     0.0000 8.5275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and                                                                              mgc_and_1_2                                                                                                     0.5500 9.0775 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                         0.0000 9.0775 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc                                                                                                                                                                                          0.0000 9.0775 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adrb_d                                                                                                                                                                                                0.0000 9.0775 
        inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d                                                                                                                                                                                                     0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/adrb_d                                                                                                                                                  0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:slc(adrb_d)(9-0)                                                                                                                 0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:asn(adrb)                                                                                                                        0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/adrb                                                                                                                                                    0.0000 9.0775 
        inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb                                                                                                                                                                                                        0.5000 9.5775 
                                                                                                                                                                                                                                                                       
      5                                                                                                                                  inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                    inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb 9.5775 0.4225 
                                                                                                                                                                                                                                                                       
        Instance                                                                                                                         Component                                                                                                       Delta  Delay  
        --------                                                                                                                         ---------                                                                                                       -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                                               mgc_reg_pos_4_0_0_0_0_1_1                                                                                       0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                                                0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1                                                                       mgc_not_4                                                                                                       0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm                                                                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc                                                                            mgc_addc_4_0_4_0_4                                                                                              0.9450 1.2650 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0                                                                                                                                                                              0.0000 1.2650 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.rg                                                                      mgc_shift_l_v5_1_0_4_8                                                                                          0.5500 1.8150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm                                                                                                                                                                                     0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/conc#6                                                                                                                                                                                                               0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/conc#6.itm                                                                                                                                                                                                           0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70                                                                         mgc_mux1hot_10_5                                                                                                1.5000 3.3150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70.itm                                                                                                                                                                                     0.0000 3.3150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                         mgc_mul_10_0_10_0_10                                                                                            3.7125 7.0275 
        inPlaceNTT_DIF_precomp:core/z.out#1                                                                                                                                                                                                              0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(1)                                                                                                                                                      0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(COMP_LOOP:twiddle_f:mul.cse#2.sva#1)(1).itm                                                                                                                                                  0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#6                                                                          mgc_mux1hot_1_4                                                                                                 1.5000 8.5275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#6.itm                                                                                                                                                                                      0.0000 8.5275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#2                                                                            mgc_and_1_2                                                                                                     0.5500 9.0775 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#6.rmff                                                                                                                                                                                     0.0000 9.0775 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc                                                                                                                                                                                          0.0000 9.0775 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adrb_d                                                                                                                                                                                                0.0000 9.0775 
        inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d                                                                                                                                                                                                     0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/adrb_d                                                                                                                                                  0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:slc(adrb_d)(9-0)                                                                                                                 0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:asn(adrb)                                                                                                                        0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/adrb                                                                                                                                                    0.0000 9.0775 
        inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb                                                                                                                                                                                                        0.5000 9.5775 
                                                                                                                                                                                                                                                                       
      6                                                                                                                                  inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                    inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb 9.5775 0.4225 
                                                                                                                                                                                                                                                                       
        Instance                                                                                                                         Component                                                                                                       Delta  Delay  
        --------                                                                                                                         ---------                                                                                                       -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                                               mgc_reg_pos_4_0_0_0_0_1_1                                                                                       0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                                                0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1                                                                       mgc_not_4                                                                                                       0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm                                                                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc                                                                            mgc_addc_4_0_4_0_4                                                                                              0.9450 1.2650 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0                                                                                                                                                                              0.0000 1.2650 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.rg                                                                      mgc_shift_l_v5_1_0_4_8                                                                                          0.5500 1.8150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm                                                                                                                                                                                     0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/conc#6                                                                                                                                                                                                               0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/conc#6.itm                                                                                                                                                                                                           0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70                                                                         mgc_mux1hot_10_5                                                                                                1.5000 3.3150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70.itm                                                                                                                                                                                     0.0000 3.3150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                         mgc_mul_10_0_10_0_10                                                                                            3.7125 7.0275 
        inPlaceNTT_DIF_precomp:core/z.out#1                                                                                                                                                                                                              0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0)#2                                                                                                                                                                              0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0)#2.itm                                                                                                                                                                          0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#6                                                                          mgc_mux1hot_1_4                                                                                                 1.5000 8.5275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#6.itm                                                                                                                                                                                      0.0000 8.5275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and#2                                                                            mgc_and_1_2                                                                                                     0.5500 9.0775 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#6.rmff                                                                                                                                                                                     0.0000 9.0775 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc                                                                                                                                                                                          0.0000 9.0775 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adrb_d                                                                                                                                                                                                0.0000 9.0775 
        inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d                                                                                                                                                                                                     0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/adrb_d                                                                                                                                                  0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:slc(adrb_d)(9-0)                                                                                                                 0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:asn(adrb)                                                                                                                        0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/adrb                                                                                                                                                    0.0000 9.0775 
        inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb                                                                                                                                                                                                        0.5000 9.5775 
                                                                                                                                                                                                                                                                       
      7                                                                                                                                  inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                    inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb 9.5775 0.4225 
                                                                                                                                                                                                                                                                       
        Instance                                                                                                                         Component                                                                                                       Delta  Delay  
        --------                                                                                                                         ---------                                                                                                       -----  -----  
        inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                                               mgc_reg_pos_4_0_0_0_0_1_1                                                                                       0.3200 0.3200 
        inPlaceNTT_DIF_precomp:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                                                                0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1                                                                       mgc_not_4                                                                                                       0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:STAGE_LOOP:i:not#1.itm                                                                                                                                                                                   0.0000 0.3200 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc                                                                            mgc_addc_4_0_4_0_4                                                                                              0.9450 1.2650 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0                                                                                                                                                                              0.0000 1.2650 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.rg                                                                      mgc_shift_l_v5_1_0_4_8                                                                                          0.5500 1.8150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-5:twiddle_f:lshift.itm                                                                                                                                                                                     0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/conc#6                                                                                                                                                                                                               0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/conc#6.itm                                                                                                                                                                                                           0.0000 1.8150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70                                                                         mgc_mux1hot_10_5                                                                                                1.5000 3.3150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70.itm                                                                                                                                                                                     0.0000 3.3150 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                         mgc_mul_10_0_10_0_10                                                                                            3.7125 7.0275 
        inPlaceNTT_DIF_precomp:core/z.out#1                                                                                                                                                                                                              0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0)#3                                                                                                                                                                              0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0)#3.itm                                                                                                                                                                          0.0000 7.0275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#13                                                                         mgc_mux1hot_1_5                                                                                                 1.5000 8.5275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#13.itm                                                                                                                                                                                     0.0000 8.5275 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and                                                                              mgc_and_1_2                                                                                                     0.5500 9.0775 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                         0.0000 9.0775 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc                                                                                                                                                                                          0.0000 9.0775 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adrb_d                                                                                                                                                                                                0.0000 9.0775 
        inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d                                                                                                                                                                                                     0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/adrb_d                                                                                                                                                  0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:slc(adrb_d)(9-0)                                                                                                                 0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:asn(adrb)                                                                                                                        0.0000 9.0775 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/adrb                                                                                                                                                    0.0000 9.0775 
        inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb                                                                                                                                                                                                        0.5000 9.5775 
                                                                                                                                                                                                                                                                       
      8                                                                                                                                  inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb 9.4125 0.5875 
                                                                                                                                                                                                                                                                       
        Instance                                                                                                                         Component                                                                                                       Delta  Delay  
        --------                                                                                                                         ---------                                                                                                       -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                            inPlaceNTT_DIF_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41.itm                                                                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#174                                                                                              mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#174.itm                                                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#140                                                                                              mgc_and_1_3                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#130                                                                                                                                                                                                         0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#144                                                                                              mgc_and_1_3                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#134                                                                                                                                                                                                         0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or                                                                               mgc_or_1_3                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or.itm                                                                                                                                                                                           0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70                                                                         mgc_mux1hot_10_5                                                                                                1.5000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70.itm                                                                                                                                                                                     0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                         mgc_mul_10_0_10_0_10                                                                                            3.7125 6.8625 
        inPlaceNTT_DIF_precomp:core/z.out#1                                                                                                                                                                                                              0.0000 6.8625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0)#3                                                                                                                                                                              0.0000 6.8625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0)#3.itm                                                                                                                                                                          0.0000 6.8625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#13                                                                         mgc_mux1hot_1_5                                                                                                 1.5000 8.3625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#13.itm                                                                                                                                                                                     0.0000 8.3625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and                                                                              mgc_and_1_2                                                                                                     0.5500 8.9125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                         0.0000 8.9125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc                                                                                                                                                                                          0.0000 8.9125 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adrb_d                                                                                                                                                                                                0.0000 8.9125 
        inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d                                                                                                                                                                                                     0.0000 8.9125 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/adrb_d                                                                                                                                                  0.0000 8.9125 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:slc(adrb_d)(9-0)                                                                                                                 0.0000 8.9125 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:asn(adrb)                                                                                                                        0.0000 8.9125 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/adrb                                                                                                                                                    0.0000 8.9125 
        inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb                                                                                                                                                                                                        0.5000 9.4125 
                                                                                                                                                                                                                                                                       
      9                                                                                                                                  inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb 9.4125 0.5875 
                                                                                                                                                                                                                                                                       
        Instance                                                                                                                         Component                                                                                                       Delta  Delay  
        --------                                                                                                                         ---------                                                                                                       -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                            inPlaceNTT_DIF_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(0)#41.itm                                                                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#174                                                                                              mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#174.itm                                                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#140                                                                                              mgc_and_1_3                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#130                                                                                                                                                                                                         0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#146                                                                                              mgc_and_1_3                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#136                                                                                                                                                                                                         0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or                                                                               mgc_or_1_3                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or.itm                                                                                                                                                                                           0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70                                                                         mgc_mux1hot_10_5                                                                                                1.5000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70.itm                                                                                                                                                                                     0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                         mgc_mul_10_0_10_0_10                                                                                            3.7125 6.8625 
        inPlaceNTT_DIF_precomp:core/z.out#1                                                                                                                                                                                                              0.0000 6.8625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0)#3                                                                                                                                                                              0.0000 6.8625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0)#3.itm                                                                                                                                                                          0.0000 6.8625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#13                                                                         mgc_mux1hot_1_5                                                                                                 1.5000 8.3625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#13.itm                                                                                                                                                                                     0.0000 8.3625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and                                                                              mgc_and_1_2                                                                                                     0.5500 8.9125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                         0.0000 8.9125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc                                                                                                                                                                                          0.0000 8.9125 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adrb_d                                                                                                                                                                                                0.0000 8.9125 
        inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d                                                                                                                                                                                                     0.0000 8.9125 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/adrb_d                                                                                                                                                  0.0000 8.9125 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:slc(adrb_d)(9-0)                                                                                                                 0.0000 8.9125 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:asn(adrb)                                                                                                                        0.0000 8.9125 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/adrb                                                                                                                                                    0.0000 8.9125 
        inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb                                                                                                                                                                                                        0.5000 9.4125 
                                                                                                                                                                                                                                                                       
      10                                                                                                                                 inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb 9.4125 0.5875 
                                                                                                                                                                                                                                                                       
        Instance                                                                                                                         Component                                                                                                       Delta  Delay  
        --------                                                                                                                         ---------                                                                                                       -----  -----  
        inPlaceNTT_DIF_precomp:core/inPlaceNTT_DIF_precomp:core_core:fsm:inst                                                            inPlaceNTT_DIF_precomp:core_core:fsm                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/fsm_output                                                                                                                                                                                                           0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#38                                                                                                                                                                                                0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/slc(fsm_output)(3)#38.itm                                                                                                                                                                                            0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#170                                                                                              mgc_not_1                                                                                                       0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/not#170.itm                                                                                                                                                                                                          0.0000 0.0000 
        inPlaceNTT_DIF_precomp:core/and#142                                                                                              mgc_and_1_2                                                                                                     0.5500 0.5500 
        inPlaceNTT_DIF_precomp:core/and.dcpl#132                                                                                                                                                                                                         0.0000 0.5500 
        inPlaceNTT_DIF_precomp:core/and#146                                                                                              mgc_and_1_3                                                                                                     0.5500 1.1000 
        inPlaceNTT_DIF_precomp:core/and.dcpl#136                                                                                                                                                                                                         0.0000 1.1000 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or                                                                               mgc_or_1_3                                                                                                      0.5500 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:or.itm                                                                                                                                                                                           0.0000 1.6500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70                                                                         mgc_mux1hot_10_5                                                                                                1.5000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#70.itm                                                                                                                                                                                     0.0000 3.1500 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP-2:twiddle_f:mul:rg                                                                         mgc_mul_10_0_10_0_10                                                                                            3.7125 6.8625 
        inPlaceNTT_DIF_precomp:core/z.out#1                                                                                                                                                                                                              0.0000 6.8625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0)#3                                                                                                                                                                              0.0000 6.8625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:slc(z.out#1)(8-0)#3.itm                                                                                                                                                                          0.0000 6.8625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#13                                                                         mgc_mux1hot_1_5                                                                                                 1.5000 8.3625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:mux1h#13.itm                                                                                                                                                                                     0.0000 8.3625 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and                                                                              mgc_and_1_2                                                                                                     0.5500 8.9125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_f:and.rmff                                                                                                                                                                                         0.0000 8.9125 
        inPlaceNTT_DIF_precomp:core/COMP_LOOP:twiddle_help:conc                                                                                                                                                                                          0.0000 8.9125 
        inPlaceNTT_DIF_precomp:core/twiddle_h:rsci.adrb_d                                                                                                                                                                                                0.0000 8.9125 
        inPlaceNTT_DIF_precomp/twiddle_h:rsci.adrb_d                                                                                                                                                                                                     0.0000 8.9125 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/adrb_d                                                                                                                                                  0.0000 8.9125 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:slc(adrb_d)(9-0)                                                                                                                 0.0000 8.9125 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/COMP_LOOP:twiddle_help:asn(adrb)                                                                                                                        0.0000 8.9125 
        inPlaceNTT_DIF_precomp:Xilinx_RAMS.BLOCK_2R1W_RBW_DUAL_rport(17,10,32,1024,1024,32,1)gen/adrb                                                                                                                                                    0.0000 8.9125 
        inPlaceNTT_DIF_precomp/twiddle_h:rsc.adrb                                                                                                                                                                                                        0.5000 9.4125 
                                                                                                                                                                                                                                                                       
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                                           Port                                                Slack (Delay) Messages 
      -------------------------------------------------------------------------------------------------- ------------------------------------------------- ------- ------- --------
      inPlaceNTT_DIF_precomp:core/reg(run:rsci.oswt)                                                     VEC_LOOP:if:nor.itm                                8.3500  1.6500          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt)                                                     not#224.itm                                        8.6600  1.3400          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsci.oswt#1)                                                   and#22.rmff                                        8.9000  1.1000          
      inPlaceNTT_DIF_precomp:core/reg(twiddle:rsci.oswt)                                                 and#75.rmff                                        8.3500  1.6500          
      inPlaceNTT_DIF_precomp:core/reg(complete:rsci.oswt)                                                and#92.itm                                         7.2250  2.7750          
      inPlaceNTT_DIF_precomp:core/reg(vec:rsc.triosy:obj.iswt0)                                          and#94.itm                                         8.3500  1.6500          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo)                                                         mux#39.rmff                                        2.0144  7.9856          
      inPlaceNTT_DIF_precomp:core/reg(ensig.cgo#1)                                                       and#97.rmff                                        7.4550  2.5450          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:i(3:0))                                                 STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                  8.2700  1.7300          
      inPlaceNTT_DIF_precomp:core/reg(p)                                                                 p:rsci.idat                                       10.0000  0.0000          
      inPlaceNTT_DIF_precomp:core/reg(run_ac_sync_tmp_dobj)                                              run:rsci.ivld.mxwt                                 9.6000  0.4000          
      inPlaceNTT_DIF_precomp:core/reg(STAGE_LOOP:lshift.psp)                                             STAGE_LOOP:lshift.itm                              9.1300  0.8700          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:k(10:3).sva(6:0))                                        COMP_LOOP:k:COMP_LOOP:k:and.itm                    7.2800  2.7200          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-1:twiddle_f:acc)                                         COMP_LOOP-1:twiddle_f:acc.cse.sva:mx0w0            0.9225  9.0775          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-5:twiddle_f:mul.psp)                                     COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#1.itm  2.8925  7.1075          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_help#1)                                          twiddle_h:rsci.qb_d.mxwt                           7.5200  2.4800          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f#1)                                             twiddle:rsci.qb_d.mxwt                             7.5200  2.4800          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(10:0)#2.sva(9:0))                                       VEC_LOOP:j:VEC_LOOP:j:VEC_LOOP:j:and.itm           8.9000  1.1000          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:j(10:0)#1)                                                z.out#2                                            7.2200  2.7800          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#10)                                                   z.out#5                                            3.6000  6.4000          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc.psp)                                                  VEC_LOOP:slc(z.out#3)(6-0).itm                     5.2800  4.7200          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-2:twiddle_f:lshift.ncse)                                 z.out                                              1.8675  8.1325          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP:twiddle_f:mul)                                           VEC_LOOP:VEC_LOOP:mux.itm                          2.8925  7.1075          
      inPlaceNTT_DIF_precomp:core/reg(COMP_LOOP-3:twiddle_f:lshift.ncse)                                 COMP_LOOP:twiddle_f:COMP_LOOP:twiddle_f:mux#2.itm  2.8925  7.1075          
      inPlaceNTT_DIF_precomp:core/reg(VEC_LOOP:acc#11.psp)                                               z.out#3                                            3.7800  6.2200          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                if:nor.itm                                         6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)                           run:rsci.ivld                                      9.9200  0.0800          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                        VEC_LOOP:nor.itm                                   6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt#1)                      VEC_LOOP:nor#2.itm                                 6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)                   VEC_LOOP:slc(vec:rsci.qa_d)(63-32).itm             7.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:vec:rsci#1:vec:rsc.@:wait_dp/reg(vec:rsci.qa_d.bfwt)#1                 VEC_LOOP:slc(vec:rsci.qa_d)(31-0).itm              7.6000  2.4000          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)            COMP_LOOP:twiddle_f:nor.itm                        6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle:rsci#1:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.qb_d.bfwt)       twiddle:rsci.qb_d                                  7.5200  2.4800          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)      COMP_LOOP:twiddle_help:nor.itm                     6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:twiddle_h:rsci#1:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.qb_d.bfwt) twiddle_h:rsci.qb_d                                7.5200  2.4800          
      inPlaceNTT_DIF_precomp:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                 if:nor#3.itm                                       6.9300  3.0700          
      inPlaceNTT_DIF_precomp:core:staller/reg(core.wten)                                                 not#1.itm                                          8.0300  1.9700          
      inPlaceNTT_DIF_precomp                                                                             run:rsc.rdy                                        9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.adra                                       3.1000  6.9000          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.da                                         8.1600  1.8400          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.wea                                        6.4300  3.5700          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.adrb                                       3.1000  6.9000          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.db                                         8.1600  1.8400          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.web                                        6.4300  3.5700          
      inPlaceNTT_DIF_precomp                                                                             vec:rsc.triosy.lz                                  9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                             p:rsc.triosy.lz                                    9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                             r:rsc.triosy.lz                                    9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                             twiddle:rsc.adrb                                   0.4225  9.5775          
      inPlaceNTT_DIF_precomp                                                                             twiddle:rsc.triosy.lz                              9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                             twiddle_h:rsc.adrb                                 0.4225  9.5775          
      inPlaceNTT_DIF_precomp                                                                             twiddle_h:rsc.triosy.lz                            9.1300  0.8700          
      inPlaceNTT_DIF_precomp                                                                             complete:rsc.vld                                   9.1300  0.8700          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         9     1 
    -                                                         8     1 
    -                                                         5     1 
    -                                                         4     2 
    -                                                        32     2 
    -                                                        11     2 
    -                                                        10     3 
    and                                                               
    -                                                         7     1 
    -                                                         2     1 
    -                                                        10     1 
    -                                                         1   161 
    chread_sync                                                       
    -                                                         0     1 
    chwrite_sync                                                      
    -                                                         0     1 
    lshift                                                            
    -                                                         8     1 
    -                                                         7     1 
    -                                                        11     1 
    -                                                        10     1 
    modulo_add_0a37945888dd1e74de5ead9499a92e0360eb                   
    -                                                        32     1 
    modulo_sub_35e8763e05b723902e0a11aa8bf94b5d6374                   
    -                                                        32     1 
    mul                                                               
    -                                                         8     1 
    -                                                        10     1 
    mult_537fa58b3c62ba07ee98ed4139c27adf70e3                         
    -                                                        32     1 
    mux                                                               
    -                                                         9     1 
    -                                                         8     1 
    -                                                         7     2 
    -                                                         4     1 
    -                                                        32     9 
    -                                                         2     1 
    -                                                        10     3 
    -                                                         1    42 
    mux1h                                                             
    -                                                         9     1 
    -                                                         8     1 
    -                                                         7     2 
    -                                                         6     1 
    -                                                         5     1 
    -                                                         3     1 
    -                                                        10     1 
    -                                                         1     7 
    nand                                                              
    -                                                         1     4 
    nor                                                               
    -                                                         2     1 
    -                                                         1    42 
    not                                                               
    -                                                         8     1 
    -                                                         7     1 
    -                                                         4     2 
    -                                                        32     2 
    -                                                        10     2 
    -                                                         1   114 
    or                                                                
    -                                                         3     1 
    -                                                         2     1 
    -                                                         1    53 
    read_port                                                         
    -                                                        32     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         9     2 
    -                                                         8     1 
    -                                                         7     2 
    -                                                         4     2 
    -                                                        32     7 
    -                                                        11     2 
    -                                                        10     4 
    -                                                         1    17 
    xor                                                               
    -                                                         1     2 
    
  End of Report
