OpenSTA 2.4.0 41a51eaf4c Copyright (c) 2021, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
define_corners Typical
read_liberty -corner Typical /home/engtech/Desktop/Openlane_v2/memristor/dependencies/pdks/sky130B/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading netlist '/home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_04_01_15/results/synthesis/user_proj_example.v'…
Reading design constraints file at '/home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/base_user_proj_example.sdc'…
[INFO]: Creating virtual clock with period: 25
Warning: base_user_proj_example.sdc line 32, virtual clock clk can not be propagated.
[INFO]: Setting clock uncertainity to: 0.25
Warning: base_user_proj_example.sdc line 35, transition time can not be specified for virtual clocks.
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting maximum transition to: 1.0
[INFO]: Setting maximum fanout to: 16
[INFO]: Setting timing derate to: 5.0 %
Warning: base_user_proj_example.sdc line 52, port 'wb_rst_i' not found.
Warning: base_user_proj_example.sdc line 55, port 'wbs_ack_o' not found.
Warning: base_user_proj_example.sdc line 55, no valid objects specified for -through
Warning: base_user_proj_example.sdc line 56, port 'wbs_ack_o' not found.
Warning: base_user_proj_example.sdc line 56, no valid objects specified for -through
Warning: base_user_proj_example.sdc line 57, port 'wbs_cyc_i' not found.
Warning: base_user_proj_example.sdc line 57, no valid objects specified for -through
Warning: base_user_proj_example.sdc line 58, port 'wbs_cyc_i' not found.
Warning: base_user_proj_example.sdc line 58, no valid objects specified for -through
Warning: base_user_proj_example.sdc line 59, port 'wbs_stb_i' not found.
Warning: base_user_proj_example.sdc line 59, no valid objects specified for -through
Warning: base_user_proj_example.sdc line 60, port 'wbs_stb_i' not found.
Warning: base_user_proj_example.sdc line 60, no valid objects specified for -through
[INFO]: Setting clock latency range: 4.65 : 5.57
Warning: base_user_proj_example.sdc line 78, port '__VIRTUAL_CLK__' not found.
[INFO]: Setting clock transition: 0.61
Warning: base_user_proj_example.sdc line 82, port 'la_data_in[*]' not found.
Warning: base_user_proj_example.sdc line 83, port 'la_oenb[*]' not found.
Warning: base_user_proj_example.sdc line 84, port 'wbs_sel_i[*]' not found.
Warning: base_user_proj_example.sdc line 85, port 'wbs_we_i' not found.
Warning: base_user_proj_example.sdc line 86, port 'wbs_adr_i[*]' not found.
Warning: base_user_proj_example.sdc line 87, port 'wbs_stb_i' not found.
Warning: base_user_proj_example.sdc line 88, port 'wbs_dat_i[*]' not found.
Warning: base_user_proj_example.sdc line 89, port 'wbs_cyc_i' not found.
Warning: base_user_proj_example.sdc line 90, port 'la_data_in[*]' not found.
Warning: base_user_proj_example.sdc line 91, port 'la_oenb[*]' not found.
Warning: base_user_proj_example.sdc line 92, port 'wbs_adr_i[*]' not found.
Warning: base_user_proj_example.sdc line 93, port 'wbs_dat_i[*]' not found.
Warning: base_user_proj_example.sdc line 94, port 'wbs_sel_i[*]' not found.
Warning: base_user_proj_example.sdc line 95, port 'wbs_we_i' not found.
Warning: base_user_proj_example.sdc line 96, port 'wbs_cyc_i' not found.
Warning: base_user_proj_example.sdc line 97, port 'wbs_stb_i' not found.
Warning: base_user_proj_example.sdc line 106, port 'wbs_we_i' not found.
Warning: base_user_proj_example.sdc line 107, port 'wbs_stb_i' not found.
Warning: base_user_proj_example.sdc line 108, port 'wbs_cyc_i' not found.
Warning: base_user_proj_example.sdc line 109, port 'wbs_sel_i[*]' not found.
Warning: base_user_proj_example.sdc line 111, port 'wbs_dat_i[*]' not found.
Warning: base_user_proj_example.sdc line 112, port 'la_data_in[*]' not found.
Warning: base_user_proj_example.sdc line 113, port 'wbs_adr_i[*]' not found.
Warning: base_user_proj_example.sdc line 114, port 'la_oenb[*]' not found.
Warning: base_user_proj_example.sdc line 116, port 'la_oenb[*]' not found.
Warning: base_user_proj_example.sdc line 117, port 'la_data_in[*]' not found.
Warning: base_user_proj_example.sdc line 118, port 'wbs_adr_i[*]' not found.
Warning: base_user_proj_example.sdc line 119, port 'wbs_dat_i[*]' not found.
Warning: base_user_proj_example.sdc line 120, port 'wbs_cyc_i' not found.
Warning: base_user_proj_example.sdc line 121, port 'wbs_sel_i[*]' not found.
Warning: base_user_proj_example.sdc line 122, port 'wbs_we_i' not found.
Warning: base_user_proj_example.sdc line 123, port 'wbs_stb_i' not found.
Warning: base_user_proj_example.sdc line 126, port 'user_irq[*]' not found.
Warning: base_user_proj_example.sdc line 127, port 'la_data_out[*]' not found.
Warning: base_user_proj_example.sdc line 128, port 'wbs_dat_o[*]' not found.
Warning: base_user_proj_example.sdc line 129, port 'wbs_ack_o' not found.
Warning: base_user_proj_example.sdc line 130, port 'la_data_out[*]' not found.
Warning: base_user_proj_example.sdc line 131, port 'user_irq[*]' not found.
Warning: base_user_proj_example.sdc line 132, port 'wbs_dat_o[*]' not found.
Warning: base_user_proj_example.sdc line 133, port 'wbs_ack_o' not found.
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

No paths found.

min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

No paths found.

max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 9 unannotated drivers.
 SEL2
 analog_io1
 analog_io2
 analog_io3
 io_in[0]
 io_in[1]
 io_in[2]
 io_in[3]
 io_in[4]
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 9 input ports missing set_input_delay.
  SEL2
  analog_io1
  analog_io2
  analog_io3
  io_in[0]
  io_in[1]
  io_in[2]
  io_in[3]
  io_in[4]
Warning: There is 1 unconstrained endpoint.
  SEL2
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
                           0.0%       0.0%       0.0%

power_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack INF

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack INF
summary_report_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/home/engtech/Desktop/Openlane_v2/memristor/openlane/user_proj_example/runs/24_04_04_01_15/results/synthesis/user_proj_example.sdf'…
