
---------- Begin Simulation Statistics ----------
final_tick                                26177048125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    520                       # Simulator instruction rate (inst/s)
host_mem_usage                               10628408                       # Number of bytes of host memory used
host_op_rate                                      532                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30921.56                       # Real time elapsed on the host
host_tick_rate                                 596428                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16072253                       # Number of instructions simulated
sim_ops                                      16465177                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018442                       # Number of seconds simulated
sim_ticks                                 18442495000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.785490                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  705904                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               729349                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1019                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8700                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            734525                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9088                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10948                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1860                       # Number of indirect misses.
system.cpu.branchPred.lookups                  803118                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25209                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1423                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4892238                       # Number of instructions committed
system.cpu.committedOps                       4971331                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.141041                       # CPI: cycles per instruction
system.cpu.discardedOps                         22269                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2702308                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            182650                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1337580                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4682827                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.318366                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      879                       # number of quiesce instructions executed
system.cpu.numCycles                         15366720                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       879                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3401389     68.42%     68.42% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2337      0.05%     68.47% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::MemRead                 194271      3.91%     72.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1373334     27.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4971331                       # Class of committed instruction
system.cpu.quiesceCycles                     14141272                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        10683893                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1334                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6583                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1259077                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              408754                       # Transaction distribution
system.membus.trans_dist::ReadResp             415236                       # Transaction distribution
system.membus.trans_dist::WriteReq             223225                       # Transaction distribution
system.membus.trans_dist::WriteResp            223225                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          632                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5934                       # Transaction distribution
system.membus.trans_dist::ReadExReq               269                       # Transaction distribution
system.membus.trans_dist::ReadExResp              270                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5725                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           758                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       622877                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        622877                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           59                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1248780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1267043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1245754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1245754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2529784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       366336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       366336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       104768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        20216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       133920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     39863788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     39863788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40364044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1884782                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000716                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.026744                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1883433     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                    1349      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1884782                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3155059347                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            18546375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            16581734                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3563375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15902655                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2468085450                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           29617500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       454144                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       454144                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       847005                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       847005                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8386                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        77904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       118864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2453504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2457600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2602298                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          638                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        13178                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        20216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1246184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1901544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     39256064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     39321600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     41424100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4402579500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3565794125                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2210205000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3553532                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2665149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3553532                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9772214                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3553532                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2665149                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6218681                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3553532                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6218681                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6218681                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     15990895                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2665149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6218681                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8883831                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2665149                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       916362                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3581511                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2665149                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8883831                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       916362                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12465342                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       407837                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       407837                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       215040                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       215040                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18472                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1224704                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1245754                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     39190528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     39863788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       759807                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       759807    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       759807                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1768709500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2254212000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1743607901                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31981790                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      3553532                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1779143223                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     35535322                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     35589545                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     71124867                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1779143223                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     67571335                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      3553532                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1850268090                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     13107200                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     45416448                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     26148864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     44105728                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       409600                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8357888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       817152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5306368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     31981790                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1719909589                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    710706442                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2462597821                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    973667825                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1417859351                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2391527177                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     31981790                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2693577415                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2128565793                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4854124998                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       366400                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       368000                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       366400                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       366400                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5725                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5750                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     19867160                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        86756                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       19953916                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     19867160                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     19867160                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     19867160                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        86756                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      19953916                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     26083328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26165420                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     13107200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13803136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       407552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              408840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          634                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       204800                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             215674                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        54223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1414305819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       916362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3480657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1418757061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2200136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31981790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    710706442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3553532                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            748441900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2200136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32036012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2125012261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3553532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       916362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3480657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2167198961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       634.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    612254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000874377750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          381                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          381                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              738740                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             228798                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      408839                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     215674                       # Number of write requests accepted
system.mem_ctrls.readBursts                    408839                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   215674                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     98                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            25501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13480                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13189391085                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2043705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23918842335                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32268.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58518.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       292                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   381263                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  200671                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                408838                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               215674                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  360823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   14231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    588                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.387971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.115468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.657159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1069      2.52%      2.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1081      2.54%      5.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          679      1.60%      6.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          564      1.33%      7.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          633      1.49%      9.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          630      1.48%     10.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          768      1.81%     12.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          638      1.50%     14.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36436     85.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42498                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1072.921260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1219.019271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           178     46.72%     46.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           54     14.17%     60.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.26%     61.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          124     32.55%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.52%     94.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            9      2.36%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      1.31%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.52%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      1.05%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            2      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           381                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     566.112861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    209.581703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    489.026504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            131     34.38%     34.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            17      4.46%     38.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      3.15%     41.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      1.57%     43.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.05%     44.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.52%     45.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.79%     45.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.52%     46.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.26%     46.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.26%     46.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.26%     47.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.26%     47.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           14      3.67%     51.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          186     48.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           381                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               26159424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13804096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26165356                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13803136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1418.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       748.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1418.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    748.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   18442275625                       # Total gap between requests
system.mem_ctrls.avgGap                      29530.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     26077056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        64128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        42624                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     13106112                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 54222.598406560501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1413965735.113389015198                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 916361.913070872426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3477186.790615912061                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2311184.034481234848                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31981789.882551141083                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 710647447.647403478622                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3553532.209172348958                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       407552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1002                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          634                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       204800                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1123665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  23853095765                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     24045935                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40576970                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20555167750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   9451923500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 309609315750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4664820000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56183.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58527.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     90739.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40495.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32421400.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1025599.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1511764.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4555488.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9963222790                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    997710000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7482943335                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1758                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           879                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10055353.242321                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    12435493.385642                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          879    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       199375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    370874875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             879                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17338392625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8838655500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2432169                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2432169                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2432169                       # number of overall hits
system.cpu.icache.overall_hits::total         2432169                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5725                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5725                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5725                       # number of overall misses
system.cpu.icache.overall_misses::total          5725                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    250416250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    250416250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    250416250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    250416250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2437894                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2437894                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2437894                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2437894                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002348                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002348                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002348                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002348                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43740.829694                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43740.829694                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43740.829694                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43740.829694                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5725                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5725                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5725                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5725                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    241540375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    241540375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    241540375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    241540375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002348                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002348                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002348                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002348                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42190.458515                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42190.458515                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42190.458515                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42190.458515                       # average overall mshr miss latency
system.cpu.icache.replacements                   5538                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2432169                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2432169                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5725                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5725                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    250416250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    250416250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2437894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2437894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002348                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002348                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43740.829694                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43740.829694                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5725                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5725                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    241540375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    241540375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002348                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002348                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42190.458515                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42190.458515                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.250448                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1526967                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5538                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            275.725352                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.250448                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.875489                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.875489                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4881512                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4881512                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       312828                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           312828                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       312828                       # number of overall hits
system.cpu.dcache.overall_hits::total          312828                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1273                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1273                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1273                       # number of overall misses
system.cpu.dcache.overall_misses::total          1273                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     94030875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     94030875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     94030875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     94030875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       314101                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       314101                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       314101                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       314101                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004053                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004053                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004053                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004053                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73865.573449                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73865.573449                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73865.573449                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73865.573449                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          632                       # number of writebacks
system.cpu.dcache.writebacks::total               632                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          246                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          246                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9102                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9102                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74316000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74316000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74316000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74316000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     19894375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     19894375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003270                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003270                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003270                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003270                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72362.220058                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72362.220058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72362.220058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72362.220058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2185.714678                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2185.714678                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1028                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       194570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          194570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          759                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           759                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55975875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55975875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       195329                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       195329                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003886                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003886                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73749.505929                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73749.505929                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          758                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          758                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          917                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          917                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     54768500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54768500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     19894375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     19894375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003881                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003881                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72253.957784                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72253.957784                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21695.065431                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21695.065431                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       118258                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         118258                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          514                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          514                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38055000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38055000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       118772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       118772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74036.964981                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74036.964981                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          245                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          245                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8185                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8185                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19547500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19547500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72667.286245                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72667.286245                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       622877                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       622877                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   6513043125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   6513043125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10456.387256                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10456.387256                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        92618                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        92618                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       530259                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       530259                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   6267507222                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   6267507222                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11819.709278                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11819.709278                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.725480                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               28875                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1030                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.033981                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.725480                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999464                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999464                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          148                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6240448                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6240448                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26177048125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26177323125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    520                       # Simulator instruction rate (inst/s)
host_mem_usage                               10628408                       # Number of bytes of host memory used
host_op_rate                                      532                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30921.65                       # Real time elapsed on the host
host_tick_rate                                 596435                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16072262                       # Number of instructions simulated
sim_ops                                      16465192                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018443                       # Number of seconds simulated
sim_ticks                                 18442770000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.785100                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  705906                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               729354                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1020                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8702                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            734526                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9088                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10949                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1861                       # Number of indirect misses.
system.cpu.branchPred.lookups                  803126                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25212                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1423                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4892247                       # Number of instructions committed
system.cpu.committedOps                       4971346                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.141125                       # CPI: cycles per instruction
system.cpu.discardedOps                         22276                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2702328                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            182651                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1337582                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4683201                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.318357                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      879                       # number of quiesce instructions executed
system.cpu.numCycles                         15367160                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       879                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3401397     68.42%     68.42% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2337      0.05%     68.47% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.47% # Class of committed instruction
system.cpu.op_class_0::MemRead                 194277      3.91%     72.38% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1373334     27.62%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4971346                       # Class of committed instruction
system.cpu.quiesceCycles                     14141272                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        10683959                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1334                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6588                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1259086                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              408754                       # Transaction distribution
system.membus.trans_dist::ReadResp             415241                       # Transaction distribution
system.membus.trans_dist::WriteReq             223225                       # Transaction distribution
system.membus.trans_dist::WriteResp            223225                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          634                       # Transaction distribution
system.membus.trans_dist::WriteClean                2                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5937                       # Transaction distribution
system.membus.trans_dist::ReadExReq               269                       # Transaction distribution
system.membus.trans_dist::ReadExResp              270                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5727                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           760                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       622877                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        622877                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           59                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1248786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1267049                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1245754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1245754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2529798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       366528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       366528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       105024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        20216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       134176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     39863788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     39863788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40364492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1884786                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000716                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.026744                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1883437     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                    1349      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1884786                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3155072847                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            18546375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            16589484                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3563375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15914155                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2468085450                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           29632500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       454144                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       454144                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       847005                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       847005                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8386                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        14536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        77904                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       118864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2453504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2457600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2602298                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          638                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        13178                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        20216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1246184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1901544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     39256064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     39321600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     41424100                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4402579500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3565794125                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2210205000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3553479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2665109                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3553479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      9772068                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3553479                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2665109                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6218589                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3553479                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6218589                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6218589                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     15990657                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2665109                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6218589                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8883698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2665109                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       916348                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3581458                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2665109                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8883698                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       916348                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12465156                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       407837                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       407837                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       215040                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       215040                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18472                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1224704                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1245754                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     39190528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     39863788                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       759807                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       759807    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       759807                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1768709500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2254212000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1743581902                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31981313                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma      3553479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1779116695                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     35534792                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     35589014                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     71123806                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1779116695                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     67570327                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma      3553479                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1850240501                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     13107200                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     45416448                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     26148864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     44105728                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       409600                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8357888                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       817152                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5306368                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     31981313                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1719883944                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    710695844                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2462561101                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    973653307                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1417838210                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2391491517                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     31981313                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2693537251                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2128534054                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4854052618                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       366528                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       368128                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       366528                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       366528                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5727                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5752                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     19873804                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        86755                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       19960559                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     19873804                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     19873804                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     19873804                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        86755                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      19960559                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     26083328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26165548                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     13107200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13803264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       407552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              408842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          636                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       204800                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             215676                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        54222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1414284731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       916348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3487546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1418742846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2207044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31981313                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    710695844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3553479                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            748437680                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2207044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     32035535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2124980575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3553479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       916348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3487546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2167180527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    612254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000874377750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          381                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          381                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              738746                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             228798                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      408841                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     215676                       # Number of write requests accepted
system.mem_ctrls.readBursts                    408841                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   215676                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     98                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            25501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13480                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13189391085                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2043715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23918894835                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32268.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58518.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       292                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   381265                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  200671                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                408840                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               215676                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  360823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   14578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   14231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    588                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.387971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.115468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.657159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1069      2.52%      2.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1081      2.54%      5.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          679      1.60%      6.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          564      1.33%      7.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          633      1.49%      9.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          630      1.48%     10.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          768      1.81%     12.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          638      1.50%     14.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        36436     85.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42498                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1072.921260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1219.019271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           178     46.72%     46.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           54     14.17%     60.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.26%     61.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          124     32.55%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.52%     94.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            9      2.36%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      1.31%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.52%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            4      1.05%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            2      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           381                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     566.112861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    209.581703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    489.026504                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            131     34.38%     34.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            17      4.46%     38.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            12      3.15%     41.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      1.57%     43.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.05%     44.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.52%     45.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.79%     45.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.52%     46.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.26%     46.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.26%     46.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.26%     47.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.26%     47.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           14      3.67%     51.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          186     48.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           381                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               26159552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13804096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26165484                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13803264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1418.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       748.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1418.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    748.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   18442716875                       # Total gap between requests
system.mem_ctrls.avgGap                      29531.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     26077056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        64256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        42624                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     13106112                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 54221.789893817469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1413944651.481312036514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 916348.249205515138                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3484075.331417134963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2311149.572434075642                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31981313.002330992371                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 710636851.188839793205                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3553479.222481221426                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       407552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          636                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       204800                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1123665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  23853095765                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     24045935                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40629470                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  20555167750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   9451923500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 309609315750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4664820000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     56183.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58527.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     90739.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40467.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32319446.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1025599.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1511764.24                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   4555488.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9963222790                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    997710000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7483218335                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1758                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           879                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10055353.242321                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    12435493.385642                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          879    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       199375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    370874875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             879                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17338667625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8838655500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2432182                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2432182                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2432182                       # number of overall hits
system.cpu.icache.overall_hits::total         2432182                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5727                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5727                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5727                       # number of overall misses
system.cpu.icache.overall_misses::total          5727                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    250546875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    250546875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    250546875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    250546875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2437909                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2437909                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2437909                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2437909                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002349                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002349                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002349                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002349                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43748.363017                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43748.363017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43748.363017                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43748.363017                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5727                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5727                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5727                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5727                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    241666000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    241666000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    241666000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    241666000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002349                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002349                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002349                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002349                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42197.660206                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42197.660206                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42197.660206                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42197.660206                       # average overall mshr miss latency
system.cpu.icache.replacements                   5541                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2432182                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2432182                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5727                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5727                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    250546875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    250546875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2437909                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2437909                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002349                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002349                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43748.363017                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43748.363017                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5727                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5727                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    241666000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    241666000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002349                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002349                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42197.660206                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42197.660206                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.250460                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5857925                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5990                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            977.950751                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.250460                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.875489                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.875489                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4881545                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4881545                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       312832                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           312832                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       312832                       # number of overall hits
system.cpu.dcache.overall_hits::total          312832                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1275                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1275                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1275                       # number of overall misses
system.cpu.dcache.overall_misses::total          1275                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     94150875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     94150875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     94150875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     94150875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       314107                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       314107                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       314107                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       314107                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004059                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004059                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004059                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004059                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73843.823529                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73843.823529                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73843.823529                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73843.823529                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          634                       # number of writebacks
system.cpu.dcache.writebacks::total               634                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          246                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          246                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1029                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1029                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1029                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1029                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9102                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9102                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     74433000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74433000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     74433000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74433000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     19894375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     19894375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003276                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003276                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003276                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003276                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72335.276968                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72335.276968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72335.276968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72335.276968                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2185.714678                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2185.714678                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1030                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       194574                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          194574                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          761                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           761                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     56095875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     56095875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       195335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       195335                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003896                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003896                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73713.370565                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73713.370565                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          760                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          760                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          917                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          917                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     54885500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54885500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     19894375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     19894375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003891                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003891                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72217.763158                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72217.763158                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21695.065431                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21695.065431                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       118258                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         118258                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          514                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          514                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38055000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38055000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       118772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       118772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004328                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74036.964981                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74036.964981                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          245                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          245                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          269                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8185                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8185                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19547500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19547500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72667.286245                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72667.286245                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       622877                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       622877                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   6513043125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   6513043125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10456.387256                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10456.387256                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        92618                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        92618                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       530259                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       530259                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   6267507222                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   6267507222                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11819.709278                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11819.709278                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.725454                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              317181                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1542                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            205.694553                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.725454                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999464                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999464                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          148                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6240474                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6240474                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26177323125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
