#!/bin/bash -f
#*********************************************************************************************************
# Vivado (TM) v2022.2 (64-bit)
#
# Filename    : u280_xdma.sh
# Simulator   : Synopsys Verilog Compiler Simulator
# Description : Simulation script for compiling, elaborating and verifying the project source files.
#               The script will automatically create the design libraries sub-directories in the run
#               directory, add the library logical mappings in the simulator setup file, create default
#               'do/prj' file, execute compilation, elaboration and simulation steps.
#
# Generated by Vivado on Wed Sep 27 16:37:14 CST 2023
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
#
# Tool Version Limit: 2022.10 
#
# usage: u280_xdma.sh [-help]
# usage: u280_xdma.sh [-lib_map_path]
# usage: u280_xdma.sh [-noclean_files]
# usage: u280_xdma.sh [-reset_run]
#
# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the
# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the
# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch
# that points to these libraries and rerun export_simulation. For more information about this switch please
# type 'export_simulation -help' in the Tcl shell.
#
# You can also point to the simulation libraries by either replacing the <SPECIFY_COMPILED_LIB_PATH> in this
# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when
# executing this script. Please type 'u280_xdma.sh -help' for more information.
#
# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)'
#
#*********************************************************************************************************

# Directory path for design sources and include directories (if any) wrt this path
ref_dir="."

# Override directory with 'export_sim_ref_dir' env path value if set in the shell
if [[ (! -z "$export_sim_ref_dir") && ($export_sim_ref_dir != "") ]]; then
  ref_dir="$export_sim_ref_dir"
fi

# Set vlogan compile options
vlogan_opts="-full64 "

# Set vhdlan compile options
vhdlan_opts="-full64 "

# Set vcs elaboration options
vcs_elab_opts="-full64 -debug_acc+pp+dmptf -t ps -licqueue -l elaborate.log "

# Set vcs simulation options
vcs_sim_opts="-ucli -licqueue -l simulate.log "

# Design libraries
design_libs=(xilinx_vip xpm microblaze_v11_0_10 xil_defaultlib lib_cdc_v1_0_2 proc_sys_reset_v5_0_13 lmb_v10_v3_0_12 lmb_bram_if_cntlr_v4_0_21 blk_mem_gen_v8_4_5 iomodule_v3_1_8 gtwizard_ultrascale_v1_7_14 xdma_v4_1_20 xlconstant_v1_1_7 smartconnect_v1_0 axi_infrastructure_v1_1_0 axi_register_slice_v2_1_27 axi_vip_v1_1_13 util_vector_logic_v2_0_2 hbm_v1_0_13)

# Simulation root library directory
sim_lib_dir="vcs_lib"

# Script info
echo -e "u280_xdma.sh - Script generated by export_simulation (Vivado v2022.2 (64-bit)-id)\n"

# Main steps
run()
{
  check_args $# $1
  setup $1 $2
  compile
  elaborate
  simulate
}

# RUN_STEP: <compile>
compile()
{
  vlogan -work xilinx_vip $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
    "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
    "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
    "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
    "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
    "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
    "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
    "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
    "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/rst_vip_if.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xpm $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
    "/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
    "/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xpm $vhdlan_opts \
    "/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work microblaze_v11_0_10 $vhdlan_opts \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1f7b/hdl/microblaze_v11_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/bd_0/ip/ip_0/sim/bd_1120_microblaze_I_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work lib_cdc_v1_0_2 $vhdlan_opts \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work proc_sys_reset_v5_0_13 $vhdlan_opts \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/bd_0/ip/ip_1/sim/bd_1120_rst_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work lmb_v10_v3_0_12 $vhdlan_opts \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/bd_0/ip/ip_2/sim/bd_1120_ilmb_0.vhd" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/bd_0/ip/ip_3/sim/bd_1120_dlmb_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work lmb_bram_if_cntlr_v4_0_21 $vhdlan_opts \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/a177/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/bd_0/ip/ip_4/sim/bd_1120_dlmb_cntlr_0.vhd" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/bd_0/ip/ip_5/sim/bd_1120_ilmb_cntlr_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work blk_mem_gen_v8_4_5 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/25a8/simulation/blk_mem_gen_v8_4.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/bd_0/ip/ip_6/sim/bd_1120_lmb_bram_I_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/bd_0/ip/ip_7/sim/bd_1120_second_dlmb_cntlr_0.vhd" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/bd_0/ip/ip_8/sim/bd_1120_second_ilmb_cntlr_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/bd_0/ip/ip_9/sim/bd_1120_second_lmb_bram_I_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work iomodule_v3_1_8 $vhdlan_opts \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b8f2/hdl/iomodule_v3_1_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/bd_0/ip/ip_10/sim/bd_1120_iomodule_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/bd_0/sim/bd_1120.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_0/sim/u280_xdma_ddr4_0_1_microblaze_mcs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/phy/u280_xdma_ddr4_0_1_phy_ddr4.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/ip_top/u280_xdma_ddr4_0_1_phy.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc_wtr.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc_ref.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc_rd_wr.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc_periodic.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc_group.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc_ecc.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc_ctl.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc_arb_p.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc_arb_c.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc_arb_a.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc_act_timer.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc_act_rank.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/controller/ddr4_v2_2_mc.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ui/ddr4_v2_2_ui_wr_data.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ui/ddr4_v2_2_ui_rd_data.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ui/ddr4_v2_2_ui_cmd.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ui/ddr4_v2_2_ui.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_axi_ar_channel.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_axi_aw_channel.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_axi_b_channel.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_axi_fifo.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_axi_r_channel.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_axi_w_channel.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_a_upsizer.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_axi.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_axi_register_slice.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_axi_upsizer.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_axic_register_slice.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_carry_and.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_carry_latch_and.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_carry_latch_or.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_carry_or.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_command_fifo.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_comparator.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_comparator_sel.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_comparator_sel_static.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_r_upsizer.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi/ddr4_v2_2_w_upsizer.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/clocking/ddr4_v2_2_infrastructure.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal/ddr4_v2_2_cal_write.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal/ddr4_v2_2_cal_sync.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal/ddr4_v2_2_cal_read.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal/ddr4_v2_2_cal_rd_en.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal/ddr4_v2_2_cal_pi.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal/ddr4_v2_2_cal_cplx.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal/ddr4_v2_2_cal_config_rom.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal/ddr4_v2_2_cal_top.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal/ddr4_v2_2_cal.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal/ddr4_v2_2_dp_AB9.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top/u280_xdma_ddr4_0_1_ddr4.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top/u280_xdma_ddr4_0_1_ddr4_mem_intfc.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal/u280_xdma_ddr4_0_1_ddr4_cal_riu.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top/u280_xdma_ddr4_0_1.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/tb/u280_xdma_ddr4_0_1_microblaze_mcs_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work gtwizard_ultrascale_v1_7_14 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_bit_sync.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe3_cpll_cal.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe3_cal_freqcnt.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_rx.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_tx.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_rx.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_tx.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_reset_sync.v" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ea89/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/ip_0/sim/u280_xdma_xdma_0_1_pcie4c_ip_gt_gtye4_channel_wrapper.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_common.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/ip_0/sim/u280_xdma_xdma_0_1_pcie4c_ip_gt_gtye4_common_wrapper.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/ip_0/sim/u280_xdma_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/ip_0/sim/u280_xdma_xdma_0_1_pcie4c_ip_gt_gtwizard_top.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/ip_0/sim/u280_xdma_xdma_0_1_pcie4c_ip_gt.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_cxs_remap.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_512b_async_fifo.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_512b_cc_intfc.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_512b_cc_output_mux.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_512b_cq_intfc.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_512b_cq_output_mux.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_512b_intfc_int.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_512b_intfc.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_512b_rc_intfc.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_512b_rc_output_mux.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_512b_rq_intfc.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_512b_rq_output_mux.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_512b_sync_fifo.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_bram_16k_int.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_bram_16k.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_bram_32k.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_bram_4k_int.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_bram_msix.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_bram_rep_int.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_bram_rep.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_bram_tph.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_bram.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_gtwizard_top.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_phy_ff_chain.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_phy_pipeline.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_gt_gt_channel.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_gt_gt_common.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_gt_phy_clk.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_gt_phy_rst.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_gt_phy_rxeq.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_gt_phy_txeq.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_sync_cell.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_sync.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_gt_cdr_ctrl_on_eidle.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_gt_receiver_detect_rxterm.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_gt_phy_wrapper.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_phy_top.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_init_ctrl.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_pl_eq.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_vf_decode.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_vf_decode_attr.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_pipe.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_seqnum_fifo.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_sys_clk_gen_ps.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source/u280_xdma_xdma_0_1_pcie4c_ip_pcie4c_uscale_core_top.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/sim/u280_xdma_xdma_0_1_pcie4c_ip.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_1/sim/xdma_v4_1_20_blk_mem_64_reg_be.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_2/sim/xdma_v4_1_20_blk_mem_64_noreg_be.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xdma_v4_1_20 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/xdma_v4_1_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/xdma_v4_1/hdl/verilog/u280_xdma_xdma_0_1_dma_bram_wrap.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/xdma_v4_1/hdl/verilog/u280_xdma_xdma_0_1_dma_bram_wrap_1024.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/xdma_v4_1/hdl/verilog/u280_xdma_xdma_0_1_dma_bram_wrap_2048.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/xdma_v4_1/hdl/verilog/u280_xdma_xdma_0_1_core_top.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/sim/u280_xdma_xdma_0_1.sv" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_util_ds_buf_0/util_ds_buf.vhd" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_util_ds_buf_0/sim/u280_xdma_util_ds_buf_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xlconstant_v1_1_7 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_0/sim/bd_36b4_one_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_1/sim/bd_36b4_psr0_0.vhd" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_2/sim/bd_36b4_psr_aclk_0.vhd" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_3/sim/bd_36b4_psr_aclk1_0.vhd" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_4/sim/bd_36b4_psr_aclk2_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c012/hdl/sc_switchboard_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_5/sim/bd_36b4_arsw_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_6/sim/bd_36b4_rsw_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_7/sim/bd_36b4_awsw_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_8/sim/bd_36b4_wsw_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_9/sim/bd_36b4_bsw_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/be1f/hdl/sc_mmu_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_10/sim/bd_36b4_s00mmu_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/4fd2/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_11/sim/bd_36b4_s00tr_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/637d/hdl/sc_si_converter_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_12/sim/bd_36b4_s00sic_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f38e/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_13/sim/bd_36b4_s00a2s_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/sc_node_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_14/sim/bd_36b4_sarn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_15/sim/bd_36b4_srn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_16/sim/bd_36b4_sawn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_17/sim/bd_36b4_swn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_18/sim/bd_36b4_sbn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_19/sim/bd_36b4_s01mmu_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_20/sim/bd_36b4_s01tr_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_21/sim/bd_36b4_s01sic_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_22/sim/bd_36b4_s01a2s_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_23/sim/bd_36b4_sarn_1.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_24/sim/bd_36b4_srn_1.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_25/sim/bd_36b4_sawn_1.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_26/sim/bd_36b4_swn_1.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_27/sim/bd_36b4_sbn_1.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/9cc5/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_28/sim/bd_36b4_m00s2a_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_29/sim/bd_36b4_m00arn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_30/sim/bd_36b4_m00rn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_31/sim/bd_36b4_m00awn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_32/sim/bd_36b4_m00wn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_33/sim/bd_36b4_m00bn_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/6bba/hdl/sc_exit_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_34/sim/bd_36b4_m00e_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_35/sim/bd_36b4_m01s2a_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_36/sim/bd_36b4_m01arn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_37/sim/bd_36b4_m01rn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_38/sim/bd_36b4_m01awn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_39/sim/bd_36b4_m01wn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_40/sim/bd_36b4_m01bn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_41/sim/bd_36b4_m01e_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_42/sim/bd_36b4_m02s2a_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_43/sim/bd_36b4_m02arn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_44/sim/bd_36b4_m02rn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_45/sim/bd_36b4_m02awn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_46/sim/bd_36b4_m02wn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_47/sim/bd_36b4_m02bn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_48/sim/bd_36b4_m02e_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_49/sim/bd_36b4_m03s2a_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_50/sim/bd_36b4_m03arn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_51/sim/bd_36b4_m03rn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_52/sim/bd_36b4_m03awn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_53/sim/bd_36b4_m03wn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_54/sim/bd_36b4_m03bn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_55/sim/bd_36b4_m03e_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_56/sim/bd_36b4_m04s2a_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_57/sim/bd_36b4_m04arn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_58/sim/bd_36b4_m04rn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_59/sim/bd_36b4_m04awn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_60/sim/bd_36b4_m04wn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_61/sim/bd_36b4_m04bn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_62/sim/bd_36b4_m04e_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_63/sim/bd_36b4_m05s2a_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_64/sim/bd_36b4_m05arn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_65/sim/bd_36b4_m05rn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_66/sim/bd_36b4_m05awn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_67/sim/bd_36b4_m05wn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_68/sim/bd_36b4_m05bn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_69/sim/bd_36b4_m05e_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_70/sim/bd_36b4_m06s2a_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_71/sim/bd_36b4_m06arn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_72/sim/bd_36b4_m06rn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_73/sim/bd_36b4_m06awn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_74/sim/bd_36b4_m06wn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_75/sim/bd_36b4_m06bn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_76/sim/bd_36b4_m06e_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_77/sim/bd_36b4_m07s2a_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_78/sim/bd_36b4_m07arn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_79/sim/bd_36b4_m07rn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_80/sim/bd_36b4_m07awn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_81/sim/bd_36b4_m07wn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_82/sim/bd_36b4_m07bn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_83/sim/bd_36b4_m07e_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_84/sim/bd_36b4_m08s2a_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_85/sim/bd_36b4_m08arn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_86/sim/bd_36b4_m08rn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_87/sim/bd_36b4_m08awn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_88/sim/bd_36b4_m08wn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_89/sim/bd_36b4_m08bn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_90/sim/bd_36b4_m08e_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_91/sim/bd_36b4_m09s2a_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_92/sim/bd_36b4_m09arn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_93/sim/bd_36b4_m09rn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_94/sim/bd_36b4_m09awn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_95/sim/bd_36b4_m09wn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_96/sim/bd_36b4_m09bn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_97/sim/bd_36b4_m09e_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_98/sim/bd_36b4_m10s2a_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_99/sim/bd_36b4_m10arn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_100/sim/bd_36b4_m10rn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_101/sim/bd_36b4_m10awn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_102/sim/bd_36b4_m10wn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_103/sim/bd_36b4_m10bn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_104/sim/bd_36b4_m10e_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_105/sim/bd_36b4_m11s2a_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_106/sim/bd_36b4_m11arn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_107/sim/bd_36b4_m11rn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_108/sim/bd_36b4_m11awn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_109/sim/bd_36b4_m11wn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_110/sim/bd_36b4_m11bn_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/ip/ip_111/sim/bd_36b4_m11e_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/bd_0/sim/bd_36b4.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_infrastructure_v1_1_0 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_register_slice_v2_1_27 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_vip_v1_1_13 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ffc2/hdl/axi_vip_v1_1_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_axi_smc_1/sim/u280_xdma_axi_smc_1.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_rst_ddr4_0_300M_1/sim/u280_xdma_rst_ddr4_0_300M_1.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work util_vector_logic_v2_0_2 $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/3d84/hdl/util_vector_logic_v2_0_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_resetn_inv_0_1/sim/u280_xdma_resetn_inv_0_1.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/bd_0/ip/ip_0/sim/bd_2d80_microblaze_I_0.vhd" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/bd_0/ip/ip_1/sim/bd_2d80_rst_0_0.vhd" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/bd_0/ip/ip_2/sim/bd_2d80_ilmb_0.vhd" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/bd_0/ip/ip_3/sim/bd_2d80_dlmb_0.vhd" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/bd_0/ip/ip_4/sim/bd_2d80_dlmb_cntlr_0.vhd" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/bd_0/ip/ip_5/sim/bd_2d80_ilmb_cntlr_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/bd_0/ip/ip_6/sim/bd_2d80_lmb_bram_I_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/bd_0/ip/ip_7/sim/bd_2d80_second_dlmb_cntlr_0.vhd" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/bd_0/ip/ip_8/sim/bd_2d80_second_ilmb_cntlr_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/bd_0/ip/ip_9/sim/bd_2d80_second_lmb_bram_I_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/bd_0/ip/ip_10/sim/bd_2d80_iomodule_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/bd_0/sim/bd_2d80.v" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_0/sim/u280_xdma_ddr4_1_0_microblaze_mcs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/phy/u280_xdma_ddr4_1_0_phy_ddr4.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/ip_top/u280_xdma_ddr4_1_0_phy.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top/u280_xdma_ddr4_1_0_ddr4.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top/u280_xdma_ddr4_1_0_ddr4_mem_intfc.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal/u280_xdma_ddr4_1_0_ddr4_cal_riu.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top/u280_xdma_ddr4_1_0.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/tb/u280_xdma_ddr4_1_0_microblaze_mcs_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_resetn_inv_1_0/sim/u280_xdma_resetn_inv_1_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_rst_ddr4_0_300M_2/sim/u280_xdma_rst_ddr4_0_300M_2.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ila_0_0/sim/u280_xdma_ila_0_0.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl/hbm_v1_0_13.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work hbm_v1_0_13 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/hdl/hbm_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/verif/model/hbm_model.sv" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/sim/u280_xdma_hbm_0_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xlconstant_0_0/sim/u280_xdma_xlconstant_0_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_util_ds_buf_0_0/sim/u280_xdma_util_ds_buf_0_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/c340/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/f990/verif/model" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_0_1/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_xdma_0_1/ip_0/source" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/ip_1/rtl/map" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/ip_top" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_ddr4_1_0/rtl/cal" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/1b7e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/122e/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/b205/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ipshared/fd26/hdl/verilog" +incdir+"$ref_dir/../../../../alveo_u280.gen/sources_1/bd/u280_xdma/ip/u280_xdma_hbm_0_0/hdl/rtl" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/u280_xdma/sim/u280_xdma.v" \
  2>&1 | tee -a vlogan.log


  vlogan -work xil_defaultlib $vlogan_opts +v2k \
    glbl.v \
  2>&1 | tee -a vlogan.log
}

# RUN_STEP: <elaborate>
elaborate()
{
  vcs $vcs_elab_opts xil_defaultlib.u280_xdma xil_defaultlib.glbl -o u280_xdma_simv
}

# RUN_STEP: <simulate>
simulate()
{
  ./u280_xdma_simv $vcs_sim_opts -do simulate.do
}

# STEP: setup
setup()
{
  case $1 in
    "-lib_map_path" )
      if [[ ($2 == "") ]]; then
        echo -e "ERROR: Simulation library directory path not specified (type \"./u280_xdma.sh -help\" for more information)\n"
        exit 1
      fi
      create_lib_mappings $2
    ;;
    "-reset_run" )
      reset_run
      echo -e "INFO: Simulation run files deleted.\n"
      exit 0
    ;;
    "-noclean_files" )
      # do not remove previous data
    ;;
    * )
      create_lib_mappings $2
  esac

  create_lib_dir

  # Add any setup/initialization commands here:-

  # <user specific commands>

}

# Define design library mappings
create_lib_mappings()
{
  file="synopsys_sim.setup"
  if [[ -e $file ]]; then
    if [[ ($1 == "") ]]; then
      return
    else
      rm -rf $file
    fi
  fi

  touch $file

  if [[ ($1 != "") ]]; then
    lib_map_path="$1"
  else
    lib_map_path="/home/fangyuhong/dma/alveo_u280/alveo_u280.cache/compile_simlib/vcs"
  fi

  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    mapping="$lib:$sim_lib_dir/$lib"
    echo $mapping >> $file
  done

  if [[ ($lib_map_path != "") ]]; then
    incl_ref="OTHERS=$lib_map_path/synopsys_sim.setup"
    echo $incl_ref >> $file
  fi
}

# Create design library directory paths
create_lib_dir()
{
  if [[ -e $sim_lib_dir ]]; then
    rm -rf $sim_lib_dir
  fi

  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    lib_dir="$sim_lib_dir/$lib"
    if [[ ! -e $lib_dir ]]; then
      mkdir -p $lib_dir
    fi
  done
}

# Delete generated data from the previous run
reset_run()
{
  files_to_remove=(ucli.key u280_xdma_simv vlogan.log vhdlan.log compile.log elaborate.log simulate.log .vlogansetup.env .vlogansetup.args .vcs_lib_lock scirocco_command.log 64 AN.DB csrc u280_xdma_simv.daidir)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done

  create_lib_dir
}

# Check command line arguments
check_args()
{
  if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then
    echo -e "ERROR: Unknown option specified '$2' (type \"./u280_xdma.sh -help\" for more information)\n"
    exit 1
  fi

  if [[ ($2 == "-help" || $2 == "-h") ]]; then
    usage
  fi
}

# Script usage
usage()
{
  msg="Usage: u280_xdma.sh [-help]\n\
Usage: u280_xdma.sh [-lib_map_path]\n\
Usage: u280_xdma.sh [-reset_run]\n\
Usage: u280_xdma.sh [-noclean_files]\n\n\
[-help] -- Print help information for this script\n\n\
[-lib_map_path <path>] -- Compiled simulation library directory path. The simulation library is compiled\n\
using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\
[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\
from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\
-noclean_files switch.\n\n\
[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n"
  echo -e $msg
  exit 1
}

# Launch script
run $1 $2
