r2	,	V_90
crtc_mask	,	V_213
FDI_DP_PORT_WIDTH	,	F_22
DP_LINK_BW_5_4	,	V_119
"0x%08x\n"	,	L_34
FDI_RX_ENHANCE_FRAME_ENABLE	,	V_36
"Invalid encoder type %d for pipe %c\n"	,	L_30
I915_WRITE	,	F_11
drm_encoder_helper_add	,	F_97
hdmi_connector	,	V_198
dev	,	V_15
intel_ddi_pll_init	,	F_82
intel_ddi_disable_pipe_clock	,	F_65
drm_encoder_init	,	F_96
"No WRPLLs available!\n"	,	L_25
"Disabling SPLL\n"	,	L_15
DRM_MODE_CONNECTOR_DisplayPort	,	V_167
TRANS_DDI_BPC_8	,	V_134
SPLL_PLL_ENABLE	,	V_79
pipe_bpp	,	V_127
ARRAY_SIZE	,	F_10
use_fdi_mode	,	V_16
WRPLL_CTL2	,	V_86
WRPLL_CTL1	,	V_82
intel_ddi_prepare_link_retrain	,	F_83
intel_ddi_post_disable	,	F_74
DP_TP_CTL_MODE_SST	,	V_190
intel_ddi_mode_set	,	F_29
active	,	V_175
diff	,	V_99
PORT_CLK_SEL_LCPLL_2700	,	V_120
"Invalid DDI encoder type %d\n"	,	L_1
adjusted_mode	,	V_59
TRANS_DDI_PHSYNC	,	V_141
intel_ddi_connector_get_hw_state	,	F_56
TRANS_DDI_MODE_SELECT_MASK	,	V_163
hdmi_reg	,	V_217
link_bw	,	V_114
size	,	V_145
intel_ddi_compute_config	,	F_90
to_intel_encoder	,	F_30
enc_to_intel_hdmi	,	F_36
TRANS_MSA_10_BPC	,	V_130
GFP_KERNEL	,	V_200
intel_dp_stop_link_train	,	F_73
"compute_config() on unknown output!\n"	,	L_38
TRANS_MSA_MISC	,	F_51
output_reg	,	V_212
ddi_translations	,	V_22
TRANS_CLK_SEL_PORT	,	F_64
PORT_CLK_SEL_WRPLL1	,	V_80
P_MAX	,	V_111
PORT_CLK_SEL_WRPLL2	,	V_84
INTEL_OUTPUT_EDP	,	V_7
"CDCLK running at %dKHz\n"	,	L_35
intel_ddi_put_crtc_pll	,	F_40
LC_FREQ	,	V_105
TRANS_MSA_SYNC_CLK	,	V_126
intel_ddi_destroy	,	F_88
intel_dp_sink_dpms	,	F_70
BUG	,	F_4
"DP audio on pipe %c on DDI\n"	,	L_10
"SPLL already enabled\n"	,	L_29
pipe_config	,	V_195
drm_crtc	,	V_27
WRPLL_PLL_ENABLE	,	V_83
intel_ddi_disable_transcoder_func	,	F_55
a	,	V_95
b	,	V_96
TRANS_DDI_BPC_6	,	V_133
TRANS_DDI_BPC_10	,	V_135
c	,	V_97
d	,	V_98
"DP audio: write eld information\n"	,	L_11
drm_i915_private	,	V_17
i	,	V_21
uint32_t	,	T_2
PORT_CLK_SEL_LCPLL_810	,	V_116
INTEL_OUTPUT_HDMI	,	V_8
"LCPLL is disabled\n"	,	L_37
link_configuration	,	V_192
TRANS_MSA_8_BPC	,	V_129
TRANS_DDI_BPC_12	,	V_136
"Invalid WRPLL1 refcount\n"	,	L_19
p	,	V_92
"Invalid WRPLL2 refcount\n"	,	L_20
INTEL_OUTPUT_ANALOG	,	V_12
freq2k	,	V_89
rx_ctl_val	,	V_31
dp_connector	,	V_199
I915_MAX_PORTS	,	V_172
FDI_LINK_TRAIN_AUTO	,	V_51
"FDI link training failed!\n"	,	L_8
config	,	V_38
TRANS_DDI_PVSYNC	,	V_139
DRM_DEBUG_KMS	,	F_28
DP_TP_CTL_LINK_TRAIN_NORMAL	,	V_55
"Link bandwidth %d unsupported\n"	,	L_22
intel_prepare_ddi	,	F_12
DP_LINK_BW_1_62	,	V_115
DP	,	V_63
dp	,	V_189
cloneable	,	V_214
wrpll_get_budget_for_freq	,	F_42
wrpll_rnp	,	V_93
TRANS_DDI_MODE_SELECT_DVI	,	V_154
reg	,	V_20
diff_best	,	V_100
DRM_MODE_FLAG_PHSYNC	,	V_140
connector_type	,	V_160
transcoder	,	V_124
has_hdmi_sink	,	V_152
TRANSCODER_EDP	,	V_142
intel_hdmi_compute_config	,	F_91
budget	,	V_88
ret	,	V_70
intel_ddi_helper_funcs	,	V_203
drm_display_mode	,	V_57
enc_to_intel_dp	,	F_32
DRM_MODE_FLAG_NHSYNC	,	V_196
"FDI"	,	L_3
SPLL_CTL	,	V_78
p_out	,	V_104
POSTING_READ	,	F_23
get_hw_state	,	V_162
WARN	,	F_8
n2_out	,	V_103
AUDIO_OUTPUT_ENABLE_A	,	V_180
DRM_ERROR	,	F_3
port	,	V_1
plls	,	V_73
lane_count	,	V_66
pch_pfit	,	V_144
intel_write_eld	,	F_34
"No pipe for ddi port %c found\n"	,	L_31
intel_ddi_setup_hw_pll_state	,	F_60
DDI_A_4_LANES	,	V_211
"Timeout waiting for DDI BUF %c idle bit\n"	,	L_6
"WRPLL already enabled\n"	,	L_26
intel_ddi_enable_transcoder_func	,	F_52
FDI_RX_PWRDN_LANE1_MASK	,	V_52
DRM_MODE_DPMS_ON	,	V_177
has_audio	,	V_67
BUG_ON	,	F_39
intel_dp_compute_config	,	F_92
DRM_MODE_FLAG_PVSYNC	,	V_138
TRANS_DDI_EDP_INPUT_MASK	,	V_169
"Disabling WRPLL 2\n"	,	L_17
kzalloc	,	F_94
"HDMI audio: write eld information\n"	,	L_13
DDI_BUF_IS_IDLE	,	V_26
"Preparing DDI mode on port %c, pipe %c\n"	,	L_9
fdi_rx_config	,	V_35
intel_prepare_ddi_buffers	,	F_5
intel_ddi_get_encoder_port	,	F_1
DDI_BUF_EMP_400MV_0DB_HSW	,	V_65
DRM_MODE_CONNECTOR_HDMIA	,	V_164
LCPLL_CD_SOURCE_FCLK	,	V_187
AUDIO_ELD_VALID_A	,	V_181
pre_enable	,	V_206
HAS_DDI	,	F_13
WRPLL_DIVIDER_FEEDBACK	,	F_48
hot_plug	,	V_215
dev_private	,	V_19
DP_TP_CTL_LINK_TRAIN_PAT1	,	V_46
"Pipe %c enabled on an unknown port\n"	,	L_32
num_encoders	,	V_71
VCO_MAX	,	V_109
port_clock	,	V_113
TRANSCODER_C	,	V_171
ironlake_edp_panel_on	,	F_68
ironlake_edp_panel_vdd_off	,	F_69
REF_MAX	,	V_106
intel_encoder	,	V_2
intel_crtc	,	V_29
ddi_pll_sel	,	V_42
intel_crtc_config	,	V_194
base	,	V_5
PORT_A	,	V_25
intel_disable_ddi	,	F_78
eld_vld	,	V_61
TRANS_DDI_EDP_INPUT_A_ON	,	V_147
PORT_E	,	V_13
"FDI link training done on step %d\n"	,	L_7
intel_dp_init_link_config	,	F_35
TRANSCODER_A	,	V_170
intel_ddi_hot_plug	,	F_85
uint64_t	,	T_3
ironlake_edp_backlight_off	,	F_79
TU_SIZE	,	F_26
PORT_B	,	V_173
intel_ddi_enable_pipe_clock	,	F_62
TRANS_DDI_PORT_MASK	,	V_157
dev_priv	,	V_18
get_config	,	V_209
drm_device	,	V_14
DDI_BUF_TRANS	,	F_9
drm_encoder_cleanup	,	F_99
TRANS_DDI_EDP_INPUT_B_ONOFF	,	V_149
compute_config	,	V_204
tmp	,	V_161
enable	,	V_205
"Using WRPLL 1 on pipe %c\n"	,	L_23
FDI_PCDCLK	,	V_41
DRM_DEBUG_DRIVER	,	F_6
val	,	V_75
FDI_RX_PWRDN_LANE1_VAL	,	F_20
PORT_CLK_SEL_SPLL	,	V_76
DDI_BUF_PORT_REVERSAL	,	V_210
"WRPLL: %dHz refresh rate with p=%d, n2=%d r2=%d\n"	,	L_21
encoder	,	V_4
DP_TP_CTL	,	F_25
crtc	,	V_28
DP_TP_CTL_SCRAMBLE_DISABLE	,	V_191
"Initializing DDI buffers for port %c in %s mode\n"	,	L_2
"Disabling WRPLL 1\n"	,	L_16
intel_ddi_init	,	F_93
hsw_ddi_buf_ctl_values	,	V_43
DRM_MODE_ENCODER_TMDS	,	V_202
wait	,	V_178
DP_LINK_BW_2_7	,	V_117
kfree	,	F_95
post_disable	,	V_208
IS_ULT	,	F_81
I915_READ	,	F_17
flags	,	V_137
TRANS_DDI_MODE_SELECT_DP_MST	,	V_166
FDI_RX_FDI_DELAY_90	,	V_34
P_MIN	,	V_110
intel_dp_complete_link_train	,	F_72
FDI_RX_PWRDN_LANE0_MASK	,	V_53
ABS_DIFF	,	F_44
TRANS_MSA_12_BPC	,	V_131
wrpll1_refcount	,	V_81
LCPLL_CLK_FREQ_450	,	V_186
DDI_BUF_CTL	,	F_15
PIPE_B	,	V_148
PIPE_A	,	V_143
PORT_CLK_SEL	,	F_24
PIPE_C	,	V_150
PORT_CLK_SEL_LCPLL_1350	,	V_118
intel_dp_check_link_status	,	F_86
intel_dp	,	V_62
DP_TP_CTL_ENABLE	,	V_47
saved_port_bits	,	V_64
"HDMI audio on pipe %c on DDI\n"	,	L_12
intel_digital_port	,	V_10
hsw_ddi_translations_dp	,	V_24
intel_wait_ddi_buf_idle	,	F_14
_FDI_RXA_CTL	,	V_40
HSW_AUD_PIN_ELD_CP_VLD	,	V_179
"Programming port %c in FDI mode, this probably will not work.\n"	,	L_5
intel_ddi_calculate_wrpll	,	F_45
TRANS_MSA_6_BPC	,	V_128
LCPLL_PLL_DISABLE	,	V_188
to_intel_crtc	,	F_19
disable	,	V_207
DRM_MODE_FLAG_NVSYNC	,	V_197
hsw_fdi_link_train	,	F_18
udelay	,	F_16
TRANS_DDI_EDP_INPUT_C_ONOFF	,	V_151
intel_hdmi	,	V_68
FDI_RX_TP1_TO_TP2_48	,	V_33
intel_ddi_get_crtc_pll	,	F_58
cpu_transcoder	,	V_125
WRPLL_PLL_SELECT_LCPLL_2700	,	V_121
"Pipe %c connected to port %c using clock "	,	L_33
TRANS_DDI_MODE_SELECT_HDMI	,	V_153
n2	,	V_91
VCO_MIN	,	V_108
DP_TP_CTL_FDI_AUTOTRAIN	,	V_44
LCPLL_CTL	,	V_184
TRANS_DDI_FUNC_ENABLE	,	V_132
TRANS_CLK_SEL_DISABLED	,	V_176
PORT_CLK_SEL_NONE	,	V_87
wrpll_update_rnp	,	F_43
intel_ddi_get_hw_state	,	F_57
mode	,	V_58
ironlake_edp_backlight_on	,	F_77
intel_ddi_pre_enable	,	F_66
drm_encoder	,	V_3
intel_dig_port	,	V_11
for_each_encoder_on_crtc	,	F_38
hsw_ddi_translations_fdi	,	V_23
TRANS_CLK_SEL	,	F_63
enc_to_dig_port	,	F_2
_FDI_RXA_MISC	,	V_32
set_infoframes	,	V_69
u32	,	T_1
"SPLL already in use\n"	,	L_28
intel_ddi_get_config	,	F_87
intel_ddi_set_pipe_settings	,	F_50
ddi_plls	,	V_74
pipe	,	V_60
ironlake_edp_panel_off	,	F_75
DP_TP_CTL_ENHANCED_FRAME_ENABLE	,	V_45
DDI_PORT_WIDTH	,	F_33
LC_FREQ_2K	,	V_101
for_each_pipe	,	F_61
DP_LANE_COUNT_ENHANCED_FRAME_EN	,	V_193
"DP"	,	L_4
"%d encoders on crtc for pipe %c\n"	,	L_14
"Using WRPLL 2 on pipe %c\n"	,	L_24
hdmi	,	V_216
DP_TP_STATUS	,	F_27
WRPLL_DIVIDER_REFERENCE	,	F_47
wrpll2_refcount	,	V_85
intel_pipe_to_cpu_transcoder	,	F_59
intel_ddi_fdi_disable	,	F_84
pipe_name	,	F_31
intel_ddi_pll_mode_set	,	F_46
TRANS_DDI_EDP_INPUT_A_ONOFF	,	V_146
SPLL_PLL_FREQ_1350MHz	,	V_122
_FDI_RXA_TUSIZE1	,	V_49
TRANS_DDI_PORT_NONE	,	V_158
FDI_RX_PWRDN_LANE0_VAL	,	F_21
DRM_MODE_CONNECTOR_eDP	,	V_165
intel_ddi_funcs	,	V_201
intel_ddi_plls	,	V_72
DRM_MODE_CONNECTOR_VGA	,	V_168
intel_dp_encoder_destroy	,	F_89
pipe_to_crtc_mapping	,	V_174
intel_ddi_get_crtc_encoder	,	F_37
TRANS_DDI_MODE_SELECT_FDI	,	V_155
INTEL_OUTPUT_UNKNOWN	,	V_9
best	,	V_94
DDI_BUF_CTL_ENABLE	,	V_48
DP_TP_STATUS_AUTOTRAIN_DONE	,	V_54
intel_enable_ddi	,	F_76
LCPLL_CLK_FREQ_MASK	,	V_185
intel_dp_start_link_train	,	F_71
FDI_RX_ENABLE	,	V_50
"CDCLK source is not LCPLL\n"	,	L_36
intel_connector	,	V_159
TRANS_DDI_MODE_SELECT_DP_SST	,	V_156
DP_TP_CTL_LINK_TRAIN_MASK	,	V_56
fdi_lanes	,	V_39
HSW_CDCLK_LIMIT	,	V_183
intel_dp_init_connector	,	F_98
HSW_FUSE_STRAP	,	V_182
FDI_RX_PLL_ENABLE	,	V_37
P_INC	,	V_112
intel_ddi_get_cdclk_freq	,	F_80
"Invalid SPLL refcount\n"	,	L_18
temp	,	V_30
REF_MIN	,	V_107
"Using SPLL on pipe %c\n"	,	L_27
INTEL_OUTPUT_DISPLAYPORT	,	V_6
WARN_ON	,	F_41
ironlake_edp_panel_vdd_on	,	F_67
SPLL_PLL_SSC	,	V_123
intel_hdmi_init_connector	,	F_100
TRANS_DDI_SELECT_PORT	,	F_53
port_name	,	F_7
r2_out	,	V_102
spll_refcount	,	V_77
WRPLL_DIVIDER_POST	,	F_49
TRANS_DDI_FUNC_CTL	,	F_54
