// megafunction wizard: %LPM_DIVIDE%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: LPM_DIVIDE 

// ============================================================
// File Name: LPMDiv30_18.v
// Megafunction Name(s):
// 			LPM_DIVIDE
//
// Simulation Library Files(s):
// 			lpm
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 18.0.0 Build 614 04/24/2018 SJ Lite Edition
// ************************************************************


//Copyright (C) 2018  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors.  Please
//refer to the applicable agreement for further details.


//lpm_divide DEVICE_FAMILY="Cyclone IV E" LPM_DREPRESENTATION="SIGNED" LPM_NREPRESENTATION="SIGNED" LPM_PIPELINE=8 LPM_REMAINDERPOSITIVE="TRUE" LPM_WIDTHD=18 LPM_WIDTHN=30 MAXIMIZE_SPEED=6 clock denom numer quotient remain
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_abs 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_lpm_divide 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ cbx_util_mgl 2018:04:24:18:04:18:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//sign_div_unsign DEN_REPRESENTATION="SIGNED" DEN_WIDTH=18 LPM_PIPELINE=8 MAXIMIZE_SPEED=6 NUM_REPRESENTATION="SIGNED" NUM_WIDTH=30 SKIP_BITS=0 clock denominator numerator quotient remainder
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_abs 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_lpm_divide 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ cbx_util_mgl 2018:04:24:18:04:18:SJ  VERSION_END


//alt_u_div DEVICE_FAMILY="Cyclone IV E" LPM_PIPELINE=8 MAXIMIZE_SPEED=6 SKIP_BITS=0 WIDTH_D=18 WIDTH_N=30 WIDTH_Q=30 WIDTH_R=18 clock den_out denominator numerator quotient remainder
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_abs 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_lpm_divide 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ cbx_util_mgl 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=1 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END

//synthesis_resources = 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  LPMDiv30_18_add_sub
	( 
	cout,
	dataa,
	datab,
	result) /* synthesis synthesis_clearbox=1 */;
	output   cout;
	input   [0:0]  dataa;
	input   [0:0]  datab;
	output   [0:0]  result;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [0:0]  dataa;
	tri0   [0:0]  datab;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [0:0]  carry_eqn;
	wire  cin_wire;
	wire  [0:0]  datab_node;
	wire  [0:0]  sum_eqn;

	assign
		carry_eqn = {((dataa[0] & datab_node[0]) | ((dataa[0] | datab_node[0]) & cin_wire))},
		cin_wire = 1'b1,
		cout = carry_eqn[0],
		datab_node = (~ datab),
		result = sum_eqn,
		sum_eqn = {((dataa[0] ^ datab_node[0]) ^ cin_wire)};
endmodule //LPMDiv30_18_add_sub


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=2 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END

//synthesis_resources = 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  LPMDiv30_18_add_sub1
	( 
	cout,
	dataa,
	datab,
	result) /* synthesis synthesis_clearbox=1 */;
	output   cout;
	input   [1:0]  dataa;
	input   [1:0]  datab;
	output   [1:0]  result;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [1:0]  dataa;
	tri0   [1:0]  datab;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [1:0]  carry_eqn;
	wire  cin_wire;
	wire  [1:0]  datab_node;
	wire  [1:0]  sum_eqn;

	assign
		carry_eqn = {((dataa[1] & datab_node[1]) | ((dataa[1] | datab_node[1]) & carry_eqn[0])), ((dataa[0] & datab_node[0]) | ((dataa[0] | datab_node[0]) & cin_wire))},
		cin_wire = 1'b1,
		cout = carry_eqn[1],
		datab_node = (~ datab),
		result = sum_eqn,
		sum_eqn = {((dataa[1] ^ datab_node[1]) ^ carry_eqn[0]), ((dataa[0] ^ datab_node[0]) ^ cin_wire)};
endmodule //LPMDiv30_18_add_sub1


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=11 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=12 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=13 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=14 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=15 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=16 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=17 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=18 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=19 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=19 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=3 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=19 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=19 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=19 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=19 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=19 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=19 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=19 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=19 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=19 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=19 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=4 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=5 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=6 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=7 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=8 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=9 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=10 cout dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END

//synthesis_resources = lut 424 reg 776 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"{-to DFFDenominator[0]} POWER_UP_LEVEL=HIGH;{-to DFFDenominator[1]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[2]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[3]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[4]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[5]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[6]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[7]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[8]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[9]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[10]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[11]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[12]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[13]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[14]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[15]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[16]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[17]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[18]} POWER_UP_LEVEL=HIGH;{-to DFFDenominator[19]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[20]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[21]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[22]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[23]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[24]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[25]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[26]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[27]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[28]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[29]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[30]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[31]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[32]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[33]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[34]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[35]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[36]} POWER_UP_LEVEL=HIGH;{-to DFFDenominator[37]} POWER_UP_LEVEL=LOW;",
		"{-to DFFDenominator[38]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[39]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[40]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[41]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[42]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[43]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[44]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[45]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[46]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[47]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[48]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[49]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[50]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[51]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[52]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[53]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[54]} POWER_UP_LEVEL=HIGH;{-to DFFDenominator[55]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[56]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[57]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[58]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[59]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[60]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[61]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[62]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[63]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[64]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[65]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[66]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[67]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[68]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[69]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[70]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[71]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[72]} POWER_UP_LEVEL=HIGH;{-to DFFDenominator[73]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[74]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[75]} POWER_UP_LEVEL=LOW;",
		"{-to DFFDenominator[76]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[77]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[78]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[79]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[80]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[81]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[82]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[83]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[84]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[85]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[86]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[87]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[88]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[89]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[90]} POWER_UP_LEVEL=HIGH;{-to DFFDenominator[91]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[92]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[93]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[94]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[95]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[96]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[97]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[98]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[99]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[100]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[101]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[102]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[103]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[104]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[105]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[106]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[107]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[108]} POWER_UP_LEVEL=HIGH;{-to DFFDenominator[109]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[110]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[111]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[112]} POWER_UP_LEVEL=LOW;",
		"{-to DFFDenominator[113]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[114]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[115]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[116]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[117]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[118]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[119]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[120]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[121]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[122]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[123]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[124]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[125]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[126]} POWER_UP_LEVEL=HIGH;{-to DFFDenominator[127]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[128]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[129]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[130]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[131]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[132]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[133]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[134]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[135]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[136]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[137]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[138]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[139]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[140]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[141]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[142]} POWER_UP_LEVEL=LOW;{-to DFFDenominator[143]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[0]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[1]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[2]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[3]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[4]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[5]} POWER_UP_LEVEL=HIGH;",
		"{-to DFFQuotient[6]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[7]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[8]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[9]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[10]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[11]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[12]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[13]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[14]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[15]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[16]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[17]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[18]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[19]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[20]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[21]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[22]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[23]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[24]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[25]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[26]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[27]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[28]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[29]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[30]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[31]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[32]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[33]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[34]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[35]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[36]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[37]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[38]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[39]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[40]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[41]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[42]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[43]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[44]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[45]} POWER_UP_LEVEL=HIGH;",
		"{-to DFFQuotient[46]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[47]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[48]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[49]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[50]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[51]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[52]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[53]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[54]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[55]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[56]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[57]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[58]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[59]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[60]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[61]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[62]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[63]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[64]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[65]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[66]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[67]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[68]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[69]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[70]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[71]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[72]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[73]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[74]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[75]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[76]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[77]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[78]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[79]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[80]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[81]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[82]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[83]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[84]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[85]} POWER_UP_LEVEL=LOW;",
		"{-to DFFQuotient[86]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[87]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[88]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[89]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[90]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[91]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[92]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[93]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[94]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[95]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[96]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[97]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[98]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[99]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[100]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[101]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[102]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[103]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[104]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[105]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[106]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[107]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[108]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[109]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[110]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[111]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[112]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[113]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[114]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[115]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[116]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[117]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[118]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[119]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[120]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[121]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[122]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[123]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[124]} POWER_UP_LEVEL=HIGH;",
		"{-to DFFQuotient[125]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[126]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[127]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[128]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[129]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[130]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[131]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[132]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[133]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[134]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[135]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[136]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[137]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[138]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[139]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[140]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[141]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[142]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[143]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[144]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[145]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[146]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[147]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[148]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[149]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[150]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[151]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[152]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[153]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[154]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[155]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[156]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[157]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[158]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[159]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[160]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[161]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[162]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[163]} POWER_UP_LEVEL=LOW;",
		"{-to DFFQuotient[164]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[165]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[166]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[167]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[168]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[169]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[170]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[171]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[172]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[173]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[174]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[175]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[176]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[177]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[178]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[179]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[180]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[181]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[182]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[183]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[184]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[185]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[186]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[187]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[188]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[189]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[190]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[191]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[192]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[193]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[194]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[195]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[196]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[197]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[198]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[199]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[200]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[201]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[202]} POWER_UP_LEVEL=LOW;",
		"{-to DFFQuotient[203]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[204]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[205]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[206]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[207]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[208]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[209]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[210]} POWER_UP_LEVEL=HIGH;{-to DFFQuotient[211]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[212]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[213]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[214]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[215]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[216]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[217]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[218]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[219]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[220]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[221]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[222]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[223]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[224]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[225]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[226]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[227]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[228]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[229]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[230]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[231]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[232]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[233]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[234]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[235]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[236]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[237]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[238]} POWER_UP_LEVEL=LOW;{-to DFFQuotient[239]} POWER_UP_LEVEL=LOW"} *)
module  LPMDiv30_18_alt_u_div
	( 
	clock,
	den_out,
	denominator,
	numerator,
	quotient,
	remainder) /* synthesis synthesis_clearbox=1 */;
	input   clock;
	output   [17:0]  den_out;
	input   [17:0]  denominator;
	input   [29:0]  numerator;
	output   [29:0]  quotient;
	output   [17:0]  remainder;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	[143:0]	wire_DFFDenominator_d;
	reg	[143:0]	DFFDenominator;
	reg	[239:0]	DFFNumerator;
	wire	[239:0]	wire_DFFQuotient_d;
	reg	[239:0]	DFFQuotient;
	reg	[151:0]	DFFStage;
	wire  wire_add_sub_0_cout;
	wire  [0:0]   wire_add_sub_0_result;
	wire  wire_add_sub_1_cout;
	wire  [1:0]   wire_add_sub_1_result;
	wire	[11:0]	wire_add_sub_10_result_int;
	wire	wire_add_sub_10_cout;
	wire	[10:0]	wire_add_sub_10_dataa;
	wire	[10:0]	wire_add_sub_10_datab;
	wire	[10:0]	wire_add_sub_10_result;
	wire	[12:0]	wire_add_sub_11_result_int;
	wire	wire_add_sub_11_cout;
	wire	[11:0]	wire_add_sub_11_dataa;
	wire	[11:0]	wire_add_sub_11_datab;
	wire	[11:0]	wire_add_sub_11_result;
	wire	[13:0]	wire_add_sub_12_result_int;
	wire	wire_add_sub_12_cout;
	wire	[12:0]	wire_add_sub_12_dataa;
	wire	[12:0]	wire_add_sub_12_datab;
	wire	[12:0]	wire_add_sub_12_result;
	wire	[14:0]	wire_add_sub_13_result_int;
	wire	wire_add_sub_13_cout;
	wire	[13:0]	wire_add_sub_13_dataa;
	wire	[13:0]	wire_add_sub_13_datab;
	wire	[13:0]	wire_add_sub_13_result;
	wire	[15:0]	wire_add_sub_14_result_int;
	wire	wire_add_sub_14_cout;
	wire	[14:0]	wire_add_sub_14_dataa;
	wire	[14:0]	wire_add_sub_14_datab;
	wire	[14:0]	wire_add_sub_14_result;
	wire	[16:0]	wire_add_sub_15_result_int;
	wire	wire_add_sub_15_cout;
	wire	[15:0]	wire_add_sub_15_dataa;
	wire	[15:0]	wire_add_sub_15_datab;
	wire	[15:0]	wire_add_sub_15_result;
	wire	[17:0]	wire_add_sub_16_result_int;
	wire	wire_add_sub_16_cout;
	wire	[16:0]	wire_add_sub_16_dataa;
	wire	[16:0]	wire_add_sub_16_datab;
	wire	[16:0]	wire_add_sub_16_result;
	wire	[18:0]	wire_add_sub_17_result_int;
	wire	wire_add_sub_17_cout;
	wire	[17:0]	wire_add_sub_17_dataa;
	wire	[17:0]	wire_add_sub_17_datab;
	wire	[17:0]	wire_add_sub_17_result;
	wire	[19:0]	wire_add_sub_18_result_int;
	wire	wire_add_sub_18_cout;
	wire	[18:0]	wire_add_sub_18_dataa;
	wire	[18:0]	wire_add_sub_18_datab;
	wire	[18:0]	wire_add_sub_18_result;
	wire	[19:0]	wire_add_sub_19_result_int;
	wire	wire_add_sub_19_cout;
	wire	[18:0]	wire_add_sub_19_dataa;
	wire	[18:0]	wire_add_sub_19_datab;
	wire	[18:0]	wire_add_sub_19_result;
	wire	[3:0]	wire_add_sub_2_result_int;
	wire	wire_add_sub_2_cout;
	wire	[2:0]	wire_add_sub_2_dataa;
	wire	[2:0]	wire_add_sub_2_datab;
	wire	[2:0]	wire_add_sub_2_result;
	wire	[19:0]	wire_add_sub_20_result_int;
	wire	wire_add_sub_20_cout;
	wire	[18:0]	wire_add_sub_20_dataa;
	wire	[18:0]	wire_add_sub_20_datab;
	wire	[18:0]	wire_add_sub_20_result;
	wire	[19:0]	wire_add_sub_21_result_int;
	wire	wire_add_sub_21_cout;
	wire	[18:0]	wire_add_sub_21_dataa;
	wire	[18:0]	wire_add_sub_21_datab;
	wire	[18:0]	wire_add_sub_21_result;
	wire	[19:0]	wire_add_sub_22_result_int;
	wire	wire_add_sub_22_cout;
	wire	[18:0]	wire_add_sub_22_dataa;
	wire	[18:0]	wire_add_sub_22_datab;
	wire	[18:0]	wire_add_sub_22_result;
	wire	[19:0]	wire_add_sub_23_result_int;
	wire	wire_add_sub_23_cout;
	wire	[18:0]	wire_add_sub_23_dataa;
	wire	[18:0]	wire_add_sub_23_datab;
	wire	[18:0]	wire_add_sub_23_result;
	wire	[19:0]	wire_add_sub_24_result_int;
	wire	wire_add_sub_24_cout;
	wire	[18:0]	wire_add_sub_24_dataa;
	wire	[18:0]	wire_add_sub_24_datab;
	wire	[18:0]	wire_add_sub_24_result;
	wire	[19:0]	wire_add_sub_25_result_int;
	wire	wire_add_sub_25_cout;
	wire	[18:0]	wire_add_sub_25_dataa;
	wire	[18:0]	wire_add_sub_25_datab;
	wire	[18:0]	wire_add_sub_25_result;
	wire	[19:0]	wire_add_sub_26_result_int;
	wire	wire_add_sub_26_cout;
	wire	[18:0]	wire_add_sub_26_dataa;
	wire	[18:0]	wire_add_sub_26_datab;
	wire	[18:0]	wire_add_sub_26_result;
	wire	[19:0]	wire_add_sub_27_result_int;
	wire	wire_add_sub_27_cout;
	wire	[18:0]	wire_add_sub_27_dataa;
	wire	[18:0]	wire_add_sub_27_datab;
	wire	[18:0]	wire_add_sub_27_result;
	wire	[19:0]	wire_add_sub_28_result_int;
	wire	wire_add_sub_28_cout;
	wire	[18:0]	wire_add_sub_28_dataa;
	wire	[18:0]	wire_add_sub_28_datab;
	wire	[18:0]	wire_add_sub_28_result;
	wire	[19:0]	wire_add_sub_29_result_int;
	wire	wire_add_sub_29_cout;
	wire	[18:0]	wire_add_sub_29_dataa;
	wire	[18:0]	wire_add_sub_29_datab;
	wire	[18:0]	wire_add_sub_29_result;
	wire	[4:0]	wire_add_sub_3_result_int;
	wire	wire_add_sub_3_cout;
	wire	[3:0]	wire_add_sub_3_dataa;
	wire	[3:0]	wire_add_sub_3_datab;
	wire	[3:0]	wire_add_sub_3_result;
	wire	[5:0]	wire_add_sub_4_result_int;
	wire	wire_add_sub_4_cout;
	wire	[4:0]	wire_add_sub_4_dataa;
	wire	[4:0]	wire_add_sub_4_datab;
	wire	[4:0]	wire_add_sub_4_result;
	wire	[6:0]	wire_add_sub_5_result_int;
	wire	wire_add_sub_5_cout;
	wire	[5:0]	wire_add_sub_5_dataa;
	wire	[5:0]	wire_add_sub_5_datab;
	wire	[5:0]	wire_add_sub_5_result;
	wire	[7:0]	wire_add_sub_6_result_int;
	wire	wire_add_sub_6_cout;
	wire	[6:0]	wire_add_sub_6_dataa;
	wire	[6:0]	wire_add_sub_6_datab;
	wire	[6:0]	wire_add_sub_6_result;
	wire	[8:0]	wire_add_sub_7_result_int;
	wire	wire_add_sub_7_cout;
	wire	[7:0]	wire_add_sub_7_dataa;
	wire	[7:0]	wire_add_sub_7_datab;
	wire	[7:0]	wire_add_sub_7_result;
	wire	[9:0]	wire_add_sub_8_result_int;
	wire	wire_add_sub_8_cout;
	wire	[8:0]	wire_add_sub_8_dataa;
	wire	[8:0]	wire_add_sub_8_datab;
	wire	[8:0]	wire_add_sub_8_result;
	wire	[10:0]	wire_add_sub_9_result_int;
	wire	wire_add_sub_9_cout;
	wire	[9:0]	wire_add_sub_9_dataa;
	wire	[9:0]	wire_add_sub_9_datab;
	wire	[9:0]	wire_add_sub_9_result;
	wire aclr;
	wire clk_en;
	wire  [588:0]  DenominatorIn;
	wire  [588:0]  DenominatorIn_tmp;
	wire  gnd_wire;
	wire  [929:0]  nose;
	wire  [929:0]  NumeratorIn;
	wire  [929:0]  NumeratorIn_tmp;
	wire  [569:0]  prestg;
	wire  [29:0]  quotient_tmp;
	wire  [557:0]  sel;
	wire  [929:0]  selnose;
	wire  [588:0]  StageIn;
	wire  [588:0]  StageIn_tmp;
	wire  [569:0]  StageOut;
	wire  vcc_wire;

	// synopsys translate_off
	initial
		DFFDenominator[0:0] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[0:0] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFDenominator[0:0] <= wire_DFFDenominator_d[0:0];
	// synopsys translate_off
	initial
		DFFDenominator[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[1:1] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[1:1] <= wire_DFFDenominator_d[1:1];
	// synopsys translate_off
	initial
		DFFDenominator[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[2:2] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[2:2] <= wire_DFFDenominator_d[2:2];
	// synopsys translate_off
	initial
		DFFDenominator[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[3:3] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[3:3] <= wire_DFFDenominator_d[3:3];
	// synopsys translate_off
	initial
		DFFDenominator[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[4:4] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[4:4] <= wire_DFFDenominator_d[4:4];
	// synopsys translate_off
	initial
		DFFDenominator[5:5] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[5:5] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[5:5] <= wire_DFFDenominator_d[5:5];
	// synopsys translate_off
	initial
		DFFDenominator[6:6] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[6:6] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[6:6] <= wire_DFFDenominator_d[6:6];
	// synopsys translate_off
	initial
		DFFDenominator[7:7] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[7:7] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[7:7] <= wire_DFFDenominator_d[7:7];
	// synopsys translate_off
	initial
		DFFDenominator[8:8] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[8:8] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[8:8] <= wire_DFFDenominator_d[8:8];
	// synopsys translate_off
	initial
		DFFDenominator[9:9] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[9:9] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[9:9] <= wire_DFFDenominator_d[9:9];
	// synopsys translate_off
	initial
		DFFDenominator[10:10] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[10:10] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[10:10] <= wire_DFFDenominator_d[10:10];
	// synopsys translate_off
	initial
		DFFDenominator[11:11] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[11:11] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[11:11] <= wire_DFFDenominator_d[11:11];
	// synopsys translate_off
	initial
		DFFDenominator[12:12] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[12:12] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[12:12] <= wire_DFFDenominator_d[12:12];
	// synopsys translate_off
	initial
		DFFDenominator[13:13] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[13:13] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[13:13] <= wire_DFFDenominator_d[13:13];
	// synopsys translate_off
	initial
		DFFDenominator[14:14] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[14:14] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[14:14] <= wire_DFFDenominator_d[14:14];
	// synopsys translate_off
	initial
		DFFDenominator[15:15] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[15:15] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[15:15] <= wire_DFFDenominator_d[15:15];
	// synopsys translate_off
	initial
		DFFDenominator[16:16] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[16:16] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[16:16] <= wire_DFFDenominator_d[16:16];
	// synopsys translate_off
	initial
		DFFDenominator[17:17] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[17:17] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[17:17] <= wire_DFFDenominator_d[17:17];
	// synopsys translate_off
	initial
		DFFDenominator[18:18] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[18:18] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFDenominator[18:18] <= wire_DFFDenominator_d[18:18];
	// synopsys translate_off
	initial
		DFFDenominator[19:19] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[19:19] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[19:19] <= wire_DFFDenominator_d[19:19];
	// synopsys translate_off
	initial
		DFFDenominator[20:20] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[20:20] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[20:20] <= wire_DFFDenominator_d[20:20];
	// synopsys translate_off
	initial
		DFFDenominator[21:21] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[21:21] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[21:21] <= wire_DFFDenominator_d[21:21];
	// synopsys translate_off
	initial
		DFFDenominator[22:22] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[22:22] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[22:22] <= wire_DFFDenominator_d[22:22];
	// synopsys translate_off
	initial
		DFFDenominator[23:23] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[23:23] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[23:23] <= wire_DFFDenominator_d[23:23];
	// synopsys translate_off
	initial
		DFFDenominator[24:24] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[24:24] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[24:24] <= wire_DFFDenominator_d[24:24];
	// synopsys translate_off
	initial
		DFFDenominator[25:25] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[25:25] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[25:25] <= wire_DFFDenominator_d[25:25];
	// synopsys translate_off
	initial
		DFFDenominator[26:26] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[26:26] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[26:26] <= wire_DFFDenominator_d[26:26];
	// synopsys translate_off
	initial
		DFFDenominator[27:27] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[27:27] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[27:27] <= wire_DFFDenominator_d[27:27];
	// synopsys translate_off
	initial
		DFFDenominator[28:28] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[28:28] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[28:28] <= wire_DFFDenominator_d[28:28];
	// synopsys translate_off
	initial
		DFFDenominator[29:29] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[29:29] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[29:29] <= wire_DFFDenominator_d[29:29];
	// synopsys translate_off
	initial
		DFFDenominator[30:30] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[30:30] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[30:30] <= wire_DFFDenominator_d[30:30];
	// synopsys translate_off
	initial
		DFFDenominator[31:31] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[31:31] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[31:31] <= wire_DFFDenominator_d[31:31];
	// synopsys translate_off
	initial
		DFFDenominator[32:32] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[32:32] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[32:32] <= wire_DFFDenominator_d[32:32];
	// synopsys translate_off
	initial
		DFFDenominator[33:33] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[33:33] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[33:33] <= wire_DFFDenominator_d[33:33];
	// synopsys translate_off
	initial
		DFFDenominator[34:34] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[34:34] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[34:34] <= wire_DFFDenominator_d[34:34];
	// synopsys translate_off
	initial
		DFFDenominator[35:35] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[35:35] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[35:35] <= wire_DFFDenominator_d[35:35];
	// synopsys translate_off
	initial
		DFFDenominator[36:36] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[36:36] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFDenominator[36:36] <= wire_DFFDenominator_d[36:36];
	// synopsys translate_off
	initial
		DFFDenominator[37:37] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[37:37] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[37:37] <= wire_DFFDenominator_d[37:37];
	// synopsys translate_off
	initial
		DFFDenominator[38:38] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[38:38] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[38:38] <= wire_DFFDenominator_d[38:38];
	// synopsys translate_off
	initial
		DFFDenominator[39:39] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[39:39] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[39:39] <= wire_DFFDenominator_d[39:39];
	// synopsys translate_off
	initial
		DFFDenominator[40:40] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[40:40] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[40:40] <= wire_DFFDenominator_d[40:40];
	// synopsys translate_off
	initial
		DFFDenominator[41:41] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[41:41] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[41:41] <= wire_DFFDenominator_d[41:41];
	// synopsys translate_off
	initial
		DFFDenominator[42:42] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[42:42] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[42:42] <= wire_DFFDenominator_d[42:42];
	// synopsys translate_off
	initial
		DFFDenominator[43:43] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[43:43] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[43:43] <= wire_DFFDenominator_d[43:43];
	// synopsys translate_off
	initial
		DFFDenominator[44:44] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[44:44] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[44:44] <= wire_DFFDenominator_d[44:44];
	// synopsys translate_off
	initial
		DFFDenominator[45:45] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[45:45] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[45:45] <= wire_DFFDenominator_d[45:45];
	// synopsys translate_off
	initial
		DFFDenominator[46:46] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[46:46] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[46:46] <= wire_DFFDenominator_d[46:46];
	// synopsys translate_off
	initial
		DFFDenominator[47:47] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[47:47] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[47:47] <= wire_DFFDenominator_d[47:47];
	// synopsys translate_off
	initial
		DFFDenominator[48:48] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[48:48] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[48:48] <= wire_DFFDenominator_d[48:48];
	// synopsys translate_off
	initial
		DFFDenominator[49:49] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[49:49] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[49:49] <= wire_DFFDenominator_d[49:49];
	// synopsys translate_off
	initial
		DFFDenominator[50:50] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[50:50] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[50:50] <= wire_DFFDenominator_d[50:50];
	// synopsys translate_off
	initial
		DFFDenominator[51:51] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[51:51] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[51:51] <= wire_DFFDenominator_d[51:51];
	// synopsys translate_off
	initial
		DFFDenominator[52:52] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[52:52] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[52:52] <= wire_DFFDenominator_d[52:52];
	// synopsys translate_off
	initial
		DFFDenominator[53:53] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[53:53] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[53:53] <= wire_DFFDenominator_d[53:53];
	// synopsys translate_off
	initial
		DFFDenominator[54:54] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[54:54] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFDenominator[54:54] <= wire_DFFDenominator_d[54:54];
	// synopsys translate_off
	initial
		DFFDenominator[55:55] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[55:55] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[55:55] <= wire_DFFDenominator_d[55:55];
	// synopsys translate_off
	initial
		DFFDenominator[56:56] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[56:56] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[56:56] <= wire_DFFDenominator_d[56:56];
	// synopsys translate_off
	initial
		DFFDenominator[57:57] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[57:57] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[57:57] <= wire_DFFDenominator_d[57:57];
	// synopsys translate_off
	initial
		DFFDenominator[58:58] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[58:58] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[58:58] <= wire_DFFDenominator_d[58:58];
	// synopsys translate_off
	initial
		DFFDenominator[59:59] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[59:59] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[59:59] <= wire_DFFDenominator_d[59:59];
	// synopsys translate_off
	initial
		DFFDenominator[60:60] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[60:60] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[60:60] <= wire_DFFDenominator_d[60:60];
	// synopsys translate_off
	initial
		DFFDenominator[61:61] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[61:61] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[61:61] <= wire_DFFDenominator_d[61:61];
	// synopsys translate_off
	initial
		DFFDenominator[62:62] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[62:62] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[62:62] <= wire_DFFDenominator_d[62:62];
	// synopsys translate_off
	initial
		DFFDenominator[63:63] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[63:63] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[63:63] <= wire_DFFDenominator_d[63:63];
	// synopsys translate_off
	initial
		DFFDenominator[64:64] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[64:64] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[64:64] <= wire_DFFDenominator_d[64:64];
	// synopsys translate_off
	initial
		DFFDenominator[65:65] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[65:65] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[65:65] <= wire_DFFDenominator_d[65:65];
	// synopsys translate_off
	initial
		DFFDenominator[66:66] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[66:66] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[66:66] <= wire_DFFDenominator_d[66:66];
	// synopsys translate_off
	initial
		DFFDenominator[67:67] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[67:67] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[67:67] <= wire_DFFDenominator_d[67:67];
	// synopsys translate_off
	initial
		DFFDenominator[68:68] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[68:68] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[68:68] <= wire_DFFDenominator_d[68:68];
	// synopsys translate_off
	initial
		DFFDenominator[69:69] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[69:69] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[69:69] <= wire_DFFDenominator_d[69:69];
	// synopsys translate_off
	initial
		DFFDenominator[70:70] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[70:70] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[70:70] <= wire_DFFDenominator_d[70:70];
	// synopsys translate_off
	initial
		DFFDenominator[71:71] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[71:71] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[71:71] <= wire_DFFDenominator_d[71:71];
	// synopsys translate_off
	initial
		DFFDenominator[72:72] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[72:72] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFDenominator[72:72] <= wire_DFFDenominator_d[72:72];
	// synopsys translate_off
	initial
		DFFDenominator[73:73] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[73:73] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[73:73] <= wire_DFFDenominator_d[73:73];
	// synopsys translate_off
	initial
		DFFDenominator[74:74] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[74:74] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[74:74] <= wire_DFFDenominator_d[74:74];
	// synopsys translate_off
	initial
		DFFDenominator[75:75] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[75:75] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[75:75] <= wire_DFFDenominator_d[75:75];
	// synopsys translate_off
	initial
		DFFDenominator[76:76] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[76:76] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[76:76] <= wire_DFFDenominator_d[76:76];
	// synopsys translate_off
	initial
		DFFDenominator[77:77] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[77:77] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[77:77] <= wire_DFFDenominator_d[77:77];
	// synopsys translate_off
	initial
		DFFDenominator[78:78] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[78:78] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[78:78] <= wire_DFFDenominator_d[78:78];
	// synopsys translate_off
	initial
		DFFDenominator[79:79] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[79:79] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[79:79] <= wire_DFFDenominator_d[79:79];
	// synopsys translate_off
	initial
		DFFDenominator[80:80] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[80:80] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[80:80] <= wire_DFFDenominator_d[80:80];
	// synopsys translate_off
	initial
		DFFDenominator[81:81] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[81:81] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[81:81] <= wire_DFFDenominator_d[81:81];
	// synopsys translate_off
	initial
		DFFDenominator[82:82] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[82:82] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[82:82] <= wire_DFFDenominator_d[82:82];
	// synopsys translate_off
	initial
		DFFDenominator[83:83] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[83:83] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[83:83] <= wire_DFFDenominator_d[83:83];
	// synopsys translate_off
	initial
		DFFDenominator[84:84] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[84:84] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[84:84] <= wire_DFFDenominator_d[84:84];
	// synopsys translate_off
	initial
		DFFDenominator[85:85] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[85:85] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[85:85] <= wire_DFFDenominator_d[85:85];
	// synopsys translate_off
	initial
		DFFDenominator[86:86] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[86:86] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[86:86] <= wire_DFFDenominator_d[86:86];
	// synopsys translate_off
	initial
		DFFDenominator[87:87] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[87:87] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[87:87] <= wire_DFFDenominator_d[87:87];
	// synopsys translate_off
	initial
		DFFDenominator[88:88] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[88:88] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[88:88] <= wire_DFFDenominator_d[88:88];
	// synopsys translate_off
	initial
		DFFDenominator[89:89] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[89:89] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[89:89] <= wire_DFFDenominator_d[89:89];
	// synopsys translate_off
	initial
		DFFDenominator[90:90] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[90:90] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFDenominator[90:90] <= wire_DFFDenominator_d[90:90];
	// synopsys translate_off
	initial
		DFFDenominator[91:91] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[91:91] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[91:91] <= wire_DFFDenominator_d[91:91];
	// synopsys translate_off
	initial
		DFFDenominator[92:92] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[92:92] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[92:92] <= wire_DFFDenominator_d[92:92];
	// synopsys translate_off
	initial
		DFFDenominator[93:93] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[93:93] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[93:93] <= wire_DFFDenominator_d[93:93];
	// synopsys translate_off
	initial
		DFFDenominator[94:94] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[94:94] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[94:94] <= wire_DFFDenominator_d[94:94];
	// synopsys translate_off
	initial
		DFFDenominator[95:95] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[95:95] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[95:95] <= wire_DFFDenominator_d[95:95];
	// synopsys translate_off
	initial
		DFFDenominator[96:96] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[96:96] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[96:96] <= wire_DFFDenominator_d[96:96];
	// synopsys translate_off
	initial
		DFFDenominator[97:97] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[97:97] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[97:97] <= wire_DFFDenominator_d[97:97];
	// synopsys translate_off
	initial
		DFFDenominator[98:98] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[98:98] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[98:98] <= wire_DFFDenominator_d[98:98];
	// synopsys translate_off
	initial
		DFFDenominator[99:99] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[99:99] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[99:99] <= wire_DFFDenominator_d[99:99];
	// synopsys translate_off
	initial
		DFFDenominator[100:100] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[100:100] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[100:100] <= wire_DFFDenominator_d[100:100];
	// synopsys translate_off
	initial
		DFFDenominator[101:101] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[101:101] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[101:101] <= wire_DFFDenominator_d[101:101];
	// synopsys translate_off
	initial
		DFFDenominator[102:102] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[102:102] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[102:102] <= wire_DFFDenominator_d[102:102];
	// synopsys translate_off
	initial
		DFFDenominator[103:103] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[103:103] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[103:103] <= wire_DFFDenominator_d[103:103];
	// synopsys translate_off
	initial
		DFFDenominator[104:104] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[104:104] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[104:104] <= wire_DFFDenominator_d[104:104];
	// synopsys translate_off
	initial
		DFFDenominator[105:105] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[105:105] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[105:105] <= wire_DFFDenominator_d[105:105];
	// synopsys translate_off
	initial
		DFFDenominator[106:106] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[106:106] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[106:106] <= wire_DFFDenominator_d[106:106];
	// synopsys translate_off
	initial
		DFFDenominator[107:107] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[107:107] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[107:107] <= wire_DFFDenominator_d[107:107];
	// synopsys translate_off
	initial
		DFFDenominator[108:108] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[108:108] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFDenominator[108:108] <= wire_DFFDenominator_d[108:108];
	// synopsys translate_off
	initial
		DFFDenominator[109:109] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[109:109] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[109:109] <= wire_DFFDenominator_d[109:109];
	// synopsys translate_off
	initial
		DFFDenominator[110:110] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[110:110] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[110:110] <= wire_DFFDenominator_d[110:110];
	// synopsys translate_off
	initial
		DFFDenominator[111:111] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[111:111] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[111:111] <= wire_DFFDenominator_d[111:111];
	// synopsys translate_off
	initial
		DFFDenominator[112:112] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[112:112] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[112:112] <= wire_DFFDenominator_d[112:112];
	// synopsys translate_off
	initial
		DFFDenominator[113:113] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[113:113] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[113:113] <= wire_DFFDenominator_d[113:113];
	// synopsys translate_off
	initial
		DFFDenominator[114:114] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[114:114] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[114:114] <= wire_DFFDenominator_d[114:114];
	// synopsys translate_off
	initial
		DFFDenominator[115:115] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[115:115] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[115:115] <= wire_DFFDenominator_d[115:115];
	// synopsys translate_off
	initial
		DFFDenominator[116:116] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[116:116] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[116:116] <= wire_DFFDenominator_d[116:116];
	// synopsys translate_off
	initial
		DFFDenominator[117:117] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[117:117] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[117:117] <= wire_DFFDenominator_d[117:117];
	// synopsys translate_off
	initial
		DFFDenominator[118:118] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[118:118] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[118:118] <= wire_DFFDenominator_d[118:118];
	// synopsys translate_off
	initial
		DFFDenominator[119:119] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[119:119] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[119:119] <= wire_DFFDenominator_d[119:119];
	// synopsys translate_off
	initial
		DFFDenominator[120:120] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[120:120] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[120:120] <= wire_DFFDenominator_d[120:120];
	// synopsys translate_off
	initial
		DFFDenominator[121:121] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[121:121] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[121:121] <= wire_DFFDenominator_d[121:121];
	// synopsys translate_off
	initial
		DFFDenominator[122:122] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[122:122] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[122:122] <= wire_DFFDenominator_d[122:122];
	// synopsys translate_off
	initial
		DFFDenominator[123:123] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[123:123] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[123:123] <= wire_DFFDenominator_d[123:123];
	// synopsys translate_off
	initial
		DFFDenominator[124:124] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[124:124] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[124:124] <= wire_DFFDenominator_d[124:124];
	// synopsys translate_off
	initial
		DFFDenominator[125:125] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[125:125] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[125:125] <= wire_DFFDenominator_d[125:125];
	// synopsys translate_off
	initial
		DFFDenominator[126:126] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[126:126] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFDenominator[126:126] <= wire_DFFDenominator_d[126:126];
	// synopsys translate_off
	initial
		DFFDenominator[127:127] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[127:127] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[127:127] <= wire_DFFDenominator_d[127:127];
	// synopsys translate_off
	initial
		DFFDenominator[128:128] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[128:128] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[128:128] <= wire_DFFDenominator_d[128:128];
	// synopsys translate_off
	initial
		DFFDenominator[129:129] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[129:129] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[129:129] <= wire_DFFDenominator_d[129:129];
	// synopsys translate_off
	initial
		DFFDenominator[130:130] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[130:130] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[130:130] <= wire_DFFDenominator_d[130:130];
	// synopsys translate_off
	initial
		DFFDenominator[131:131] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[131:131] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[131:131] <= wire_DFFDenominator_d[131:131];
	// synopsys translate_off
	initial
		DFFDenominator[132:132] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[132:132] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[132:132] <= wire_DFFDenominator_d[132:132];
	// synopsys translate_off
	initial
		DFFDenominator[133:133] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[133:133] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[133:133] <= wire_DFFDenominator_d[133:133];
	// synopsys translate_off
	initial
		DFFDenominator[134:134] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[134:134] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[134:134] <= wire_DFFDenominator_d[134:134];
	// synopsys translate_off
	initial
		DFFDenominator[135:135] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[135:135] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[135:135] <= wire_DFFDenominator_d[135:135];
	// synopsys translate_off
	initial
		DFFDenominator[136:136] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[136:136] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[136:136] <= wire_DFFDenominator_d[136:136];
	// synopsys translate_off
	initial
		DFFDenominator[137:137] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[137:137] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[137:137] <= wire_DFFDenominator_d[137:137];
	// synopsys translate_off
	initial
		DFFDenominator[138:138] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[138:138] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[138:138] <= wire_DFFDenominator_d[138:138];
	// synopsys translate_off
	initial
		DFFDenominator[139:139] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[139:139] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[139:139] <= wire_DFFDenominator_d[139:139];
	// synopsys translate_off
	initial
		DFFDenominator[140:140] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[140:140] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[140:140] <= wire_DFFDenominator_d[140:140];
	// synopsys translate_off
	initial
		DFFDenominator[141:141] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[141:141] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[141:141] <= wire_DFFDenominator_d[141:141];
	// synopsys translate_off
	initial
		DFFDenominator[142:142] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[142:142] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[142:142] <= wire_DFFDenominator_d[142:142];
	// synopsys translate_off
	initial
		DFFDenominator[143:143] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFDenominator[143:143] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFDenominator[143:143] <= wire_DFFDenominator_d[143:143];
	assign
		wire_DFFDenominator_d = {DFFDenominator[125:0], denominator};
	// synopsys translate_off
	initial
		DFFNumerator = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFNumerator <= 240'b0;
		else if  (clk_en == 1'b1)   DFFNumerator <= {DFFNumerator[209:0], numerator};
	// synopsys translate_off
	initial
		DFFQuotient[0:0] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[0:0] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[0:0] <= wire_DFFQuotient_d[0:0];
	// synopsys translate_off
	initial
		DFFQuotient[1:1] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[1:1] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[1:1] <= wire_DFFQuotient_d[1:1];
	// synopsys translate_off
	initial
		DFFQuotient[2:2] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[2:2] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[2:2] <= wire_DFFQuotient_d[2:2];
	// synopsys translate_off
	initial
		DFFQuotient[3:3] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[3:3] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[3:3] <= wire_DFFQuotient_d[3:3];
	// synopsys translate_off
	initial
		DFFQuotient[4:4] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[4:4] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[4:4] <= wire_DFFQuotient_d[4:4];
	// synopsys translate_off
	initial
		DFFQuotient[5:5] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[5:5] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[5:5] <= wire_DFFQuotient_d[5:5];
	// synopsys translate_off
	initial
		DFFQuotient[6:6] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[6:6] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[6:6] <= wire_DFFQuotient_d[6:6];
	// synopsys translate_off
	initial
		DFFQuotient[7:7] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[7:7] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[7:7] <= wire_DFFQuotient_d[7:7];
	// synopsys translate_off
	initial
		DFFQuotient[8:8] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[8:8] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[8:8] <= wire_DFFQuotient_d[8:8];
	// synopsys translate_off
	initial
		DFFQuotient[9:9] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[9:9] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[9:9] <= wire_DFFQuotient_d[9:9];
	// synopsys translate_off
	initial
		DFFQuotient[10:10] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[10:10] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[10:10] <= wire_DFFQuotient_d[10:10];
	// synopsys translate_off
	initial
		DFFQuotient[11:11] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[11:11] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[11:11] <= wire_DFFQuotient_d[11:11];
	// synopsys translate_off
	initial
		DFFQuotient[12:12] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[12:12] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[12:12] <= wire_DFFQuotient_d[12:12];
	// synopsys translate_off
	initial
		DFFQuotient[13:13] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[13:13] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[13:13] <= wire_DFFQuotient_d[13:13];
	// synopsys translate_off
	initial
		DFFQuotient[14:14] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[14:14] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[14:14] <= wire_DFFQuotient_d[14:14];
	// synopsys translate_off
	initial
		DFFQuotient[15:15] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[15:15] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[15:15] <= wire_DFFQuotient_d[15:15];
	// synopsys translate_off
	initial
		DFFQuotient[16:16] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[16:16] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[16:16] <= wire_DFFQuotient_d[16:16];
	// synopsys translate_off
	initial
		DFFQuotient[17:17] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[17:17] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[17:17] <= wire_DFFQuotient_d[17:17];
	// synopsys translate_off
	initial
		DFFQuotient[18:18] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[18:18] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[18:18] <= wire_DFFQuotient_d[18:18];
	// synopsys translate_off
	initial
		DFFQuotient[19:19] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[19:19] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[19:19] <= wire_DFFQuotient_d[19:19];
	// synopsys translate_off
	initial
		DFFQuotient[20:20] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[20:20] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[20:20] <= wire_DFFQuotient_d[20:20];
	// synopsys translate_off
	initial
		DFFQuotient[21:21] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[21:21] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[21:21] <= wire_DFFQuotient_d[21:21];
	// synopsys translate_off
	initial
		DFFQuotient[22:22] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[22:22] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[22:22] <= wire_DFFQuotient_d[22:22];
	// synopsys translate_off
	initial
		DFFQuotient[23:23] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[23:23] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[23:23] <= wire_DFFQuotient_d[23:23];
	// synopsys translate_off
	initial
		DFFQuotient[24:24] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[24:24] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[24:24] <= wire_DFFQuotient_d[24:24];
	// synopsys translate_off
	initial
		DFFQuotient[25:25] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[25:25] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[25:25] <= wire_DFFQuotient_d[25:25];
	// synopsys translate_off
	initial
		DFFQuotient[26:26] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[26:26] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[26:26] <= wire_DFFQuotient_d[26:26];
	// synopsys translate_off
	initial
		DFFQuotient[27:27] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[27:27] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[27:27] <= wire_DFFQuotient_d[27:27];
	// synopsys translate_off
	initial
		DFFQuotient[28:28] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[28:28] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[28:28] <= wire_DFFQuotient_d[28:28];
	// synopsys translate_off
	initial
		DFFQuotient[29:29] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[29:29] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[29:29] <= wire_DFFQuotient_d[29:29];
	// synopsys translate_off
	initial
		DFFQuotient[30:30] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[30:30] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[30:30] <= wire_DFFQuotient_d[30:30];
	// synopsys translate_off
	initial
		DFFQuotient[31:31] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[31:31] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[31:31] <= wire_DFFQuotient_d[31:31];
	// synopsys translate_off
	initial
		DFFQuotient[32:32] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[32:32] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[32:32] <= wire_DFFQuotient_d[32:32];
	// synopsys translate_off
	initial
		DFFQuotient[33:33] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[33:33] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[33:33] <= wire_DFFQuotient_d[33:33];
	// synopsys translate_off
	initial
		DFFQuotient[34:34] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[34:34] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[34:34] <= wire_DFFQuotient_d[34:34];
	// synopsys translate_off
	initial
		DFFQuotient[35:35] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[35:35] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[35:35] <= wire_DFFQuotient_d[35:35];
	// synopsys translate_off
	initial
		DFFQuotient[36:36] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[36:36] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[36:36] <= wire_DFFQuotient_d[36:36];
	// synopsys translate_off
	initial
		DFFQuotient[37:37] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[37:37] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[37:37] <= wire_DFFQuotient_d[37:37];
	// synopsys translate_off
	initial
		DFFQuotient[38:38] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[38:38] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[38:38] <= wire_DFFQuotient_d[38:38];
	// synopsys translate_off
	initial
		DFFQuotient[39:39] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[39:39] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[39:39] <= wire_DFFQuotient_d[39:39];
	// synopsys translate_off
	initial
		DFFQuotient[40:40] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[40:40] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[40:40] <= wire_DFFQuotient_d[40:40];
	// synopsys translate_off
	initial
		DFFQuotient[41:41] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[41:41] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[41:41] <= wire_DFFQuotient_d[41:41];
	// synopsys translate_off
	initial
		DFFQuotient[42:42] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[42:42] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[42:42] <= wire_DFFQuotient_d[42:42];
	// synopsys translate_off
	initial
		DFFQuotient[43:43] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[43:43] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[43:43] <= wire_DFFQuotient_d[43:43];
	// synopsys translate_off
	initial
		DFFQuotient[44:44] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[44:44] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[44:44] <= wire_DFFQuotient_d[44:44];
	// synopsys translate_off
	initial
		DFFQuotient[45:45] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[45:45] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[45:45] <= wire_DFFQuotient_d[45:45];
	// synopsys translate_off
	initial
		DFFQuotient[46:46] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[46:46] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[46:46] <= wire_DFFQuotient_d[46:46];
	// synopsys translate_off
	initial
		DFFQuotient[47:47] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[47:47] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[47:47] <= wire_DFFQuotient_d[47:47];
	// synopsys translate_off
	initial
		DFFQuotient[48:48] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[48:48] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[48:48] <= wire_DFFQuotient_d[48:48];
	// synopsys translate_off
	initial
		DFFQuotient[49:49] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[49:49] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[49:49] <= wire_DFFQuotient_d[49:49];
	// synopsys translate_off
	initial
		DFFQuotient[50:50] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[50:50] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[50:50] <= wire_DFFQuotient_d[50:50];
	// synopsys translate_off
	initial
		DFFQuotient[51:51] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[51:51] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[51:51] <= wire_DFFQuotient_d[51:51];
	// synopsys translate_off
	initial
		DFFQuotient[52:52] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[52:52] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[52:52] <= wire_DFFQuotient_d[52:52];
	// synopsys translate_off
	initial
		DFFQuotient[53:53] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[53:53] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[53:53] <= wire_DFFQuotient_d[53:53];
	// synopsys translate_off
	initial
		DFFQuotient[54:54] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[54:54] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[54:54] <= wire_DFFQuotient_d[54:54];
	// synopsys translate_off
	initial
		DFFQuotient[55:55] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[55:55] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[55:55] <= wire_DFFQuotient_d[55:55];
	// synopsys translate_off
	initial
		DFFQuotient[56:56] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[56:56] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[56:56] <= wire_DFFQuotient_d[56:56];
	// synopsys translate_off
	initial
		DFFQuotient[57:57] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[57:57] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[57:57] <= wire_DFFQuotient_d[57:57];
	// synopsys translate_off
	initial
		DFFQuotient[58:58] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[58:58] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[58:58] <= wire_DFFQuotient_d[58:58];
	// synopsys translate_off
	initial
		DFFQuotient[59:59] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[59:59] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[59:59] <= wire_DFFQuotient_d[59:59];
	// synopsys translate_off
	initial
		DFFQuotient[60:60] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[60:60] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[60:60] <= wire_DFFQuotient_d[60:60];
	// synopsys translate_off
	initial
		DFFQuotient[61:61] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[61:61] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[61:61] <= wire_DFFQuotient_d[61:61];
	// synopsys translate_off
	initial
		DFFQuotient[62:62] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[62:62] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[62:62] <= wire_DFFQuotient_d[62:62];
	// synopsys translate_off
	initial
		DFFQuotient[63:63] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[63:63] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[63:63] <= wire_DFFQuotient_d[63:63];
	// synopsys translate_off
	initial
		DFFQuotient[64:64] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[64:64] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[64:64] <= wire_DFFQuotient_d[64:64];
	// synopsys translate_off
	initial
		DFFQuotient[65:65] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[65:65] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[65:65] <= wire_DFFQuotient_d[65:65];
	// synopsys translate_off
	initial
		DFFQuotient[66:66] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[66:66] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[66:66] <= wire_DFFQuotient_d[66:66];
	// synopsys translate_off
	initial
		DFFQuotient[67:67] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[67:67] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[67:67] <= wire_DFFQuotient_d[67:67];
	// synopsys translate_off
	initial
		DFFQuotient[68:68] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[68:68] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[68:68] <= wire_DFFQuotient_d[68:68];
	// synopsys translate_off
	initial
		DFFQuotient[69:69] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[69:69] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[69:69] <= wire_DFFQuotient_d[69:69];
	// synopsys translate_off
	initial
		DFFQuotient[70:70] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[70:70] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[70:70] <= wire_DFFQuotient_d[70:70];
	// synopsys translate_off
	initial
		DFFQuotient[71:71] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[71:71] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[71:71] <= wire_DFFQuotient_d[71:71];
	// synopsys translate_off
	initial
		DFFQuotient[72:72] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[72:72] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[72:72] <= wire_DFFQuotient_d[72:72];
	// synopsys translate_off
	initial
		DFFQuotient[73:73] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[73:73] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[73:73] <= wire_DFFQuotient_d[73:73];
	// synopsys translate_off
	initial
		DFFQuotient[74:74] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[74:74] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[74:74] <= wire_DFFQuotient_d[74:74];
	// synopsys translate_off
	initial
		DFFQuotient[75:75] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[75:75] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[75:75] <= wire_DFFQuotient_d[75:75];
	// synopsys translate_off
	initial
		DFFQuotient[76:76] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[76:76] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[76:76] <= wire_DFFQuotient_d[76:76];
	// synopsys translate_off
	initial
		DFFQuotient[77:77] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[77:77] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[77:77] <= wire_DFFQuotient_d[77:77];
	// synopsys translate_off
	initial
		DFFQuotient[78:78] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[78:78] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[78:78] <= wire_DFFQuotient_d[78:78];
	// synopsys translate_off
	initial
		DFFQuotient[79:79] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[79:79] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[79:79] <= wire_DFFQuotient_d[79:79];
	// synopsys translate_off
	initial
		DFFQuotient[80:80] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[80:80] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[80:80] <= wire_DFFQuotient_d[80:80];
	// synopsys translate_off
	initial
		DFFQuotient[81:81] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[81:81] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[81:81] <= wire_DFFQuotient_d[81:81];
	// synopsys translate_off
	initial
		DFFQuotient[82:82] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[82:82] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[82:82] <= wire_DFFQuotient_d[82:82];
	// synopsys translate_off
	initial
		DFFQuotient[83:83] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[83:83] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[83:83] <= wire_DFFQuotient_d[83:83];
	// synopsys translate_off
	initial
		DFFQuotient[84:84] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[84:84] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[84:84] <= wire_DFFQuotient_d[84:84];
	// synopsys translate_off
	initial
		DFFQuotient[85:85] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[85:85] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[85:85] <= wire_DFFQuotient_d[85:85];
	// synopsys translate_off
	initial
		DFFQuotient[86:86] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[86:86] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[86:86] <= wire_DFFQuotient_d[86:86];
	// synopsys translate_off
	initial
		DFFQuotient[87:87] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[87:87] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[87:87] <= wire_DFFQuotient_d[87:87];
	// synopsys translate_off
	initial
		DFFQuotient[88:88] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[88:88] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[88:88] <= wire_DFFQuotient_d[88:88];
	// synopsys translate_off
	initial
		DFFQuotient[89:89] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[89:89] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[89:89] <= wire_DFFQuotient_d[89:89];
	// synopsys translate_off
	initial
		DFFQuotient[90:90] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[90:90] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[90:90] <= wire_DFFQuotient_d[90:90];
	// synopsys translate_off
	initial
		DFFQuotient[91:91] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[91:91] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[91:91] <= wire_DFFQuotient_d[91:91];
	// synopsys translate_off
	initial
		DFFQuotient[92:92] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[92:92] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[92:92] <= wire_DFFQuotient_d[92:92];
	// synopsys translate_off
	initial
		DFFQuotient[93:93] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[93:93] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[93:93] <= wire_DFFQuotient_d[93:93];
	// synopsys translate_off
	initial
		DFFQuotient[94:94] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[94:94] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[94:94] <= wire_DFFQuotient_d[94:94];
	// synopsys translate_off
	initial
		DFFQuotient[95:95] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[95:95] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[95:95] <= wire_DFFQuotient_d[95:95];
	// synopsys translate_off
	initial
		DFFQuotient[96:96] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[96:96] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[96:96] <= wire_DFFQuotient_d[96:96];
	// synopsys translate_off
	initial
		DFFQuotient[97:97] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[97:97] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[97:97] <= wire_DFFQuotient_d[97:97];
	// synopsys translate_off
	initial
		DFFQuotient[98:98] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[98:98] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[98:98] <= wire_DFFQuotient_d[98:98];
	// synopsys translate_off
	initial
		DFFQuotient[99:99] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[99:99] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[99:99] <= wire_DFFQuotient_d[99:99];
	// synopsys translate_off
	initial
		DFFQuotient[100:100] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[100:100] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[100:100] <= wire_DFFQuotient_d[100:100];
	// synopsys translate_off
	initial
		DFFQuotient[101:101] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[101:101] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[101:101] <= wire_DFFQuotient_d[101:101];
	// synopsys translate_off
	initial
		DFFQuotient[102:102] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[102:102] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[102:102] <= wire_DFFQuotient_d[102:102];
	// synopsys translate_off
	initial
		DFFQuotient[103:103] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[103:103] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[103:103] <= wire_DFFQuotient_d[103:103];
	// synopsys translate_off
	initial
		DFFQuotient[104:104] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[104:104] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[104:104] <= wire_DFFQuotient_d[104:104];
	// synopsys translate_off
	initial
		DFFQuotient[105:105] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[105:105] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[105:105] <= wire_DFFQuotient_d[105:105];
	// synopsys translate_off
	initial
		DFFQuotient[106:106] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[106:106] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[106:106] <= wire_DFFQuotient_d[106:106];
	// synopsys translate_off
	initial
		DFFQuotient[107:107] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[107:107] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[107:107] <= wire_DFFQuotient_d[107:107];
	// synopsys translate_off
	initial
		DFFQuotient[108:108] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[108:108] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[108:108] <= wire_DFFQuotient_d[108:108];
	// synopsys translate_off
	initial
		DFFQuotient[109:109] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[109:109] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[109:109] <= wire_DFFQuotient_d[109:109];
	// synopsys translate_off
	initial
		DFFQuotient[110:110] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[110:110] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[110:110] <= wire_DFFQuotient_d[110:110];
	// synopsys translate_off
	initial
		DFFQuotient[111:111] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[111:111] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[111:111] <= wire_DFFQuotient_d[111:111];
	// synopsys translate_off
	initial
		DFFQuotient[112:112] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[112:112] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[112:112] <= wire_DFFQuotient_d[112:112];
	// synopsys translate_off
	initial
		DFFQuotient[113:113] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[113:113] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[113:113] <= wire_DFFQuotient_d[113:113];
	// synopsys translate_off
	initial
		DFFQuotient[114:114] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[114:114] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[114:114] <= wire_DFFQuotient_d[114:114];
	// synopsys translate_off
	initial
		DFFQuotient[115:115] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[115:115] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[115:115] <= wire_DFFQuotient_d[115:115];
	// synopsys translate_off
	initial
		DFFQuotient[116:116] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[116:116] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[116:116] <= wire_DFFQuotient_d[116:116];
	// synopsys translate_off
	initial
		DFFQuotient[117:117] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[117:117] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[117:117] <= wire_DFFQuotient_d[117:117];
	// synopsys translate_off
	initial
		DFFQuotient[118:118] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[118:118] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[118:118] <= wire_DFFQuotient_d[118:118];
	// synopsys translate_off
	initial
		DFFQuotient[119:119] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[119:119] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[119:119] <= wire_DFFQuotient_d[119:119];
	// synopsys translate_off
	initial
		DFFQuotient[120:120] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[120:120] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[120:120] <= wire_DFFQuotient_d[120:120];
	// synopsys translate_off
	initial
		DFFQuotient[121:121] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[121:121] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[121:121] <= wire_DFFQuotient_d[121:121];
	// synopsys translate_off
	initial
		DFFQuotient[122:122] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[122:122] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[122:122] <= wire_DFFQuotient_d[122:122];
	// synopsys translate_off
	initial
		DFFQuotient[123:123] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[123:123] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[123:123] <= wire_DFFQuotient_d[123:123];
	// synopsys translate_off
	initial
		DFFQuotient[124:124] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[124:124] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[124:124] <= wire_DFFQuotient_d[124:124];
	// synopsys translate_off
	initial
		DFFQuotient[125:125] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[125:125] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[125:125] <= wire_DFFQuotient_d[125:125];
	// synopsys translate_off
	initial
		DFFQuotient[126:126] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[126:126] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[126:126] <= wire_DFFQuotient_d[126:126];
	// synopsys translate_off
	initial
		DFFQuotient[127:127] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[127:127] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[127:127] <= wire_DFFQuotient_d[127:127];
	// synopsys translate_off
	initial
		DFFQuotient[128:128] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[128:128] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[128:128] <= wire_DFFQuotient_d[128:128];
	// synopsys translate_off
	initial
		DFFQuotient[129:129] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[129:129] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[129:129] <= wire_DFFQuotient_d[129:129];
	// synopsys translate_off
	initial
		DFFQuotient[130:130] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[130:130] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[130:130] <= wire_DFFQuotient_d[130:130];
	// synopsys translate_off
	initial
		DFFQuotient[131:131] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[131:131] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[131:131] <= wire_DFFQuotient_d[131:131];
	// synopsys translate_off
	initial
		DFFQuotient[132:132] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[132:132] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[132:132] <= wire_DFFQuotient_d[132:132];
	// synopsys translate_off
	initial
		DFFQuotient[133:133] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[133:133] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[133:133] <= wire_DFFQuotient_d[133:133];
	// synopsys translate_off
	initial
		DFFQuotient[134:134] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[134:134] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[134:134] <= wire_DFFQuotient_d[134:134];
	// synopsys translate_off
	initial
		DFFQuotient[135:135] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[135:135] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[135:135] <= wire_DFFQuotient_d[135:135];
	// synopsys translate_off
	initial
		DFFQuotient[136:136] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[136:136] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[136:136] <= wire_DFFQuotient_d[136:136];
	// synopsys translate_off
	initial
		DFFQuotient[137:137] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[137:137] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[137:137] <= wire_DFFQuotient_d[137:137];
	// synopsys translate_off
	initial
		DFFQuotient[138:138] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[138:138] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[138:138] <= wire_DFFQuotient_d[138:138];
	// synopsys translate_off
	initial
		DFFQuotient[139:139] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[139:139] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[139:139] <= wire_DFFQuotient_d[139:139];
	// synopsys translate_off
	initial
		DFFQuotient[140:140] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[140:140] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[140:140] <= wire_DFFQuotient_d[140:140];
	// synopsys translate_off
	initial
		DFFQuotient[141:141] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[141:141] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[141:141] <= wire_DFFQuotient_d[141:141];
	// synopsys translate_off
	initial
		DFFQuotient[142:142] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[142:142] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[142:142] <= wire_DFFQuotient_d[142:142];
	// synopsys translate_off
	initial
		DFFQuotient[143:143] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[143:143] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[143:143] <= wire_DFFQuotient_d[143:143];
	// synopsys translate_off
	initial
		DFFQuotient[144:144] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[144:144] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[144:144] <= wire_DFFQuotient_d[144:144];
	// synopsys translate_off
	initial
		DFFQuotient[145:145] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[145:145] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[145:145] <= wire_DFFQuotient_d[145:145];
	// synopsys translate_off
	initial
		DFFQuotient[146:146] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[146:146] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[146:146] <= wire_DFFQuotient_d[146:146];
	// synopsys translate_off
	initial
		DFFQuotient[147:147] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[147:147] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[147:147] <= wire_DFFQuotient_d[147:147];
	// synopsys translate_off
	initial
		DFFQuotient[148:148] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[148:148] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[148:148] <= wire_DFFQuotient_d[148:148];
	// synopsys translate_off
	initial
		DFFQuotient[149:149] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[149:149] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[149:149] <= wire_DFFQuotient_d[149:149];
	// synopsys translate_off
	initial
		DFFQuotient[150:150] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[150:150] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[150:150] <= wire_DFFQuotient_d[150:150];
	// synopsys translate_off
	initial
		DFFQuotient[151:151] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[151:151] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[151:151] <= wire_DFFQuotient_d[151:151];
	// synopsys translate_off
	initial
		DFFQuotient[152:152] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[152:152] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[152:152] <= wire_DFFQuotient_d[152:152];
	// synopsys translate_off
	initial
		DFFQuotient[153:153] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[153:153] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[153:153] <= wire_DFFQuotient_d[153:153];
	// synopsys translate_off
	initial
		DFFQuotient[154:154] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[154:154] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[154:154] <= wire_DFFQuotient_d[154:154];
	// synopsys translate_off
	initial
		DFFQuotient[155:155] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[155:155] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[155:155] <= wire_DFFQuotient_d[155:155];
	// synopsys translate_off
	initial
		DFFQuotient[156:156] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[156:156] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[156:156] <= wire_DFFQuotient_d[156:156];
	// synopsys translate_off
	initial
		DFFQuotient[157:157] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[157:157] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[157:157] <= wire_DFFQuotient_d[157:157];
	// synopsys translate_off
	initial
		DFFQuotient[158:158] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[158:158] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[158:158] <= wire_DFFQuotient_d[158:158];
	// synopsys translate_off
	initial
		DFFQuotient[159:159] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[159:159] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[159:159] <= wire_DFFQuotient_d[159:159];
	// synopsys translate_off
	initial
		DFFQuotient[160:160] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[160:160] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[160:160] <= wire_DFFQuotient_d[160:160];
	// synopsys translate_off
	initial
		DFFQuotient[161:161] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[161:161] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[161:161] <= wire_DFFQuotient_d[161:161];
	// synopsys translate_off
	initial
		DFFQuotient[162:162] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[162:162] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[162:162] <= wire_DFFQuotient_d[162:162];
	// synopsys translate_off
	initial
		DFFQuotient[163:163] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[163:163] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[163:163] <= wire_DFFQuotient_d[163:163];
	// synopsys translate_off
	initial
		DFFQuotient[164:164] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[164:164] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[164:164] <= wire_DFFQuotient_d[164:164];
	// synopsys translate_off
	initial
		DFFQuotient[165:165] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[165:165] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[165:165] <= wire_DFFQuotient_d[165:165];
	// synopsys translate_off
	initial
		DFFQuotient[166:166] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[166:166] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[166:166] <= wire_DFFQuotient_d[166:166];
	// synopsys translate_off
	initial
		DFFQuotient[167:167] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[167:167] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[167:167] <= wire_DFFQuotient_d[167:167];
	// synopsys translate_off
	initial
		DFFQuotient[168:168] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[168:168] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[168:168] <= wire_DFFQuotient_d[168:168];
	// synopsys translate_off
	initial
		DFFQuotient[169:169] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[169:169] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[169:169] <= wire_DFFQuotient_d[169:169];
	// synopsys translate_off
	initial
		DFFQuotient[170:170] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[170:170] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[170:170] <= wire_DFFQuotient_d[170:170];
	// synopsys translate_off
	initial
		DFFQuotient[171:171] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[171:171] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[171:171] <= wire_DFFQuotient_d[171:171];
	// synopsys translate_off
	initial
		DFFQuotient[172:172] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[172:172] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[172:172] <= wire_DFFQuotient_d[172:172];
	// synopsys translate_off
	initial
		DFFQuotient[173:173] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[173:173] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[173:173] <= wire_DFFQuotient_d[173:173];
	// synopsys translate_off
	initial
		DFFQuotient[174:174] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[174:174] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[174:174] <= wire_DFFQuotient_d[174:174];
	// synopsys translate_off
	initial
		DFFQuotient[175:175] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[175:175] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[175:175] <= wire_DFFQuotient_d[175:175];
	// synopsys translate_off
	initial
		DFFQuotient[176:176] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[176:176] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[176:176] <= wire_DFFQuotient_d[176:176];
	// synopsys translate_off
	initial
		DFFQuotient[177:177] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[177:177] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[177:177] <= wire_DFFQuotient_d[177:177];
	// synopsys translate_off
	initial
		DFFQuotient[178:178] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[178:178] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[178:178] <= wire_DFFQuotient_d[178:178];
	// synopsys translate_off
	initial
		DFFQuotient[179:179] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[179:179] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[179:179] <= wire_DFFQuotient_d[179:179];
	// synopsys translate_off
	initial
		DFFQuotient[180:180] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[180:180] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[180:180] <= wire_DFFQuotient_d[180:180];
	// synopsys translate_off
	initial
		DFFQuotient[181:181] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[181:181] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[181:181] <= wire_DFFQuotient_d[181:181];
	// synopsys translate_off
	initial
		DFFQuotient[182:182] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[182:182] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[182:182] <= wire_DFFQuotient_d[182:182];
	// synopsys translate_off
	initial
		DFFQuotient[183:183] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[183:183] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[183:183] <= wire_DFFQuotient_d[183:183];
	// synopsys translate_off
	initial
		DFFQuotient[184:184] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[184:184] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[184:184] <= wire_DFFQuotient_d[184:184];
	// synopsys translate_off
	initial
		DFFQuotient[185:185] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[185:185] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[185:185] <= wire_DFFQuotient_d[185:185];
	// synopsys translate_off
	initial
		DFFQuotient[186:186] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[186:186] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[186:186] <= wire_DFFQuotient_d[186:186];
	// synopsys translate_off
	initial
		DFFQuotient[187:187] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[187:187] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[187:187] <= wire_DFFQuotient_d[187:187];
	// synopsys translate_off
	initial
		DFFQuotient[188:188] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[188:188] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[188:188] <= wire_DFFQuotient_d[188:188];
	// synopsys translate_off
	initial
		DFFQuotient[189:189] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[189:189] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[189:189] <= wire_DFFQuotient_d[189:189];
	// synopsys translate_off
	initial
		DFFQuotient[190:190] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[190:190] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[190:190] <= wire_DFFQuotient_d[190:190];
	// synopsys translate_off
	initial
		DFFQuotient[191:191] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[191:191] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[191:191] <= wire_DFFQuotient_d[191:191];
	// synopsys translate_off
	initial
		DFFQuotient[192:192] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[192:192] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[192:192] <= wire_DFFQuotient_d[192:192];
	// synopsys translate_off
	initial
		DFFQuotient[193:193] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[193:193] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[193:193] <= wire_DFFQuotient_d[193:193];
	// synopsys translate_off
	initial
		DFFQuotient[194:194] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[194:194] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[194:194] <= wire_DFFQuotient_d[194:194];
	// synopsys translate_off
	initial
		DFFQuotient[195:195] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[195:195] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[195:195] <= wire_DFFQuotient_d[195:195];
	// synopsys translate_off
	initial
		DFFQuotient[196:196] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[196:196] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[196:196] <= wire_DFFQuotient_d[196:196];
	// synopsys translate_off
	initial
		DFFQuotient[197:197] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[197:197] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[197:197] <= wire_DFFQuotient_d[197:197];
	// synopsys translate_off
	initial
		DFFQuotient[198:198] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[198:198] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[198:198] <= wire_DFFQuotient_d[198:198];
	// synopsys translate_off
	initial
		DFFQuotient[199:199] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[199:199] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[199:199] <= wire_DFFQuotient_d[199:199];
	// synopsys translate_off
	initial
		DFFQuotient[200:200] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[200:200] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[200:200] <= wire_DFFQuotient_d[200:200];
	// synopsys translate_off
	initial
		DFFQuotient[201:201] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[201:201] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[201:201] <= wire_DFFQuotient_d[201:201];
	// synopsys translate_off
	initial
		DFFQuotient[202:202] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[202:202] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[202:202] <= wire_DFFQuotient_d[202:202];
	// synopsys translate_off
	initial
		DFFQuotient[203:203] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[203:203] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[203:203] <= wire_DFFQuotient_d[203:203];
	// synopsys translate_off
	initial
		DFFQuotient[204:204] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[204:204] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[204:204] <= wire_DFFQuotient_d[204:204];
	// synopsys translate_off
	initial
		DFFQuotient[205:205] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[205:205] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[205:205] <= wire_DFFQuotient_d[205:205];
	// synopsys translate_off
	initial
		DFFQuotient[206:206] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[206:206] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[206:206] <= wire_DFFQuotient_d[206:206];
	// synopsys translate_off
	initial
		DFFQuotient[207:207] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[207:207] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[207:207] <= wire_DFFQuotient_d[207:207];
	// synopsys translate_off
	initial
		DFFQuotient[208:208] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[208:208] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[208:208] <= wire_DFFQuotient_d[208:208];
	// synopsys translate_off
	initial
		DFFQuotient[209:209] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[209:209] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[209:209] <= wire_DFFQuotient_d[209:209];
	// synopsys translate_off
	initial
		DFFQuotient[210:210] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[210:210] <= {1{1'b1}};
		else if  (clk_en == 1'b1)   DFFQuotient[210:210] <= wire_DFFQuotient_d[210:210];
	// synopsys translate_off
	initial
		DFFQuotient[211:211] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[211:211] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[211:211] <= wire_DFFQuotient_d[211:211];
	// synopsys translate_off
	initial
		DFFQuotient[212:212] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[212:212] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[212:212] <= wire_DFFQuotient_d[212:212];
	// synopsys translate_off
	initial
		DFFQuotient[213:213] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[213:213] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[213:213] <= wire_DFFQuotient_d[213:213];
	// synopsys translate_off
	initial
		DFFQuotient[214:214] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[214:214] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[214:214] <= wire_DFFQuotient_d[214:214];
	// synopsys translate_off
	initial
		DFFQuotient[215:215] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[215:215] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[215:215] <= wire_DFFQuotient_d[215:215];
	// synopsys translate_off
	initial
		DFFQuotient[216:216] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[216:216] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[216:216] <= wire_DFFQuotient_d[216:216];
	// synopsys translate_off
	initial
		DFFQuotient[217:217] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[217:217] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[217:217] <= wire_DFFQuotient_d[217:217];
	// synopsys translate_off
	initial
		DFFQuotient[218:218] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[218:218] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[218:218] <= wire_DFFQuotient_d[218:218];
	// synopsys translate_off
	initial
		DFFQuotient[219:219] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[219:219] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[219:219] <= wire_DFFQuotient_d[219:219];
	// synopsys translate_off
	initial
		DFFQuotient[220:220] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[220:220] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[220:220] <= wire_DFFQuotient_d[220:220];
	// synopsys translate_off
	initial
		DFFQuotient[221:221] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[221:221] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[221:221] <= wire_DFFQuotient_d[221:221];
	// synopsys translate_off
	initial
		DFFQuotient[222:222] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[222:222] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[222:222] <= wire_DFFQuotient_d[222:222];
	// synopsys translate_off
	initial
		DFFQuotient[223:223] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[223:223] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[223:223] <= wire_DFFQuotient_d[223:223];
	// synopsys translate_off
	initial
		DFFQuotient[224:224] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[224:224] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[224:224] <= wire_DFFQuotient_d[224:224];
	// synopsys translate_off
	initial
		DFFQuotient[225:225] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[225:225] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[225:225] <= wire_DFFQuotient_d[225:225];
	// synopsys translate_off
	initial
		DFFQuotient[226:226] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[226:226] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[226:226] <= wire_DFFQuotient_d[226:226];
	// synopsys translate_off
	initial
		DFFQuotient[227:227] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[227:227] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[227:227] <= wire_DFFQuotient_d[227:227];
	// synopsys translate_off
	initial
		DFFQuotient[228:228] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[228:228] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[228:228] <= wire_DFFQuotient_d[228:228];
	// synopsys translate_off
	initial
		DFFQuotient[229:229] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[229:229] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[229:229] <= wire_DFFQuotient_d[229:229];
	// synopsys translate_off
	initial
		DFFQuotient[230:230] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[230:230] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[230:230] <= wire_DFFQuotient_d[230:230];
	// synopsys translate_off
	initial
		DFFQuotient[231:231] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[231:231] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[231:231] <= wire_DFFQuotient_d[231:231];
	// synopsys translate_off
	initial
		DFFQuotient[232:232] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[232:232] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[232:232] <= wire_DFFQuotient_d[232:232];
	// synopsys translate_off
	initial
		DFFQuotient[233:233] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[233:233] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[233:233] <= wire_DFFQuotient_d[233:233];
	// synopsys translate_off
	initial
		DFFQuotient[234:234] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[234:234] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[234:234] <= wire_DFFQuotient_d[234:234];
	// synopsys translate_off
	initial
		DFFQuotient[235:235] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[235:235] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[235:235] <= wire_DFFQuotient_d[235:235];
	// synopsys translate_off
	initial
		DFFQuotient[236:236] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[236:236] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[236:236] <= wire_DFFQuotient_d[236:236];
	// synopsys translate_off
	initial
		DFFQuotient[237:237] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[237:237] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[237:237] <= wire_DFFQuotient_d[237:237];
	// synopsys translate_off
	initial
		DFFQuotient[238:238] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[238:238] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[238:238] <= wire_DFFQuotient_d[238:238];
	// synopsys translate_off
	initial
		DFFQuotient[239:239] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFQuotient[239:239] <= 1'b0;
		else if  (clk_en == 1'b1)   DFFQuotient[239:239] <= wire_DFFQuotient_d[239:239];
	assign
		wire_DFFQuotient_d = {DFFQuotient[209:185], (~ selnose[775]), (~ selnose[806]), (~ selnose[837]), (~ selnose[868]), vcc_wire, DFFQuotient[179:159], (~ selnose[651]), (~ selnose[682]), (~ selnose[713]), (~ selnose[744]), {5{vcc_wire}}, DFFQuotient[149:133], (~ selnose[527]), (~ selnose[558]), (~ selnose[589]), (~ selnose[620]), {9{vcc_wire}}, DFFQuotient[119:106], (~ selnose[434]), (~ selnose[465]), (~ selnose[496]), {13{vcc_wire}}, DFFQuotient[89:80], (~ selnose[310]), (~ selnose[341]), (~ selnose[372]), (~ selnose[403]), {16{vcc_wire}}, DFFQuotient[59:54], (~ selnose[186]), (~ selnose[217]), (~ selnose[248]), (~ selnose[279]), {20{vcc_wire}}, DFFQuotient[29:28], (~ selnose[62]), (~ selnose[93]), (~ selnose[124]), (~ selnose[155]), {24{vcc_wire}}, (~ selnose[0]), (~ selnose[31]), {28{vcc_wire}}};
	// synopsys translate_off
	initial
		DFFStage = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFFStage <= 152'b0;
		else if  (clk_en == 1'b1)   DFFStage <= {StageOut[550:532], StageOut[474:456], StageOut[398:380], StageOut[322:304], StageOut[265:247], StageOut[189:171], StageOut[113:95], StageOut[37:19]};
	LPMDiv30_18_add_sub   add_sub_0
	( 
	.cout(wire_add_sub_0_cout),
	.dataa(NumeratorIn[29]),
	.datab(DenominatorIn[0]),
	.result(wire_add_sub_0_result));
	LPMDiv30_18_add_sub1   add_sub_1
	( 
	.cout(wire_add_sub_1_cout),
	.dataa({StageIn[19], NumeratorIn[58]}),
	.datab(DenominatorIn[20:19]),
	.result(wire_add_sub_1_result));
	assign
		wire_add_sub_10_result_int = wire_add_sub_10_dataa - wire_add_sub_10_datab;
	assign
		wire_add_sub_10_result = wire_add_sub_10_result_int[10:0],
		wire_add_sub_10_cout = ~wire_add_sub_10_result_int[11:11];
	assign
		wire_add_sub_10_dataa = {StageIn[199:190], NumeratorIn[319]},
		wire_add_sub_10_datab = DenominatorIn[200:190];
	assign
		wire_add_sub_11_result_int = wire_add_sub_11_dataa - wire_add_sub_11_datab;
	assign
		wire_add_sub_11_result = wire_add_sub_11_result_int[11:0],
		wire_add_sub_11_cout = ~wire_add_sub_11_result_int[12:12];
	assign
		wire_add_sub_11_dataa = {StageIn[219:209], NumeratorIn[348]},
		wire_add_sub_11_datab = DenominatorIn[220:209];
	assign
		wire_add_sub_12_result_int = wire_add_sub_12_dataa - wire_add_sub_12_datab;
	assign
		wire_add_sub_12_result = wire_add_sub_12_result_int[12:0],
		wire_add_sub_12_cout = ~wire_add_sub_12_result_int[13:13];
	assign
		wire_add_sub_12_dataa = {StageIn[239:228], NumeratorIn[377]},
		wire_add_sub_12_datab = DenominatorIn[240:228];
	assign
		wire_add_sub_13_result_int = wire_add_sub_13_dataa - wire_add_sub_13_datab;
	assign
		wire_add_sub_13_result = wire_add_sub_13_result_int[13:0],
		wire_add_sub_13_cout = ~wire_add_sub_13_result_int[14:14];
	assign
		wire_add_sub_13_dataa = {StageIn[259:247], NumeratorIn[406]},
		wire_add_sub_13_datab = DenominatorIn[260:247];
	assign
		wire_add_sub_14_result_int = wire_add_sub_14_dataa - wire_add_sub_14_datab;
	assign
		wire_add_sub_14_result = wire_add_sub_14_result_int[14:0],
		wire_add_sub_14_cout = ~wire_add_sub_14_result_int[15:15];
	assign
		wire_add_sub_14_dataa = {StageIn[279:266], NumeratorIn[435]},
		wire_add_sub_14_datab = DenominatorIn[280:266];
	assign
		wire_add_sub_15_result_int = wire_add_sub_15_dataa - wire_add_sub_15_datab;
	assign
		wire_add_sub_15_result = wire_add_sub_15_result_int[15:0],
		wire_add_sub_15_cout = ~wire_add_sub_15_result_int[16:16];
	assign
		wire_add_sub_15_dataa = {StageIn[299:285], NumeratorIn[464]},
		wire_add_sub_15_datab = DenominatorIn[300:285];
	assign
		wire_add_sub_16_result_int = wire_add_sub_16_dataa - wire_add_sub_16_datab;
	assign
		wire_add_sub_16_result = wire_add_sub_16_result_int[16:0],
		wire_add_sub_16_cout = ~wire_add_sub_16_result_int[17:17];
	assign
		wire_add_sub_16_dataa = {StageIn[319:304], NumeratorIn[493]},
		wire_add_sub_16_datab = DenominatorIn[320:304];
	assign
		wire_add_sub_17_result_int = wire_add_sub_17_dataa - wire_add_sub_17_datab;
	assign
		wire_add_sub_17_result = wire_add_sub_17_result_int[17:0],
		wire_add_sub_17_cout = ~wire_add_sub_17_result_int[18:18];
	assign
		wire_add_sub_17_dataa = {StageIn[339:323], NumeratorIn[522]},
		wire_add_sub_17_datab = DenominatorIn[340:323];
	assign
		wire_add_sub_18_result_int = wire_add_sub_18_dataa - wire_add_sub_18_datab;
	assign
		wire_add_sub_18_result = wire_add_sub_18_result_int[18:0],
		wire_add_sub_18_cout = ~wire_add_sub_18_result_int[19:19];
	assign
		wire_add_sub_18_dataa = {StageIn[359:342], NumeratorIn[551]},
		wire_add_sub_18_datab = DenominatorIn[360:342];
	assign
		wire_add_sub_19_result_int = wire_add_sub_19_dataa - wire_add_sub_19_datab;
	assign
		wire_add_sub_19_result = wire_add_sub_19_result_int[18:0],
		wire_add_sub_19_cout = ~wire_add_sub_19_result_int[19:19];
	assign
		wire_add_sub_19_dataa = {StageIn[378:361], NumeratorIn[580]},
		wire_add_sub_19_datab = DenominatorIn[379:361];
	assign
		wire_add_sub_2_result_int = wire_add_sub_2_dataa - wire_add_sub_2_datab;
	assign
		wire_add_sub_2_result = wire_add_sub_2_result_int[2:0],
		wire_add_sub_2_cout = ~wire_add_sub_2_result_int[3:3];
	assign
		wire_add_sub_2_dataa = {StageIn[39:38], NumeratorIn[87]},
		wire_add_sub_2_datab = DenominatorIn[40:38];
	assign
		wire_add_sub_20_result_int = wire_add_sub_20_dataa - wire_add_sub_20_datab;
	assign
		wire_add_sub_20_result = wire_add_sub_20_result_int[18:0],
		wire_add_sub_20_cout = ~wire_add_sub_20_result_int[19:19];
	assign
		wire_add_sub_20_dataa = {StageIn[397:380], NumeratorIn[609]},
		wire_add_sub_20_datab = DenominatorIn[398:380];
	assign
		wire_add_sub_21_result_int = wire_add_sub_21_dataa - wire_add_sub_21_datab;
	assign
		wire_add_sub_21_result = wire_add_sub_21_result_int[18:0],
		wire_add_sub_21_cout = ~wire_add_sub_21_result_int[19:19];
	assign
		wire_add_sub_21_dataa = {StageIn[416:399], NumeratorIn[638]},
		wire_add_sub_21_datab = DenominatorIn[417:399];
	assign
		wire_add_sub_22_result_int = wire_add_sub_22_dataa - wire_add_sub_22_datab;
	assign
		wire_add_sub_22_result = wire_add_sub_22_result_int[18:0],
		wire_add_sub_22_cout = ~wire_add_sub_22_result_int[19:19];
	assign
		wire_add_sub_22_dataa = {StageIn[435:418], NumeratorIn[667]},
		wire_add_sub_22_datab = DenominatorIn[436:418];
	assign
		wire_add_sub_23_result_int = wire_add_sub_23_dataa - wire_add_sub_23_datab;
	assign
		wire_add_sub_23_result = wire_add_sub_23_result_int[18:0],
		wire_add_sub_23_cout = ~wire_add_sub_23_result_int[19:19];
	assign
		wire_add_sub_23_dataa = {StageIn[454:437], NumeratorIn[696]},
		wire_add_sub_23_datab = DenominatorIn[455:437];
	assign
		wire_add_sub_24_result_int = wire_add_sub_24_dataa - wire_add_sub_24_datab;
	assign
		wire_add_sub_24_result = wire_add_sub_24_result_int[18:0],
		wire_add_sub_24_cout = ~wire_add_sub_24_result_int[19:19];
	assign
		wire_add_sub_24_dataa = {StageIn[473:456], NumeratorIn[725]},
		wire_add_sub_24_datab = DenominatorIn[474:456];
	assign
		wire_add_sub_25_result_int = wire_add_sub_25_dataa - wire_add_sub_25_datab;
	assign
		wire_add_sub_25_result = wire_add_sub_25_result_int[18:0],
		wire_add_sub_25_cout = ~wire_add_sub_25_result_int[19:19];
	assign
		wire_add_sub_25_dataa = {StageIn[492:475], NumeratorIn[754]},
		wire_add_sub_25_datab = DenominatorIn[493:475];
	assign
		wire_add_sub_26_result_int = wire_add_sub_26_dataa - wire_add_sub_26_datab;
	assign
		wire_add_sub_26_result = wire_add_sub_26_result_int[18:0],
		wire_add_sub_26_cout = ~wire_add_sub_26_result_int[19:19];
	assign
		wire_add_sub_26_dataa = {StageIn[511:494], NumeratorIn[783]},
		wire_add_sub_26_datab = DenominatorIn[512:494];
	assign
		wire_add_sub_27_result_int = wire_add_sub_27_dataa - wire_add_sub_27_datab;
	assign
		wire_add_sub_27_result = wire_add_sub_27_result_int[18:0],
		wire_add_sub_27_cout = ~wire_add_sub_27_result_int[19:19];
	assign
		wire_add_sub_27_dataa = {StageIn[530:513], NumeratorIn[812]},
		wire_add_sub_27_datab = DenominatorIn[531:513];
	assign
		wire_add_sub_28_result_int = wire_add_sub_28_dataa - wire_add_sub_28_datab;
	assign
		wire_add_sub_28_result = wire_add_sub_28_result_int[18:0],
		wire_add_sub_28_cout = ~wire_add_sub_28_result_int[19:19];
	assign
		wire_add_sub_28_dataa = {StageIn[549:532], NumeratorIn[841]},
		wire_add_sub_28_datab = DenominatorIn[550:532];
	assign
		wire_add_sub_29_result_int = wire_add_sub_29_dataa - wire_add_sub_29_datab;
	assign
		wire_add_sub_29_result = wire_add_sub_29_result_int[18:0],
		wire_add_sub_29_cout = ~wire_add_sub_29_result_int[19:19];
	assign
		wire_add_sub_29_dataa = {StageIn[568:551], NumeratorIn[870]},
		wire_add_sub_29_datab = DenominatorIn[569:551];
	assign
		wire_add_sub_3_result_int = wire_add_sub_3_dataa - wire_add_sub_3_datab;
	assign
		wire_add_sub_3_result = wire_add_sub_3_result_int[3:0],
		wire_add_sub_3_cout = ~wire_add_sub_3_result_int[4:4];
	assign
		wire_add_sub_3_dataa = {StageIn[59:57], NumeratorIn[116]},
		wire_add_sub_3_datab = DenominatorIn[60:57];
	assign
		wire_add_sub_4_result_int = wire_add_sub_4_dataa - wire_add_sub_4_datab;
	assign
		wire_add_sub_4_result = wire_add_sub_4_result_int[4:0],
		wire_add_sub_4_cout = ~wire_add_sub_4_result_int[5:5];
	assign
		wire_add_sub_4_dataa = {StageIn[79:76], NumeratorIn[145]},
		wire_add_sub_4_datab = DenominatorIn[80:76];
	assign
		wire_add_sub_5_result_int = wire_add_sub_5_dataa - wire_add_sub_5_datab;
	assign
		wire_add_sub_5_result = wire_add_sub_5_result_int[5:0],
		wire_add_sub_5_cout = ~wire_add_sub_5_result_int[6:6];
	assign
		wire_add_sub_5_dataa = {StageIn[99:95], NumeratorIn[174]},
		wire_add_sub_5_datab = DenominatorIn[100:95];
	assign
		wire_add_sub_6_result_int = wire_add_sub_6_dataa - wire_add_sub_6_datab;
	assign
		wire_add_sub_6_result = wire_add_sub_6_result_int[6:0],
		wire_add_sub_6_cout = ~wire_add_sub_6_result_int[7:7];
	assign
		wire_add_sub_6_dataa = {StageIn[119:114], NumeratorIn[203]},
		wire_add_sub_6_datab = DenominatorIn[120:114];
	assign
		wire_add_sub_7_result_int = wire_add_sub_7_dataa - wire_add_sub_7_datab;
	assign
		wire_add_sub_7_result = wire_add_sub_7_result_int[7:0],
		wire_add_sub_7_cout = ~wire_add_sub_7_result_int[8:8];
	assign
		wire_add_sub_7_dataa = {StageIn[139:133], NumeratorIn[232]},
		wire_add_sub_7_datab = DenominatorIn[140:133];
	assign
		wire_add_sub_8_result_int = wire_add_sub_8_dataa - wire_add_sub_8_datab;
	assign
		wire_add_sub_8_result = wire_add_sub_8_result_int[8:0],
		wire_add_sub_8_cout = ~wire_add_sub_8_result_int[9:9];
	assign
		wire_add_sub_8_dataa = {StageIn[159:152], NumeratorIn[261]},
		wire_add_sub_8_datab = DenominatorIn[160:152];
	assign
		wire_add_sub_9_result_int = wire_add_sub_9_dataa - wire_add_sub_9_datab;
	assign
		wire_add_sub_9_result = wire_add_sub_9_result_int[9:0],
		wire_add_sub_9_cout = ~wire_add_sub_9_result_int[10:10];
	assign
		wire_add_sub_9_dataa = {StageIn[179:171], NumeratorIn[290]},
		wire_add_sub_9_datab = DenominatorIn[180:171];
	assign
		aclr = 1'b0,
		clk_en = 1'b1,
		den_out = DFFDenominator[143:126],
		DenominatorIn = DenominatorIn_tmp,
		DenominatorIn_tmp = {DenominatorIn[569:551], {gnd_wire, DFFDenominator[143:126]}, DenominatorIn[531:475], {gnd_wire, DFFDenominator[125:108]}, DenominatorIn[455:399], {gnd_wire, DFFDenominator[107:90]}, DenominatorIn[379:323], {gnd_wire, DFFDenominator[89:72]}, DenominatorIn[303:266], {gnd_wire, DFFDenominator[71:54]}, DenominatorIn[246:190], {gnd_wire, DFFDenominator[53:36]}, DenominatorIn[170:114], {gnd_wire, DFFDenominator[35:18]}, DenominatorIn[94:38], {gnd_wire, DFFDenominator[17:0]}, DenominatorIn[18:0], {gnd_wire, denominator}},
		gnd_wire = 1'b0,
		nose = {{30{1'b0}}, wire_add_sub_29_cout, {30{1'b0}}, wire_add_sub_28_cout, {30{1'b0}}, wire_add_sub_27_cout, {30{1'b0}}, wire_add_sub_26_cout, {30{1'b0}}, wire_add_sub_25_cout, {30{1'b0}}, wire_add_sub_24_cout, {30{1'b0}}, wire_add_sub_23_cout, {30{1'b0}}, wire_add_sub_22_cout, {30{1'b0}}, wire_add_sub_21_cout, {30{1'b0}}, wire_add_sub_20_cout, {30{1'b0}}, wire_add_sub_19_cout, {30{1'b0}}, wire_add_sub_18_cout, {30{1'b0}}, wire_add_sub_17_cout, {30{1'b0}}, wire_add_sub_16_cout, {30{1'b0}}, wire_add_sub_15_cout, {30{1'b0}}, wire_add_sub_14_cout, {30{1'b0}}, wire_add_sub_13_cout, {30{1'b0}}, wire_add_sub_12_cout, {30{1'b0}}, wire_add_sub_11_cout, {30{1'b0}}, wire_add_sub_10_cout, {30{1'b0}}, wire_add_sub_9_cout, {30{1'b0}}, wire_add_sub_8_cout, {30{1'b0}}, wire_add_sub_7_cout, {30{1'b0}}, wire_add_sub_6_cout, {30{1'b0}}, wire_add_sub_5_cout, {30{1'b0}}, wire_add_sub_4_cout, {30{1'b0}}, wire_add_sub_3_cout, {30{1'b0}}, wire_add_sub_2_cout, {30{1'b0}}, wire_add_sub_1_cout, {30{1'b0}}, wire_add_sub_0_cout},
		NumeratorIn = NumeratorIn_tmp,
		NumeratorIn_tmp = {NumeratorIn[899:870], DFFNumerator[239:210], NumeratorIn[839:750], DFFNumerator[209:180], NumeratorIn[719:630], DFFNumerator[179:150], NumeratorIn[599:510], DFFNumerator[149:120], NumeratorIn[479:420], DFFNumerator[119:90], NumeratorIn[389:300], DFFNumerator[89:60], NumeratorIn[269:180], DFFNumerator[59:30], NumeratorIn[149:60], DFFNumerator[29:0], NumeratorIn[29:0], numerator},
		prestg = {wire_add_sub_29_result, wire_add_sub_28_result, wire_add_sub_27_result, wire_add_sub_26_result, wire_add_sub_25_result, wire_add_sub_24_result, wire_add_sub_23_result, wire_add_sub_22_result, wire_add_sub_21_result, wire_add_sub_20_result, wire_add_sub_19_result, wire_add_sub_18_result, {1{1'b0}}, wire_add_sub_17_result, {2{1'b0}}, wire_add_sub_16_result, {3{1'b0}}, wire_add_sub_15_result, {4{1'b0}}, wire_add_sub_14_result, {5{1'b0}}, wire_add_sub_13_result, {6{1'b0}}, wire_add_sub_12_result, {7{1'b0}}, wire_add_sub_11_result, {8{1'b0}}, wire_add_sub_10_result, {9{1'b0}}, wire_add_sub_9_result, {10{1'b0}}, wire_add_sub_8_result, {11{1'b0}}, wire_add_sub_7_result, {12{1'b0}}, wire_add_sub_6_result, {13{1'b0}}, wire_add_sub_5_result, {14{1'b0}}, wire_add_sub_4_result, {15{1'b0}}, wire_add_sub_3_result, {16{1'b0}}, wire_add_sub_2_result, {17{1'b0}}, wire_add_sub_1_result, {18{1'b0}}, wire_add_sub_0_result},
		quotient = quotient_tmp,
		quotient_tmp = {DFFQuotient[239:211], (~ selnose[899])},
		remainder = StageIn[587:570],
		sel = {gnd_wire, (sel[557] | DenominatorIn[587]), (sel[556] | DenominatorIn[586]), (sel[555] | DenominatorIn[585]), (sel[554] | DenominatorIn[584]), (sel[553] | DenominatorIn[583]), (sel[552] | DenominatorIn[582]), (sel[551] | DenominatorIn[581]), (sel[550] | DenominatorIn[580]), (sel[549] | DenominatorIn[579]), (sel[548] | DenominatorIn[578]), (sel[547] | DenominatorIn[577]), (sel[546] | DenominatorIn[576]), (sel[545] | DenominatorIn[575]), (sel[544] | DenominatorIn[574]), (sel[543] | DenominatorIn[573]), (sel[542] | DenominatorIn[572]), (sel[541] | DenominatorIn[571]), gnd_wire, (sel[539] | DenominatorIn[568]), (sel[538] | DenominatorIn[567]), (sel[537] | DenominatorIn[566]), (sel[536] | DenominatorIn[565]), (sel[535] | DenominatorIn[564]), (sel[534] | DenominatorIn[563]), (sel[533] | DenominatorIn[562]), (sel[532] | DenominatorIn[561]), (sel[531] | DenominatorIn[560]), (sel[530] | DenominatorIn[559]), (sel[529] | DenominatorIn[558]), (sel[528] | DenominatorIn[557]), (sel[527] | DenominatorIn[556]), (sel[526] | DenominatorIn[555]), (sel[525] | DenominatorIn[554]), (sel[524] | DenominatorIn[553]), (sel[523] | DenominatorIn[552]), gnd_wire, (sel[521] | DenominatorIn[549]), (sel[520] | DenominatorIn[548]), (sel[519] | DenominatorIn[547]), (sel[518] | DenominatorIn[546]), (sel[517] | DenominatorIn[545]), (sel[516] | DenominatorIn[544]), (sel[515] | DenominatorIn[543]), (sel[514] | DenominatorIn[542]), (sel[513] | DenominatorIn[541]), (sel[512] | DenominatorIn[540]), (sel[511] | DenominatorIn[539]), (sel[510] | DenominatorIn[538]), (sel[509] | DenominatorIn[537]), (sel[508] | DenominatorIn[536]), (sel[507] | DenominatorIn[535]), (sel[506] | DenominatorIn[534]), (sel[505] | DenominatorIn[533]), gnd_wire, (sel[503] | DenominatorIn[530]), (sel[502] | DenominatorIn[529]), (sel[501] | DenominatorIn[528]), (sel[500] | DenominatorIn[527]), (sel[499] | DenominatorIn[526]), (sel[498] | DenominatorIn[525]), (sel[497] | DenominatorIn[524]), (sel[496] | DenominatorIn[523]), (sel[495] | DenominatorIn[522]), (sel[494] | DenominatorIn[521]
), (sel[493] | DenominatorIn[520]), (sel[492] | DenominatorIn[519]), (sel[491] | DenominatorIn[518]), (sel[490] | DenominatorIn[517]), (sel[489] | DenominatorIn[516]), (sel[488] | DenominatorIn[515]), (sel[487] | DenominatorIn[514]), gnd_wire, (sel[485] | DenominatorIn[511]), (sel[484] | DenominatorIn[510]), (sel[483] | DenominatorIn[509]), (sel[482] | DenominatorIn[508]), (sel[481] | DenominatorIn[507]), (sel[480] | DenominatorIn[506]), (sel[479] | DenominatorIn[505]), (sel[478] | DenominatorIn[504]), (sel[477] | DenominatorIn[503]), (sel[476] | DenominatorIn[502]), (sel[475] | DenominatorIn[501]), (sel[474] | DenominatorIn[500]), (sel[473] | DenominatorIn[499]), (sel[472] | DenominatorIn[498]), (sel[471] | DenominatorIn[497]), (sel[470] | DenominatorIn[496]), (sel[469] | DenominatorIn[495]), gnd_wire, (sel[467] | DenominatorIn[492]), (sel[466] | DenominatorIn[491]), (sel[465] | DenominatorIn[490]), (sel[464] | DenominatorIn[489]), (sel[463] | DenominatorIn[488]), (sel[462] | DenominatorIn[487]), (sel[461] | DenominatorIn[486]), (sel[460] | DenominatorIn[485]), (sel[459] | DenominatorIn[484]), (sel[458] | DenominatorIn[483]), (sel[457] | DenominatorIn[482]), (sel[456] | DenominatorIn[481]), (sel[455] | DenominatorIn[480]), (sel[454] | DenominatorIn[479]), (sel[453] | DenominatorIn[478]), (sel[452] | DenominatorIn[477]), (sel[451] | DenominatorIn[476]), gnd_wire, (sel[449] | DenominatorIn[473]), (sel[448] | DenominatorIn[472]), (sel[447] | DenominatorIn[471]), (sel[446] | DenominatorIn[470]), (sel[445] | DenominatorIn[469]), (sel[444] | DenominatorIn[468]), (sel[443] | DenominatorIn[467]), (sel[442] | DenominatorIn[466]), (sel[441] | DenominatorIn[465]), (sel[440] | DenominatorIn[464]), (sel[439] | DenominatorIn[463]), (sel[438] | DenominatorIn[462]), (sel[437] | DenominatorIn[461]), (sel[436] | DenominatorIn[460]), (sel[435] | DenominatorIn[459]), (sel[434] | DenominatorIn[458]), (sel[433] | DenominatorIn[457]), gnd_wire, (sel[431] | DenominatorIn[454]), (sel[430] | DenominatorIn[453]), (sel[429] | DenominatorIn[452]
), (sel[428] | DenominatorIn[451]), (sel[427] | DenominatorIn[450]), (sel[426] | DenominatorIn[449]), (sel[425] | DenominatorIn[448]), (sel[424] | DenominatorIn[447]), (sel[423] | DenominatorIn[446]), (sel[422] | DenominatorIn[445]), (sel[421] | DenominatorIn[444]), (sel[420] | DenominatorIn[443]), (sel[419] | DenominatorIn[442]), (sel[418] | DenominatorIn[441]), (sel[417] | DenominatorIn[440]), (sel[416] | DenominatorIn[439]), (sel[415] | DenominatorIn[438]), gnd_wire, (sel[413] | DenominatorIn[435]), (sel[412] | DenominatorIn[434]), (sel[411] | DenominatorIn[433]), (sel[410] | DenominatorIn[432]), (sel[409] | DenominatorIn[431]), (sel[408] | DenominatorIn[430]), (sel[407] | DenominatorIn[429]), (sel[406] | DenominatorIn[428]), (sel[405] | DenominatorIn[427]), (sel[404] | DenominatorIn[426]), (sel[403] | DenominatorIn[425]), (sel[402] | DenominatorIn[424]), (sel[401] | DenominatorIn[423]), (sel[400] | DenominatorIn[422]), (sel[399] | DenominatorIn[421]), (sel[398] | DenominatorIn[420]), (sel[397] | DenominatorIn[419]), gnd_wire, (sel[395] | DenominatorIn[416]), (sel[394] | DenominatorIn[415]), (sel[393] | DenominatorIn[414]), (sel[392] | DenominatorIn[413]), (sel[391] | DenominatorIn[412]), (sel[390] | DenominatorIn[411]), (sel[389] | DenominatorIn[410]), (sel[388] | DenominatorIn[409]), (sel[387] | DenominatorIn[408]), (sel[386] | DenominatorIn[407]), (sel[385] | DenominatorIn[406]), (sel[384] | DenominatorIn[405]), (sel[383] | DenominatorIn[404]), (sel[382] | DenominatorIn[403]), (sel[381] | DenominatorIn[402]), (sel[380] | DenominatorIn[401]), (sel[379] | DenominatorIn[400]), gnd_wire, (sel[377] | DenominatorIn[397]), (sel[376] | DenominatorIn[396]), (sel[375] | DenominatorIn[395]), (sel[374] | DenominatorIn[394]), (sel[373] | DenominatorIn[393]), (sel[372] | DenominatorIn[392]), (sel[371] | DenominatorIn[391]), (sel[370] | DenominatorIn[390]), (sel[369] | DenominatorIn[389]), (sel[368] | DenominatorIn[388]), (sel[367] | DenominatorIn[387]), (sel[366] | DenominatorIn[386]), (sel[365] | DenominatorIn[385]), (sel[364]
 | DenominatorIn[384]), (sel[363] | DenominatorIn[383]), (sel[362] | DenominatorIn[382]), (sel[361] | DenominatorIn[381]), gnd_wire, (sel[359] | DenominatorIn[378]), (sel[358] | DenominatorIn[377]), (sel[357] | DenominatorIn[376]), (sel[356] | DenominatorIn[375]), (sel[355] | DenominatorIn[374]), (sel[354] | DenominatorIn[373]), (sel[353] | DenominatorIn[372]), (sel[352] | DenominatorIn[371]), (sel[351] | DenominatorIn[370]), (sel[350] | DenominatorIn[369]), (sel[349] | DenominatorIn[368]), (sel[348] | DenominatorIn[367]), (sel[347] | DenominatorIn[366]), (sel[346] | DenominatorIn[365]), (sel[345] | DenominatorIn[364]), (sel[344] | DenominatorIn[363]), (sel[343] | DenominatorIn[362]), gnd_wire, (sel[341] | DenominatorIn[359]), (sel[340] | DenominatorIn[358]), (sel[339] | DenominatorIn[357]), (sel[338] | DenominatorIn[356]), (sel[337] | DenominatorIn[355]), (sel[336] | DenominatorIn[354]), (sel[335] | DenominatorIn[353]), (sel[334] | DenominatorIn[352]), (sel[333] | DenominatorIn[351]), (sel[332] | DenominatorIn[350]), (sel[331] | DenominatorIn[349]), (sel[330] | DenominatorIn[348]), (sel[329] | DenominatorIn[347]), (sel[328] | DenominatorIn[346]), (sel[327] | DenominatorIn[345]), (sel[326] | DenominatorIn[344]), (sel[325] | DenominatorIn[343]), gnd_wire, (sel[323] | DenominatorIn[340]), (sel[322] | DenominatorIn[339]), (sel[321] | DenominatorIn[338]), (sel[320] | DenominatorIn[337]), (sel[319] | DenominatorIn[336]), (sel[318] | DenominatorIn[335]), (sel[317] | DenominatorIn[334]), (sel[316] | DenominatorIn[333]), (sel[315] | DenominatorIn[332]), (sel[314] | DenominatorIn[331]), (sel[313] | DenominatorIn[330]), (sel[312] | DenominatorIn[329]), (sel[311] | DenominatorIn[328]), (sel[310] | DenominatorIn[327]), (sel[309] | DenominatorIn[326]), (sel[308] | DenominatorIn[325]), (sel[307] | DenominatorIn[324]), gnd_wire, (sel[305] | DenominatorIn[321]), (sel[304] | DenominatorIn[320]), (sel[303] | DenominatorIn[319]), (sel[302] | DenominatorIn[318]), (sel[301] | DenominatorIn[317]), (sel[300] | DenominatorIn[316]), (sel[299]
 | DenominatorIn[315]), (sel[298] | DenominatorIn[314]), (sel[297] | DenominatorIn[313]), (sel[296] | DenominatorIn[312]), (sel[295] | DenominatorIn[311]), (sel[294] | DenominatorIn[310]), (sel[293] | DenominatorIn[309]), (sel[292] | DenominatorIn[308]), (sel[291] | DenominatorIn[307]), (sel[290] | DenominatorIn[306]), (sel[289] | DenominatorIn[305]), gnd_wire, (sel[287] | DenominatorIn[302]), (sel[286] | DenominatorIn[301]), (sel[285] | DenominatorIn[300]), (sel[284] | DenominatorIn[299]), (sel[283] | DenominatorIn[298]), (sel[282] | DenominatorIn[297]), (sel[281] | DenominatorIn[296]), (sel[280] | DenominatorIn[295]), (sel[279] | DenominatorIn[294]), (sel[278] | DenominatorIn[293]), (sel[277] | DenominatorIn[292]), (sel[276] | DenominatorIn[291]), (sel[275] | DenominatorIn[290]), (sel[274] | DenominatorIn[289]), (sel[273] | DenominatorIn[288]), (sel[272] | DenominatorIn[287]), (sel[271] | DenominatorIn[286]), gnd_wire, (sel[269] | DenominatorIn[283]), (sel[268] | DenominatorIn[282]), (sel[267] | DenominatorIn[281]), (sel[266] | DenominatorIn[280]), (sel[265] | DenominatorIn[279]), (sel[264] | DenominatorIn[278]), (sel[263] | DenominatorIn[277]), (sel[262] | DenominatorIn[276]), (sel[261] | DenominatorIn[275]), (sel[260] | DenominatorIn[274]), (sel[259] | DenominatorIn[273]), (sel[258] | DenominatorIn[272]), (sel[257] | DenominatorIn[271]), (sel[256] | DenominatorIn[270]), (sel[255] | DenominatorIn[269]), (sel[254] | DenominatorIn[268]), (sel[253] | DenominatorIn[267]), gnd_wire, (sel[251] | DenominatorIn[264]), (sel[250] | DenominatorIn[263]), (sel[249] | DenominatorIn[262]), (sel[248] | DenominatorIn[261]), (sel[247] | DenominatorIn[260]), (sel[246] | DenominatorIn[259]), (sel[245] | DenominatorIn[258]), (sel[244] | DenominatorIn[257]), (sel[243] | DenominatorIn[256]), (sel[242] | DenominatorIn[255]), (sel[241] | DenominatorIn[254]), (sel[240] | DenominatorIn[253]), (sel[239] | DenominatorIn[252]), (sel[238] | DenominatorIn[251]), (sel[237] | DenominatorIn[250]), (sel[236] | DenominatorIn[249]), (sel[235] | DenominatorIn[248]
), gnd_wire, (sel[233] | DenominatorIn[245]), (sel[232] | DenominatorIn[244]), (sel[231] | DenominatorIn[243]), (sel[230] | DenominatorIn[242]), (sel[229] | DenominatorIn[241]), (sel[228] | DenominatorIn[240]), (sel[227] | DenominatorIn[239]), (sel[226] | DenominatorIn[238]), (sel[225] | DenominatorIn[237]), (sel[224] | DenominatorIn[236]), (sel[223] | DenominatorIn[235]), (sel[222] | DenominatorIn[234]), (sel[221] | DenominatorIn[233]), (sel[220] | DenominatorIn[232]), (sel[219] | DenominatorIn[231]), (sel[218] | DenominatorIn[230]), (sel[217] | DenominatorIn[229]), gnd_wire, (sel[215] | DenominatorIn[226]), (sel[214] | DenominatorIn[225]), (sel[213] | DenominatorIn[224]), (sel[212] | DenominatorIn[223]), (sel[211] | DenominatorIn[222]), (sel[210] | DenominatorIn[221]), (sel[209] | DenominatorIn[220]), (sel[208] | DenominatorIn[219]), (sel[207] | DenominatorIn[218]), (sel[206] | DenominatorIn[217]), (sel[205] | DenominatorIn[216]), (sel[204] | DenominatorIn[215]), (sel[203] | DenominatorIn[214]), (sel[202] | DenominatorIn[213]), (sel[201] | DenominatorIn[212]), (sel[200] | DenominatorIn[211]), (sel[199] | DenominatorIn[210]), gnd_wire, (sel[197] | DenominatorIn[207]), (sel[196] | DenominatorIn[206]), (sel[195] | DenominatorIn[205]), (sel[194] | DenominatorIn[204]), (sel[193] | DenominatorIn[203]), (sel[192] | DenominatorIn[202]), (sel[191] | DenominatorIn[201]), (sel[190] | DenominatorIn[200]), (sel[189] | DenominatorIn[199]), (sel[188] | DenominatorIn[198]), (sel[187] | DenominatorIn[197]), (sel[186] | DenominatorIn[196]), (sel[185] | DenominatorIn[195]), (sel[184] | DenominatorIn[194]), (sel[183] | DenominatorIn[193]), (sel[182] | DenominatorIn[192]), (sel[181] | DenominatorIn[191]), gnd_wire, (sel[179] | DenominatorIn[188]), (sel[178] | DenominatorIn[187]), (sel[177] | DenominatorIn[186]), (sel[176] | DenominatorIn[185]), (sel[175] | DenominatorIn[184]), (sel[174] | DenominatorIn[183]), (sel[173] | DenominatorIn[182]), (sel[172] | DenominatorIn[181]), (sel[171] | DenominatorIn[180]), (sel[170] | DenominatorIn[179]
), (sel[169] | DenominatorIn[178]), (sel[168] | DenominatorIn[177]), (sel[167] | DenominatorIn[176]), (sel[166] | DenominatorIn[175]), (sel[165] | DenominatorIn[174]), (sel[164] | DenominatorIn[173]), (sel[163] | DenominatorIn[172]), gnd_wire, (sel[161] | DenominatorIn[169]), (sel[160] | DenominatorIn[168]), (sel[159] | DenominatorIn[167]), (sel[158] | DenominatorIn[166]), (sel[157] | DenominatorIn[165]), (sel[156] | DenominatorIn[164]), (sel[155] | DenominatorIn[163]), (sel[154] | DenominatorIn[162]), (sel[153] | DenominatorIn[161]), (sel[152] | DenominatorIn[160]), (sel[151] | DenominatorIn[159]), (sel[150] | DenominatorIn[158]), (sel[149] | DenominatorIn[157]), (sel[148] | DenominatorIn[156]), (sel[147] | DenominatorIn[155]), (sel[146] | DenominatorIn[154]), (sel[145] | DenominatorIn[153]), gnd_wire, (sel[143] | DenominatorIn[150]), (sel[142] | DenominatorIn[149]), (sel[141] | DenominatorIn[148]), (sel[140] | DenominatorIn[147]), (sel[139] | DenominatorIn[146]), (sel[138] | DenominatorIn[145]), (sel[137] | DenominatorIn[144]), (sel[136] | DenominatorIn[143]), (sel[135] | DenominatorIn[142]), (sel[134] | DenominatorIn[141]), (sel[133] | DenominatorIn[140]), (sel[132] | DenominatorIn[139]), (sel[131] | DenominatorIn[138]), (sel[130] | DenominatorIn[137]), (sel[129] | DenominatorIn[136]), (sel[128] | DenominatorIn[135]), (sel[127] | DenominatorIn[134]), gnd_wire, (sel[125] | DenominatorIn[131]), (sel[124] | DenominatorIn[130]), (sel[123] | DenominatorIn[129]), (sel[122] | DenominatorIn[128]), (sel[121] | DenominatorIn[127]), (sel[120] | DenominatorIn[126]), (sel[119] | DenominatorIn[125]), (sel[118] | DenominatorIn[124]), (sel[117] | DenominatorIn[123]), (sel[116] | DenominatorIn[122]), (sel[115] | DenominatorIn[121]), (sel[114] | DenominatorIn[120]), (sel[113] | DenominatorIn[119]), (sel[112] | DenominatorIn[118]), (sel[111] | DenominatorIn[117]), (sel[110] | DenominatorIn[116]), (sel[109] | DenominatorIn[115]), gnd_wire, (sel[107] | DenominatorIn[112]), (sel[106] | DenominatorIn[111]), (sel[105] | DenominatorIn[110]
), (sel[104] | DenominatorIn[109]), (sel[103] | DenominatorIn[108]), (sel[102] | DenominatorIn[107]), (sel[101] | DenominatorIn[106]), (sel[100] | DenominatorIn[105]), (sel[99] | DenominatorIn[104]), (sel[98] | DenominatorIn[103]), (sel[97] | DenominatorIn[102]), (sel[96] | DenominatorIn[101]), (sel[95] | DenominatorIn[100]), (sel[94] | DenominatorIn[99]), (sel[93] | DenominatorIn[98]), (sel[92] | DenominatorIn[97]), (sel[91] | DenominatorIn[96]), gnd_wire, (sel[89] | DenominatorIn[93]), (sel[88] | DenominatorIn[92]), (sel[87] | DenominatorIn[91]), (sel[86] | DenominatorIn[90]), (sel[85] | DenominatorIn[89]), (sel[84] | DenominatorIn[88]), (sel[83] | DenominatorIn[87]), (sel[82] | DenominatorIn[86]), (sel[81] | DenominatorIn[85]), (sel[80] | DenominatorIn[84]), (sel[79] | DenominatorIn[83]), (sel[78] | DenominatorIn[82]), (sel[77] | DenominatorIn[81]), (sel[76] | DenominatorIn[80]), (sel[75] | DenominatorIn[79]), (sel[74] | DenominatorIn[78]), (sel[73] | DenominatorIn[77]), gnd_wire, (sel[71] | DenominatorIn[74]), (sel[70] | DenominatorIn[73]), (sel[69] | DenominatorIn[72]), (sel[68] | DenominatorIn[71]), (sel[67] | DenominatorIn[70]), (sel[66] | DenominatorIn[69]), (sel[65] | DenominatorIn[68]), (sel[64] | DenominatorIn[67]), (sel[63] | DenominatorIn[66]), (sel[62] | DenominatorIn[65]), (sel[61] | DenominatorIn[64]), (sel[60] | DenominatorIn[63]), (sel[59] | DenominatorIn[62]), (sel[58] | DenominatorIn[61]), (sel[57] | DenominatorIn[60]), (sel[56] | DenominatorIn[59]), (sel[55] | DenominatorIn[58]), gnd_wire, (sel[53] | DenominatorIn[55]), (sel[52] | DenominatorIn[54]), (sel[51] | DenominatorIn[53]), (sel[50] | DenominatorIn[52]), (sel[49] | DenominatorIn[51]), (sel[48] | DenominatorIn[50]), (sel[47] | DenominatorIn[49]), (sel[46] | DenominatorIn[48]), (sel[45] | DenominatorIn[47]), (sel[44] | DenominatorIn[46]), (sel[43] | DenominatorIn[45]), (sel[42] | DenominatorIn[44]), (sel[41] | DenominatorIn[43]), (sel[40] | DenominatorIn[42]), (sel[39] | DenominatorIn[41]), (sel[38] | DenominatorIn[40]), (sel[37] | DenominatorIn[39]
), gnd_wire, (sel[35] | DenominatorIn[36]), (sel[34] | DenominatorIn[35]), (sel[33] | DenominatorIn[34]), (sel[32] | DenominatorIn[33]), (sel[31] | DenominatorIn[32]), (sel[30] | DenominatorIn[31]), (sel[29] | DenominatorIn[30]), (sel[28] | DenominatorIn[29]), (sel[27] | DenominatorIn[28]), (sel[26] | DenominatorIn[27]), (sel[25] | DenominatorIn[26]), (sel[24] | DenominatorIn[25]), (sel[23] | DenominatorIn[24]), (sel[22] | DenominatorIn[23]), (sel[21] | DenominatorIn[22]), (sel[20] | DenominatorIn[21]), (sel[19] | DenominatorIn[20]), gnd_wire, (sel[17] | DenominatorIn[17]), (sel[16] | DenominatorIn[16]), (sel[15] | DenominatorIn[15]), (sel[14] | DenominatorIn[14]), (sel[13] | DenominatorIn[13]), (sel[12] | DenominatorIn[12]), (sel[11] | DenominatorIn[11]), (sel[10] | DenominatorIn[10]), (sel[9] | DenominatorIn[9]), (sel[8] | DenominatorIn[8]), (sel[7] | DenominatorIn[7]), (sel[6] | DenominatorIn[6]), (sel[5] | DenominatorIn[5]), (sel[4] | DenominatorIn[4]), (sel[3] | DenominatorIn[3]), (sel[2] | DenominatorIn[2]), (sel[1] | DenominatorIn[1])},
		selnose = {(~ nose[929]), (~ nose[928]), (~ nose[927]), (~ nose[926]), (~ nose[925]), (~ nose[924]), (~ nose[923]), (~ nose[922]), (~ nose[921]), (~ nose[920]), (~ nose[919]), (~ nose[918]), ((~ nose[917]) | sel[557]), ((~ nose[916]) | sel[556]), ((~ nose[915]) | sel[555]), ((~ nose[914]) | sel[554]), ((~ nose[913]) | sel[553]), ((~ nose[912]) | sel[552]), ((~ nose[911]) | sel[551]), ((~ nose[910]) | sel[550]), ((~ nose[909]) | sel[549]), ((~ nose[908]) | sel[548]), ((~ nose[907]) | sel[547]), ((~ nose[906]) | sel[546]), ((~ nose[905]) | sel[545]), ((~ nose[904]) | sel[544]), ((~ nose[903]) | sel[543]), ((~ nose[902]) | sel[542]), ((~ nose[901]) | sel[541]), ((~ nose[900]) | sel[540]), (~ nose[899]), (~ nose[898]), (~ nose[897]), (~ nose[896]), (~ nose[895]), (~ nose[894]), (~ nose[893]), (~ nose[892]), (~ nose[891]), (~ nose[890]), (~ nose[889]), (~ nose[888]), ((~ nose[887]) | sel[539]), ((~ nose[886]) | sel[538]), ((~ nose[885]) | sel[537]), ((~ nose[884]) | sel[536]), ((~ nose[883]) | sel[535]), ((~ nose[882]) | sel[534]), ((~ nose[881]) | sel[533]), ((~ nose[880]) | sel[532]), ((~ nose[879]) | sel[531]), ((~ nose[878]) | sel[530]), ((~ nose[877]) | sel[529]), ((~ nose[876]) | sel[528]), ((~ nose[875]) | sel[527]), ((~ nose[874]) | sel[526]), ((~ nose[873]) | sel[525]), ((~ nose[872]) | sel[524]), ((~ nose[871]) | sel[523]), ((~ nose[870]) | sel[522]), (~ nose[869]), (~ nose[868]), (~ nose[867]), (~ nose[866]), (~ nose[865]), (~ nose[864]), (~ nose[863]), (~ nose[862]), (~ nose[861]), (~ nose[860]), (~ nose[859]), (~ nose[858]), ((~ nose[857]) | sel[521]), ((~ nose[856]) | sel[520]), ((~ nose[855]) | sel[519]), ((~ nose[854]) | sel[518]), ((~ nose[853]) | sel[517]), ((~ nose[852]) | sel[516]), ((~ nose[851]) | sel[515]), ((~ nose[850]) | sel[514]), ((~ nose[849]) | sel[513]), ((~ nose[848]) | sel[512]), ((~ nose[847]) | sel[511]), ((~ nose[846]) | sel[510]), ((~ nose[845]) | sel[509]), ((~ nose[844]) | sel[508]), ((~ nose[843]) | sel[507]), ((~ nose[842]) | sel[506]), ((~ nose[841]) | sel[505]), ((~ nose[840]
) | sel[504]), (~ nose[839]), (~ nose[838]), (~ nose[837]), (~ nose[836]), (~ nose[835]), (~ nose[834]), (~ nose[833]), (~ nose[832]), (~ nose[831]), (~ nose[830]), (~ nose[829]), (~ nose[828]), ((~ nose[827]) | sel[503]), ((~ nose[826]) | sel[502]), ((~ nose[825]) | sel[501]), ((~ nose[824]) | sel[500]), ((~ nose[823]) | sel[499]), ((~ nose[822]) | sel[498]), ((~ nose[821]) | sel[497]), ((~ nose[820]) | sel[496]), ((~ nose[819]) | sel[495]), ((~ nose[818]) | sel[494]), ((~ nose[817]) | sel[493]), ((~ nose[816]) | sel[492]), ((~ nose[815]) | sel[491]), ((~ nose[814]) | sel[490]), ((~ nose[813]) | sel[489]), ((~ nose[812]) | sel[488]), ((~ nose[811]) | sel[487]), ((~ nose[810]) | sel[486]), (~ nose[809]), (~ nose[808]), (~ nose[807]), (~ nose[806]), (~ nose[805]), (~ nose[804]), (~ nose[803]), (~ nose[802]), (~ nose[801]), (~ nose[800]), (~ nose[799]), (~ nose[798]), ((~ nose[797]) | sel[485]), ((~ nose[796]) | sel[484]), ((~ nose[795]) | sel[483]), ((~ nose[794]) | sel[482]), ((~ nose[793]) | sel[481]), ((~ nose[792]) | sel[480]), ((~ nose[791]) | sel[479]), ((~ nose[790]) | sel[478]), ((~ nose[789]) | sel[477]), ((~ nose[788]) | sel[476]), ((~ nose[787]) | sel[475]), ((~ nose[786]) | sel[474]), ((~ nose[785]) | sel[473]), ((~ nose[784]) | sel[472]), ((~ nose[783]) | sel[471]), ((~ nose[782]) | sel[470]), ((~ nose[781]) | sel[469]), ((~ nose[780]) | sel[468]), (~ nose[779]), (~ nose[778]), (~ nose[777]), (~ nose[776]), (~ nose[775]), (~ nose[774]), (~ nose[773]), (~ nose[772]), (~ nose[771]), (~ nose[770]), (~ nose[769]), (~ nose[768]), ((~ nose[767]) | sel[467]), ((~ nose[766]) | sel[466]), ((~ nose[765]) | sel[465]), ((~ nose[764]) | sel[464]), ((~ nose[763]) | sel[463]), ((~ nose[762]) | sel[462]), ((~ nose[761]) | sel[461]), ((~ nose[760]) | sel[460]), ((~ nose[759]) | sel[459]), ((~ nose[758]) | sel[458]), ((~ nose[757]) | sel[457]), ((~ nose[756]) | sel[456]), ((~ nose[755]) | sel[455]), ((~ nose[754]) | sel[454]), ((~ nose[753]) | sel[453]), ((~ nose[752]) | sel[452]), ((~ nose[751]) | sel[451]), ((~ nose[750]
) | sel[450]), (~ nose[749]), (~ nose[748]), (~ nose[747]), (~ nose[746]), (~ nose[745]), (~ nose[744]), (~ nose[743]), (~ nose[742]), (~ nose[741]), (~ nose[740]), (~ nose[739]), (~ nose[738]), ((~ nose[737]) | sel[449]), ((~ nose[736]) | sel[448]), ((~ nose[735]) | sel[447]), ((~ nose[734]) | sel[446]), ((~ nose[733]) | sel[445]), ((~ nose[732]) | sel[444]), ((~ nose[731]) | sel[443]), ((~ nose[730]) | sel[442]), ((~ nose[729]) | sel[441]), ((~ nose[728]) | sel[440]), ((~ nose[727]) | sel[439]), ((~ nose[726]) | sel[438]), ((~ nose[725]) | sel[437]), ((~ nose[724]) | sel[436]), ((~ nose[723]) | sel[435]), ((~ nose[722]) | sel[434]), ((~ nose[721]) | sel[433]), ((~ nose[720]) | sel[432]), (~ nose[719]), (~ nose[718]), (~ nose[717]), (~ nose[716]), (~ nose[715]), (~ nose[714]), (~ nose[713]), (~ nose[712]), (~ nose[711]), (~ nose[710]), (~ nose[709]), (~ nose[708]), ((~ nose[707]) | sel[431]), ((~ nose[706]) | sel[430]), ((~ nose[705]) | sel[429]), ((~ nose[704]) | sel[428]), ((~ nose[703]) | sel[427]), ((~ nose[702]) | sel[426]), ((~ nose[701]) | sel[425]), ((~ nose[700]) | sel[424]), ((~ nose[699]) | sel[423]), ((~ nose[698]) | sel[422]), ((~ nose[697]) | sel[421]), ((~ nose[696]) | sel[420]), ((~ nose[695]) | sel[419]), ((~ nose[694]) | sel[418]), ((~ nose[693]) | sel[417]), ((~ nose[692]) | sel[416]), ((~ nose[691]) | sel[415]), ((~ nose[690]) | sel[414]), (~ nose[689]), (~ nose[688]), (~ nose[687]), (~ nose[686]), (~ nose[685]), (~ nose[684]), (~ nose[683]), (~ nose[682]), (~ nose[681]), (~ nose[680]), (~ nose[679]), (~ nose[678]), ((~ nose[677]) | sel[413]), ((~ nose[676]) | sel[412]), ((~ nose[675]) | sel[411]), ((~ nose[674]) | sel[410]), ((~ nose[673]) | sel[409]), ((~ nose[672]) | sel[408]), ((~ nose[671]) | sel[407]), ((~ nose[670]) | sel[406]), ((~ nose[669]) | sel[405]), ((~ nose[668]) | sel[404]), ((~ nose[667]) | sel[403]), ((~ nose[666]) | sel[402]), ((~ nose[665]) | sel[401]), ((~ nose[664]) | sel[400]), ((~ nose[663]) | sel[399]), ((~ nose[662]) | sel[398]), ((~ nose[661]) | sel[397]), ((~ nose[660]
) | sel[396]), (~ nose[659]), (~ nose[658]), (~ nose[657]), (~ nose[656]), (~ nose[655]), (~ nose[654]), (~ nose[653]), (~ nose[652]), (~ nose[651]), (~ nose[650]), (~ nose[649]), (~ nose[648]), ((~ nose[647]) | sel[395]), ((~ nose[646]) | sel[394]), ((~ nose[645]) | sel[393]), ((~ nose[644]) | sel[392]), ((~ nose[643]) | sel[391]), ((~ nose[642]) | sel[390]), ((~ nose[641]) | sel[389]), ((~ nose[640]) | sel[388]), ((~ nose[639]) | sel[387]), ((~ nose[638]) | sel[386]), ((~ nose[637]) | sel[385]), ((~ nose[636]) | sel[384]), ((~ nose[635]) | sel[383]), ((~ nose[634]) | sel[382]), ((~ nose[633]) | sel[381]), ((~ nose[632]) | sel[380]), ((~ nose[631]) | sel[379]), ((~ nose[630]) | sel[378]), (~ nose[629]), (~ nose[628]), (~ nose[627]), (~ nose[626]), (~ nose[625]), (~ nose[624]), (~ nose[623]), (~ nose[622]), (~ nose[621]), (~ nose[620]), (~ nose[619]), (~ nose[618]), ((~ nose[617]) | sel[377]), ((~ nose[616]) | sel[376]), ((~ nose[615]) | sel[375]), ((~ nose[614]) | sel[374]), ((~ nose[613]) | sel[373]), ((~ nose[612]) | sel[372]), ((~ nose[611]) | sel[371]), ((~ nose[610]) | sel[370]), ((~ nose[609]) | sel[369]), ((~ nose[608]) | sel[368]), ((~ nose[607]) | sel[367]), ((~ nose[606]) | sel[366]), ((~ nose[605]) | sel[365]), ((~ nose[604]) | sel[364]), ((~ nose[603]) | sel[363]), ((~ nose[602]) | sel[362]), ((~ nose[601]) | sel[361]), ((~ nose[600]) | sel[360]), (~ nose[599]), (~ nose[598]), (~ nose[597]), (~ nose[596]), (~ nose[595]), (~ nose[594]), (~ nose[593]), (~ nose[592]), (~ nose[591]), (~ nose[590]), (~ nose[589]), (~ nose[588]), ((~ nose[587]) | sel[359]), ((~ nose[586]) | sel[358]), ((~ nose[585]) | sel[357]), ((~ nose[584]) | sel[356]), ((~ nose[583]) | sel[355]), ((~ nose[582]) | sel[354]), ((~ nose[581]) | sel[353]), ((~ nose[580]) | sel[352]), ((~ nose[579]) | sel[351]), ((~ nose[578]) | sel[350]), ((~ nose[577]) | sel[349]), ((~ nose[576]) | sel[348]), ((~ nose[575]) | sel[347]), ((~ nose[574]) | sel[346]), ((~ nose[573]) | sel[345]), ((~ nose[572]) | sel[344]), ((~ nose[571]) | sel[343]), ((~ nose[570]
) | sel[342]), (~ nose[569]), (~ nose[568]), (~ nose[567]), (~ nose[566]), (~ nose[565]), (~ nose[564]), (~ nose[563]), (~ nose[562]), (~ nose[561]), (~ nose[560]), (~ nose[559]), (~ nose[558]), ((~ nose[557]) | sel[341]), ((~ nose[556]) | sel[340]), ((~ nose[555]) | sel[339]), ((~ nose[554]) | sel[338]), ((~ nose[553]) | sel[337]), ((~ nose[552]) | sel[336]), ((~ nose[551]) | sel[335]), ((~ nose[550]) | sel[334]), ((~ nose[549]) | sel[333]), ((~ nose[548]) | sel[332]), ((~ nose[547]) | sel[331]), ((~ nose[546]) | sel[330]), ((~ nose[545]) | sel[329]), ((~ nose[544]) | sel[328]), ((~ nose[543]) | sel[327]), ((~ nose[542]) | sel[326]), ((~ nose[541]) | sel[325]), ((~ nose[540]) | sel[324]), (~ nose[539]), (~ nose[538]), (~ nose[537]), (~ nose[536]), (~ nose[535]), (~ nose[534]), (~ nose[533]), (~ nose[532]), (~ nose[531]), (~ nose[530]), (~ nose[529]), (~ nose[528]), ((~ nose[527]) | sel[323]), ((~ nose[526]) | sel[322]), ((~ nose[525]) | sel[321]), ((~ nose[524]) | sel[320]), ((~ nose[523]) | sel[319]), ((~ nose[522]) | sel[318]), ((~ nose[521]) | sel[317]), ((~ nose[520]) | sel[316]), ((~ nose[519]) | sel[315]), ((~ nose[518]) | sel[314]), ((~ nose[517]) | sel[313]), ((~ nose[516]) | sel[312]), ((~ nose[515]) | sel[311]), ((~ nose[514]) | sel[310]), ((~ nose[513]) | sel[309]), ((~ nose[512]) | sel[308]), ((~ nose[511]) | sel[307]), ((~ nose[510]) | sel[306]), (~ nose[509]), (~ nose[508]), (~ nose[507]), (~ nose[506]), (~ nose[505]), (~ nose[504]), (~ nose[503]), (~ nose[502]), (~ nose[501]), (~ nose[500]), (~ nose[499]), (~ nose[498]), ((~ nose[497]) | sel[305]), ((~ nose[496]) | sel[304]), ((~ nose[495]) | sel[303]), ((~ nose[494]) | sel[302]), ((~ nose[493]) | sel[301]), ((~ nose[492]) | sel[300]), ((~ nose[491]) | sel[299]), ((~ nose[490]) | sel[298]), ((~ nose[489]) | sel[297]), ((~ nose[488]) | sel[296]), ((~ nose[487]) | sel[295]), ((~ nose[486]) | sel[294]), ((~ nose[485]) | sel[293]), ((~ nose[484]) | sel[292]), ((~ nose[483]) | sel[291]), ((~ nose[482]) | sel[290]), ((~ nose[481]) | sel[289]), ((~ nose[480]
) | sel[288]), (~ nose[479]), (~ nose[478]), (~ nose[477]), (~ nose[476]), (~ nose[475]), (~ nose[474]), (~ nose[473]), (~ nose[472]), (~ nose[471]), (~ nose[470]), (~ nose[469]), (~ nose[468]), ((~ nose[467]) | sel[287]), ((~ nose[466]) | sel[286]), ((~ nose[465]) | sel[285]), ((~ nose[464]) | sel[284]), ((~ nose[463]) | sel[283]), ((~ nose[462]) | sel[282]), ((~ nose[461]) | sel[281]), ((~ nose[460]) | sel[280]), ((~ nose[459]) | sel[279]), ((~ nose[458]) | sel[278]), ((~ nose[457]) | sel[277]), ((~ nose[456]) | sel[276]), ((~ nose[455]) | sel[275]), ((~ nose[454]) | sel[274]), ((~ nose[453]) | sel[273]), ((~ nose[452]) | sel[272]), ((~ nose[451]) | sel[271]), ((~ nose[450]) | sel[270]), (~ nose[449]), (~ nose[448]), (~ nose[447]), (~ nose[446]), (~ nose[445]), (~ nose[444]), (~ nose[443]), (~ nose[442]), (~ nose[441]), (~ nose[440]), (~ nose[439]), (~ nose[438]), ((~ nose[437]) | sel[269]), ((~ nose[436]) | sel[268]), ((~ nose[435]) | sel[267]), ((~ nose[434]) | sel[266]), ((~ nose[433]) | sel[265]), ((~ nose[432]) | sel[264]), ((~ nose[431]) | sel[263]), ((~ nose[430]) | sel[262]), ((~ nose[429]) | sel[261]), ((~ nose[428]) | sel[260]), ((~ nose[427]) | sel[259]), ((~ nose[426]) | sel[258]), ((~ nose[425]) | sel[257]), ((~ nose[424]) | sel[256]), ((~ nose[423]) | sel[255]), ((~ nose[422]) | sel[254]), ((~ nose[421]) | sel[253]), ((~ nose[420]) | sel[252]), (~ nose[419]), (~ nose[418]), (~ nose[417]), (~ nose[416]), (~ nose[415]), (~ nose[414]), (~ nose[413]), (~ nose[412]), (~ nose[411]), (~ nose[410]), (~ nose[409]), (~ nose[408]), ((~ nose[407]) | sel[251]), ((~ nose[406]) | sel[250]), ((~ nose[405]) | sel[249]), ((~ nose[404]) | sel[248]), ((~ nose[403]) | sel[247]), ((~ nose[402]) | sel[246]), ((~ nose[401]) | sel[245]), ((~ nose[400]) | sel[244]), ((~ nose[399]) | sel[243]), ((~ nose[398]) | sel[242]), ((~ nose[397]) | sel[241]), ((~ nose[396]) | sel[240]), ((~ nose[395]) | sel[239]), ((~ nose[394]) | sel[238]), ((~ nose[393]) | sel[237]), ((~ nose[392]) | sel[236]), ((~ nose[391]) | sel[235]), ((~ nose[390]
) | sel[234]), (~ nose[389]), (~ nose[388]), (~ nose[387]), (~ nose[386]), (~ nose[385]), (~ nose[384]), (~ nose[383]), (~ nose[382]), (~ nose[381]), (~ nose[380]), (~ nose[379]), (~ nose[378]), ((~ nose[377]) | sel[233]), ((~ nose[376]) | sel[232]), ((~ nose[375]) | sel[231]), ((~ nose[374]) | sel[230]), ((~ nose[373]) | sel[229]), ((~ nose[372]) | sel[228]), ((~ nose[371]) | sel[227]), ((~ nose[370]) | sel[226]), ((~ nose[369]) | sel[225]), ((~ nose[368]) | sel[224]), ((~ nose[367]) | sel[223]), ((~ nose[366]) | sel[222]), ((~ nose[365]) | sel[221]), ((~ nose[364]) | sel[220]), ((~ nose[363]) | sel[219]), ((~ nose[362]) | sel[218]), ((~ nose[361]) | sel[217]), ((~ nose[360]) | sel[216]), (~ nose[359]), (~ nose[358]), (~ nose[357]), (~ nose[356]), (~ nose[355]), (~ nose[354]), (~ nose[353]), (~ nose[352]), (~ nose[351]), (~ nose[350]), (~ nose[349]), (~ nose[348]), ((~ nose[347]) | sel[215]), ((~ nose[346]) | sel[214]), ((~ nose[345]) | sel[213]), ((~ nose[344]) | sel[212]), ((~ nose[343]) | sel[211]), ((~ nose[342]) | sel[210]), ((~ nose[341]) | sel[209]), ((~ nose[340]) | sel[208]), ((~ nose[339]) | sel[207]), ((~ nose[338]) | sel[206]), ((~ nose[337]) | sel[205]), ((~ nose[336]) | sel[204]), ((~ nose[335]) | sel[203]), ((~ nose[334]) | sel[202]), ((~ nose[333]) | sel[201]), ((~ nose[332]) | sel[200]), ((~ nose[331]) | sel[199]), ((~ nose[330]) | sel[198]), (~ nose[329]), (~ nose[328]), (~ nose[327]), (~ nose[326]), (~ nose[325]), (~ nose[324]), (~ nose[323]), (~ nose[322]), (~ nose[321]), (~ nose[320]), (~ nose[319]), (~ nose[318]), ((~ nose[317]) | sel[197]), ((~ nose[316]) | sel[196]), ((~ nose[315]) | sel[195]), ((~ nose[314]) | sel[194]), ((~ nose[313]) | sel[193]), ((~ nose[312]) | sel[192]), ((~ nose[311]) | sel[191]), ((~ nose[310]) | sel[190]), ((~ nose[309]) | sel[189]), ((~ nose[308]) | sel[188]), ((~ nose[307]) | sel[187]), ((~ nose[306]) | sel[186]), ((~ nose[305]) | sel[185]), ((~ nose[304]) | sel[184]), ((~ nose[303]) | sel[183]), ((~ nose[302]) | sel[182]), ((~ nose[301]) | sel[181]), ((~ nose[300]
) | sel[180]), (~ nose[299]), (~ nose[298]), (~ nose[297]), (~ nose[296]), (~ nose[295]), (~ nose[294]), (~ nose[293]), (~ nose[292]), (~ nose[291]), (~ nose[290]), (~ nose[289]), (~ nose[288]), ((~ nose[287]) | sel[179]), ((~ nose[286]) | sel[178]), ((~ nose[285]) | sel[177]), ((~ nose[284]) | sel[176]), ((~ nose[283]) | sel[175]), ((~ nose[282]) | sel[174]), ((~ nose[281]) | sel[173]), ((~ nose[280]) | sel[172]), ((~ nose[279]) | sel[171]), ((~ nose[278]) | sel[170]), ((~ nose[277]) | sel[169]), ((~ nose[276]) | sel[168]), ((~ nose[275]) | sel[167]), ((~ nose[274]) | sel[166]), ((~ nose[273]) | sel[165]), ((~ nose[272]) | sel[164]), ((~ nose[271]) | sel[163]), ((~ nose[270]) | sel[162]), (~ nose[269]), (~ nose[268]), (~ nose[267]), (~ nose[266]), (~ nose[265]), (~ nose[264]), (~ nose[263]), (~ nose[262]), (~ nose[261]), (~ nose[260]), (~ nose[259]), (~ nose[258]), ((~ nose[257]) | sel[161]), ((~ nose[256]) | sel[160]), ((~ nose[255]) | sel[159]), ((~ nose[254]) | sel[158]), ((~ nose[253]) | sel[157]), ((~ nose[252]) | sel[156]), ((~ nose[251]) | sel[155]), ((~ nose[250]) | sel[154]), ((~ nose[249]) | sel[153]), ((~ nose[248]) | sel[152]), ((~ nose[247]) | sel[151]), ((~ nose[246]) | sel[150]), ((~ nose[245]) | sel[149]), ((~ nose[244]) | sel[148]), ((~ nose[243]) | sel[147]), ((~ nose[242]) | sel[146]), ((~ nose[241]) | sel[145]), ((~ nose[240]) | sel[144]), (~ nose[239]), (~ nose[238]), (~ nose[237]), (~ nose[236]), (~ nose[235]), (~ nose[234]), (~ nose[233]), (~ nose[232]), (~ nose[231]), (~ nose[230]), (~ nose[229]), (~ nose[228]), ((~ nose[227]) | sel[143]), ((~ nose[226]) | sel[142]), ((~ nose[225]) | sel[141]), ((~ nose[224]) | sel[140]), ((~ nose[223]) | sel[139]), ((~ nose[222]) | sel[138]), ((~ nose[221]) | sel[137]), ((~ nose[220]) | sel[136]), ((~ nose[219]) | sel[135]), ((~ nose[218]) | sel[134]), ((~ nose[217]) | sel[133]), ((~ nose[216]) | sel[132]), ((~ nose[215]) | sel[131]), ((~ nose[214]) | sel[130]), ((~ nose[213]) | sel[129]), ((~ nose[212]) | sel[128]), ((~ nose[211]) | sel[127]), ((~ nose[210]
) | sel[126]), (~ nose[209]), (~ nose[208]), (~ nose[207]), (~ nose[206]), (~ nose[205]), (~ nose[204]), (~ nose[203]), (~ nose[202]), (~ nose[201]), (~ nose[200]), (~ nose[199]), (~ nose[198]), ((~ nose[197]) | sel[125]), ((~ nose[196]) | sel[124]), ((~ nose[195]) | sel[123]), ((~ nose[194]) | sel[122]), ((~ nose[193]) | sel[121]), ((~ nose[192]) | sel[120]), ((~ nose[191]) | sel[119]), ((~ nose[190]) | sel[118]), ((~ nose[189]) | sel[117]), ((~ nose[188]) | sel[116]), ((~ nose[187]) | sel[115]), ((~ nose[186]) | sel[114]), ((~ nose[185]) | sel[113]), ((~ nose[184]) | sel[112]), ((~ nose[183]) | sel[111]), ((~ nose[182]) | sel[110]), ((~ nose[181]) | sel[109]), ((~ nose[180]) | sel[108]), (~ nose[179]), (~ nose[178]), (~ nose[177]), (~ nose[176]), (~ nose[175]), (~ nose[174]), (~ nose[173]), (~ nose[172]), (~ nose[171]), (~ nose[170]), (~ nose[169]), (~ nose[168]), ((~ nose[167]) | sel[107]), ((~ nose[166]) | sel[106]), ((~ nose[165]) | sel[105]), ((~ nose[164]) | sel[104]), ((~ nose[163]) | sel[103]), ((~ nose[162]) | sel[102]), ((~ nose[161]) | sel[101]), ((~ nose[160]) | sel[100]), ((~ nose[159]) | sel[99]), ((~ nose[158]) | sel[98]), ((~ nose[157]) | sel[97]), ((~ nose[156]) | sel[96]), ((~ nose[155]) | sel[95]), ((~ nose[154]) | sel[94]), ((~ nose[153]) | sel[93]), ((~ nose[152]) | sel[92]), ((~ nose[151]) | sel[91]), ((~ nose[150]) | sel[90]), (~ nose[149]), (~ nose[148]), (~ nose[147]), (~ nose[146]), (~ nose[145]), (~ nose[144]), (~ nose[143]), (~ nose[142]), (~ nose[141]), (~ nose[140]), (~ nose[139]), (~ nose[138]), ((~ nose[137]) | sel[89]), ((~ nose[136]) | sel[88]), ((~ nose[135]) | sel[87]), ((~ nose[134]) | sel[86]), ((~ nose[133]) | sel[85]), ((~ nose[132]) | sel[84]), ((~ nose[131]) | sel[83]), ((~ nose[130]) | sel[82]), ((~ nose[129]) | sel[81]), ((~ nose[128]) | sel[80]), ((~ nose[127]) | sel[79]), ((~ nose[126]) | sel[78]), ((~ nose[125]) | sel[77]), ((~ nose[124]) | sel[76]), ((~ nose[123]) | sel[75]), ((~ nose[122]) | sel[74]), ((~ nose[121]) | sel[73]), ((~ nose[120]) | sel[72]), (~ nose[119]
), (~ nose[118]), (~ nose[117]), (~ nose[116]), (~ nose[115]), (~ nose[114]), (~ nose[113]), (~ nose[112]), (~ nose[111]), (~ nose[110]), (~ nose[109]), (~ nose[108]), ((~ nose[107]) | sel[71]), ((~ nose[106]) | sel[70]), ((~ nose[105]) | sel[69]), ((~ nose[104]) | sel[68]), ((~ nose[103]) | sel[67]), ((~ nose[102]) | sel[66]), ((~ nose[101]) | sel[65]), ((~ nose[100]) | sel[64]), ((~ nose[99]) | sel[63]), ((~ nose[98]) | sel[62]), ((~ nose[97]) | sel[61]), ((~ nose[96]) | sel[60]), ((~ nose[95]) | sel[59]), ((~ nose[94]) | sel[58]), ((~ nose[93]) | sel[57]), ((~ nose[92]) | sel[56]), ((~ nose[91]) | sel[55]), ((~ nose[90]) | sel[54]), (~ nose[89]), (~ nose[88]), (~ nose[87]), (~ nose[86]), (~ nose[85]), (~ nose[84]), (~ nose[83]), (~ nose[82]), (~ nose[81]), (~ nose[80]), (~ nose[79]), (~ nose[78]), ((~ nose[77]) | sel[53]), ((~ nose[76]) | sel[52]), ((~ nose[75]) | sel[51]), ((~ nose[74]) | sel[50]), ((~ nose[73]) | sel[49]), ((~ nose[72]) | sel[48]), ((~ nose[71]) | sel[47]), ((~ nose[70]) | sel[46]), ((~ nose[69]) | sel[45]), ((~ nose[68]) | sel[44]), ((~ nose[67]) | sel[43]), ((~ nose[66]) | sel[42]), ((~ nose[65]) | sel[41]), ((~ nose[64]) | sel[40]), ((~ nose[63]) | sel[39]), ((~ nose[62]) | sel[38]), ((~ nose[61]) | sel[37]), ((~ nose[60]) | sel[36]), (~ nose[59]), (~ nose[58]), (~ nose[57]), (~ nose[56]), (~ nose[55]), (~ nose[54]), (~ nose[53]), (~ nose[52]), (~ nose[51]), (~ nose[50]), (~ nose[49]), (~ nose[48]), ((~ nose[47]) | sel[35]), ((~ nose[46]) | sel[34]), ((~ nose[45]) | sel[33]), ((~ nose[44]) | sel[32]), ((~ nose[43]) | sel[31]), ((~ nose[42]) | sel[30]), ((~ nose[41]) | sel[29]), ((~ nose[40]) | sel[28]), ((~ nose[39]) | sel[27]), ((~ nose[38]) | sel[26]), ((~ nose[37]) | sel[25]), ((~ nose[36]) | sel[24]), ((~ nose[35]) | sel[23]), ((~ nose[34]) | sel[22]), ((~ nose[33]) | sel[21]), ((~ nose[32]) | sel[20]), ((~ nose[31]) | sel[19]), ((~ nose[30]) | sel[18]), (~ nose[29]), (~ nose[28]), (~ nose[27]), (~ nose[26]), (~ nose[25]), (~ nose[24]), (~ nose[23]), (~ nose[22]), (~ nose[21]), (~ nose[20]
), (~ nose[19]), (~ nose[18]), ((~ nose[17]) | sel[17]), ((~ nose[16]) | sel[16]), ((~ nose[15]) | sel[15]), ((~ nose[14]) | sel[14]), ((~ nose[13]) | sel[13]), ((~ nose[12]) | sel[12]), ((~ nose[11]) | sel[11]), ((~ nose[10]) | sel[10]), ((~ nose[9]) | sel[9]), ((~ nose[8]) | sel[8]), ((~ nose[7]) | sel[7]), ((~ nose[6]) | sel[6]), ((~ nose[5]) | sel[5]), ((~ nose[4]) | sel[4]), ((~ nose[3]) | sel[3]), ((~ nose[2]) | sel[2]), ((~ nose[1]) | sel[1]), ((~ nose[0]) | sel[0])},
		StageIn = StageIn_tmp,
		StageIn_tmp = {StageOut[569:551], DFFStage[151:133], StageOut[531:475], DFFStage[132:114], StageOut[455:399], DFFStage[113:95], StageOut[379:323], DFFStage[94:76], StageOut[303:266], DFFStage[75:57], StageOut[246:190], DFFStage[56:38], StageOut[170:114], DFFStage[37:19], StageOut[94:38], DFFStage[18:0], StageOut[18:0], {19{1'b0}}},
		StageOut = {(({StageIn[568:551], NumeratorIn[870]} & {19{selnose[899]}}) | (prestg[569:551] & {19{(~ selnose[899])}})), (({StageIn[549:532], NumeratorIn[841]} & {19{selnose[868]}}) | (prestg[550:532] & {19{(~ selnose[868])}})), (({StageIn[530:513], NumeratorIn[812]} & {19{selnose[837]}}) | (prestg[531:513] & {19{(~ selnose[837])}})), (({StageIn[511:494], NumeratorIn[783]} & {19{selnose[806]}}) | (prestg[512:494] & {19{(~ selnose[806])}})), (({StageIn[492:475], NumeratorIn[754]} & {19{selnose[775]}}) | (prestg[493:475] & {19{(~ selnose[775])}})), (({StageIn[473:456], NumeratorIn[725]} & {19{selnose[744]}}) | (prestg[474:456] & {19{(~ selnose[744])}})), (({StageIn[454:437], NumeratorIn[696]} & {19{selnose[713]}}) | (prestg[455:437] & {19{(~ selnose[713])}})), (({StageIn[435:418], NumeratorIn[667]} & {19{selnose[682]}}) | (prestg[436:418] & {19{(~ selnose[682])}})), (({StageIn[416:399], NumeratorIn[638]} & {19{selnose[651]}}) | (prestg[417:399] & {19{(~ selnose[651])}})), (({StageIn[397:380], NumeratorIn[609]} & {19{selnose[620]}}) | (prestg[398:380] & {19{(~ selnose[620])}})), (({StageIn[378:361], NumeratorIn[580]} & {19{selnose[589]}}) | (prestg[379:361] & {19{(~ selnose[589])}})), (({StageIn[359:342], NumeratorIn[551]} & {19{selnose[558]}}) | (prestg[360:342] & {19{(~ selnose[558])}})), (({StageIn[340:323], NumeratorIn[522]} & {19{selnose[527]}}) | (prestg[341:323] & {19{(~ selnose[527])}})), (({StageIn[321:304], NumeratorIn[493]} & {19{selnose[496]}}) | (prestg[322:304] & {19{(~ selnose[496])}})), (({StageIn[302:285], NumeratorIn[464]} & {19{selnose[465]}}) | (prestg[303:285] & {19{(~ selnose[465])}})), (({StageIn[283:266], NumeratorIn[435]} & {19{selnose[434]}}) | (prestg[284:266] & {19{(~ selnose[434])}})), (({StageIn[264:247], NumeratorIn[406]} & {19{selnose[403]}}) | (prestg[265:247] & {19{(~ selnose[403])}})), (({StageIn[245:228], NumeratorIn[377]} & {19{selnose[372]}}) | (prestg[246:228] & {19{(~ selnose[372])}})), (({StageIn[226:209], NumeratorIn[348]} & {19{selnose[341]}}) | (prestg[227:209] & {19{(~ selnose[341]
)}})), (({StageIn[207:190], NumeratorIn[319]} & {19{selnose[310]}}) | (prestg[208:190] & {19{(~ selnose[310])}})), (({StageIn[188:171], NumeratorIn[290]} & {19{selnose[279]}}) | (prestg[189:171] & {19{(~ selnose[279])}})), (({StageIn[169:152], NumeratorIn[261]} & {19{selnose[248]}}) | (prestg[170:152] & {19{(~ selnose[248])}})), (({StageIn[150:133], NumeratorIn[232]} & {19{selnose[217]}}) | (prestg[151:133] & {19{(~ selnose[217])}})), (({StageIn[131:114], NumeratorIn[203]} & {19{selnose[186]}}) | (prestg[132:114] & {19{(~ selnose[186])}})), (({StageIn[112:95], NumeratorIn[174]} & {19{selnose[155]}}) | (prestg[113:95] & {19{(~ selnose[155])}})), (({StageIn[93:76], NumeratorIn[145]} & {19{selnose[124]}}) | (prestg[94:76] & {19{(~ selnose[124])}})), (({StageIn[74:57], NumeratorIn[116]} & {19{selnose[93]}}) | (prestg[75:57] & {19{(~ selnose[93])}})), (({StageIn[55:38], NumeratorIn[87]} & {19{selnose[62]}}) | (prestg[56:38] & {19{(~ selnose[62])}})), (({StageIn[36:19], NumeratorIn[58]} & {19{selnose[31]}}) | (prestg[37:19] & {19{(~ selnose[31])}})), (({StageIn[17:0], NumeratorIn[29]} & {19{selnose[0]}}) | (prestg[18:0] & {19{(~ selnose[0])}}))},
		vcc_wire = 1'b1;
endmodule //LPMDiv30_18_alt_u_div


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="SUB" LPM_WIDTH=18 cin dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="ADD" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=18 cin dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END


//lpm_add_sub DEVICE_FAMILY="Cyclone IV E" LPM_DIRECTION="ADD" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=30 cin dataa datab result
//VERSION_BEGIN 18.0 cbx_cycloneii 2018:04:24:18:04:18:SJ cbx_lpm_add_sub 2018:04:24:18:04:18:SJ cbx_mgl 2018:04:24:18:08:49:SJ cbx_nadder 2018:04:24:18:04:18:SJ cbx_stratix 2018:04:24:18:04:18:SJ cbx_stratixii 2018:04:24:18:04:18:SJ  VERSION_END

//synthesis_resources = lut 491 reg 792 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  LPMDiv30_18_sign_div_unsign
	( 
	clock,
	denominator,
	numerator,
	quotient,
	remainder) /* synthesis synthesis_clearbox=1 */;
	input   clock;
	input   [17:0]  denominator;
	input   [29:0]  numerator;
	output   [29:0]  quotient;
	output   [17:0]  remainder;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [17:0]   wire_divider_den_out;
	wire  [29:0]   wire_divider_quotient;
	wire  [17:0]   wire_divider_remainder;
	reg	[0:0]	DFF_Num_Sign0;
	reg	[0:0]	DFF_Num_Sign1;
	reg	[0:0]	DFF_Num_Sign2;
	reg	[0:0]	DFF_Num_Sign3;
	reg	[0:0]	DFF_Num_Sign4;
	reg	[0:0]	DFF_Num_Sign5;
	reg	[0:0]	DFF_Num_Sign6;
	reg	[0:0]	DFF_Num_Sign7;
	reg	[0:0]	DFF_q_is_neg0;
	reg	[0:0]	DFF_q_is_neg1;
	reg	[0:0]	DFF_q_is_neg2;
	reg	[0:0]	DFF_q_is_neg3;
	reg	[0:0]	DFF_q_is_neg4;
	reg	[0:0]	DFF_q_is_neg5;
	reg	[0:0]	DFF_q_is_neg6;
	reg	[0:0]	DFF_q_is_neg7;
	wire	[18:0]	wire_adder_result_int;
	wire	wire_adder_cin;
	wire	[17:0]	wire_adder_dataa;
	wire	[17:0]	wire_adder_datab;
	wire	[17:0]	wire_adder_result;
	wire	[18:0]	wire_compl_adder1_result_int;
	wire	wire_compl_adder1_cin;
	wire	[17:0]	wire_compl_adder1_dataa;
	wire	[17:0]	wire_compl_adder1_datab;
	wire	[17:0]	wire_compl_adder1_result;
	wire	[30:0]	wire_compl_adder_2_result_int;
	wire	wire_compl_adder_2_cin;
	wire	[29:0]	wire_compl_adder_2_dataa;
	wire	[29:0]	wire_compl_adder_2_datab;
	wire	[29:0]	wire_compl_adder_2_result;
	wire aclr;
	wire  [17:0]  adder_out;
	wire clken;
	wire  [17:0]  den_choice;
	wire  gnd_wire;
	wire  [29:0]  neg_num;
	wire  [29:0]  neg_quot;
	wire  [29:0]  norm_num;
	wire  [29:0]  num_choice;
	wire  [17:0]  pre_neg_den;
	wire  [29:0]  pre_neg_quot;
	wire  [29:0]  pre_quot;
	wire  [29:0]  protect_quotient;
	wire  [17:0]  protect_remainder;
	wire  q_is_neg;
	wire  vcc_wire;
	wire  [17:0]  zero_wire;
	wire  [29:0]  zero_wire_2;

	LPMDiv30_18_alt_u_div   divider
	( 
	.clock(clock),
	.den_out(wire_divider_den_out),
	.denominator(den_choice),
	.numerator(norm_num),
	.quotient(wire_divider_quotient),
	.remainder(wire_divider_remainder));
	// synopsys translate_off
	initial
		DFF_Num_Sign0 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFF_Num_Sign0 <= 1'b0;
		else if  (clken == 1'b1)   DFF_Num_Sign0 <= DFF_Num_Sign1[0:0];
	// synopsys translate_off
	initial
		DFF_Num_Sign1 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFF_Num_Sign1 <= 1'b0;
		else if  (clken == 1'b1)   DFF_Num_Sign1 <= DFF_Num_Sign2[0:0];
	// synopsys translate_off
	initial
		DFF_Num_Sign2 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFF_Num_Sign2 <= 1'b0;
		else if  (clken == 1'b1)   DFF_Num_Sign2 <= DFF_Num_Sign3[0:0];
	// synopsys translate_off
	initial
		DFF_Num_Sign3 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFF_Num_Sign3 <= 1'b0;
		else if  (clken == 1'b1)   DFF_Num_Sign3 <= DFF_Num_Sign4[0:0];
	// synopsys translate_off
	initial
		DFF_Num_Sign4 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFF_Num_Sign4 <= 1'b0;
		else if  (clken == 1'b1)   DFF_Num_Sign4 <= DFF_Num_Sign5[0:0];
	// synopsys translate_off
	initial
		DFF_Num_Sign5 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFF_Num_Sign5 <= 1'b0;
		else if  (clken == 1'b1)   DFF_Num_Sign5 <= DFF_Num_Sign6[0:0];
	// synopsys translate_off
	initial
		DFF_Num_Sign6 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFF_Num_Sign6 <= 1'b0;
		else if  (clken == 1'b1)   DFF_Num_Sign6 <= DFF_Num_Sign7[0:0];
	// synopsys translate_off
	initial
		DFF_Num_Sign7 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFF_Num_Sign7 <= 1'b0;
		else if  (clken == 1'b1)   DFF_Num_Sign7 <= num_choice[29];
	// synopsys translate_off
	initial
		DFF_q_is_neg0 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFF_q_is_neg0 <= 1'b0;
		else if  (clken == 1'b1)   DFF_q_is_neg0 <= DFF_q_is_neg1[0:0];
	// synopsys translate_off
	initial
		DFF_q_is_neg1 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFF_q_is_neg1 <= 1'b0;
		else if  (clken == 1'b1)   DFF_q_is_neg1 <= DFF_q_is_neg2[0:0];
	// synopsys translate_off
	initial
		DFF_q_is_neg2 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFF_q_is_neg2 <= 1'b0;
		else if  (clken == 1'b1)   DFF_q_is_neg2 <= DFF_q_is_neg3[0:0];
	// synopsys translate_off
	initial
		DFF_q_is_neg3 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFF_q_is_neg3 <= 1'b0;
		else if  (clken == 1'b1)   DFF_q_is_neg3 <= DFF_q_is_neg4[0:0];
	// synopsys translate_off
	initial
		DFF_q_is_neg4 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFF_q_is_neg4 <= 1'b0;
		else if  (clken == 1'b1)   DFF_q_is_neg4 <= DFF_q_is_neg5[0:0];
	// synopsys translate_off
	initial
		DFF_q_is_neg5 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFF_q_is_neg5 <= 1'b0;
		else if  (clken == 1'b1)   DFF_q_is_neg5 <= DFF_q_is_neg6[0:0];
	// synopsys translate_off
	initial
		DFF_q_is_neg6 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFF_q_is_neg6 <= 1'b0;
		else if  (clken == 1'b1)   DFF_q_is_neg6 <= DFF_q_is_neg7[0:0];
	// synopsys translate_off
	initial
		DFF_q_is_neg7 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) DFF_q_is_neg7 <= 1'b0;
		else if  (clken == 1'b1)   DFF_q_is_neg7 <= q_is_neg;
	assign
		wire_adder_result_int = {wire_adder_dataa, 1'b0} - {wire_adder_datab, ( !wire_adder_cin )};
	assign
		wire_adder_result = wire_adder_result_int[18:1];
	assign
		wire_adder_cin = gnd_wire,
		wire_adder_dataa = wire_divider_den_out,
		wire_adder_datab = protect_remainder;
	assign
		wire_compl_adder1_result_int = {wire_compl_adder1_dataa, wire_compl_adder1_cin} + {wire_compl_adder1_datab, wire_compl_adder1_cin};
	assign
		wire_compl_adder1_result = wire_compl_adder1_result_int[18:1];
	assign
		wire_compl_adder1_cin = vcc_wire,
		wire_compl_adder1_dataa = (~ denominator),
		wire_compl_adder1_datab = zero_wire;
	assign
		wire_compl_adder_2_result_int = {wire_compl_adder_2_dataa, wire_compl_adder_2_cin} + {wire_compl_adder_2_datab, wire_compl_adder_2_cin};
	assign
		wire_compl_adder_2_result = wire_compl_adder_2_result_int[30:1];
	assign
		wire_compl_adder_2_cin = vcc_wire,
		wire_compl_adder_2_dataa = (~ pre_quot),
		wire_compl_adder_2_datab = zero_wire_2;
	assign
		aclr = 1'b0,
		adder_out = wire_adder_result,
		clken = 1'b1,
		den_choice = ((denominator & {18{(~ denominator[17])}}) | (pre_neg_den & {18{denominator[17]}})),
		gnd_wire = 1'b0,
		neg_num = (~ num_choice),
		neg_quot = (~ protect_quotient),
		norm_num = ((num_choice & {30{(~ num_choice[29])}}) | (neg_num & {30{num_choice[29]}})),
		num_choice = numerator,
		pre_neg_den = wire_compl_adder1_result,
		pre_neg_quot = wire_compl_adder_2_result,
		pre_quot = ((protect_quotient & {30{(~ DFF_Num_Sign0[0:0])}}) | (neg_quot & {30{DFF_Num_Sign0[0:0]}})),
		protect_quotient = wire_divider_quotient,
		protect_remainder = wire_divider_remainder,
		q_is_neg = denominator[17],
		quotient = ((pre_quot & {30{(~ DFF_q_is_neg0[0:0])}}) | (pre_neg_quot & {30{DFF_q_is_neg0[0:0]}})),
		remainder = ((protect_remainder & {18{(~ DFF_Num_Sign0[0:0])}}) | (adder_out & {18{DFF_Num_Sign0[0:0]}})),
		vcc_wire = 1'b1,
		zero_wire = {18{1'b0}},
		zero_wire_2 = {30{1'b0}};
endmodule //LPMDiv30_18_sign_div_unsign

//synthesis_resources = lut 491 reg 792 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  LPMDiv30_18_lpm_divide
	( 
	clock,
	denom,
	numer,
	quotient,
	remain) /* synthesis synthesis_clearbox=1 */;
	input   clock;
	input   [17:0]  denom;
	input   [29:0]  numer;
	output   [29:0]  quotient;
	output   [17:0]  remain;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [29:0]   wire_divider_quotient;
	wire  [17:0]   wire_divider_remainder;
	wire  [29:0]  numer_tmp;

	LPMDiv30_18_sign_div_unsign   divider
	( 
	.clock(clock),
	.denominator(denom),
	.numerator(numer_tmp),
	.quotient(wire_divider_quotient),
	.remainder(wire_divider_remainder));
	assign
		numer_tmp = numer,
		quotient = wire_divider_quotient,
		remain = wire_divider_remainder;
endmodule //LPMDiv30_18_lpm_divide
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module LPMDiv30_18 (
	clock,
	denom,
	numer,
	quotient,
	remain)/* synthesis synthesis_clearbox = 1 */;

	input	  clock;
	input	[17:0]  denom;
	input	[29:0]  numer;
	output	[29:0]  quotient;
	output	[17:0]  remain;

	wire [29:0] sub_wire0;
	wire [17:0] sub_wire1;
	wire [29:0] quotient = sub_wire0[29:0];
	wire [17:0] remain = sub_wire1[17:0];

	LPMDiv30_18_lpm_divide	LPMDiv30_18_lpm_divide_component (
				.clock (clock),
				.denom (denom),
				.numer (numer),
				.quotient (sub_wire0),
				.remain (sub_wire1));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
// Retrieval info: PRIVATE: PRIVATE_LPM_REMAINDERPOSITIVE STRING "TRUE"
// Retrieval info: PRIVATE: PRIVATE_MAXIMIZE_SPEED NUMERIC "6"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: USING_PIPELINE NUMERIC "1"
// Retrieval info: PRIVATE: VERSION_NUMBER NUMERIC "2"
// Retrieval info: PRIVATE: new_diagram STRING "1"
// Retrieval info: LIBRARY: lpm lpm.lpm_components.all
// Retrieval info: CONSTANT: LPM_DREPRESENTATION STRING "SIGNED"
// Retrieval info: CONSTANT: LPM_HINT STRING "MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE"
// Retrieval info: CONSTANT: LPM_NREPRESENTATION STRING "SIGNED"
// Retrieval info: CONSTANT: LPM_PIPELINE NUMERIC "8"
// Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_DIVIDE"
// Retrieval info: CONSTANT: LPM_WIDTHD NUMERIC "18"
// Retrieval info: CONSTANT: LPM_WIDTHN NUMERIC "30"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL "clock"
// Retrieval info: USED_PORT: denom 0 0 18 0 INPUT NODEFVAL "denom[17..0]"
// Retrieval info: USED_PORT: numer 0 0 30 0 INPUT NODEFVAL "numer[29..0]"
// Retrieval info: USED_PORT: quotient 0 0 30 0 OUTPUT NODEFVAL "quotient[29..0]"
// Retrieval info: USED_PORT: remain 0 0 18 0 OUTPUT NODEFVAL "remain[17..0]"
// Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @denom 0 0 18 0 denom 0 0 18 0
// Retrieval info: CONNECT: @numer 0 0 30 0 numer 0 0 30 0
// Retrieval info: CONNECT: quotient 0 0 30 0 @quotient 0 0 30 0
// Retrieval info: CONNECT: remain 0 0 18 0 @remain 0 0 18 0
// Retrieval info: GEN_FILE: TYPE_NORMAL LPMDiv30_18.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL LPMDiv30_18.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL LPMDiv30_18.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL LPMDiv30_18.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL LPMDiv30_18_inst.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL LPMDiv30_18_bb.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL LPMDiv30_18_syn.v TRUE
// Retrieval info: LIB_FILE: lpm
