

================================================================
== Vivado HLS Report for 'get_total_vegetation'
================================================================
* Date:           Wed Mar 18 11:34:08 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 5.499 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    28802|    28802| 1.440 ms | 1.440 ms |  28802|  28802|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- get_total_vegetation_label0  |    28800|    28800|         2|          1|          1|  28800|    yes   |
        +-------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i24 [ 0, %newFuncRoot ], [ %select_ln123, %get_total_vegetation_label0 ]" [./wd_stage_1.h:123]   --->   Operation 6 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i15 [ 0, %newFuncRoot ], [ %i, %get_total_vegetation_label0 ]"   --->   Operation 7 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (2.31ns)   --->   "%icmp_ln122 = icmp eq i15 %i_0_i_i, -3968" [./wd_stage_1.h:122]   --->   Operation 8 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 28800, i64 28800, i64 28800)"   --->   Operation 9 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.94ns)   --->   "%i = add i15 %i_0_i_i, 1" [./wd_stage_1.h:122]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln122, label %.preheader.exitStub, label %get_total_vegetation_label0" [./wd_stage_1.h:122]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i15 %i_0_i_i to i64" [./wd_stage_1.h:123]   --->   Operation 12 'zext' 'zext_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%img_in_data_V_addr = getelementptr [57600 x i8]* %img_in_data_V, i64 0, i64 %zext_ln123" [./wd_stage_1.h:123]   --->   Operation 13 'getelementptr' 'img_in_data_V_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (3.25ns)   --->   "%img_in_data_V_load = load i8* %img_in_data_V_addr, align 1" [./wd_stage_1.h:123]   --->   Operation 14 'load' 'img_in_data_V_load' <Predicate = (!icmp_ln122)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>

State 3 <SV = 2> <Delay = 5.49>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([28 x i8]* @p_str7) nounwind" [./wd_stage_1.h:123]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([28 x i8]* @p_str7)" [./wd_stage_1.h:123]   --->   Operation 16 'specregionbegin' 'tmp' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_1.h:123]   --->   Operation 17 'specpipeline' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 18 [1/2] (3.25ns)   --->   "%img_in_data_V_load = load i8* %img_in_data_V_addr, align 1" [./wd_stage_1.h:123]   --->   Operation 18 'load' 'img_in_data_V_load' <Predicate = (!icmp_ln122)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_3 : Operation 19 [1/1] (1.55ns)   --->   "%icmp_ln895 = icmp eq i8 %img_in_data_V_load, 0" [./wd_stage_1.h:123]   --->   Operation 19 'icmp' 'icmp_ln895' <Predicate = (!icmp_ln122)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (2.31ns)   --->   "%total1_V = add i24 %p_Val2_s, 256" [./wd_stage_1.h:124]   --->   Operation 20 'add' 'total1_V' <Predicate = (!icmp_ln122)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.69ns)   --->   "%select_ln123 = select i1 %icmp_ln895, i24 %p_Val2_s, i24 %total1_V" [./wd_stage_1.h:123]   --->   Operation 21 'select' 'select_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([28 x i8]* @p_str7, i32 %tmp)" [./wd_stage_1.h:124]   --->   Operation 22 'specregionend' 'empty' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br label %0" [./wd_stage_1.h:122]   --->   Operation 23 'br' <Predicate = (!icmp_ln122)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "ret i24 %p_Val2_s" [./wd_stage_1.h:123]   --->   Operation 24 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__', ./wd_stage_1.h:123) with incoming values : ('select_ln123', ./wd_stage_1.h:123) [4]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./wd_stage_1.h:122) [5]  (0 ns)
	'getelementptr' operation ('img_in_data_V_addr', ./wd_stage_1.h:123) [15]  (0 ns)
	'load' operation ('img_in_data_V_load', ./wd_stage_1.h:123) on array 'img_in_data_V' [16]  (3.25 ns)

 <State 3>: 5.5ns
The critical path consists of the following:
	'load' operation ('img_in_data_V_load', ./wd_stage_1.h:123) on array 'img_in_data_V' [16]  (3.25 ns)
	'icmp' operation ('icmp_ln895', ./wd_stage_1.h:123) [17]  (1.55 ns)
	'select' operation ('select_ln123', ./wd_stage_1.h:123) [19]  (0.694 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
