#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Sat Sep  5 20:36:12 2020
# Process ID: 11422
# Log file: /home/daniel/Xilinx/SEG7_Display/planAhead_run_2/planAhead.log
# Journal file: /home/daniel/Xilinx/SEG7_Display/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/daniel/Xilinx/SEG7_Display/pa.fromHdl.tcl
# create_project -name SEG7_Display -dir "/home/daniel/Xilinx/SEG7_Display/planAhead_run_2" -part xc3s50atq144-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "DisplayNumber.ucf" [current_fileset -constrset]
Adding file '/home/daniel/Xilinx/SEG7_Display/DisplayNumber.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {DisplayNumber.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top DisplayNumber $srcset
# add_files [list {DisplayNumber.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s50atq144-4
Using Verific elaboration
Parsing VHDL file "/home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/daniel/Xilinx/SEG7_Display/DisplayNumber.v" into library work
INFO: [Designutils 20-910] Reading macro library /home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [/home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [/home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from /home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s50a/ClockRegion.xml
Loading clock buffers from /home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s50a/ClockBuffers.xml
Loading package from /home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s50a/tq144/Package.xml
Loading io standards from /home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/xc3s50a/tq144/SSORules.xml
Loading list of drcs for the architecture : /home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library /home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
INFO: [Timing 38-34] Done reading timing library /home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
Parsing UCF File [/home/daniel/Xilinx/SEG7_Display/DisplayNumber.ucf]
Finished Parsing UCF File [/home/daniel/Xilinx/SEG7_Display/DisplayNumber.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: f26b8038
open_rtl_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2907.535 ; gain = 143.180
update_compile_order -fileset sim_1
refresh_design
Using Verific elaboration
Parsing VHDL file "/home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "/home/daniel/Xilinx/SEG7_Display/DisplayNumber.v" into library work
INFO: [Designutils 20-910] Reading macro library /home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [/home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [/home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3a/hd_int_macros.edn]
INFO: [Timing 38-77] Reading timing library /home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
INFO: [Timing 38-34] Done reading timing library /home/daniel/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
Parsing UCF File [/home/daniel/Xilinx/SEG7_Display/DisplayNumber.ucf]
Finished Parsing UCF File [/home/daniel/Xilinx/SEG7_Display/DisplayNumber.ucf]
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2912.180 ; gain = 0.000
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See /home/daniel/Xilinx/SEG7_Display/planAhead_pid11422.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Sep  5 23:45:03 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
