@W: MT530 :"e:\3122008883\j3122008883_slc\hdl\cyq_slc.v":19:4:19:9|Found inferred clock cyq_74HC112|clk which controls 1 sequential elements including Q. This clock has no specified timing constraint which may adversely impact design performance. 
