<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Jun 25 14:36:24 2021" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="kintex7" DEVICE="7k160t" NAME="CSSTE" PACKAGE="ffg676" SPEEDGRADE="-2L"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="RSTN" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_RSTN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SAnti_jitter_0" PORT="RSTN"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_100mhz" SIGIS="clk" SIGNAME="External_Ports_clk_100mhz">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SAnti_jitter_0" PORT="clk"/>
        <CONNECTION INSTANCE="SSeg7_Dev_0" PORT="clk"/>
        <CONNECTION INSTANCE="MIO_BUS_0" PORT="clk"/>
        <CONNECTION INSTANCE="clk_div_0" PORT="clk"/>
        <CONNECTION INSTANCE="util_vector_logic_1" PORT="Op1"/>
        <CONNECTION INSTANCE="VGA_0" PORT="clk_100m"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="BTN_y" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_BTN_y">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SAnti_jitter_0" PORT="Key_y"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="SW" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_SW">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SAnti_jitter_0" PORT="SW"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="seg_clk" SIGIS="clk" SIGNAME="SSeg7_Dev_0_seg_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SSeg7_Dev_0" PORT="seg_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="seg_clrn" SIGIS="undef" SIGNAME="SSeg7_Dev_0_seg_clrn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SSeg7_Dev_0" PORT="seg_clrn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SEG_PEN" SIGIS="undef" SIGNAME="SSeg7_Dev_0_SEG_PEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SSeg7_Dev_0" PORT="SEG_PEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="seg_sout" SIGIS="undef" SIGNAME="SSeg7_Dev_0_seg_sout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SSeg7_Dev_0" PORT="seg_sout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HSYNC" SIGIS="undef" SIGNAME="VGA_0_hs">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_0" PORT="hs"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="VSYNC" SIGIS="undef" SIGNAME="VGA_0_vs">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_0" PORT="vs"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="Green" RIGHT="0" SIGIS="undef" SIGNAME="VGA_0_vga_g">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_0" PORT="vga_g"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="Red" RIGHT="0" SIGIS="undef" SIGNAME="VGA_0_vga_r">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_0" PORT="vga_r"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="Blue" RIGHT="0" SIGIS="undef" SIGNAME="VGA_0_vga_b">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VGA_0" PORT="vga_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led_clrn" SIGIS="undef" SIGNAME="SPIO_0_led_clrn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPIO_0" PORT="led_clrn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led_sout" SIGIS="undef" SIGNAME="SPIO_0_led_sout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPIO_0" PORT="led_sout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="LED_PEN" SIGIS="undef" SIGNAME="SPIO_0_LED_PEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPIO_0" PORT="LED_PEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="O" NAME="led_clk" SIGIS="clk" SIGNAME="SPIO_0_led_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SPIO_0" PORT="led_clk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="7" FULLNAME="/B2_0" HWVERSION="1.1" INSTANCE="B2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlconstant_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="1" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="B2_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/B64_0" HWVERSION="1.1" INSTANCE="B64_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="64"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0000000000000000"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="B64_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_8CH32_0" PORT="LES"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/Counter_x_0" HWVERSION="1.0" INSTANCE="Counter_x_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Counter_x" VLNV="xilinx.com:user:Counter_x:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_Counter_x_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk0" SIGIS="undef" SIGNAME="DIV6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIV6" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk1" SIGIS="undef" SIGNAME="DIV9_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIV9" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk2" SIGIS="undef" SIGNAME="DIV11_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIV11" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="counter0_OUT" SIGIS="undef" SIGNAME="Counter_x_0_counter0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="counter0_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="counter1_OUT" SIGIS="undef" SIGNAME="Counter_x_0_counter1_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="counter1_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="counter2_OUT" SIGIS="undef" SIGNAME="Counter_x_0_counter2_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="counter2_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="counter_we" SIGIS="undef" SIGNAME="MIO_BUS_0_counter_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="counter_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="SAnti_jitter_0_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SAnti_jitter_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="counter_ch" RIGHT="0" SIGIS="undef" SIGNAME="SPIO_0_counter_set">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPIO_0" PORT="counter_set"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="counter_out" RIGHT="0" SIGIS="undef" SIGNAME="Counter_x_0_counter_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="counter_out"/>
            <CONNECTION INSTANCE="Multi_8CH32_0" PORT="data3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="counter_val" RIGHT="0" SIGIS="undef" SIGNAME="MIO_BUS_0_Peripheral_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="Peripheral_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/DIV1" HWVERSION="1.0" INSTANCE="DIV1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="1"/>
        <PARAMETER NAME="DIN_TO" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlslice_0_10"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="clk_div_0_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_div_0" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="DIV1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="clk_25m"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/DIV11" HWVERSION="1.0" INSTANCE="DIV11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="11"/>
        <PARAMETER NAME="DIN_TO" VALUE="11"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlslice_0_7"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="clk_div_0_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_div_0" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="DIV11_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Counter_x_0" PORT="clk2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/DIV20" HWVERSION="1.0" INSTANCE="DIV20" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="20"/>
        <PARAMETER NAME="DIN_TO" VALUE="20"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlslice_0_6"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="clk_div_0_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_div_0" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="DIV20_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SSeg7_Dev_0" PORT="Start"/>
            <CONNECTION INSTANCE="SPIO_0" PORT="Start"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/DIV25" HWVERSION="1.0" INSTANCE="DIV25" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="25"/>
        <PARAMETER NAME="DIN_TO" VALUE="25"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlslice_0_9"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="clk_div_0_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_div_0" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="DIV25_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SSeg7_Dev_0" PORT="flash"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/DIV31_31" HWVERSION="2.1" INSTANCE="DIV31_31" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="32"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="64"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlconcat_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="clk_div_0_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_div_0" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="clk_div_0_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_div_0" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="DIV31_31_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_8CH32_0" PORT="point_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/DIV6" HWVERSION="1.0" INSTANCE="DIV6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="6"/>
        <PARAMETER NAME="DIN_TO" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlslice_0_5"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="clk_div_0_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_div_0" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="DIV6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Counter_x_0" PORT="clk0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/DIV9" HWVERSION="1.0" INSTANCE="DIV9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="9"/>
        <PARAMETER NAME="DIN_TO" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlslice_0_8"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="clk_div_0_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_div_0" PORT="clkdiv"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="DIV9_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Counter_x_0" PORT="clk1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/MIO_BUS_0" HWVERSION="1.0" INSTANCE="MIO_BUS_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MIO_BUS" VLNV="xilinx.com:user:MIO_BUS:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_MIO_BUS_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="GPIOe0000000_we" SIGIS="undef" SIGNAME="MIO_BUS_0_GPIOe0000000_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_8CH32_0" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="GPIOf0000000_we" SIGIS="undef" SIGNAME="MIO_BUS_0_GPIOf0000000_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPIO_0" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="counter0_out" SIGIS="undef" SIGNAME="Counter_x_0_counter0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Counter_x_0" PORT="counter0_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="counter1_out" SIGIS="undef" SIGNAME="Counter_x_0_counter1_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Counter_x_0" PORT="counter1_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="counter2_out" SIGIS="undef" SIGNAME="Counter_x_0_counter2_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Counter_x_0" PORT="counter2_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="counter_we" SIGIS="undef" SIGNAME="MIO_BUS_0_counter_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Counter_x_0" PORT="counter_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_ram_we" SIGIS="undef" SIGNAME="MIO_BUS_0_data_ram_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAM_Data" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_w" SIGIS="undef" SIGNAME="Pipeline_CPU_0_MemRW_Mem">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="MemRW_Mem"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="SAnti_jitter_0_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SAnti_jitter_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="BTN" RIGHT="0" SIGIS="undef" SIGNAME="SAnti_jitter_0_BTN_OK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SAnti_jitter_0" PORT="BTN_OK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Cpu_data2bus" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="Data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Cpu_data4bus" RIGHT="0" SIGIS="undef" SIGNAME="MIO_BUS_0_Cpu_data4bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_8CH32_0" PORT="data6"/>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="Data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Peripheral_in" RIGHT="0" SIGIS="undef" SIGNAME="MIO_BUS_0_Peripheral_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_8CH32_0" PORT="Data0"/>
            <CONNECTION INSTANCE="SPIO_0" PORT="P_Data"/>
            <CONNECTION INSTANCE="Counter_x_0" PORT="counter_val"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="SW" RIGHT="0" SIGIS="undef" SIGNAME="SAnti_jitter_0_SW_OK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SAnti_jitter_0" PORT="SW_OK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addr_bus" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Addr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="Addr_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="counter_out" RIGHT="0" SIGIS="undef" SIGNAME="Counter_x_0_counter_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Counter_x_0" PORT="counter_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="led_out" RIGHT="0" SIGIS="undef" SIGNAME="SPIO_0_LED_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SPIO_0" PORT="LED_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="ram_addr" RIGHT="0" SIGIS="undef" SIGNAME="MIO_BUS_0_ram_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAM_Data" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ram_data_in" RIGHT="0" SIGIS="undef" SIGNAME="MIO_BUS_0_ram_data_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAM_Data" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ram_data_out" RIGHT="0" SIGIS="undef" SIGNAME="RAM_Data_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAM_Data" PORT="spo"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/Multi_8CH32_0" HWVERSION="1.0" INSTANCE="Multi_8CH32_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Multi_8CH32" VLNV="xilinx.com:user:Multi_8CH32:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_Multi_8CH32_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="MIO_BUS_0_GPIOe0000000_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="GPIOe0000000_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="SAnti_jitter_0_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SAnti_jitter_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Data0" RIGHT="0" SIGIS="undef" SIGNAME="MIO_BUS_0_Peripheral_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="Peripheral_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Disp_num" RIGHT="0" SIGIS="undef" SIGNAME="Multi_8CH32_0_Disp_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SSeg7_Dev_0" PORT="Hexs"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="LES" RIGHT="0" SIGIS="undef" SIGNAME="B64_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="B64_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="LE_out" RIGHT="0" SIGIS="undef" SIGNAME="Multi_8CH32_0_LE_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SSeg7_Dev_0" PORT="LES"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="Test" RIGHT="0" SIGIS="undef" SIGNAME="SW7_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SW7_5" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data1" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data2" RIGHT="0" SIGIS="undef" SIGNAME="ROM_B_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROM_B" PORT="spo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data3" RIGHT="0" SIGIS="undef" SIGNAME="Counter_x_0_counter_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Counter_x_0" PORT="counter_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data4" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Addr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="Addr_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data5" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="Data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data6" RIGHT="0" SIGIS="undef" SIGNAME="MIO_BUS_0_Cpu_data4bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="Cpu_data4bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="data7" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_PC_out_IF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="PC_out_IF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="point_in" RIGHT="0" SIGIS="undef" SIGNAME="DIV31_31_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIV31_31" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="point_out" RIGHT="0" SIGIS="undef" SIGNAME="Multi_8CH32_0_point_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SSeg7_Dev_0" PORT="point"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/PC11_2" HWVERSION="1.0" INSTANCE="PC11_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="11"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlslice_0_11"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_PC_out_IF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="PC_out_IF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="PC11_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROM_B" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/PC31_2" HWVERSION="1.0" INSTANCE="PC31_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlslice_0_12"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="30"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_PC_out_IF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="PC_out_IF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="29" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="PC31_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconcat_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/Pipeline_CPU_0" HWVERSION="1.0" INSTANCE="Pipeline_CPU_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Pipeline_CPU" VLNV="xilinx.com:user:Pipeline_CPU:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_Pipeline_CPU_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Data_in" RIGHT="0" SIGIS="undef" SIGNAME="MIO_BUS_0_Cpu_data4bus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="Cpu_data4bus"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_div_0_Clk_CPU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_div_0" PORT="Clk_CPU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="SAnti_jitter_0_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SAnti_jitter_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="inst_IF" RIGHT="0" SIGIS="undef" SIGNAME="ROM_B_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROM_B" PORT="spo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC_out_EX" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_PC_out_EX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="PC_Ex"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC_out_ID" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_PC_out_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="PC_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="inst_ID" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_inst_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="inst_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC_out_IF" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_PC_out_IF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_8CH32_0" PORT="data7"/>
            <CONNECTION INSTANCE="PC11_2" PORT="Din"/>
            <CONNECTION INSTANCE="PC31_2" PORT="Din"/>
            <CONNECTION INSTANCE="VGA_0" PORT="PC_IF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Addr_out" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Addr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_8CH32_0" PORT="data4"/>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="addr_bus"/>
            <CONNECTION INSTANCE="VGA_0" PORT="Addr_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Data_out" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="Cpu_data2bus"/>
            <CONNECTION INSTANCE="Multi_8CH32_0" PORT="data5"/>
            <CONNECTION INSTANCE="VGA_0" PORT="Data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Data_out_WB" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Data_out_WB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="Data_out_WB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MemRW_Mem" SIGIS="undef" SIGNAME="Pipeline_CPU_0_MemRW_Mem">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="mem_w"/>
            <CONNECTION INSTANCE="VGA_0" PORT="MemRW_Mem"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MemRW_EX" SIGIS="undef" SIGNAME="Pipeline_CPU_0_MemRW_EX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="MemRW_Ex"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="valid_IFID" SIGIS="undef" SIGNAME="Pipeline_CPU_0_valid_IFID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="valid_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC_out_IDEX" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="inst_out_IDEX" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_inst_out_IDEX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="inst_EX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="valid_out_IDEX" SIGIS="undef" SIGNAME="Pipeline_CPU_0_valid_out_IDEX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="valid_EX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Rd_addr_out_ID" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Rd_addr_out_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="Rd_addr_out_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Rs1_addr_ID" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Rs1_addr_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="Rs1_addr_out_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Rs2_addr_ID" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Rs2_addr_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="Rs2_addr_out_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Rs1_out_ID" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Rs1_out_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="Rs1_out_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Rs2_out_ID" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Rs2_out_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="Rs2_out_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Imm_out_ID" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Imm_out_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="Imm_out_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Rd_addr_out_IDEX" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="PC_out_EXMem" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_PC_out_EXMem">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="PC_Mem"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="inst_out_EXMem" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_inst_out_EXMem">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="inst_Mem"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="valid_out_EXMem" SIGIS="undef" SIGNAME="Pipeline_CPU_0_valid_out_EXMem">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="valid_Mem"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Rd_addr_out_EXMem" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="PC_out_MemWB" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_PC_out_MemWB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="PC_WB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="inst_out_MemWB" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_inst_out_MemWB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="inst_WB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="valid_out_MemWB" SIGIS="undef" SIGNAME="Pipeline_CPU_0_valid_out_MemWB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="valid_WB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Rd_addr_out_MemWB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="x0" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_x0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="x0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ra" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_ra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="ra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="sp" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_sp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="sp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gp" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_gp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="gp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="tp" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_tp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="tp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="t0" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_t0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="t0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="t1" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_t1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="t1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="t2" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_t2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="t2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s0" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="s0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s1" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="s1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a0" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_a0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="a0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a1" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_a1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="a1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a2" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_a2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="a2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a3" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_a3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="a3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a4" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_a4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="a4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a5" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_a5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="a5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a6" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_a6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="a6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a7" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_a7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="a7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s2" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="s2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s3" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="s3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s4" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="s4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s5" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="s5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s6" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="s6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s7" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="s7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s8" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="s8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s9" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="s9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s10" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="s10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s11" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="s11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="t3" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_t3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="t3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="t4" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_t4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="t4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="t5" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_t5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="t5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="t6" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_t6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="VGA_0" PORT="t6"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/RAM_Data" HWVERSION="8.0" INSTANCE="RAM_Data" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dist_mem_gen" VLNV="xilinx.com:ip:dist_mem_gen:8.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dist_mem_gen;v=v8_0;d=pg063-dist-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_HAS_CLK" VALUE="1"/>
        <PARAMETER NAME="C_HAS_D" VALUE="1"/>
        <PARAMETER NAME="C_HAS_DPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPRA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_I_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SPO" VALUE="1"/>
        <PARAMETER NAME="C_HAS_WE" VALUE="1"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="CSSTE_dist_mem_gen_0_1.mif"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_QCE_JOINED" VALUE="0"/>
        <PARAMETER NAME="C_QUALIFY_WE" VALUE="0"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="1"/>
        <PARAMETER NAME="C_REG_A_D_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_REG_DPRA_INPUT" VALUE="0"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="1"/>
        <PARAMETER NAME="depth" VALUE="1024"/>
        <PARAMETER NAME="data_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_dist_mem_gen_0_1"/>
        <PARAMETER NAME="memory_type" VALUE="single_port_ram"/>
        <PARAMETER NAME="input_options" VALUE="non_registered"/>
        <PARAMETER NAME="input_clock_enable" VALUE="false"/>
        <PARAMETER NAME="qualify_we_with_i_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="simple_dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="output_options" VALUE="non_registered"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="common_output_clk" VALUE="false"/>
        <PARAMETER NAME="single_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="common_output_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="simple_dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="coefficient_file" VALUE="../../../../../../COE/D_mem.coe"/>
        <PARAMETER NAME="default_data_radix" VALUE="16"/>
        <PARAMETER NAME="default_data" VALUE="0"/>
        <PARAMETER NAME="reset_qspo" VALUE="false"/>
        <PARAMETER NAME="reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qspo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="ce_overrides" VALUE="ce_overrides_sync_controls"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="9" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="MIO_BUS_0_ram_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="ram_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="MIO_BUS_0_ram_data_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="ram_data_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="MIO_BUS_0_data_ram_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="data_ram_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="spo" RIGHT="0" SIGIS="undef" SIGNAME="RAM_Data_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="ram_data_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/ROM_B" HWVERSION="8.0" INSTANCE="ROM_B" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dist_mem_gen" VLNV="xilinx.com:ip:dist_mem_gen:8.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dist_mem_gen;v=v8_0;d=pg063-dist-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_HAS_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_D" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPRA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_I_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SPO" VALUE="1"/>
        <PARAMETER NAME="C_HAS_WE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="CSSTE_dist_mem_gen_0_0.mif"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_QCE_JOINED" VALUE="0"/>
        <PARAMETER NAME="C_QUALIFY_WE" VALUE="0"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="1"/>
        <PARAMETER NAME="C_REG_A_D_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_REG_DPRA_INPUT" VALUE="0"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="1"/>
        <PARAMETER NAME="depth" VALUE="1024"/>
        <PARAMETER NAME="data_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_dist_mem_gen_0_0"/>
        <PARAMETER NAME="memory_type" VALUE="rom"/>
        <PARAMETER NAME="input_options" VALUE="non_registered"/>
        <PARAMETER NAME="input_clock_enable" VALUE="false"/>
        <PARAMETER NAME="qualify_we_with_i_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="simple_dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="output_options" VALUE="non_registered"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="common_output_clk" VALUE="false"/>
        <PARAMETER NAME="single_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="common_output_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="simple_dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="coefficient_file" VALUE="../../../../../../COE_hazard/I_mem.coe"/>
        <PARAMETER NAME="default_data_radix" VALUE="16"/>
        <PARAMETER NAME="default_data" VALUE="0"/>
        <PARAMETER NAME="reset_qspo" VALUE="false"/>
        <PARAMETER NAME="reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qspo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="ce_overrides" VALUE="ce_overrides_sync_controls"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="9" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="PC11_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC11_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="spo" RIGHT="0" SIGIS="undef" SIGNAME="ROM_B_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_8CH32_0" PORT="data2"/>
            <CONNECTION INSTANCE="VGA_0" PORT="inst_IF"/>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="inst_IF"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/SAnti_jitter_0" HWVERSION="1.0" INSTANCE="SAnti_jitter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SAnti_jitter" VLNV="xilinx.com:user:SAnti_jitter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_SAnti_jitter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="CR" SIGIS="undef"/>
        <PORT DIR="O" NAME="Key_ready" SIGIS="undef"/>
        <PORT DIR="I" NAME="RSTN" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_RSTN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RSTN"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="readn" SIGIS="undef"/>
        <PORT DIR="O" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="SAnti_jitter_0_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_div_0" PORT="rst"/>
            <CONNECTION INSTANCE="Counter_x_0" PORT="rst"/>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="rst"/>
            <CONNECTION INSTANCE="SPIO_0" PORT="rst"/>
            <CONNECTION INSTANCE="SSeg7_Dev_0" PORT="rst"/>
            <CONNECTION INSTANCE="Multi_8CH32_0" PORT="rst"/>
            <CONNECTION INSTANCE="VGA_0" PORT="rst"/>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="BTN_OK" RIGHT="0" SIGIS="undef" SIGNAME="SAnti_jitter_0_BTN_OK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="BTN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Key_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="Key_x" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="Key_y" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_BTN_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="BTN_y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="SW" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_SW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="SW_OK" RIGHT="0" SIGIS="undef" SIGNAME="SAnti_jitter_0_SW_OK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="SW"/>
            <CONNECTION INSTANCE="SW7_5" PORT="Din"/>
            <CONNECTION INSTANCE="SW8" PORT="Din"/>
            <CONNECTION INSTANCE="SW2" PORT="Din"/>
            <CONNECTION INSTANCE="SW0" PORT="Din"/>
            <CONNECTION INSTANCE="SW9" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="pulse_out" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/SPIO_0" HWVERSION="1.0" INSTANCE="SPIO_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SPIO" VLNV="xilinx.com:user:SPIO:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_SPIO_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="MIO_BUS_0_GPIOf0000000_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="GPIOf0000000_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LED_PEN" SIGIS="undef" SIGNAME="SPIO_0_LED_PEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LED_PEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Start" SIGIS="undef" SIGNAME="DIV20_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIV20" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="led_clk" SIGIS="clk" SIGNAME="SPIO_0_led_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led_clrn" SIGIS="undef" SIGNAME="SPIO_0_led_clrn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led_clrn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led_sout" SIGIS="undef" SIGNAME="SPIO_0_led_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led_sout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="SAnti_jitter_0_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SAnti_jitter_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="13" NAME="GPIOf0" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="LED_out" RIGHT="0" SIGIS="undef" SIGNAME="SPIO_0_LED_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="led_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="P_Data" RIGHT="0" SIGIS="undef" SIGNAME="MIO_BUS_0_Peripheral_in">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MIO_BUS_0" PORT="Peripheral_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="counter_set" RIGHT="0" SIGIS="undef" SIGNAME="SPIO_0_counter_set">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Counter_x_0" PORT="counter_ch"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/SSeg7_Dev_0" HWVERSION="1.0" INSTANCE="SSeg7_Dev_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SSeg7_Dev" VLNV="xilinx.com:user:SSeg7_Dev:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_SSeg7_Dev_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flash" SIGIS="undef" SIGNAME="DIV25_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIV25" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Hexs" RIGHT="0" SIGIS="undef" SIGNAME="Multi_8CH32_0_Disp_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_8CH32_0" PORT="Disp_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="LES" RIGHT="0" SIGIS="undef" SIGNAME="Multi_8CH32_0_LE_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_8CH32_0" PORT="LE_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="point" RIGHT="0" SIGIS="undef" SIGNAME="Multi_8CH32_0_point_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_8CH32_0" PORT="point_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="SAnti_jitter_0_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SAnti_jitter_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Start" SIGIS="undef" SIGNAME="DIV20_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIV20" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SW0" SIGIS="undef" SIGNAME="SW0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SW0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="seg_clk" SIGIS="clk" SIGNAME="SSeg7_Dev_0_seg_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="seg_clrn" SIGIS="undef" SIGNAME="SSeg7_Dev_0_seg_clrn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg_clrn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SEG_PEN" SIGIS="undef" SIGNAME="SSeg7_Dev_0_SEG_PEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SEG_PEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="seg_sout" SIGIS="undef" SIGNAME="SSeg7_Dev_0_seg_sout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="seg_sout"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/SW0" HWVERSION="1.0" INSTANCE="SW0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="0"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlslice_0_3"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="SAnti_jitter_0_SW_OK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SAnti_jitter_0" PORT="SW_OK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="SW0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SSeg7_Dev_0" PORT="SW0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/SW2" HWVERSION="1.0" INSTANCE="SW2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="2"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlslice_0_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="SAnti_jitter_0_SW_OK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SAnti_jitter_0" PORT="SW_OK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="SW2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_div_0" PORT="SW2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/SW7_5" HWVERSION="1.0" INSTANCE="SW7_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="SAnti_jitter_0_SW_OK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SAnti_jitter_0" PORT="SW_OK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="SW7_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_8CH32_0" PORT="Test"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/SW8" HWVERSION="1.0" INSTANCE="SW8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="8"/>
        <PARAMETER NAME="DIN_TO" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlslice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="SAnti_jitter_0_SW_OK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SAnti_jitter_0" PORT="SW_OK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="SW8_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_div_0" PORT="SW8"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/SW9" HWVERSION="1.0" INSTANCE="SW9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="9"/>
        <PARAMETER NAME="DIN_TO" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_SW8_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="SAnti_jitter_0_SW_OK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SAnti_jitter_0" PORT="SW_OK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="SW9_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_div_0" PORT="STEP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/VGA_0" HWVERSION="1.0" INSTANCE="VGA_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="VGA" VLNV="xilinx.com:user:VGA:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_VGA_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_25m" SIGIS="undef" SIGNAME="DIV1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIV1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_100m" SIGIS="undef" SIGNAME="External_Ports_clk_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="SAnti_jitter_0_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SAnti_jitter_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PC_IF" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_PC_out_IF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="PC_out_IF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="inst_IF" RIGHT="0" SIGIS="undef" SIGNAME="ROM_B_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROM_B" PORT="spo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PC_ID" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_PC_out_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="PC_out_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="inst_ID" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_inst_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="inst_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PC_Ex" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_PC_out_EX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="PC_out_EX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MemRW_Ex" SIGIS="undef" SIGNAME="Pipeline_CPU_0_MemRW_EX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="MemRW_EX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MemRW_Mem" SIGIS="undef" SIGNAME="Pipeline_CPU_0_MemRW_Mem">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="MemRW_Mem"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Data_out" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="Data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Addr_out" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Addr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="Addr_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Data_out_WB" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Data_out_WB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="Data_out_WB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid_ID" SIGIS="undef" SIGNAME="Pipeline_CPU_0_valid_IFID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="valid_IFID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="inst_EX" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_inst_out_IDEX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="inst_out_IDEX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid_EX" SIGIS="undef" SIGNAME="Pipeline_CPU_0_valid_out_IDEX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="valid_out_IDEX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="Rd_addr_out_ID" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Rd_addr_out_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="Rd_addr_out_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="Rs1_addr_out_ID" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Rs1_addr_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="Rs1_addr_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="Rs2_addr_out_ID" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Rs2_addr_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="Rs2_addr_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Rs1_out_ID" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Rs1_out_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="Rs1_out_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Rs2_out_ID" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Rs2_out_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="Rs2_out_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Imm_out_ID" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_Imm_out_ID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="Imm_out_ID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PC_Mem" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_PC_out_EXMem">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="PC_out_EXMem"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="inst_Mem" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_inst_out_EXMem">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="inst_out_EXMem"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid_Mem" SIGIS="undef" SIGNAME="Pipeline_CPU_0_valid_out_EXMem">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="valid_out_EXMem"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PC_WB" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_PC_out_MemWB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="PC_out_MemWB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="inst_WB" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_inst_out_MemWB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="inst_out_MemWB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="valid_WB" SIGIS="undef" SIGNAME="Pipeline_CPU_0_valid_out_MemWB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="valid_out_MemWB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="x0" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_x0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="x0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ra" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_ra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="ra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="sp" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_sp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="sp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gp" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_gp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="gp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="tp" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_tp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="tp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="t0" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_t0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="t0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="t1" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_t1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="t1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="t2" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_t2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="t2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s0" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="s0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s1" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="s1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a0" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_a0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="a0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a1" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_a1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="a1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a2" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_a2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="a2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a3" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_a3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="a3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a4" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_a4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="a4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a5" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_a5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="a5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a6" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_a6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="a6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="a7" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_a7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="a7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s2" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="s2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s3" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="s3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s4" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="s4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s5" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="s5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s6" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="s6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s7" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="s7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s8" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="s8"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s9" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="s9"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s10" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="s10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s11" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_s11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="s11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="t3" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_t3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="t3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="t4" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_t4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="t4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="t5" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_t5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="t5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="t6" RIGHT="0" SIGIS="undef" SIGNAME="Pipeline_CPU_0_t6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="t6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="hs" SIGIS="undef" SIGNAME="VGA_0_hs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HSYNC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vs" SIGIS="undef" SIGNAME="VGA_0_vs">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VSYNC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="vga_r" RIGHT="0" SIGIS="undef" SIGNAME="VGA_0_vga_r">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Red"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="vga_g" RIGHT="0" SIGIS="undef" SIGNAME="VGA_0_vga_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Green"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="vga_b" RIGHT="0" SIGIS="undef" SIGNAME="VGA_0_vga_b">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Blue"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/clk_div_0" HWVERSION="1.0" INSTANCE="clk_div_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_div" VLNV="xilinx.com:user:clk_div:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_clk_div_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="SAnti_jitter_0_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SAnti_jitter_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SW2" SIGIS="undef" SIGNAME="SW2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SW2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SW8" SIGIS="undef" SIGNAME="SW8_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SW8" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="STEP" SIGIS="undef" SIGNAME="SW9_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SW9" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="clkdiv" RIGHT="0" SIGIS="undef" SIGNAME="clk_div_0_clkdiv">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIV31_31" PORT="In0"/>
            <CONNECTION INSTANCE="DIV31_31" PORT="In1"/>
            <CONNECTION INSTANCE="DIV1" PORT="Din"/>
            <CONNECTION INSTANCE="DIV6" PORT="Din"/>
            <CONNECTION INSTANCE="DIV20" PORT="Din"/>
            <CONNECTION INSTANCE="DIV11" PORT="Din"/>
            <CONNECTION INSTANCE="DIV9" PORT="Din"/>
            <CONNECTION INSTANCE="DIV25" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Clk_CPU" SIGIS="undef" SIGNAME="clk_div_0_Clk_CPU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
            <CONNECTION INSTANCE="Pipeline_CPU_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="clk_div_0_Clk_CPU">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk_div_0" PORT="Clk_CPU"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Counter_x_0" PORT="clk"/>
            <CONNECTION INSTANCE="Multi_8CH32_0" PORT="clk"/>
            <CONNECTION INSTANCE="SPIO_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_1" HWVERSION="2.0" INSTANCE="util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_util_vector_logic_0_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_clk_100mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_100mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAM_Data" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/xlconcat_0" HWVERSION="2.1" INSTANCE="xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="30"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="2"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN32_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN33_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN34_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN35_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN36_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN37_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN38_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN39_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN40_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN41_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN42_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN43_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN44_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN45_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN46_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN47_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN48_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN49_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN50_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN51_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN52_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN53_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN54_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN55_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN56_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN57_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN58_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN59_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN60_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN61_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN62_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN63_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN64_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN65_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN66_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN67_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN68_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN69_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN70_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN71_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN72_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN73_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN74_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN75_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN76_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN77_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN78_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN79_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN80_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN81_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN82_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN83_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN84_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN85_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN86_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN87_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN88_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN89_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN90_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN91_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN92_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN93_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN94_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN95_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN96_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN97_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN98_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN99_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN100_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN101_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN102_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN103_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN104_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN105_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN106_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN107_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN108_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN109_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN110_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN111_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN112_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN113_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN114_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN115_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN116_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN117_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN118_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN119_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN120_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN121_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN122_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN123_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN124_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN125_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN126_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN127_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="32"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="CSSTE_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="29" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="PC31_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC31_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="B2_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="B2_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Multi_8CH32_0" PORT="data1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
