// Seed: 3051544450
module module_0 (
    input supply0 id_0,
    input wire id_1,
    output wand id_2,
    output tri id_3,
    input wor id_4,
    input uwire id_5,
    input supply1 id_6
);
  assign id_3 = id_1;
  wand id_8;
  assign id_8 = id_0;
  for (id_9 = (1 - 1); 1 && id_8; id_3 = id_1) begin
    wire id_10;
  end
  supply1 id_11 = 1;
  always if (id_9) id_9 = 1;
  id_12 :
  assert property (@(posedge id_1) 1)
  else;
  assign id_11 = 1'b0;
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    input tri id_2,
    input uwire id_3,
    output uwire id_4
);
  assign id_0 = id_2;
  module_0(
      id_3, id_3, id_4, id_4, id_3, id_3, id_2
  );
endmodule
