
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 292.160 ; gain = 121.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'regFile' [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v:23]
INFO: [Synth 8-256] done synthesizing module 'regFile' (1#1) [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/regFile.v:23]
INFO: [Synth 8-638] synthesizing module 'ctr' [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v:22]
WARNING: [Synth 8-151] case item 6'b000101 is unreachable [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v:31]
INFO: [Synth 8-256] done synthesizing module 'ctr' (2#1) [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/ctr.v:22]
INFO: [Synth 8-638] synthesizing module 'aluctr' [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v:27]
INFO: [Synth 8-256] done synthesizing module 'aluctr' (3#1) [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v:22]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design top has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 329.461 ; gain = 158.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 329.461 ; gain = 158.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 329.461 ; gain = 158.355
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "regs" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "regDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluSrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "memToReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "regWrite" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "memWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ExtOp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "jmp" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ALUCtr_reg' [E:/AOften/Computer Organization and Design/lab/vivado4/Control/Control.srcs/sources_1/new/aluctr.v:28]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 332.719 ; gain = 161.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module regFile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
Module ctr 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 8     
Module aluctr 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 446.355 ; gain = 275.250
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top has unconnected port reset
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 447.602 ; gain = 276.496
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 447.602 ; gain = 276.496

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\aluctr1/ALUCtr_reg[3] )
INFO: [Synth 8-3886] merging instance '\regFile/instruction_reg[2] ' (FD) to '\regFile/instruction_reg[4] '
INFO: [Synth 8-3886] merging instance '\regFile/instruction_reg[4] ' (FD) to '\regFile/instruction_reg[6] '
INFO: [Synth 8-3886] merging instance '\regFile/instruction_reg[6] ' (FD) to '\regFile/instruction_reg[7] '
INFO: [Synth 8-3886] merging instance '\regFile/instruction_reg[7] ' (FD) to '\regFile/instruction_reg[8] '
INFO: [Synth 8-3886] merging instance '\regFile/instruction_reg[8] ' (FD) to '\regFile/instruction_reg[9] '
INFO: [Synth 8-3886] merging instance '\regFile/instruction_reg[9] ' (FD) to '\regFile/instruction_reg[10] '
INFO: [Synth 8-3886] merging instance '\regFile/instruction_reg[10] ' (FD) to '\regFile/instruction_reg[13] '
INFO: [Synth 8-3886] merging instance '\regFile/instruction_reg[11] ' (FD) to '\regFile/instruction_reg[12] '
INFO: [Synth 8-3886] merging instance '\regFile/instruction_reg[12] ' (FD) to '\regFile/instruction_reg[17] '
INFO: [Synth 8-3886] merging instance '\regFile/instruction_reg[13] ' (FD) to '\regFile/instruction_reg[14] '
INFO: [Synth 8-3886] merging instance '\regFile/instruction_reg[14] ' (FD) to '\regFile/instruction_reg[15] '
INFO: [Synth 8-3886] merging instance '\regFile/instruction_reg[15] ' (FD) to '\regFile/instruction_reg[16] '
INFO: [Synth 8-3886] merging instance '\regFile/instruction_reg[16] ' (FD) to '\regFile/instruction_reg[18] '
INFO: [Synth 8-3886] merging instance '\regFile/instruction_reg[18] ' (FD) to '\regFile/instruction_reg[19] '
INFO: [Synth 8-3886] merging instance '\regFile/instruction_reg[19] ' (FD) to '\regFile/instruction_reg[20] '
INFO: [Synth 8-3886] merging instance '\regFile/instruction_reg[20] ' (FD) to '\regFile/instruction_reg[22] '
INFO: [Synth 8-3886] merging instance '\regFile/instruction_reg[22] ' (FD) to '\regFile/instruction_reg[23] '
INFO: [Synth 8-3886] merging instance '\regFile/instruction_reg[23] ' (FD) to '\regFile/instruction_reg[24] '
INFO: [Synth 8-3886] merging instance '\regFile/instruction_reg[24] ' (FD) to '\regFile/instruction_reg[25] '
INFO: [Synth 8-3886] merging instance '\regFile/instruction_reg[25] ' (FD) to '\regFile/instruction_reg[30] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\regFile/instruction_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\aluctr1/ALUCtr_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\aluctr1/ALUCtr_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\aluctr1/ALUCtr_reg[1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[30] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[25] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[24] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[23] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[22] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[20] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[19] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[18] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[16] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[15] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[14] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[13] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[12] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[11] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[10] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[9] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[8] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[7] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/instruction_reg[2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[5] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[7] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[8] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[9] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[10] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[11] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[12] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[13] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[14] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[15] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[16] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[17] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[18] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[19] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[20] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[21] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[22] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[23] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[24] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[25] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[26] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[27] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[28] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[29] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[30] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\regFile/i_reg[31] ) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 466.527 ; gain = 295.422
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 466.527 ; gain = 295.422

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 466.527 ; gain = 295.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 466.527 ; gain = 295.422
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 466.527 ; gain = 295.422

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 466.527 ; gain = 295.422
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 466.527 ; gain = 295.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 466.527 ; gain = 295.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 466.527 ; gain = 295.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 466.527 ; gain = 295.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 466.527 ; gain = 295.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 466.527 ; gain = 295.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     8|
|4     |LUT2   |     1|
|5     |LUT3   |     6|
|6     |LUT4   |     7|
|7     |LUT5   |    11|
|8     |LUT6   |     2|
|9     |FDRE   |    15|
|10    |FDSE   |     4|
|11    |LD     |     2|
|12    |IBUF   |     1|
|13    |OBUF   |    49|
+------+-------+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |   109|
|2     |  aluctr1 |aluctr  |     2|
|3     |  regFile |regFile |    56|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 466.527 ; gain = 295.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 466.527 ; gain = 247.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 466.527 ; gain = 295.422
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 523.672 ; gain = 313.918
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 523.672 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 12:50:38 2019...
