INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:13:05 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 buffer12/outs_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            buffer24/fifo/Memory_reg[0][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 0.920ns (15.826%)  route 4.893ns (84.174%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1065, unset)         0.508     0.508    buffer12/clk
    SLICE_X19Y151        FDRE                                         r  buffer12/outs_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y151        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer12/outs_reg[31]/Q
                         net (fo=4, routed)           0.644     1.350    buffer13/control/minusOp_carry_i_39[31]
    SLICE_X16Y146        LUT3 (Prop_lut3_I0_O)        0.119     1.469 r  buffer13/control/minusOp_carry_i_68/O
                         net (fo=1, routed)           0.430     1.898    cmpi1/buffer13_outs[17]
    SLICE_X14Y151        LUT6 (Prop_lut6_I5_O)        0.043     1.941 r  cmpi1/minusOp_carry_i_39/O
                         net (fo=1, routed)           0.322     2.263    cmpi1/minusOp_carry_i_39_n_0
    SLICE_X14Y149        LUT5 (Prop_lut5_I4_O)        0.043     2.306 r  cmpi1/minusOp_carry_i_14/O
                         net (fo=1, routed)           0.000     2.306    cmpi1/minusOp_carry_i_14_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     2.479 r  cmpi1/minusOp_carry_i_6/CO[3]
                         net (fo=47, routed)          0.673     3.152    buffer13/control/result[0]
    SLICE_X14Y137        LUT6 (Prop_lut6_I0_O)        0.043     3.195 r  buffer13/control/a_storeEn_INST_0_i_2/O
                         net (fo=4, routed)           0.340     3.536    fork21/control/generateBlocks[2].regblock/Full_reg
    SLICE_X14Y134        LUT6 (Prop_lut6_I2_O)        0.043     3.579 r  fork21/control/generateBlocks[2].regblock/join_inputs/i___5_i_3/O
                         net (fo=5, routed)           0.229     3.807    fork24/control/generateBlocks[0].regblock/buffer69_outs_ready
    SLICE_X14Y133        LUT6 (Prop_lut6_I1_O)        0.043     3.850 f  fork24/control/generateBlocks[0].regblock/i___5_i_1/O
                         net (fo=9, routed)           0.390     4.240    fork13/control/generateBlocks[2].regblock/anyBlockStop_5
    SLICE_X13Y136        LUT6 (Prop_lut6_I3_O)        0.043     4.283 f  fork13/control/generateBlocks[2].regblock/transmitValue_i_4/O
                         net (fo=1, routed)           0.466     4.749    fork13/control/generateBlocks[5].regblock/transmitValue_i_2__13
    SLICE_X14Y139        LUT6 (Prop_lut6_I4_O)        0.043     4.792 f  fork13/control/generateBlocks[5].regblock/transmitValue_i_3__3/O
                         net (fo=3, routed)           0.223     5.015    fork12/control/generateBlocks[6].regblock/anyBlockStop
    SLICE_X12Y139        LUT6 (Prop_lut6_I3_O)        0.043     5.058 f  fork12/control/generateBlocks[6].regblock/fullReg_i_7/O
                         net (fo=3, routed)           0.444     5.502    buffer13/control/transmitValue_reg_12
    SLICE_X12Y144        LUT6 (Prop_lut6_I3_O)        0.043     5.545 r  buffer13/control/fullReg_i_3__7/O
                         net (fo=7, routed)           0.326     5.871    buffer24/fifo/Memory_reg[0][0]_0
    SLICE_X12Y147        LUT6 (Prop_lut6_I5_O)        0.043     5.914 r  buffer24/fifo/Memory[0][31]_i_1__0/O
                         net (fo=32, routed)          0.407     6.321    buffer24/fifo/WriteEn3_out
    SLICE_X13Y151        FDRE                                         r  buffer24/fifo/Memory_reg[0][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=1065, unset)         0.483     7.183    buffer24/fifo/clk
    SLICE_X13Y151        FDRE                                         r  buffer24/fifo/Memory_reg[0][29]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X13Y151        FDRE (Setup_fdre_C_CE)      -0.194     6.953    buffer24/fifo/Memory_reg[0][29]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  0.632    




