#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 12 02:45:42 2019
# Process ID: 10252
# Current directory: C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20612 C:\Users\jimi1\Documents\GitHub\FPGA_Game_Engine\FPGA_Game_Engine.xpr
# Log file: C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/vivado.log
# Journal file: C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine\vivado.jou
#----------------------------------------------------------ststart_guopopen_project C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/test_rom.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/vga_sync.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display_top.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/background_rom.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/basic_modules.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/binary2bcd.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'opopen_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 740.891 ; gain = 115.64upupdate_compile_order -fileset sources_export_ip_user_files -of_objects  [get_files C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/background_rom.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/basic_modules.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/binary2bcd.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display_top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/test_rom.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/vga_sync.v] -no_script -reset -force -quiet
remove_files  {C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/background_update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 12 02:57:06 2019...
i1/Documents/GitHub/FPGA_Game_Engine/src/display_top.v C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/test_rom.v C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/vga_sync.v}
set_property source_mgmt_mode DisplayOnly [current_project]
add_files -scan_for_includes {C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/object/object_test.v C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/keyboard/debouncer.v C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/keyboard/key_fsm.v C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/keyboard/PS2Receiver.v C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/keyboard/key_top.v C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/display_top.v C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/display/vga_sync.v C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/seven_segment/binary2bcd.v C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/roms/test_rom.v C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/roms/object_rom.v C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/roms/background_rom.v C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/src/basic_modules/basic_modules.v}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 12 02:49:24 2019] Launched synth_1...
Run output will be captured here: C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.runs/synth_1/runme.log
[Fri Apr 12 02:49:24 2019] Launched impl_1...
Run output will be captured here: C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 12 02:53:41 2019] Launched synth_1...
Run output will be captured here: C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.runs/synth_1/runme.log
[Fri Apr 12 02:53:41 2019] Launched impl_1...
Run output will be captured here: C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 12 02:55:38 2019] Launched synth_1...
Run output will be captured here: C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.runs/synth_1/runme.log
[Fri Apr 12 02:55:38 2019] Launched impl_1...
Run output will be captured here: C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 12 03:05:44 2019] Launched synth_1...
Run output will be captured here: C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.runs/synth_1/runme.log
[Fri Apr 12 03:05:44 2019] Launched impl_1...
Run output will be captured here: C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 844.867 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737494A
set_property PROGRAM.FILE {C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.runs/impl_1/display_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.runs/impl_1/display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jimi1/Downloads/Yoshis-Nightmare-master/basys 3 bitsteam/display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183737494A
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 12 03:23:09 2019] Launched synth_1...
Run output will be captured here: C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.runs/synth_1/runme.log
[Fri Apr 12 03:23:09 2019] Launched impl_1...
Run output will be captured here: C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183737494A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737494A
set_property PROGRAM.FILE {C:\Users\jimi1\Downloads\Yoshis-Nightmare-master\basys 3 bitsteam\display_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jimi1/Downloads/Yoshis-Nightmare-master/basys 3 bitsteam/display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jimi1/Documents/GitHub/FPGA_Game_Engine/FPGA_Game_Engine.runs/impl_1/display_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
