// Seed: 3362005298
module module_0 (
    output tri0 id_0,
    input  tri  id_1,
    input  wor  id_2,
    input  tri  id_3
);
  wire id_5;
  wire id_6, id_7;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wand id_3,
    input wor id_4,
    output tri id_5,
    output uwire id_6,
    output wor id_7,
    input uwire id_8,
    input wand id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wor id_12,
    output uwire id_13,
    input supply1 id_14,
    input tri id_15,
    output wor id_16,
    input supply0 id_17,
    input supply0 id_18,
    output supply1 id_19,
    input supply0 id_20,
    input tri1 id_21,
    output supply1 id_22,
    output tri1 id_23,
    output uwire id_24,
    output supply1 id_25
);
  always begin : LABEL_0
    id_25 = 1'b0;
  end
  tri0 id_27, id_28, id_29 = id_18;
  assign id_7 = id_11;
  supply0 id_30;
  module_0 modCall_1 (
      id_6,
      id_28,
      id_2,
      id_11
  );
  assign id_30 = 1'd0;
endmodule : SymbolIdentifier
