{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1594957129948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1594957129949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 16 23:38:49 2020 " "Processing started: Thu Jul 16 23:38:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1594957129949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1594957129949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off V09_SEGMENT_MULTI -c V09_SEGMENT_MULTI " "Command: quartus_map --read_settings_files=on --write_settings_files=off V09_SEGMENT_MULTI -c V09_SEGMENT_MULTI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1594957129949 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1594957130578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_sseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_sseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_sseg " "Found entity 1: bin_to_sseg" {  } { { "bin_to_sseg.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/bin_to_sseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594957130656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594957130656 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" V09_SEGMENT_MULTI.v(9) " "Verilog HDL syntax error at V09_SEGMENT_MULTI.v(9) near text \"-\";  expecting \";\"" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1594957130659 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "V09_SEGMENT_MULTI V09_SEGMENT_MULTI.v(1) " "Ignored design unit \"V09_SEGMENT_MULTI\" at V09_SEGMENT_MULTI.v(1) due to previous errors" {  } { { "V09_SEGMENT_MULTI.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/V09_SEGMENT_MULTI.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1594957130660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v09_segment_multi.v 0 0 " "Found 0 design units, including 0 entities, in source file v09_segment_multi.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594957130660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stop_watch_if.v 1 1 " "Found 1 design units, including 1 entities, in source file stop_watch_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 stop_watch_if " "Found entity 1: stop_watch_if" {  } { { "stop_watch_if.v" "" { Text "C:/Users/armst/Desktop/Verilog-Projects/V09_SEGMENT_MULTI/stop_watch_if.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1594957130664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1594957130664 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1594957130726 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 16 23:38:50 2020 " "Processing ended: Thu Jul 16 23:38:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1594957130726 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1594957130726 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1594957130726 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1594957130726 ""}
