#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Nov 19 00:44:29 2024
# Process ID         : 4549
# Current directory  : /home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/synthese-implementation
# Command line       : vivado -mode tcl -source labo_3_synth_impl.tcl
# Log file           : /home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/synthese-implementation/vivado.log
# Journal file       : /home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/synthese-implementation/vivado.jou
# Running On         : YannTourArch
# Platform           : Arch
# Operating System   : Arch Linux
# Processor Detail   : AMD Ryzen 7 5800X 8-Core Processor
# CPU Frequency      : 4541.669 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 50438 MB
# Swap memory        : 4294 MB
# Total Virtual      : 54733 MB
# Available Virtual  : 53014 MB
#-----------------------------------------------------------
source labo_3_synth_impl.tcl
# read_vhdl -vhdl2008 ../sources/utilitaires_inf3500_pkg.vhd
# read_vhdl -vhdl2008 ../sources/generateur_horloge_precis.vhd
# read_vhdl -vhdl2008 ../sources/monopulseur.vhd 
# read_vhdl -vhdl2008 ../sources/cadenas_labo_3.vhd
# read_vhdl -vhdl2008 ../sources/top_labo_3.vhd
# read_xdc ../xdc/basys_3_top.xdc
# synth_design -top top_labo_3 -part xc7a35tcpg236-1 -assert
Command: synth_design -top top_labo_3 -part xc7a35tcpg236-1 -assert
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4566
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1889.113 ; gain = 426.832 ; free physical = 43213 ; free virtual = 49391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_labo_3' [/home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/sources/top_labo_3.vhd:32]
INFO: [Synth 8-638] synthesizing module 'generateur_horloge_precis' [/home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/sources/generateur_horloge_precis.vhd:28]
	Parameter freq_in bound to: 100000000 - type: integer 
	Parameter freq_out bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generateur_horloge_precis' (0#1) [/home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/sources/generateur_horloge_precis.vhd:28]
INFO: [Synth 8-638] synthesizing module 'monopulseur' [/home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/sources/monopulseur.vhd:57]
	Parameter polarite_bouton_active bound to: 1'b1 
	Parameter polarite_sortie_active bound to: 1'b1 
	Parameter duree_rebond bound to: 1 - type: integer 
	Parameter duree_impulsion bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'monopulseur' (0#1) [/home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/sources/monopulseur.vhd:57]
INFO: [Synth 8-638] synthesizing module 'cadenas_labo_3' [/home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/sources/cadenas_labo_3.vhd:28]
	Parameter M bound to: 5 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cadenas_labo_3' (0#1) [/home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/sources/cadenas_labo_3.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'top_labo_3' (0#1) [/home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/sources/top_labo_3.vhd:32]
WARNING: [Synth 8-7129] Port mode[1] in module cadenas_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port mode[0] in module cadenas_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_labo_3 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1964.051 ; gain = 501.770 ; free physical = 43135 ; free virtual = 49316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1981.863 ; gain = 519.582 ; free physical = 43123 ; free virtual = 49304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1981.863 ; gain = 519.582 ; free physical = 43123 ; free virtual = 49304
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 43123 ; free virtual = 49304
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/xdc/basys_3_top.xdc]
Finished Parsing XDC File [/home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/xdc/basys_3_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/xdc/basys_3_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_labo_3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_labo_3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.613 ; gain = 0.000 ; free physical = 43047 ; free virtual = 49244
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.613 ; gain = 0.000 ; free physical = 43047 ; free virtual = 49244
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.613 ; gain = 671.332 ; free physical = 43043 ; free virtual = 49240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2141.617 ; gain = 679.336 ; free physical = 43043 ; free virtual = 49240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2141.617 ; gain = 679.336 ; free physical = 43052 ; free virtual = 49249
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'etat_reg' in module 'monopulseur'
INFO: [Synth 8-802] inferred FSM for state register 'etat_reg' in module 'cadenas_labo_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           attend_action |                              000 |                              000
            action_recue |                              001 |                              001
    stabilisation_action |                              010 |                              010
          attend_relache |                              011 |                              011
           relache_recue |                              100 |                              100
   stabilisation_relache |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'etat_reg' using encoding 'sequential' in module 'monopulseur'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    e_00 |                              000 |                              000
                    e_01 |                              001 |                              001
                    e_02 |                              010 |                              010
                    e_03 |                              011 |                              011
                    e_04 |                              100 |                              100
                    e_05 |                              101 |                              101
                    e_06 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'etat_reg' using encoding 'sequential' in module 'cadenas_labo_3'
WARNING: [Synth 8-327] inferring latch for variable 'combinaison_mod_reg[1]' [/home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/sources/cadenas_labo_3.vhd:48]
WARNING: [Synth 8-327] inferring latch for variable 'combinaison_mod_reg[2]' [/home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/sources/cadenas_labo_3.vhd:48]
WARNING: [Synth 8-327] inferring latch for variable 'combinaison_mod_reg[3]' [/home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/sources/cadenas_labo_3.vhd:48]
WARNING: [Synth 8-327] inferring latch for variable 'combinaison_mod_reg[4]' [/home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/sources/cadenas_labo_3.vhd:48]
WARNING: [Synth 8-327] inferring latch for variable 'combinaison_mod_reg[0]' [/home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/sources/cadenas_labo_3.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2141.617 ; gain = 679.336 ; free physical = 43053 ; free virtual = 49251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 5     
+---Registers : 
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 5     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 23    
	   6 Input    1 Bit        Muxes := 15    
	   7 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port led[5] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_labo_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_labo_3 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2141.617 ; gain = 679.336 ; free physical = 43045 ; free virtual = 49249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------+---------------+----------------+
|Module Name | RTL Object  | Depth x Width | Implemented As | 
+------------+-------------+---------------+----------------+
|top_labo_3  | lessegments | 128x8         | LUT            | 
|top_labo_3  | lessegments | 128x8         | LUT            | 
|top_labo_3  | lessegments | 128x8         | LUT            | 
|top_labo_3  | lessegments | 128x8         | LUT            | 
|top_labo_3  | lessegments | 128x8         | LUT            | 
|top_labo_3  | lessegments | 128x8         | LUT            | 
|top_labo_3  | lessegments | 128x8         | LUT            | 
|top_labo_3  | lessegments | 128x8         | LUT            | 
+------------+-------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2157.617 ; gain = 695.336 ; free physical = 42998 ; free virtual = 49209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2177.648 ; gain = 715.367 ; free physical = 42994 ; free virtual = 49205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2187.664 ; gain = 725.383 ; free physical = 42978 ; free virtual = 49189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2338.477 ; gain = 876.195 ; free physical = 42844 ; free virtual = 49055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2338.477 ; gain = 876.195 ; free physical = 42844 ; free virtual = 49055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2338.477 ; gain = 876.195 ; free physical = 42844 ; free virtual = 49055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2338.477 ; gain = 876.195 ; free physical = 42844 ; free virtual = 49055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2338.477 ; gain = 876.195 ; free physical = 42844 ; free virtual = 49055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2338.477 ; gain = 876.195 ; free physical = 42844 ; free virtual = 49055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    22|
|3     |LUT1   |     3|
|4     |LUT2   |    34|
|5     |LUT3   |    53|
|6     |LUT4   |    25|
|7     |LUT5   |    18|
|8     |LUT6   |    44|
|9     |MUXF7  |    32|
|10    |FDCE   |    35|
|11    |FDRE   |    91|
|12    |LD     |    20|
|13    |IBUF   |     6|
|14    |OBUF   |    24|
|15    |OBUFT  |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2338.477 ; gain = 876.195 ; free physical = 42844 ; free virtual = 49055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2338.477 ; gain = 724.445 ; free physical = 42844 ; free virtual = 49055
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2338.484 ; gain = 876.195 ; free physical = 42844 ; free virtual = 49055
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2338.484 ; gain = 0.000 ; free physical = 42990 ; free virtual = 49202
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/xdc/basys_3_top.xdc]
Finished Parsing XDC File [/home/yanarion/Documents/INF3500/labo-3-2023a-2198643_2207643/xdc/basys_3_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.504 ; gain = 0.000 ; free physical = 42999 ; free virtual = 49211
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  LD => LDCE: 20 instances

Synth Design complete | Checksum: 67eb0ad8
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2394.504 ; gain = 1019.754 ; free physical = 42999 ; free virtual = 49211
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1801.506; main = 1801.506; forked = 323.711
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3051.516; main = 2394.508; forked = 909.895
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2403.410 ; gain = 0.000 ; free physical = 42991 ; free virtual = 49204
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b9944683

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2403.410 ; gain = 0.000 ; free physical = 42991 ; free virtual = 49204
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2629.332 ; gain = 0.000 ; free physical = 42790 ; free virtual = 49019

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19850cfe7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2665.316 ; gain = 261.906 ; free physical = 42780 ; free virtual = 49012

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21cc99ad8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2704.359 ; gain = 300.949 ; free physical = 42780 ; free virtual = 49013

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21cc99ad8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2704.359 ; gain = 300.949 ; free physical = 42780 ; free virtual = 49013
Phase 1 Placer Initialization | Checksum: 21cc99ad8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2704.359 ; gain = 300.949 ; free physical = 42780 ; free virtual = 49013

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ff03f29b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2704.359 ; gain = 300.949 ; free physical = 42745 ; free virtual = 48979

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a08c053a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2704.359 ; gain = 300.949 ; free physical = 42748 ; free virtual = 48982

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a08c053a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2704.359 ; gain = 300.949 ; free physical = 42748 ; free virtual = 48982

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1a540b353

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42825 ; free virtual = 49060

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1a540b353

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42845 ; free virtual = 49080

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.363 ; gain = 0.000 ; free physical = 42857 ; free virtual = 49095

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 24c9fbd9f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42856 ; free virtual = 49094
Phase 2.5 Global Place Phase2 | Checksum: 19adca8e9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42856 ; free virtual = 49095
Phase 2 Global Placement | Checksum: 19adca8e9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42856 ; free virtual = 49095

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b962c61c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42856 ; free virtual = 49094

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11c8e58b3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42856 ; free virtual = 49094

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 127019703

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42856 ; free virtual = 49094

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 107fab639

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42856 ; free virtual = 49094

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 127fd326d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42855 ; free virtual = 49093

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fb14376d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42854 ; free virtual = 49093

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 21c1b6ebf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42854 ; free virtual = 49093
Phase 3 Detail Placement | Checksum: 21c1b6ebf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42854 ; free virtual = 49093

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26fe0d403

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.420 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 14aac537b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2712.363 ; gain = 0.000 ; free physical = 42854 ; free virtual = 49093
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2756e9415

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2712.363 ; gain = 0.000 ; free physical = 42854 ; free virtual = 49093
Phase 4.1.1.1 BUFG Insertion | Checksum: 26fe0d403

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42854 ; free virtual = 49093

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.420. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 22bce7a73

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42854 ; free virtual = 49092

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42854 ; free virtual = 49092
Phase 4.1 Post Commit Optimization | Checksum: 22bce7a73

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42854 ; free virtual = 49092

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22bce7a73

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42854 ; free virtual = 49092

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22bce7a73

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42854 ; free virtual = 49092
Phase 4.3 Placer Reporting | Checksum: 22bce7a73

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42854 ; free virtual = 49092

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.363 ; gain = 0.000 ; free physical = 42854 ; free virtual = 49092

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42854 ; free virtual = 49092
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25428bb02

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42854 ; free virtual = 49092
Ending Placer Task | Checksum: 235ddc9cc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2712.363 ; gain = 308.953 ; free physical = 42854 ; free virtual = 49092
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ec9e2f09 ConstDB: 0 ShapeSum: a8be3e6c RouteDB: a0815c57
Post Restoration Checksum: NetGraph: cea95eb8 | NumContArr: 89bc1ee7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2ddb772d9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2804.305 ; gain = 91.941 ; free physical = 42679 ; free virtual = 48920

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2ddb772d9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2804.305 ; gain = 91.941 ; free physical = 42679 ; free virtual = 48920

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2ddb772d9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2804.305 ; gain = 91.941 ; free physical = 42679 ; free virtual = 48920
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d7395a9d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.305 ; gain = 116.941 ; free physical = 42652 ; free virtual = 48892
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.407  | TNS=0.000  | WHS=-0.037 | THS=-0.249 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00725504 %
  Global Horizontal Routing Utilization  = 0.00767829 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 283
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 239
  Number of Partially Routed Nets     = 44
  Number of Node Overlaps             = 57

Phase 2 Router Initialization | Checksum: 2215b1d20

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.305 ; gain = 116.941 ; free physical = 42652 ; free virtual = 48892

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2215b1d20

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.305 ; gain = 116.941 ; free physical = 42652 ; free virtual = 48892

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 317c2ec5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.305 ; gain = 116.941 ; free physical = 42652 ; free virtual = 48892
Phase 4 Initial Routing | Checksum: 317c2ec5e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.305 ; gain = 116.941 ; free physical = 42652 ; free virtual = 48892

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.362  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 238d02f24

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.305 ; gain = 116.941 ; free physical = 42652 ; free virtual = 48892
Phase 5 Rip-up And Reroute | Checksum: 238d02f24

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.305 ; gain = 116.941 ; free physical = 42652 ; free virtual = 48892

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 238d02f24

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.305 ; gain = 116.941 ; free physical = 42652 ; free virtual = 48892

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 238d02f24

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.305 ; gain = 116.941 ; free physical = 42652 ; free virtual = 48892
Phase 6 Delay and Skew Optimization | Checksum: 238d02f24

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.305 ; gain = 116.941 ; free physical = 42652 ; free virtual = 48892

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.456  | TNS=0.000  | WHS=0.213  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 18acc0377

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.305 ; gain = 116.941 ; free physical = 42652 ; free virtual = 48892
Phase 7 Post Hold Fix | Checksum: 18acc0377

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.305 ; gain = 116.941 ; free physical = 42652 ; free virtual = 48892

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0880969 %
  Global Horizontal Routing Utilization  = 0.10164 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 18acc0377

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.305 ; gain = 116.941 ; free physical = 42652 ; free virtual = 48892

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 18acc0377

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.305 ; gain = 116.941 ; free physical = 42652 ; free virtual = 48892

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1ff2fd39d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.305 ; gain = 116.941 ; free physical = 42652 ; free virtual = 48892

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1ff2fd39d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.305 ; gain = 116.941 ; free physical = 42652 ; free virtual = 48892

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.456  | TNS=0.000  | WHS=0.213  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1ff2fd39d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.305 ; gain = 116.941 ; free physical = 42652 ; free virtual = 48892
Total Elapsed time in route_design: 8.06 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1fed9131e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.305 ; gain = 116.941 ; free physical = 42652 ; free virtual = 48892
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1fed9131e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.305 ; gain = 116.941 ; free physical = 42652 ; free virtual = 48892

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.305 ; gain = 116.941 ; free physical = 42636 ; free virtual = 48876
# write_bitstream -force top_labo_3.bit
Command: write_bitstream -force top_labo_3.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_labo_3.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 3193.914 ; gain = 364.609 ; free physical = 42241 ; free virtual = 48493
# open_hw_manager
# connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:16:47
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-14:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



# get_hw_targets
# open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B03CFAA
# current_hw_device [get_hw_devices xc7a35t_0]
# set_property PROGRAM.FILE {top_labo_3.bit} [get_hw_devices xc7a35t_0]
# program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
