$comment
	File created using the following command:
		vcd file decoder.msim.vcd -direction
$end
$date
	Thu Oct 27 23:04:46 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module decoder_vlg_vec_tst $end
$var reg 1 ! a1 $end
$var reg 1 " a2 $end
$var reg 1 # a3 $end
$var reg 1 $ a4 $end
$var wire 1 % s0 $end
$var wire 1 & s1 $end
$var wire 1 ' s2 $end
$var wire 1 ( s3 $end
$var wire 1 ) s4 $end
$var wire 1 * s5 $end
$var wire 1 + s6 $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 s0~output_o $end
$var wire 1 4 s1~output_o $end
$var wire 1 5 s2~output_o $end
$var wire 1 6 s3~output_o $end
$var wire 1 7 s4~output_o $end
$var wire 1 8 s5~output_o $end
$var wire 1 9 s6~output_o $end
$var wire 1 : a2~input_o $end
$var wire 1 ; a4~input_o $end
$var wire 1 < a1~input_o $end
$var wire 1 = a3~input_o $end
$var wire 1 > hs0|out1~combout $end
$var wire 1 ? hs1|out1~combout $end
$var wire 1 @ hs2|out1~0_combout $end
$var wire 1 A hs3|out1~0_combout $end
$var wire 1 B hs4|out1~0_combout $end
$var wire 1 C hs5|out1~0_combout $end
$var wire 1 D hs6|out1~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
1$
1%
1&
1'
1(
1)
1*
1+
x,
0-
1.
x/
10
11
12
13
14
15
16
17
18
19
0:
1;
0<
1=
1>
1?
1@
1A
1B
1C
1D
$end
#80000
0$
1"
1!
0;
1:
1<
0,
0@
0?
0>
05
04
03
0'
0&
0%
#160000
0!
0<
1,
0D
0C
0B
0A
1?
09
08
07
06
14
0+
0*
0)
0(
1&
#320000
0#
0"
0=
0:
0,
1D
0?
19
04
1+
0&
#400000
1#
1=
1,
0D
1B
1A
1>
09
17
16
13
0+
1)
1(
1%
#480000
1!
0#
1<
0=
0,
1D
1C
19
18
1+
1*
#560000
1$
1"
0!
1;
1:
0<
1,
0D
0C
0B
0A
0>
09
08
07
06
03
0+
0*
0)
0(
0%
#640000
1#
0"
1=
0:
0,
1D
1C
1B
1A
1@
1?
1>
19
18
17
16
15
14
13
1+
1*
1)
1(
1'
1&
1%
#800000
0$
1"
0;
1:
1,
0D
0C
0B
0A
0@
0>
09
08
07
06
05
03
0+
0*
0)
0(
0'
0%
#880000
1!
0#
1<
0=
0,
1C
1B
0?
18
17
04
1*
1)
0&
#960000
1$
0!
1;
0<
1,
0C
0B
08
07
0*
0)
#1000000
