Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Apr 27 20:29:45 2018
| Host         : DESKTOP-8O1K8LG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file time_multiplexing_main_control_sets_placed.rpt
| Design       : time_multiplexing_main
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           20 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              15 |            4 |
| Yes          | No                    | No                     |              16 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------+------------------+----------------+
|  Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------+------------------+------------------+----------------+
|  c5/O6[0]      |               | reset_IBUF       |                1 |              2 |
|  clk_IBUF_BUFG |               | reset_IBUF       |                4 |             15 |
|  clk_IBUF_BUFG | digit4        |                  |               14 |             16 |
|  clk_IBUF_BUFG | running1_out  | FastCounter      |                7 |             26 |
|  clk_IBUF_BUFG |               |                  |               20 |             28 |
+----------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 15     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


