$date
	Sun Jun 19 14:12:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 4 ! OUT_B [3:0] $end
$var wire 4 " OUT_A [3:0] $end
$var reg 4 # DATA_IN [3:0] $end
$var reg 2 $ SEL_A [1:0] $end
$var reg 2 % SEL_B [1:0] $end
$var reg 2 & SEL_W [1:0] $end
$var reg 1 ' clk $end
$var reg 1 ( write_en $end
$scope module reg_file_0 $end
$var wire 4 ) DATA_IN [3:0] $end
$var wire 2 * SEL_A [1:0] $end
$var wire 2 + SEL_B [1:0] $end
$var wire 2 , SEL_W [1:0] $end
$var wire 1 ' clk $end
$var wire 1 ( write_en $end
$var wire 1 - s3 $end
$var wire 1 . s2 $end
$var wire 1 / s1 $end
$var wire 1 0 s0 $end
$var wire 1 1 d3 $end
$var wire 1 2 d2 $end
$var wire 1 3 d1 $end
$var wire 1 4 d0 $end
$var wire 4 5 QB3 [3:0] $end
$var wire 4 6 QB2 [3:0] $end
$var wire 4 7 QB1 [3:0] $end
$var wire 4 8 QB0 [3:0] $end
$var wire 4 9 Q3 [3:0] $end
$var wire 4 : Q2 [3:0] $end
$var wire 4 ; Q1 [3:0] $end
$var wire 4 < Q0 [3:0] $end
$var wire 4 = OUT_B [3:0] $end
$var wire 4 > OUT_A [3:0] $end
$var wire 4 ? IN3 [3:0] $end
$var wire 4 @ IN2 [3:0] $end
$var wire 4 A IN1 [3:0] $end
$var wire 4 B IN0 [3:0] $end
$scope module decoder_24_1b_0 $end
$var wire 1 4 d0 $end
$var wire 1 3 d1 $end
$var wire 1 2 d2 $end
$var wire 1 1 d3 $end
$var wire 1 C nw0 $end
$var wire 1 D nw1 $end
$var wire 1 E w0 $end
$var wire 1 F w1 $end
$upscope $end
$scope module mux_21_1b_0 $end
$var wire 1 G a $end
$var wire 1 H a_out $end
$var wire 1 4 b $end
$var wire 1 I b_out $end
$var wire 1 J not_sel $end
$var wire 1 0 res $end
$var wire 1 ( sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 K a $end
$var wire 1 L a_out $end
$var wire 1 3 b $end
$var wire 1 M b_out $end
$var wire 1 N not_sel $end
$var wire 1 / res $end
$var wire 1 ( sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 O a $end
$var wire 1 P a_out $end
$var wire 1 2 b $end
$var wire 1 Q b_out $end
$var wire 1 R not_sel $end
$var wire 1 . res $end
$var wire 1 ( sel $end
$upscope $end
$scope module mux_21_1b_3 $end
$var wire 1 S a $end
$var wire 1 T a_out $end
$var wire 1 1 b $end
$var wire 1 U b_out $end
$var wire 1 V not_sel $end
$var wire 1 - res $end
$var wire 1 ( sel $end
$upscope $end
$scope module mux_21_4b_0 $end
$var wire 4 W B [3:0] $end
$var wire 1 0 sel $end
$var wire 4 X RES [3:0] $end
$var wire 4 Y A [3:0] $end
$scope module mux_21_1b_0[0] $end
$var wire 1 Z a $end
$var wire 1 [ a_out $end
$var wire 1 \ b $end
$var wire 1 ] b_out $end
$var wire 1 ^ not_sel $end
$var wire 1 _ res $end
$var wire 1 0 sel $end
$upscope $end
$scope module mux_21_1b_0[1] $end
$var wire 1 ` a $end
$var wire 1 a a_out $end
$var wire 1 b b $end
$var wire 1 c b_out $end
$var wire 1 d not_sel $end
$var wire 1 e res $end
$var wire 1 0 sel $end
$upscope $end
$scope module mux_21_1b_0[2] $end
$var wire 1 f a $end
$var wire 1 g a_out $end
$var wire 1 h b $end
$var wire 1 i b_out $end
$var wire 1 j not_sel $end
$var wire 1 k res $end
$var wire 1 0 sel $end
$upscope $end
$scope module mux_21_1b_0[3] $end
$var wire 1 l a $end
$var wire 1 m a_out $end
$var wire 1 n b $end
$var wire 1 o b_out $end
$var wire 1 p not_sel $end
$var wire 1 q res $end
$var wire 1 0 sel $end
$upscope $end
$upscope $end
$scope module mux_21_4b_1 $end
$var wire 4 r B [3:0] $end
$var wire 1 / sel $end
$var wire 4 s RES [3:0] $end
$var wire 4 t A [3:0] $end
$scope module mux_21_1b_0[0] $end
$var wire 1 u a $end
$var wire 1 v a_out $end
$var wire 1 w b $end
$var wire 1 x b_out $end
$var wire 1 y not_sel $end
$var wire 1 z res $end
$var wire 1 / sel $end
$upscope $end
$scope module mux_21_1b_0[1] $end
$var wire 1 { a $end
$var wire 1 | a_out $end
$var wire 1 } b $end
$var wire 1 ~ b_out $end
$var wire 1 !" not_sel $end
$var wire 1 "" res $end
$var wire 1 / sel $end
$upscope $end
$scope module mux_21_1b_0[2] $end
$var wire 1 #" a $end
$var wire 1 $" a_out $end
$var wire 1 %" b $end
$var wire 1 &" b_out $end
$var wire 1 '" not_sel $end
$var wire 1 (" res $end
$var wire 1 / sel $end
$upscope $end
$scope module mux_21_1b_0[3] $end
$var wire 1 )" a $end
$var wire 1 *" a_out $end
$var wire 1 +" b $end
$var wire 1 ," b_out $end
$var wire 1 -" not_sel $end
$var wire 1 ." res $end
$var wire 1 / sel $end
$upscope $end
$upscope $end
$scope module mux_21_4b_2 $end
$var wire 4 /" B [3:0] $end
$var wire 1 . sel $end
$var wire 4 0" RES [3:0] $end
$var wire 4 1" A [3:0] $end
$scope module mux_21_1b_0[0] $end
$var wire 1 2" a $end
$var wire 1 3" a_out $end
$var wire 1 4" b $end
$var wire 1 5" b_out $end
$var wire 1 6" not_sel $end
$var wire 1 7" res $end
$var wire 1 . sel $end
$upscope $end
$scope module mux_21_1b_0[1] $end
$var wire 1 8" a $end
$var wire 1 9" a_out $end
$var wire 1 :" b $end
$var wire 1 ;" b_out $end
$var wire 1 <" not_sel $end
$var wire 1 =" res $end
$var wire 1 . sel $end
$upscope $end
$scope module mux_21_1b_0[2] $end
$var wire 1 >" a $end
$var wire 1 ?" a_out $end
$var wire 1 @" b $end
$var wire 1 A" b_out $end
$var wire 1 B" not_sel $end
$var wire 1 C" res $end
$var wire 1 . sel $end
$upscope $end
$scope module mux_21_1b_0[3] $end
$var wire 1 D" a $end
$var wire 1 E" a_out $end
$var wire 1 F" b $end
$var wire 1 G" b_out $end
$var wire 1 H" not_sel $end
$var wire 1 I" res $end
$var wire 1 . sel $end
$upscope $end
$upscope $end
$scope module mux_21_4b_3 $end
$var wire 4 J" B [3:0] $end
$var wire 1 - sel $end
$var wire 4 K" RES [3:0] $end
$var wire 4 L" A [3:0] $end
$scope module mux_21_1b_0[0] $end
$var wire 1 M" a $end
$var wire 1 N" a_out $end
$var wire 1 O" b $end
$var wire 1 P" b_out $end
$var wire 1 Q" not_sel $end
$var wire 1 R" res $end
$var wire 1 - sel $end
$upscope $end
$scope module mux_21_1b_0[1] $end
$var wire 1 S" a $end
$var wire 1 T" a_out $end
$var wire 1 U" b $end
$var wire 1 V" b_out $end
$var wire 1 W" not_sel $end
$var wire 1 X" res $end
$var wire 1 - sel $end
$upscope $end
$scope module mux_21_1b_0[2] $end
$var wire 1 Y" a $end
$var wire 1 Z" a_out $end
$var wire 1 [" b $end
$var wire 1 \" b_out $end
$var wire 1 ]" not_sel $end
$var wire 1 ^" res $end
$var wire 1 - sel $end
$upscope $end
$scope module mux_21_1b_0[3] $end
$var wire 1 _" a $end
$var wire 1 `" a_out $end
$var wire 1 a" b $end
$var wire 1 b" b_out $end
$var wire 1 c" not_sel $end
$var wire 1 d" res $end
$var wire 1 - sel $end
$upscope $end
$upscope $end
$scope module mux_41_4b_0 $end
$var wire 1 e" sel0 $end
$var wire 1 f" sel1 $end
$var wire 4 g" RES [3:0] $end
$var wire 4 h" D [3:0] $end
$var wire 4 i" C [3:0] $end
$var wire 4 j" B [3:0] $end
$var wire 4 k" A [3:0] $end
$scope module mux_41_1b_0[0] $end
$var wire 1 l" a $end
$var wire 1 m" b $end
$var wire 1 n" c $end
$var wire 1 o" d $end
$var wire 1 e" sel0 $end
$var wire 1 f" sel1 $end
$var wire 1 p" res $end
$var wire 1 q" cd_out $end
$var wire 1 r" ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 l" a $end
$var wire 1 s" a_out $end
$var wire 1 m" b $end
$var wire 1 t" b_out $end
$var wire 1 u" not_sel $end
$var wire 1 r" res $end
$var wire 1 e" sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 n" a $end
$var wire 1 v" a_out $end
$var wire 1 o" b $end
$var wire 1 w" b_out $end
$var wire 1 x" not_sel $end
$var wire 1 q" res $end
$var wire 1 e" sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 r" a $end
$var wire 1 y" a_out $end
$var wire 1 q" b $end
$var wire 1 z" b_out $end
$var wire 1 {" not_sel $end
$var wire 1 p" res $end
$var wire 1 f" sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[1] $end
$var wire 1 |" a $end
$var wire 1 }" b $end
$var wire 1 ~" c $end
$var wire 1 !# d $end
$var wire 1 e" sel0 $end
$var wire 1 f" sel1 $end
$var wire 1 "# res $end
$var wire 1 ## cd_out $end
$var wire 1 $# ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 |" a $end
$var wire 1 %# a_out $end
$var wire 1 }" b $end
$var wire 1 &# b_out $end
$var wire 1 '# not_sel $end
$var wire 1 $# res $end
$var wire 1 e" sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 ~" a $end
$var wire 1 (# a_out $end
$var wire 1 !# b $end
$var wire 1 )# b_out $end
$var wire 1 *# not_sel $end
$var wire 1 ## res $end
$var wire 1 e" sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 $# a $end
$var wire 1 +# a_out $end
$var wire 1 ## b $end
$var wire 1 ,# b_out $end
$var wire 1 -# not_sel $end
$var wire 1 "# res $end
$var wire 1 f" sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[2] $end
$var wire 1 .# a $end
$var wire 1 /# b $end
$var wire 1 0# c $end
$var wire 1 1# d $end
$var wire 1 e" sel0 $end
$var wire 1 f" sel1 $end
$var wire 1 2# res $end
$var wire 1 3# cd_out $end
$var wire 1 4# ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 .# a $end
$var wire 1 5# a_out $end
$var wire 1 /# b $end
$var wire 1 6# b_out $end
$var wire 1 7# not_sel $end
$var wire 1 4# res $end
$var wire 1 e" sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 0# a $end
$var wire 1 8# a_out $end
$var wire 1 1# b $end
$var wire 1 9# b_out $end
$var wire 1 :# not_sel $end
$var wire 1 3# res $end
$var wire 1 e" sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 4# a $end
$var wire 1 ;# a_out $end
$var wire 1 3# b $end
$var wire 1 <# b_out $end
$var wire 1 =# not_sel $end
$var wire 1 2# res $end
$var wire 1 f" sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[3] $end
$var wire 1 ># a $end
$var wire 1 ?# b $end
$var wire 1 @# c $end
$var wire 1 A# d $end
$var wire 1 e" sel0 $end
$var wire 1 f" sel1 $end
$var wire 1 B# res $end
$var wire 1 C# cd_out $end
$var wire 1 D# ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 ># a $end
$var wire 1 E# a_out $end
$var wire 1 ?# b $end
$var wire 1 F# b_out $end
$var wire 1 G# not_sel $end
$var wire 1 D# res $end
$var wire 1 e" sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 @# a $end
$var wire 1 H# a_out $end
$var wire 1 A# b $end
$var wire 1 I# b_out $end
$var wire 1 J# not_sel $end
$var wire 1 C# res $end
$var wire 1 e" sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 D# a $end
$var wire 1 K# a_out $end
$var wire 1 C# b $end
$var wire 1 L# b_out $end
$var wire 1 M# not_sel $end
$var wire 1 B# res $end
$var wire 1 f" sel $end
$upscope $end
$upscope $end
$upscope $end
$scope module mux_41_4b_1 $end
$var wire 1 N# sel0 $end
$var wire 1 O# sel1 $end
$var wire 4 P# RES [3:0] $end
$var wire 4 Q# D [3:0] $end
$var wire 4 R# C [3:0] $end
$var wire 4 S# B [3:0] $end
$var wire 4 T# A [3:0] $end
$scope module mux_41_1b_0[0] $end
$var wire 1 U# a $end
$var wire 1 V# b $end
$var wire 1 W# c $end
$var wire 1 X# d $end
$var wire 1 N# sel0 $end
$var wire 1 O# sel1 $end
$var wire 1 Y# res $end
$var wire 1 Z# cd_out $end
$var wire 1 [# ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 U# a $end
$var wire 1 \# a_out $end
$var wire 1 V# b $end
$var wire 1 ]# b_out $end
$var wire 1 ^# not_sel $end
$var wire 1 [# res $end
$var wire 1 N# sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 W# a $end
$var wire 1 _# a_out $end
$var wire 1 X# b $end
$var wire 1 `# b_out $end
$var wire 1 a# not_sel $end
$var wire 1 Z# res $end
$var wire 1 N# sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 [# a $end
$var wire 1 b# a_out $end
$var wire 1 Z# b $end
$var wire 1 c# b_out $end
$var wire 1 d# not_sel $end
$var wire 1 Y# res $end
$var wire 1 O# sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[1] $end
$var wire 1 e# a $end
$var wire 1 f# b $end
$var wire 1 g# c $end
$var wire 1 h# d $end
$var wire 1 N# sel0 $end
$var wire 1 O# sel1 $end
$var wire 1 i# res $end
$var wire 1 j# cd_out $end
$var wire 1 k# ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 e# a $end
$var wire 1 l# a_out $end
$var wire 1 f# b $end
$var wire 1 m# b_out $end
$var wire 1 n# not_sel $end
$var wire 1 k# res $end
$var wire 1 N# sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 g# a $end
$var wire 1 o# a_out $end
$var wire 1 h# b $end
$var wire 1 p# b_out $end
$var wire 1 q# not_sel $end
$var wire 1 j# res $end
$var wire 1 N# sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 k# a $end
$var wire 1 r# a_out $end
$var wire 1 j# b $end
$var wire 1 s# b_out $end
$var wire 1 t# not_sel $end
$var wire 1 i# res $end
$var wire 1 O# sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[2] $end
$var wire 1 u# a $end
$var wire 1 v# b $end
$var wire 1 w# c $end
$var wire 1 x# d $end
$var wire 1 N# sel0 $end
$var wire 1 O# sel1 $end
$var wire 1 y# res $end
$var wire 1 z# cd_out $end
$var wire 1 {# ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 u# a $end
$var wire 1 |# a_out $end
$var wire 1 v# b $end
$var wire 1 }# b_out $end
$var wire 1 ~# not_sel $end
$var wire 1 {# res $end
$var wire 1 N# sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 w# a $end
$var wire 1 !$ a_out $end
$var wire 1 x# b $end
$var wire 1 "$ b_out $end
$var wire 1 #$ not_sel $end
$var wire 1 z# res $end
$var wire 1 N# sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 {# a $end
$var wire 1 $$ a_out $end
$var wire 1 z# b $end
$var wire 1 %$ b_out $end
$var wire 1 &$ not_sel $end
$var wire 1 y# res $end
$var wire 1 O# sel $end
$upscope $end
$upscope $end
$scope module mux_41_1b_0[3] $end
$var wire 1 '$ a $end
$var wire 1 ($ b $end
$var wire 1 )$ c $end
$var wire 1 *$ d $end
$var wire 1 N# sel0 $end
$var wire 1 O# sel1 $end
$var wire 1 +$ res $end
$var wire 1 ,$ cd_out $end
$var wire 1 -$ ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 '$ a $end
$var wire 1 .$ a_out $end
$var wire 1 ($ b $end
$var wire 1 /$ b_out $end
$var wire 1 0$ not_sel $end
$var wire 1 -$ res $end
$var wire 1 N# sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 )$ a $end
$var wire 1 1$ a_out $end
$var wire 1 *$ b $end
$var wire 1 2$ b_out $end
$var wire 1 3$ not_sel $end
$var wire 1 ,$ res $end
$var wire 1 N# sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 -$ a $end
$var wire 1 4$ a_out $end
$var wire 1 ,$ b $end
$var wire 1 5$ b_out $end
$var wire 1 6$ not_sel $end
$var wire 1 +$ res $end
$var wire 1 O# sel $end
$upscope $end
$upscope $end
$upscope $end
$scope module r0 $end
$var wire 4 7$ D [3:0] $end
$var wire 1 ' clk $end
$var wire 4 8$ QB [3:0] $end
$var wire 4 9$ Q [3:0] $end
$scope module DFF[0] $end
$var wire 1 ' clk $end
$var wire 1 :$ d $end
$var wire 1 ;$ nclk $end
$var wire 1 <$ qb_tmp $end
$var wire 1 =$ qb $end
$var wire 1 >$ q_tmp $end
$var wire 1 ?$ q $end
$scope module d_latch_0 $end
$var wire 1 :$ d $end
$var wire 1 ;$ g $end
$var wire 1 @$ nd $end
$var wire 1 A$ r $end
$var wire 1 B$ s $end
$var wire 1 <$ qb $end
$var wire 1 >$ q $end
$scope module sr_latch_0 $end
$var wire 1 >$ q $end
$var wire 1 <$ qb $end
$var wire 1 A$ r $end
$var wire 1 B$ s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 >$ d $end
$var wire 1 ' g $end
$var wire 1 C$ nd $end
$var wire 1 D$ r $end
$var wire 1 E$ s $end
$var wire 1 =$ qb $end
$var wire 1 ?$ q $end
$scope module sr_latch_0 $end
$var wire 1 ?$ q $end
$var wire 1 =$ qb $end
$var wire 1 D$ r $end
$var wire 1 E$ s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[1] $end
$var wire 1 ' clk $end
$var wire 1 F$ d $end
$var wire 1 G$ nclk $end
$var wire 1 H$ qb_tmp $end
$var wire 1 I$ qb $end
$var wire 1 J$ q_tmp $end
$var wire 1 K$ q $end
$scope module d_latch_0 $end
$var wire 1 F$ d $end
$var wire 1 G$ g $end
$var wire 1 L$ nd $end
$var wire 1 M$ r $end
$var wire 1 N$ s $end
$var wire 1 H$ qb $end
$var wire 1 J$ q $end
$scope module sr_latch_0 $end
$var wire 1 J$ q $end
$var wire 1 H$ qb $end
$var wire 1 M$ r $end
$var wire 1 N$ s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 J$ d $end
$var wire 1 ' g $end
$var wire 1 O$ nd $end
$var wire 1 P$ r $end
$var wire 1 Q$ s $end
$var wire 1 I$ qb $end
$var wire 1 K$ q $end
$scope module sr_latch_0 $end
$var wire 1 K$ q $end
$var wire 1 I$ qb $end
$var wire 1 P$ r $end
$var wire 1 Q$ s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[2] $end
$var wire 1 ' clk $end
$var wire 1 R$ d $end
$var wire 1 S$ nclk $end
$var wire 1 T$ qb_tmp $end
$var wire 1 U$ qb $end
$var wire 1 V$ q_tmp $end
$var wire 1 W$ q $end
$scope module d_latch_0 $end
$var wire 1 R$ d $end
$var wire 1 S$ g $end
$var wire 1 X$ nd $end
$var wire 1 Y$ r $end
$var wire 1 Z$ s $end
$var wire 1 T$ qb $end
$var wire 1 V$ q $end
$scope module sr_latch_0 $end
$var wire 1 V$ q $end
$var wire 1 T$ qb $end
$var wire 1 Y$ r $end
$var wire 1 Z$ s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 V$ d $end
$var wire 1 ' g $end
$var wire 1 [$ nd $end
$var wire 1 \$ r $end
$var wire 1 ]$ s $end
$var wire 1 U$ qb $end
$var wire 1 W$ q $end
$scope module sr_latch_0 $end
$var wire 1 W$ q $end
$var wire 1 U$ qb $end
$var wire 1 \$ r $end
$var wire 1 ]$ s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[3] $end
$var wire 1 ' clk $end
$var wire 1 ^$ d $end
$var wire 1 _$ nclk $end
$var wire 1 `$ qb_tmp $end
$var wire 1 a$ qb $end
$var wire 1 b$ q_tmp $end
$var wire 1 c$ q $end
$scope module d_latch_0 $end
$var wire 1 ^$ d $end
$var wire 1 _$ g $end
$var wire 1 d$ nd $end
$var wire 1 e$ r $end
$var wire 1 f$ s $end
$var wire 1 `$ qb $end
$var wire 1 b$ q $end
$scope module sr_latch_0 $end
$var wire 1 b$ q $end
$var wire 1 `$ qb $end
$var wire 1 e$ r $end
$var wire 1 f$ s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 b$ d $end
$var wire 1 ' g $end
$var wire 1 g$ nd $end
$var wire 1 h$ r $end
$var wire 1 i$ s $end
$var wire 1 a$ qb $end
$var wire 1 c$ q $end
$scope module sr_latch_0 $end
$var wire 1 c$ q $end
$var wire 1 a$ qb $end
$var wire 1 h$ r $end
$var wire 1 i$ s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module r1 $end
$var wire 4 j$ D [3:0] $end
$var wire 1 ' clk $end
$var wire 4 k$ QB [3:0] $end
$var wire 4 l$ Q [3:0] $end
$scope module DFF[0] $end
$var wire 1 ' clk $end
$var wire 1 m$ d $end
$var wire 1 n$ nclk $end
$var wire 1 o$ qb_tmp $end
$var wire 1 p$ qb $end
$var wire 1 q$ q_tmp $end
$var wire 1 r$ q $end
$scope module d_latch_0 $end
$var wire 1 m$ d $end
$var wire 1 n$ g $end
$var wire 1 s$ nd $end
$var wire 1 t$ r $end
$var wire 1 u$ s $end
$var wire 1 o$ qb $end
$var wire 1 q$ q $end
$scope module sr_latch_0 $end
$var wire 1 q$ q $end
$var wire 1 o$ qb $end
$var wire 1 t$ r $end
$var wire 1 u$ s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 q$ d $end
$var wire 1 ' g $end
$var wire 1 v$ nd $end
$var wire 1 w$ r $end
$var wire 1 x$ s $end
$var wire 1 p$ qb $end
$var wire 1 r$ q $end
$scope module sr_latch_0 $end
$var wire 1 r$ q $end
$var wire 1 p$ qb $end
$var wire 1 w$ r $end
$var wire 1 x$ s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[1] $end
$var wire 1 ' clk $end
$var wire 1 y$ d $end
$var wire 1 z$ nclk $end
$var wire 1 {$ qb_tmp $end
$var wire 1 |$ qb $end
$var wire 1 }$ q_tmp $end
$var wire 1 ~$ q $end
$scope module d_latch_0 $end
$var wire 1 y$ d $end
$var wire 1 z$ g $end
$var wire 1 !% nd $end
$var wire 1 "% r $end
$var wire 1 #% s $end
$var wire 1 {$ qb $end
$var wire 1 }$ q $end
$scope module sr_latch_0 $end
$var wire 1 }$ q $end
$var wire 1 {$ qb $end
$var wire 1 "% r $end
$var wire 1 #% s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 }$ d $end
$var wire 1 ' g $end
$var wire 1 $% nd $end
$var wire 1 %% r $end
$var wire 1 &% s $end
$var wire 1 |$ qb $end
$var wire 1 ~$ q $end
$scope module sr_latch_0 $end
$var wire 1 ~$ q $end
$var wire 1 |$ qb $end
$var wire 1 %% r $end
$var wire 1 &% s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[2] $end
$var wire 1 ' clk $end
$var wire 1 '% d $end
$var wire 1 (% nclk $end
$var wire 1 )% qb_tmp $end
$var wire 1 *% qb $end
$var wire 1 +% q_tmp $end
$var wire 1 ,% q $end
$scope module d_latch_0 $end
$var wire 1 '% d $end
$var wire 1 (% g $end
$var wire 1 -% nd $end
$var wire 1 .% r $end
$var wire 1 /% s $end
$var wire 1 )% qb $end
$var wire 1 +% q $end
$scope module sr_latch_0 $end
$var wire 1 +% q $end
$var wire 1 )% qb $end
$var wire 1 .% r $end
$var wire 1 /% s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 +% d $end
$var wire 1 ' g $end
$var wire 1 0% nd $end
$var wire 1 1% r $end
$var wire 1 2% s $end
$var wire 1 *% qb $end
$var wire 1 ,% q $end
$scope module sr_latch_0 $end
$var wire 1 ,% q $end
$var wire 1 *% qb $end
$var wire 1 1% r $end
$var wire 1 2% s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[3] $end
$var wire 1 ' clk $end
$var wire 1 3% d $end
$var wire 1 4% nclk $end
$var wire 1 5% qb_tmp $end
$var wire 1 6% qb $end
$var wire 1 7% q_tmp $end
$var wire 1 8% q $end
$scope module d_latch_0 $end
$var wire 1 3% d $end
$var wire 1 4% g $end
$var wire 1 9% nd $end
$var wire 1 :% r $end
$var wire 1 ;% s $end
$var wire 1 5% qb $end
$var wire 1 7% q $end
$scope module sr_latch_0 $end
$var wire 1 7% q $end
$var wire 1 5% qb $end
$var wire 1 :% r $end
$var wire 1 ;% s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 7% d $end
$var wire 1 ' g $end
$var wire 1 <% nd $end
$var wire 1 =% r $end
$var wire 1 >% s $end
$var wire 1 6% qb $end
$var wire 1 8% q $end
$scope module sr_latch_0 $end
$var wire 1 8% q $end
$var wire 1 6% qb $end
$var wire 1 =% r $end
$var wire 1 >% s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module r2 $end
$var wire 4 ?% D [3:0] $end
$var wire 1 ' clk $end
$var wire 4 @% QB [3:0] $end
$var wire 4 A% Q [3:0] $end
$scope module DFF[0] $end
$var wire 1 ' clk $end
$var wire 1 B% d $end
$var wire 1 C% nclk $end
$var wire 1 D% qb_tmp $end
$var wire 1 E% qb $end
$var wire 1 F% q_tmp $end
$var wire 1 G% q $end
$scope module d_latch_0 $end
$var wire 1 B% d $end
$var wire 1 C% g $end
$var wire 1 H% nd $end
$var wire 1 I% r $end
$var wire 1 J% s $end
$var wire 1 D% qb $end
$var wire 1 F% q $end
$scope module sr_latch_0 $end
$var wire 1 F% q $end
$var wire 1 D% qb $end
$var wire 1 I% r $end
$var wire 1 J% s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 F% d $end
$var wire 1 ' g $end
$var wire 1 K% nd $end
$var wire 1 L% r $end
$var wire 1 M% s $end
$var wire 1 E% qb $end
$var wire 1 G% q $end
$scope module sr_latch_0 $end
$var wire 1 G% q $end
$var wire 1 E% qb $end
$var wire 1 L% r $end
$var wire 1 M% s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[1] $end
$var wire 1 ' clk $end
$var wire 1 N% d $end
$var wire 1 O% nclk $end
$var wire 1 P% qb_tmp $end
$var wire 1 Q% qb $end
$var wire 1 R% q_tmp $end
$var wire 1 S% q $end
$scope module d_latch_0 $end
$var wire 1 N% d $end
$var wire 1 O% g $end
$var wire 1 T% nd $end
$var wire 1 U% r $end
$var wire 1 V% s $end
$var wire 1 P% qb $end
$var wire 1 R% q $end
$scope module sr_latch_0 $end
$var wire 1 R% q $end
$var wire 1 P% qb $end
$var wire 1 U% r $end
$var wire 1 V% s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 R% d $end
$var wire 1 ' g $end
$var wire 1 W% nd $end
$var wire 1 X% r $end
$var wire 1 Y% s $end
$var wire 1 Q% qb $end
$var wire 1 S% q $end
$scope module sr_latch_0 $end
$var wire 1 S% q $end
$var wire 1 Q% qb $end
$var wire 1 X% r $end
$var wire 1 Y% s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[2] $end
$var wire 1 ' clk $end
$var wire 1 Z% d $end
$var wire 1 [% nclk $end
$var wire 1 \% qb_tmp $end
$var wire 1 ]% qb $end
$var wire 1 ^% q_tmp $end
$var wire 1 _% q $end
$scope module d_latch_0 $end
$var wire 1 Z% d $end
$var wire 1 [% g $end
$var wire 1 `% nd $end
$var wire 1 a% r $end
$var wire 1 b% s $end
$var wire 1 \% qb $end
$var wire 1 ^% q $end
$scope module sr_latch_0 $end
$var wire 1 ^% q $end
$var wire 1 \% qb $end
$var wire 1 a% r $end
$var wire 1 b% s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 ^% d $end
$var wire 1 ' g $end
$var wire 1 c% nd $end
$var wire 1 d% r $end
$var wire 1 e% s $end
$var wire 1 ]% qb $end
$var wire 1 _% q $end
$scope module sr_latch_0 $end
$var wire 1 _% q $end
$var wire 1 ]% qb $end
$var wire 1 d% r $end
$var wire 1 e% s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[3] $end
$var wire 1 ' clk $end
$var wire 1 f% d $end
$var wire 1 g% nclk $end
$var wire 1 h% qb_tmp $end
$var wire 1 i% qb $end
$var wire 1 j% q_tmp $end
$var wire 1 k% q $end
$scope module d_latch_0 $end
$var wire 1 f% d $end
$var wire 1 g% g $end
$var wire 1 l% nd $end
$var wire 1 m% r $end
$var wire 1 n% s $end
$var wire 1 h% qb $end
$var wire 1 j% q $end
$scope module sr_latch_0 $end
$var wire 1 j% q $end
$var wire 1 h% qb $end
$var wire 1 m% r $end
$var wire 1 n% s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 j% d $end
$var wire 1 ' g $end
$var wire 1 o% nd $end
$var wire 1 p% r $end
$var wire 1 q% s $end
$var wire 1 i% qb $end
$var wire 1 k% q $end
$scope module sr_latch_0 $end
$var wire 1 k% q $end
$var wire 1 i% qb $end
$var wire 1 p% r $end
$var wire 1 q% s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module r3 $end
$var wire 4 r% D [3:0] $end
$var wire 1 ' clk $end
$var wire 4 s% QB [3:0] $end
$var wire 4 t% Q [3:0] $end
$scope module DFF[0] $end
$var wire 1 ' clk $end
$var wire 1 u% d $end
$var wire 1 v% nclk $end
$var wire 1 w% qb_tmp $end
$var wire 1 x% qb $end
$var wire 1 y% q_tmp $end
$var wire 1 z% q $end
$scope module d_latch_0 $end
$var wire 1 u% d $end
$var wire 1 v% g $end
$var wire 1 {% nd $end
$var wire 1 |% r $end
$var wire 1 }% s $end
$var wire 1 w% qb $end
$var wire 1 y% q $end
$scope module sr_latch_0 $end
$var wire 1 y% q $end
$var wire 1 w% qb $end
$var wire 1 |% r $end
$var wire 1 }% s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 y% d $end
$var wire 1 ' g $end
$var wire 1 ~% nd $end
$var wire 1 !& r $end
$var wire 1 "& s $end
$var wire 1 x% qb $end
$var wire 1 z% q $end
$scope module sr_latch_0 $end
$var wire 1 z% q $end
$var wire 1 x% qb $end
$var wire 1 !& r $end
$var wire 1 "& s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[1] $end
$var wire 1 ' clk $end
$var wire 1 #& d $end
$var wire 1 $& nclk $end
$var wire 1 %& qb_tmp $end
$var wire 1 && qb $end
$var wire 1 '& q_tmp $end
$var wire 1 (& q $end
$scope module d_latch_0 $end
$var wire 1 #& d $end
$var wire 1 $& g $end
$var wire 1 )& nd $end
$var wire 1 *& r $end
$var wire 1 +& s $end
$var wire 1 %& qb $end
$var wire 1 '& q $end
$scope module sr_latch_0 $end
$var wire 1 '& q $end
$var wire 1 %& qb $end
$var wire 1 *& r $end
$var wire 1 +& s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 '& d $end
$var wire 1 ' g $end
$var wire 1 ,& nd $end
$var wire 1 -& r $end
$var wire 1 .& s $end
$var wire 1 && qb $end
$var wire 1 (& q $end
$scope module sr_latch_0 $end
$var wire 1 (& q $end
$var wire 1 && qb $end
$var wire 1 -& r $end
$var wire 1 .& s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[2] $end
$var wire 1 ' clk $end
$var wire 1 /& d $end
$var wire 1 0& nclk $end
$var wire 1 1& qb_tmp $end
$var wire 1 2& qb $end
$var wire 1 3& q_tmp $end
$var wire 1 4& q $end
$scope module d_latch_0 $end
$var wire 1 /& d $end
$var wire 1 0& g $end
$var wire 1 5& nd $end
$var wire 1 6& r $end
$var wire 1 7& s $end
$var wire 1 1& qb $end
$var wire 1 3& q $end
$scope module sr_latch_0 $end
$var wire 1 3& q $end
$var wire 1 1& qb $end
$var wire 1 6& r $end
$var wire 1 7& s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 3& d $end
$var wire 1 ' g $end
$var wire 1 8& nd $end
$var wire 1 9& r $end
$var wire 1 :& s $end
$var wire 1 2& qb $end
$var wire 1 4& q $end
$scope module sr_latch_0 $end
$var wire 1 4& q $end
$var wire 1 2& qb $end
$var wire 1 9& r $end
$var wire 1 :& s $end
$upscope $end
$upscope $end
$upscope $end
$scope module DFF[3] $end
$var wire 1 ' clk $end
$var wire 1 ;& d $end
$var wire 1 <& nclk $end
$var wire 1 =& qb_tmp $end
$var wire 1 >& qb $end
$var wire 1 ?& q_tmp $end
$var wire 1 @& q $end
$scope module d_latch_0 $end
$var wire 1 ;& d $end
$var wire 1 <& g $end
$var wire 1 A& nd $end
$var wire 1 B& r $end
$var wire 1 C& s $end
$var wire 1 =& qb $end
$var wire 1 ?& q $end
$scope module sr_latch_0 $end
$var wire 1 ?& q $end
$var wire 1 =& qb $end
$var wire 1 B& r $end
$var wire 1 C& s $end
$upscope $end
$upscope $end
$scope module d_latch_1 $end
$var wire 1 ?& d $end
$var wire 1 ' g $end
$var wire 1 D& nd $end
$var wire 1 E& r $end
$var wire 1 F& s $end
$var wire 1 >& qb $end
$var wire 1 @& q $end
$scope module sr_latch_0 $end
$var wire 1 @& q $end
$var wire 1 >& qb $end
$var wire 1 E& r $end
$var wire 1 F& s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xF&
xE&
xD&
xC&
xB&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
x4&
x3&
x2&
x1&
x0&
x/&
x.&
x-&
x,&
x+&
x*&
x)&
x(&
x'&
x&&
x%&
x$&
x#&
x"&
x!&
x~%
x}%
x|%
x{%
xz%
xy%
xx%
xw%
xv%
xu%
bx t%
bx s%
bx r%
xq%
xp%
xo%
xn%
xm%
xl%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
bx A%
bx @%
bx ?%
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
bx l$
bx k$
bx j$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x\$
x[$
xZ$
xY$
xX$
xW$
xV$
xU$
xT$
xS$
xR$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
x<$
x;$
x:$
bx 9$
bx 8$
bx 7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
x+$
x*$
x)$
x($
x'$
x&$
x%$
x$$
x#$
x"$
x!$
x~#
x}#
x|#
x{#
xz#
xy#
xx#
xw#
xv#
xu#
xt#
xs#
xr#
xq#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
xh#
xg#
xf#
xe#
xd#
xc#
xb#
xa#
x`#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
bx T#
bx S#
bx R#
bx Q#
bx P#
0O#
0N#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
xy"
xx"
xw"
xv"
xu"
xt"
xs"
xr"
xq"
xp"
xo"
xn"
xm"
xl"
bx k"
bx j"
bx i"
bx h"
bx g"
0f"
0e"
xd"
xc"
xb"
0a"
x`"
x_"
x^"
x]"
x\"
0["
xZ"
xY"
xX"
xW"
xV"
0U"
xT"
xS"
xR"
xQ"
xP"
1O"
xN"
xM"
bx L"
bx K"
b1 J"
xI"
xH"
xG"
0F"
xE"
xD"
xC"
xB"
xA"
0@"
x?"
x>"
x="
x<"
x;"
0:"
x9"
x8"
x7"
x6"
x5"
14"
x3"
x2"
bx 1"
bx 0"
b1 /"
x."
x-"
x,"
0+"
x*"
x)"
x("
x'"
x&"
0%"
x$"
x#"
x""
x!"
x~
0}
x|
x{
xz
xy
xx
1w
xv
xu
bx t
bx s
b1 r
xq
xp
xo
0n
xm
xl
xk
xj
xi
0h
xg
xf
xe
xd
xc
0b
xa
x`
x_
x^
x]
1\
x[
xZ
bx Y
bx X
b1 W
xV
xU
xT
0S
xR
xQ
xP
0O
xN
xM
xL
0K
xJ
xI
xH
0G
0F
0E
xD
xC
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
x4
x3
x2
x1
x0
x/
x.
x-
b0 ,
b0 +
b0 *
b1 )
1(
0'
b0 &
b0 %
b0 $
b1 #
bx "
bx !
$end
#1
1d#
1t#
1&$
16$
1^#
1a#
1n#
1q#
1~#
1#$
10$
13$
1{"
1-#
1=#
1M#
1u"
1x"
1'#
1*#
17#
1:#
1G#
1J#
1D
1C
1;$
1G$
1S$
1_$
1n$
1z$
1(%
14%
1C%
1O%
1[%
1g%
1v%
1$&
10&
1<&
0J
0N
0R
0V
#3
0c#
0s#
0%$
05$
0]#
0`#
0m#
0p#
0}#
0"$
0/$
02$
0z"
0,#
0<#
0L#
0t"
0w"
0&#
0)#
06#
09#
0F#
0I#
02
03
01
0c
0i
0o
0~
0&"
0,"
0;"
0A"
0G"
0V"
0\"
0b"
0F&
0E&
0:&
09&
0.&
0-&
0"&
0!&
0q%
0p%
0e%
0d%
0Y%
0X%
0M%
0L%
0>%
0=%
02%
01%
0&%
0%%
0x$
0w$
0i$
0h$
0]$
0\$
0Q$
0P$
0E$
0D$
0T
0P
0L
0H
#4
14
#6
0Q
0M
0U
#7
1I
#9
0.
0/
0-
#10
16"
1<"
1B"
1H"
1y
1!"
1'"
1-"
1Q"
1W"
1]"
1c"
10
#11
0^
0d
0j
0p
#12
05"
0x
0P"
#13
1]
#14
0[
0a
0g
0m
#16
1:$
bx1 B
bx1 X
bx1 7$
1_
#17
0F$
0R$
0^$
0@$
0e
0k
b1 B
b1 X
b1 7$
0q
#18
1L$
1X$
1d$
#19
1B$
#20
0N$
0Z$
0f$
0A$
#21
0<$
1M$
1Y$
1e$
#23
1>$
0J$
0V$
0b$
#24
0C$
1O$
1[$
1g$
#25
1H$
1T$
1`$
#35
1'
#36
0;$
0G$
0S$
0_$
0n$
0z$
0(%
04%
0C%
0O%
0[%
0g%
0v%
0$&
00&
0<&
#38
1E$
1P$
1\$
1h$
xw$
xx$
x%%
x&%
x1%
x2%
x=%
x>%
xL%
xM%
xX%
xY%
xd%
xe%
xp%
xq%
x!&
x"&
x-&
x.&
x9&
x:&
xE&
xF&
#39
0B$
0M$
0Y$
0e$
0t$
0u$
0"%
0#%
0.%
0/%
0:%
0;%
0I%
0J%
0U%
0V%
0a%
0b%
0m%
0n%
0|%
0}%
0*&
0+&
06&
07&
0B&
0C&
#40
0e#
0|"
0`
0u#
0.#
0f
0'$
0>#
0l
bx0 8
bx0 8$
0=$
0K$
0W$
b0x <
b0x Y
b0x k"
b0x T#
b0x 9$
0c$
#42
1U#
1l"
1Z
b1 <
b1 Y
b1 k"
b1 T#
b1 9$
1?$
1I$
1U$
b1110 8
b1110 8$
1a$
#43
0l#
0%#
0|#
05#
0.$
0E#
#45
1\#
1s"
#46
0k#
0$#
0{#
04#
0-$
0D#
#48
1[#
1r"
#49
0r#
0+#
0$$
0;#
04$
0K#
#51
1b#
1y"
#52
0i#
0"#
0y#
02#
b0x !
b0x =
b0x P#
0+$
b0x "
b0x >
b0x g"
0B#
#54
b1 !
b1 =
b1 P#
1Y#
b1 "
b1 >
b1 g"
1p"
#66
1e"
1E
0'
0(
b1 $
b1 *
b1 &
b1 ,
#67
0u"
0x"
0'#
0*#
07#
0:#
0G#
0J#
0C
1;$
1G$
1S$
1_$
1n$
1z$
1(%
14%
1C%
1O%
1[%
1g%
1v%
1$&
10&
1<&
1J
1N
1R
1V
#69
xt"
xw"
x&#
x)#
x6#
x9#
xF#
xI#
13
0E$
0P$
0\$
0h$
0w$
0x$
0%%
0&%
01%
02%
0=%
0>%
0L%
0M%
0X%
0Y%
0d%
0e%
0p%
0q%
0!&
0"&
0-&
0.&
09&
0:&
0E&
0F&
0I
#70
0s"
0v"
0(#
08#
0H#
04
1B$
1M$
1Y$
1e$
xt$
xu$
x"%
x#%
x.%
x/%
x:%
x;%
xI%
xJ%
xU%
xV%
xa%
xb%
xm%
xn%
x|%
x}%
x*&
x+&
x6&
x7&
xB&
xC&
#72
x$#
x4#
xD#
00
#73
1^
1d
1j
1p
xr"
#75
x+#
x;#
xK#
0]
#76
1[
xy"
#78
x"#
x2#
bx1 "
bx1 >
bx1 g"
xB#
#79
bx "
bx >
bx g"
xp"
#101
1'
#102
0;$
0G$
0S$
0_$
0n$
0z$
0(%
04%
0C%
0O%
0[%
0g%
0v%
0$&
00&
0<&
#104
1E$
1P$
1\$
1h$
xw$
xx$
x%%
x&%
x1%
x2%
x=%
x>%
xL%
xM%
xX%
xY%
xd%
xe%
xp%
xq%
x!&
x"&
x-&
x.&
x9&
x:&
xE&
xF&
#105
0B$
0M$
0Y$
0e$
0t$
0u$
0"%
0#%
0.%
0/%
0:%
0;%
0I%
0J%
0U%
0V%
0a%
0b%
0m%
0n%
0|%
0}%
0*&
0+&
06&
07&
0B&
0C&
#132
1N#
0e"
0\
1b
0w
1}
04"
1:"
0O"
1U"
0'
1(
b1 %
b1 +
b0 $
b0 *
b10 #
b10 )
b10 W
b10 r
b10 /"
b10 J"
#133
0^#
0a#
0n#
0q#
0~#
0#$
00$
03$
1u"
1x"
1'#
1*#
17#
1:#
1G#
1J#
1;$
1G$
1S$
1_$
1n$
1z$
1(%
14%
1C%
1O%
1[%
1g%
1v%
1$&
10&
1<&
0J
0N
0R
0V
#135
x]#
x`#
xm#
xp#
x}#
x"$
x/$
x2$
0t"
0w"
0&#
0)#
06#
09#
0F#
0I#
0E$
0P$
0\$
0h$
0w$
0x$
0%%
0&%
01%
02%
0=%
0>%
0L%
0M%
0X%
0Y%
0d%
0e%
0p%
0q%
0!&
0"&
0-&
0.&
09&
0:&
0E&
0F&
1M
#136
0\#
0_#
0o#
0!$
01$
1s"
xv"
x(#
x8#
xH#
1B$
1M$
1Y$
1e$
xt$
xu$
x"%
x#%
x.%
x/%
x:%
x;%
xI%
xJ%
xU%
xV%
xa%
xb%
xm%
xn%
x|%
x}%
x*&
x+&
x6&
x7&
xB&
xC&
#138
xk#
x{#
x-$
0$#
04#
0D#
1/
#139
0y
0!"
0'"
0-"
x[#
1r"
#141
xr#
x$$
x4$
0+#
0;#
0K#
1~
#142
0v
0|
0$"
0*"
xb#
1y"
#144
1y$
xi#
xy#
bx1 !
bx1 =
bx1 P#
x+$
0"#
02#
b0x "
b0x >
b0x g"
0B#
bx1x A
bx1x s
bx1x j$
1""
#145
0m$
0'%
03%
0!%
0z
0("
b10 A
b10 s
b10 j$
0."
bx !
bx =
bx P#
xY#
b1 "
b1 >
b1 g"
1p"
#146
1s$
1-%
19%
#147
1#%
#148
0u$
0/%
0;%
0"%
#149
0{$
1t$
1.%
1:%
#151
1}$
0q$
0+%
07%
#152
0$%
1v$
10%
1<%
#153
1o$
1)%
15%
#167
1'
#168
0;$
0G$
0S$
0_$
0n$
0z$
0(%
04%
0C%
0O%
0[%
0g%
0v%
0$&
00&
0<&
#170
1E$
1P$
1\$
1h$
1w$
1&%
11%
1=%
xL%
xM%
xX%
xY%
xd%
xe%
xp%
xq%
x!&
x"&
x-&
x.&
x9&
x:&
xE&
xF&
#171
0B$
0M$
0Y$
0e$
0t$
0#%
0.%
0:%
0I%
0J%
0U%
0V%
0a%
0b%
0m%
0n%
0|%
0}%
0*&
0+&
06&
07&
0B&
0C&
#172
0V#
0m"
0u
0v#
0/#
0#"
0($
0?#
0)"
0r$
bx0x 7
bx0x k$
0|$
0,%
b0x0 ;
b0x0 t
b0x0 j"
b0x0 S#
b0x0 l$
08%
#174
1f#
1}"
1{
1p$
b10 ;
b10 t
b10 j"
b10 S#
b10 l$
1~$
1*%
b1101 7
b1101 k$
16%
#175
0]#
0}#
0/$
#177
1m#
#178
0[#
0{#
0-$
#180
1k#
#181
0b#
0$$
04$
#183
1r#
#184
0Y#
0y#
b0x0 !
b0x0 =
b0x0 P#
0+$
#186
b10 !
b10 =
b10 P#
1i#
#198
1O#
0N#
1F
0E
0'
0(
b10 %
b10 +
b10 &
b10 ,
#199
0d#
0t#
0&$
06$
1^#
1a#
1n#
1q#
1~#
1#$
10$
13$
0D
1C
1;$
1G$
1S$
1_$
1n$
1z$
1(%
14%
1C%
1O%
1[%
1g%
1v%
1$&
10&
1<&
1J
1N
1R
1V
#201
xc#
xs#
x%$
x5$
0`#
0m#
0p#
0"$
02$
03
0E$
0P$
0\$
0h$
0w$
0&%
01%
0=%
0L%
0M%
0X%
0Y%
0d%
0e%
0p%
0q%
0!&
0"&
0-&
0.&
09&
0:&
0E&
0F&
0M
#202
0r#
1\#
x_#
xo#
x!$
x1$
12
1B$
1M$
1Y$
1e$
1t$
1#%
1.%
1:%
xI%
xJ%
xU%
xV%
xa%
xb%
xm%
xn%
x|%
x}%
x*&
x+&
x6&
x7&
xB&
xC&
#204
xY#
xy#
bx1x !
bx1x =
bx1x P#
x+$
0k#
0/
#205
1y
1!"
1'"
1-"
bx !
bx =
bx P#
xi#
1[#
#207
0~
#208
1|
#233
1'
#234
0;$
0G$
0S$
0_$
0n$
0z$
0(%
04%
0C%
0O%
0[%
0g%
0v%
0$&
00&
0<&
#236
1E$
1P$
1\$
1h$
1w$
1&%
11%
1=%
xL%
xM%
xX%
xY%
xd%
xe%
xp%
xq%
x!&
x"&
x-&
x.&
x9&
x:&
xE&
xF&
#237
0B$
0M$
0Y$
0e$
0t$
0#%
0.%
0:%
0I%
0J%
0U%
0V%
0a%
0b%
0m%
0n%
0|%
0}%
0*&
0+&
06&
07&
0B&
0C&
#264
0O#
1N#
1f"
0b
1h
0}
1%"
0:"
1@"
0U"
1["
0'
1(
b1 %
b1 +
b10 $
b10 *
b100 #
b100 )
b100 W
b100 r
b100 /"
b100 J"
#265
1d#
1t#
1&$
16$
0^#
0a#
0n#
0q#
0~#
0#$
00$
03$
0{"
0-#
0=#
0M#
1;$
1G$
1S$
1_$
1n$
1z$
1(%
14%
1C%
1O%
1[%
1g%
1v%
1$&
10&
1<&
0J
0N
0R
0V
#267
0c#
0s#
0%$
05$
x`#
1m#
xp#
x"$
x2$
xz"
x,#
x<#
xL#
0E$
0P$
0\$
0h$
0w$
0&%
01%
0=%
0L%
0M%
0X%
0Y%
0d%
0e%
0p%
0q%
0!&
0"&
0-&
0.&
09&
0:&
0E&
0F&
1Q
#268
1b#
0\#
0_#
0o#
0!$
01$
0y"
1B$
1M$
1Y$
1e$
1t$
1#%
1.%
1:%
xI%
xJ%
xU%
xV%
xa%
xb%
xm%
xn%
x|%
x}%
x*&
x+&
x6&
x7&
xB&
xC&
#270
0i#
0y#
b0x !
b0x =
b0x P#
0+$
1k#
x"#
x2#
bx1 "
bx1 >
bx1 g"
xB#
1.
#271
06"
0<"
0B"
0H"
b1 !
b1 =
b1 P#
1Y#
0[#
bx "
bx >
bx g"
xp"
#273
1r#
1A"
#274
03"
09"
0?"
0E"
0b#
#276
1Z%
b11 !
b11 =
b11 P#
1i#
bx1xx @
bx1xx 0"
bx1xx ?%
1C"
#277
0B%
0N%
0f%
0`%
07"
0="
b100 @
b100 0"
b100 ?%
0I"
b10 !
b10 =
b10 P#
0Y#
#278
1H%
1T%
1l%
#279
1b%
#280
0J%
0V%
0n%
0a%
#281
0\%
1I%
1U%
1m%
#283
1^%
0F%
0R%
0j%
#284
0c%
1K%
1W%
1o%
#285
1D%
1P%
1h%
#299
1'
#300
0;$
0G$
0S$
0_$
0n$
0z$
0(%
04%
0C%
0O%
0[%
0g%
0v%
0$&
00&
0<&
#302
1E$
1P$
1\$
1h$
1w$
1&%
11%
1=%
1L%
1X%
1e%
1p%
x!&
x"&
x-&
x.&
x9&
x:&
xE&
xF&
#303
0B$
0M$
0Y$
0e$
0t$
0#%
0.%
0:%
0I%
0U%
0b%
0m%
0|%
0}%
0*&
0+&
06&
07&
0B&
0C&
#304
0W#
0n"
02"
0g#
0~"
08"
0)$
0@#
0D"
0G%
0S%
bx0xx 6
bx0xx @%
0]%
b0x00 :
b0x00 1"
b0x00 i"
b0x00 R#
b0x00 A%
0k%
#306
1w#
10#
1>"
1E%
1Q%
b100 :
b100 1"
b100 i"
b100 R#
b100 A%
1_%
b1011 6
b1011 @%
1i%
#307
0v"
0(#
0H#
#309
18#
#310
0q"
0##
0C#
#312
13#
#313
0z"
0,#
0L#
#315
1<#
#316
0p"
0"#
b0x00 "
b0x00 >
b0x00 g"
0B#
#318
b100 "
b100 >
b100 g"
12#
#330
1e"
1E
0'
0(
b11 $
b11 *
b11 &
b11 ,
#331
0u"
0x"
0'#
0*#
07#
0:#
0G#
0J#
0C
1;$
1G$
1S$
1_$
1n$
1z$
1(%
14%
1C%
1O%
1[%
1g%
1v%
1$&
10&
1<&
1J
1N
1R
1V
#333
xw"
1&#
x)#
x9#
xI#
11
0E$
0P$
0\$
0h$
0w$
0&%
01%
0=%
0L%
0X%
0e%
0p%
0!&
0"&
0-&
0.&
09&
0:&
0E&
0F&
0Q
#334
0s"
08#
02
1B$
1M$
1Y$
1e$
1t$
1#%
1.%
1:%
1I%
1U%
1b%
1m%
x|%
x}%
x*&
x+&
x6&
x7&
xB&
xC&
#336
xq"
1$#
x##
xC#
0.
#337
16"
1<"
1B"
1H"
0r"
x3#
#339
xz"
x,#
xL#
0A"
#340
1?"
x<#
#342
xp"
x"#
bx1xx "
bx1xx >
bx1xx g"
xB#
#343
bx "
bx >
bx g"
x2#
#365
1'
#366
0;$
0G$
0S$
0_$
0n$
0z$
0(%
04%
0C%
0O%
0[%
0g%
0v%
0$&
00&
0<&
#368
1E$
1P$
1\$
1h$
1w$
1&%
11%
1=%
1L%
1X%
1e%
1p%
x!&
x"&
x-&
x.&
x9&
x:&
xE&
xF&
#369
0B$
0M$
0Y$
0e$
0t$
0#%
0.%
0:%
0I%
0U%
0b%
0m%
0|%
0}%
0*&
0+&
06&
07&
0B&
0C&
#396
1O#
0e"
0h
1n
0%"
1+"
0@"
1F"
0["
1a"
0'
1(
b11 %
b11 +
b10 $
b10 *
b1000 #
b1000 )
b1000 W
b1000 r
b1000 /"
b1000 J"
#397
0d#
0t#
0&$
06$
1u"
1x"
1'#
1*#
17#
1:#
1G#
1J#
1;$
1G$
1S$
1_$
1n$
1z$
1(%
14%
1C%
1O%
1[%
1g%
1v%
1$&
10&
1<&
0J
0N
0R
0V
#399
xc#
xs#
x%$
x5$
0w"
0&#
0)#
09#
0I#
0E$
0P$
0\$
0h$
0w$
0&%
01%
0=%
0L%
0X%
0e%
0p%
0!&
0"&
0-&
0.&
09&
0:&
0E&
0F&
1U
#400
0r#
1s"
18#
1B$
1M$
1Y$
1e$
1t$
1#%
1.%
1:%
1I%
1U%
1b%
1m%
x|%
x}%
x*&
x+&
x6&
x7&
xB&
xC&
#402
xY#
xy#
bx1x !
bx1x =
bx1x P#
x+$
0q"
0$#
0##
0C#
1-
#403
0Q"
0W"
0]"
0c"
bx !
bx =
bx P#
xi#
1r"
13#
#405
0z"
0,#
0L#
1b"
#406
0N"
0T"
0Z"
0`"
1<#
#408
1;&
0p"
0"#
b0x00 "
b0x00 >
b0x00 g"
0B#
b1xxx ?
b1xxx K"
b1xxx r%
1d"
#409
0u%
0#&
0/&
0A&
0R"
0X"
b1000 ?
b1000 K"
b1000 r%
0^"
b100 "
b100 >
b100 g"
12#
#410
1{%
1)&
15&
#411
1C&
#412
0}%
0+&
07&
0B&
#413
0=&
1|%
1*&
16&
#415
1?&
0y%
0'&
03&
#416
0D&
1~%
1,&
18&
#417
1w%
1%&
11&
#431
1'
#432
0;$
0G$
0S$
0_$
0n$
0z$
0(%
04%
0C%
0O%
0[%
0g%
0v%
0$&
00&
0<&
#434
1E$
1P$
1\$
1h$
1w$
1&%
11%
1=%
1L%
1X%
1e%
1p%
1!&
1-&
19&
1F&
#435
0B$
0M$
0Y$
0e$
0t$
0#%
0.%
0:%
0I%
0U%
0b%
0m%
0|%
0*&
06&
0C&
#436
0X#
0o"
0M"
0h#
0!#
0S"
0x#
01#
0Y"
0z%
0(&
bx000 9
bx000 L"
bx000 h"
bx000 Q#
bx000 t%
04&
b0xxx 5
b0xxx s%
0>&
#438
1*$
1A#
1_"
1x%
1&&
b111 5
b111 s%
12&
b1000 9
b1000 L"
b1000 h"
b1000 Q#
b1000 t%
1@&
#439
0`#
0p#
0"$
#441
12$
#442
0Z#
0j#
0z#
#444
1,$
#445
0c#
0s#
0%$
#447
15$
#448
0Y#
0i#
bx000 !
bx000 =
bx000 P#
0y#
#450
b1000 !
b1000 =
b1000 P#
1+$
#462
0O#
0N#
0F
0E
0'
0(
b0 %
b0 +
b0 &
b0 ,
#463
1d#
1t#
1&$
16$
1^#
1a#
1n#
1q#
1~#
1#$
10$
13$
1D
1C
1;$
1G$
1S$
1_$
1n$
1z$
1(%
14%
1C%
1O%
1[%
1g%
1v%
1$&
10&
1<&
1J
1N
1R
1V
#465
05$
0m#
02$
01
0E$
0P$
0\$
0h$
0w$
0&%
01%
0=%
0L%
0X%
0e%
0p%
0!&
0-&
09&
0F&
0U
#466
1r#
1\#
1!$
14
1B$
1M$
1Y$
1e$
1t$
1#%
1.%
1:%
1I%
1U%
1b%
1m%
1|%
1*&
16&
1C&
#468
b0 !
b0 =
b0 P#
0+$
0k#
0,$
0-
#469
1Q"
1W"
1]"
1c"
b10 !
b10 =
b10 P#
1i#
1[#
1z#
#471
0r#
0b"
#472
1`"
1b#
#474
b0 !
b0 =
b0 P#
0i#
#475
b1 !
b1 =
b1 P#
1Y#
#497
1'
#498
0;$
0G$
0S$
0_$
0n$
0z$
0(%
04%
0C%
0O%
0[%
0g%
0v%
0$&
00&
0<&
#500
1E$
1P$
1\$
1h$
1w$
1&%
11%
1=%
1L%
1X%
1e%
1p%
1!&
1-&
19&
1F&
#501
0B$
0M$
0Y$
0e$
0t$
0#%
0.%
0:%
0I%
0U%
0b%
0m%
0|%
0*&
06&
0C&
#528
