# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/mayamakram/Desktop/Arch_Lab/ProjectM3/PP_CPU.srcs/sources_1/new/defines.v" --include "../../../../PP_CPU.srcs/sources_1/new" \
"../../../../PP_CPU.srcs/sources_1/new/imports/src/ALU.v" \
"../../../../PP_CPU.srcs/sources_1/new/imports/src/ALU_CU.v" \
"../../../../../ProjectM2/SC_CPU.srcs/sources_1/new/BRANCH.v" \
"../../../../PP_CPU.srcs/sources_1/new/imports/src/CU.v" \
"../../../../PP_CPU.srcs/sources_1/new/DEC_2x1.v" \
"../../../../PP_CPU.srcs/sources_1/new/imports/src/DataMem.v" \
"../../../../PP_CPU.srcs/sources_1/new/FWD_Unit.v" \
"../../../../PP_CPU.srcs/sources_1/new/imports/src/IMMGen.v" \
"../../../../PP_CPU.srcs/sources_1/new/imports/src/MUX.v" \
"../../../../../ProjectM2/SC_CPU.srcs/sources_1/new/MUX_fourXone.v" \
"../../../../PP_CPU.srcs/sources_1/new/imports/src/N-bitRCA.v" \
"../../../../PP_CPU.srcs/sources_1/new/PP_CPU.v" \
"../../../../PP_CPU.srcs/sources_1/new/imports/src/RegFile.v" \
"../../../../PP_CPU.srcs/sources_1/new/imports/src/full_adder.v" \
"../../../../PP_CPU.srcs/sources_1/new/imports/src/n_bit_reg_load_reset.v" \
"../../../../PP_CPU.srcs/sources_1/new/imports/src/shifter.v" \
"../../../../PP_CPU.srcs/sim_1/new/PP_CPU_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
