INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
ERROR: [VRFC 10-4982] syntax error near 'output' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:328]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'output' used in incorrect context [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:328]
