// Seed: 606660926
module module_0 (
    input supply0 id_0,
    input tri1 id_1
);
  assign id_3[1] = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output tri id_2,
    input wor id_3,
    output wor id_4,
    input supply1 id_5,
    input tri0 id_6,
    output uwire id_7,
    input wor id_8
);
  tri1  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  =  {
    id_10, 1
  };
  xor (
      id_2,
      id_12,
      id_10,
      id_17,
      id_5,
      id_16,
      id_15,
      id_23,
      id_24,
      id_0,
      id_20,
      id_11,
      id_21,
      id_6,
      id_1,
      id_13,
      id_14,
      id_8,
      id_22,
      id_19
  );
  module_0(
      id_6, id_3
  );
endmodule
