[12:04:24.377] <TB2>     INFO: *** Welcome to pxar ***
[12:04:24.377] <TB2>     INFO: *** Today: 2016/05/19
[12:04:24.384] <TB2>     INFO: *** Version: b2a7-dirty
[12:04:24.385] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C15.dat
[12:04:24.385] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:04:24.385] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//defaultMaskFile.dat
[12:04:24.385] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters_C15.dat
[12:04:24.462] <TB2>     INFO:         clk: 4
[12:04:24.462] <TB2>     INFO:         ctr: 4
[12:04:24.462] <TB2>     INFO:         sda: 19
[12:04:24.462] <TB2>     INFO:         tin: 9
[12:04:24.462] <TB2>     INFO:         level: 15
[12:04:24.462] <TB2>     INFO:         triggerdelay: 0
[12:04:24.462] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:04:24.462] <TB2>     INFO: Log level: DEBUG
[12:04:24.473] <TB2>     INFO: Found DTB DTB_WWXLHF
[12:04:24.488] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[12:04:24.491] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[12:04:24.495] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[12:04:26.054] <TB2>     INFO: DUT info: 
[12:04:26.054] <TB2>     INFO: The DUT currently contains the following objects:
[12:04:26.054] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:04:26.054] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[12:04:26.054] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[12:04:26.054] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:04:26.055] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.055] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.055] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.055] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.055] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.055] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.055] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.055] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.055] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.055] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.055] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.055] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.055] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.055] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.055] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.055] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:04:26.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:04:26.056] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:04:26.057] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:04:26.059] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31186944
[12:04:26.059] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x221cf90
[12:04:26.059] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2191770
[12:04:26.059] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f7739d94010
[12:04:26.059] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f773ffff510
[12:04:26.059] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31252480 fPxarMemory = 0x7f7739d94010
[12:04:26.060] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 368.2mA
[12:04:26.061] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.1mA
[12:04:26.061] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[12:04:26.061] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:04:26.462] <TB2>     INFO: enter 'restricted' command line mode
[12:04:26.462] <TB2>     INFO: enter test to run
[12:04:26.462] <TB2>     INFO:   test: FPIXTest no parameter change
[12:04:26.462] <TB2>     INFO:   running: fpixtest
[12:04:26.462] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:04:26.465] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:04:26.465] <TB2>     INFO: ######################################################################
[12:04:26.465] <TB2>     INFO: PixTestFPIXTest::doTest()
[12:04:26.465] <TB2>     INFO: ######################################################################
[12:04:26.468] <TB2>     INFO: ######################################################################
[12:04:26.468] <TB2>     INFO: PixTestPretest::doTest()
[12:04:26.468] <TB2>     INFO: ######################################################################
[12:04:26.472] <TB2>     INFO:    ----------------------------------------------------------------------
[12:04:26.472] <TB2>     INFO:    PixTestPretest::programROC() 
[12:04:26.472] <TB2>     INFO:    ----------------------------------------------------------------------
[12:04:44.491] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:04:44.491] <TB2>     INFO: IA differences per ROC:  16.1 19.3 18.5 17.7 17.7 17.7 17.7 18.5 20.1 18.5 18.5 17.7 17.7 20.1 20.9 19.3
[12:04:44.558] <TB2>     INFO:    ----------------------------------------------------------------------
[12:04:44.558] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:04:44.558] <TB2>     INFO:    ----------------------------------------------------------------------
[12:04:44.661] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 68.5312 mA
[12:04:44.762] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 20.6688 mA
[12:04:44.863] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  98 Ia 24.6688 mA
[12:04:44.964] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  95 Ia 23.8687 mA
[12:04:45.065] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.0687 mA
[12:04:45.166] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  84 Ia 25.4688 mA
[12:04:45.267] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  76 Ia 23.0687 mA
[12:04:45.367] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  82 Ia 24.6688 mA
[12:04:45.468] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  79 Ia 23.8687 mA
[12:04:45.569] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.0687 mA
[12:04:45.670] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  84 Ia 25.4688 mA
[12:04:45.771] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  76 Ia 23.0687 mA
[12:04:45.871] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  82 Ia 24.6688 mA
[12:04:45.972] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  79 Ia 23.8687 mA
[12:04:46.073] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.2688 mA
[12:04:46.174] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  88 Ia 24.6688 mA
[12:04:46.274] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  85 Ia 23.8687 mA
[12:04:46.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.2688 mA
[12:04:46.476] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  88 Ia 24.6688 mA
[12:04:46.577] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  85 Ia 23.8687 mA
[12:04:46.678] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.2688 mA
[12:04:46.779] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  88 Ia 24.6688 mA
[12:04:46.879] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  85 Ia 23.8687 mA
[12:04:46.981] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.2688 mA
[12:04:47.081] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  88 Ia 24.6688 mA
[12:04:47.182] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  85 Ia 24.6688 mA
[12:04:47.283] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  82 Ia 23.8687 mA
[12:04:47.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.0687 mA
[12:04:47.485] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  84 Ia 24.6688 mA
[12:04:47.586] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  81 Ia 24.6688 mA
[12:04:47.687] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  78 Ia 23.0687 mA
[12:04:47.789] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  84 Ia 24.6688 mA
[12:04:47.890] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  81 Ia 24.6688 mA
[12:04:47.991] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  78 Ia 23.0687 mA
[12:04:48.092] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  84 Ia 25.4688 mA
[12:04:48.193] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  76 Ia 23.0687 mA
[12:04:48.293] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  82 Ia 24.6688 mA
[12:04:48.394] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  79 Ia 23.8687 mA
[12:04:48.496] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.6688 mA
[12:04:48.596] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  75 Ia 23.8687 mA
[12:04:48.698] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 23.0687 mA
[12:04:48.799] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  84 Ia 24.6688 mA
[12:04:48.899] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  81 Ia 23.8687 mA
[12:04:49.001] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.0687 mA
[12:04:49.102] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  84 Ia 24.6688 mA
[12:04:49.202] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  81 Ia 23.8687 mA
[12:04:49.304] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.2688 mA
[12:04:49.405] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  88 Ia 24.6688 mA
[12:04:49.505] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  85 Ia 23.8687 mA
[12:04:49.607] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 21.4688 mA
[12:04:49.707] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  93 Ia 24.6688 mA
[12:04:49.808] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  90 Ia 24.6688 mA
[12:04:49.909] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  87 Ia 23.8687 mA
[12:04:50.011] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.6688 mA
[12:04:50.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  75 Ia 23.8687 mA
[12:04:50.213] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 25.4688 mA
[12:04:50.313] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  70 Ia 23.8687 mA
[12:04:50.416] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[12:04:50.517] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  84 Ia 25.4688 mA
[12:04:50.618] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  76 Ia 23.0687 mA
[12:04:50.718] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  82 Ia 25.4688 mA
[12:04:50.820] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  74 Ia 23.0687 mA
[12:04:50.920] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  80 Ia 24.6688 mA
[12:04:51.021] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  77 Ia 23.8687 mA
[12:04:51.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  95
[12:04:51.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  79
[12:04:51.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  79
[12:04:51.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  85
[12:04:51.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  85
[12:04:51.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  85
[12:04:51.053] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  82
[12:04:51.053] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  79
[12:04:51.053] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  75
[12:04:51.053] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  81
[12:04:51.053] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  81
[12:04:51.053] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  85
[12:04:51.053] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  87
[12:04:51.054] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  75
[12:04:51.054] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  70
[12:04:51.054] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  77
[12:04:52.880] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 384.3 mA = 24.0187 mA/ROC
[12:04:52.880] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3  19.3
[12:04:52.915] <TB2>     INFO:    ----------------------------------------------------------------------
[12:04:52.915] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[12:04:52.915] <TB2>     INFO:    ----------------------------------------------------------------------
[12:04:53.052] <TB2>     INFO: Expecting 231680 events.
[12:05:01.179] <TB2>     INFO: 231680 events read in total (7410ms).
[12:05:01.337] <TB2>     INFO: Test took 8418ms.
[12:05:01.539] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 67 and Delta(CalDel) = 61
[12:05:01.543] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 88 and Delta(CalDel) = 60
[12:05:01.546] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 97 and Delta(CalDel) = 63
[12:05:01.550] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 109 and Delta(CalDel) = 63
[12:05:01.554] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 116 and Delta(CalDel) = 62
[12:05:01.557] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 96 and Delta(CalDel) = 62
[12:05:01.562] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 75 and Delta(CalDel) = 59
[12:05:01.565] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 82 and Delta(CalDel) = 61
[12:05:01.569] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 64
[12:05:01.572] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 97 and Delta(CalDel) = 60
[12:05:01.578] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 80 and Delta(CalDel) = 63
[12:05:01.582] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 84 and Delta(CalDel) = 56
[12:05:01.585] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 84 and Delta(CalDel) = 61
[12:05:01.589] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 96 and Delta(CalDel) = 63
[12:05:01.594] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 98 and Delta(CalDel) = 62
[12:05:01.598] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 96 and Delta(CalDel) = 62
[12:05:01.640] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:05:01.675] <TB2>     INFO:    ----------------------------------------------------------------------
[12:05:01.675] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:05:01.675] <TB2>     INFO:    ----------------------------------------------------------------------
[12:05:01.812] <TB2>     INFO: Expecting 231680 events.
[12:05:09.933] <TB2>     INFO: 231680 events read in total (7406ms).
[12:05:09.938] <TB2>     INFO: Test took 8259ms.
[12:05:09.960] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30
[12:05:10.248] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[12:05:10.252] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 32
[12:05:10.257] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31.5
[12:05:10.260] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[12:05:10.263] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31.5
[12:05:10.267] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 28.5
[12:05:10.270] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30
[12:05:10.275] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 158 +/- 32
[12:05:10.279] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 29.5
[12:05:10.282] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 160 +/- 32
[12:05:10.286] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 29.5
[12:05:10.289] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[12:05:10.294] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[12:05:10.297] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[12:05:10.301] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31.5
[12:05:10.344] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:05:10.344] <TB2>     INFO: CalDel:      135   134   149   147   134   144   135   133   158   131   160   128   135   138   144   145
[12:05:10.344] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[12:05:10.348] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C0.dat
[12:05:10.348] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C1.dat
[12:05:10.348] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C2.dat
[12:05:10.348] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C3.dat
[12:05:10.348] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C4.dat
[12:05:10.349] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C5.dat
[12:05:10.349] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C6.dat
[12:05:10.349] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C7.dat
[12:05:10.349] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C8.dat
[12:05:10.349] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C9.dat
[12:05:10.349] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C10.dat
[12:05:10.349] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C11.dat
[12:05:10.349] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C12.dat
[12:05:10.349] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C13.dat
[12:05:10.350] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C14.dat
[12:05:10.350] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C15.dat
[12:05:10.350] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:05:10.350] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:05:10.350] <TB2>     INFO: PixTestPretest::doTest() done, duration: 43 seconds
[12:05:10.350] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:05:10.435] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:05:10.435] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:05:10.435] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:05:10.435] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:05:10.438] <TB2>     INFO: ######################################################################
[12:05:10.438] <TB2>     INFO: PixTestTiming::doTest()
[12:05:10.438] <TB2>     INFO: ######################################################################
[12:05:10.438] <TB2>     INFO:    ----------------------------------------------------------------------
[12:05:10.438] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[12:05:10.438] <TB2>     INFO:    ----------------------------------------------------------------------
[12:05:10.438] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:05:12.333] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:05:14.606] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:05:16.881] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:05:19.154] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:05:21.428] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:05:23.701] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:05:25.977] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:05:28.249] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:05:29.768] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:05:32.043] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:05:34.316] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:05:36.590] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:05:38.863] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:05:41.138] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:05:43.411] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:05:45.687] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:05:47.206] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:05:48.726] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:05:50.248] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:05:51.767] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:05:53.287] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:05:54.810] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:05:56.330] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:05:57.858] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:05:59.378] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:06:00.897] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:06:02.417] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:06:03.937] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:06:05.456] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:06:06.977] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:06:08.496] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:06:10.016] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:06:11.536] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:06:13.056] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:06:14.577] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:06:16.097] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:06:17.617] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:06:19.138] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:06:20.658] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:06:22.178] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:06:24.452] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:06:26.725] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:06:28.998] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:06:31.271] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:06:33.546] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:06:35.819] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:06:38.092] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:06:40.366] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:06:42.639] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:06:44.913] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:06:47.184] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:06:49.458] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:06:51.730] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:06:54.004] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:06:56.278] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:06:58.553] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:07:00.825] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:07:03.099] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:07:05.373] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:07:07.649] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:07:09.921] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:07:12.195] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:07:14.468] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:07:16.743] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:07:19.018] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:07:21.291] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:07:23.564] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:07:25.838] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:07:28.114] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:07:30.388] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:07:32.661] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:07:34.934] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:07:37.207] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:07:39.481] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:07:41.754] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:07:44.029] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:07:46.302] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:07:48.575] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:07:50.849] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:07:53.122] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:07:58.214] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:07:59.734] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:08:01.252] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:08:02.772] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:08:04.293] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:08:05.812] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:08:07.331] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:08:08.851] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:08:10.372] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:08:11.891] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:08:13.411] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:08:14.930] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:08:16.451] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:08:17.969] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:08:19.677] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:08:21.196] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:08:22.716] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:08:24.237] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:08:25.759] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:08:27.279] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:08:28.799] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:08:30.319] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:08:31.839] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:08:33.360] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:08:35.633] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:08:37.906] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:08:40.180] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:08:42.453] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:08:44.727] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:08:46.000] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:08:49.273] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:08:51.546] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:08:53.819] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:08:56.094] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:08:58.367] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:09:00.641] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:09:02.914] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:09:05.187] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:09:07.462] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:09:09.736] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:09:12.009] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:09:14.283] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:09:16.556] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:09:18.830] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:09:21.102] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:09:23.375] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:09:25.649] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:09:28.307] <TB2>     INFO: TBM Phase Settings: 240
[12:09:28.307] <TB2>     INFO: 400MHz Phase: 4
[12:09:28.307] <TB2>     INFO: 160MHz Phase: 7
[12:09:28.307] <TB2>     INFO: Functional Phase Area: 5
[12:09:28.309] <TB2>     INFO: Test took 257871 ms.
[12:09:28.309] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[12:09:28.310] <TB2>     INFO:    ----------------------------------------------------------------------
[12:09:28.310] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[12:09:28.310] <TB2>     INFO:    ----------------------------------------------------------------------
[12:09:28.310] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[12:09:29.451] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[12:09:32.099] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[12:09:35.876] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[12:09:39.652] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[12:09:43.428] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[12:09:47.204] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[12:09:50.980] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[12:09:54.761] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[12:09:56.281] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[12:09:57.990] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[12:09:59.510] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[12:10:01.030] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[12:10:02.551] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[12:10:04.070] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[12:10:05.591] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[12:10:07.111] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[12:10:08.631] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[12:10:10.150] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[12:10:11.670] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[12:10:13.190] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[12:10:14.709] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[12:10:16.229] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[12:10:17.749] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[12:10:19.270] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[12:10:20.789] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[12:10:22.497] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[12:10:24.770] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[12:10:27.044] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[12:10:29.324] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[12:10:31.598] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[12:10:33.873] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[12:10:36.147] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[12:10:37.667] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[12:10:39.187] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[12:10:41.461] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[12:10:43.735] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[12:10:46.008] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[12:10:48.282] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[12:10:50.555] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[12:10:52.831] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[12:10:54.350] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[12:10:55.870] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[12:10:58.144] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[12:11:00.417] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[12:11:02.691] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[12:11:04.965] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[12:11:07.239] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[12:11:08.759] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[12:11:10.278] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[12:11:11.799] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[12:11:14.072] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[12:11:16.346] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[12:11:18.621] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[12:11:20.894] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[12:11:23.168] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[12:11:24.688] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[12:11:26.208] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[12:11:27.728] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[12:11:29.249] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[12:11:30.767] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[12:11:32.288] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[12:11:33.810] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[12:11:35.329] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[12:11:37.233] <TB2>     INFO: ROC Delay Settings: 228
[12:11:37.233] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[12:11:37.233] <TB2>     INFO: ROC Port 0 Delay: 4
[12:11:37.233] <TB2>     INFO: ROC Port 1 Delay: 4
[12:11:37.233] <TB2>     INFO: Functional ROC Area: 4
[12:11:37.238] <TB2>     INFO: Test took 128928 ms.
[12:11:37.238] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[12:11:37.238] <TB2>     INFO:    ----------------------------------------------------------------------
[12:11:37.238] <TB2>     INFO:    PixTestTiming::TimingTest()
[12:11:37.238] <TB2>     INFO:    ----------------------------------------------------------------------
[12:11:38.377] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4089 4089 4089 4089 4089 4089 4089 4089 e062 c000 a101 8040 4088 4088 4088 4088 4088 4088 4088 4088 e062 c000 
[12:11:38.377] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4089 4089 4089 4089 4089 4089 4089 4089 e022 c000 a102 80b1 4088 4088 4088 4088 4088 4088 4088 4088 e022 c000 
[12:11:38.377] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4088 4088 4088 4088 4088 4088 4088 4088 e022 c000 a103 80c0 4088 4088 4088 4088 4088 4088 4088 4088 e022 c000 
[12:11:38.377] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[12:11:52.677] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:11:52.677] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[12:12:06.925] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:12:06.925] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[12:12:21.148] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:12:21.148] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[12:12:35.336] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:12:35.336] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[12:12:49.448] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:12:49.448] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[12:13:03.618] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:13:03.618] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[12:13:17.782] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:13:17.782] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[12:13:31.988] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:13:31.988] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[12:13:46.125] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:13:46.125] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[12:14:00.263] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:14:00.643] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:14:00.656] <TB2>     INFO: Decoding statistics:
[12:14:00.656] <TB2>     INFO:   General information:
[12:14:00.656] <TB2>     INFO: 	 16bit words read:         240000000
[12:14:00.656] <TB2>     INFO: 	 valid events total:       20000000
[12:14:00.656] <TB2>     INFO: 	 empty events:             20000000
[12:14:00.656] <TB2>     INFO: 	 valid events with pixels: 0
[12:14:00.656] <TB2>     INFO: 	 valid pixel hits:         0
[12:14:00.656] <TB2>     INFO:   Event errors: 	           0
[12:14:00.656] <TB2>     INFO: 	 start marker:             0
[12:14:00.656] <TB2>     INFO: 	 stop marker:              0
[12:14:00.656] <TB2>     INFO: 	 overflow:                 0
[12:14:00.656] <TB2>     INFO: 	 invalid 5bit words:       0
[12:14:00.656] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[12:14:00.656] <TB2>     INFO:   TBM errors: 		           0
[12:14:00.656] <TB2>     INFO: 	 flawed TBM headers:       0
[12:14:00.656] <TB2>     INFO: 	 flawed TBM trailers:      0
[12:14:00.656] <TB2>     INFO: 	 event ID mismatches:      0
[12:14:00.656] <TB2>     INFO:   ROC errors: 		           0
[12:14:00.656] <TB2>     INFO: 	 missing ROC header(s):    0
[12:14:00.656] <TB2>     INFO: 	 misplaced readback start: 0
[12:14:00.656] <TB2>     INFO:   Pixel decoding errors:	   0
[12:14:00.656] <TB2>     INFO: 	 pixel data incomplete:    0
[12:14:00.656] <TB2>     INFO: 	 pixel address:            0
[12:14:00.656] <TB2>     INFO: 	 pulse height fill bit:    0
[12:14:00.656] <TB2>     INFO: 	 buffer corruption:        0
[12:14:00.656] <TB2>     INFO:    ----------------------------------------------------------------------
[12:14:00.656] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[12:14:00.656] <TB2>     INFO:    ----------------------------------------------------------------------
[12:14:00.656] <TB2>     INFO:    ----------------------------------------------------------------------
[12:14:00.656] <TB2>     INFO:    Read back bit status: 1
[12:14:00.656] <TB2>     INFO:    ----------------------------------------------------------------------
[12:14:00.656] <TB2>     INFO:    ----------------------------------------------------------------------
[12:14:00.656] <TB2>     INFO:    Timings are good!
[12:14:00.656] <TB2>     INFO:    ----------------------------------------------------------------------
[12:14:00.656] <TB2>     INFO: Test took 143418 ms.
[12:14:00.656] <TB2>     INFO: PixTestTiming::TimingTest() done.
[12:14:00.656] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:14:00.656] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:14:00.657] <TB2>     INFO: PixTestTiming::doTest took 530222 ms.
[12:14:00.657] <TB2>     INFO: PixTestTiming::doTest() done
[12:14:00.657] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[12:14:00.657] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[12:14:00.657] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[12:14:00.657] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[12:14:00.657] <TB2>     INFO: Write out ROCDelayScan3_V0
[12:14:00.657] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[12:14:00.658] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[12:14:01.009] <TB2>     INFO: ######################################################################
[12:14:01.009] <TB2>     INFO: PixTestAlive::doTest()
[12:14:01.009] <TB2>     INFO: ######################################################################
[12:14:01.012] <TB2>     INFO:    ----------------------------------------------------------------------
[12:14:01.012] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:14:01.012] <TB2>     INFO:    ----------------------------------------------------------------------
[12:14:01.013] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:14:01.368] <TB2>     INFO: Expecting 41600 events.
[12:14:05.416] <TB2>     INFO: 41600 events read in total (3333ms).
[12:14:05.416] <TB2>     INFO: Test took 4402ms.
[12:14:05.424] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:14:05.424] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[12:14:05.424] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:14:05.796] <TB2>     INFO: PixTestAlive::aliveTest() done
[12:14:05.796] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
[12:14:05.796] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    1    0    0    0    0    0    0    0    0    0    0
[12:14:05.799] <TB2>     INFO:    ----------------------------------------------------------------------
[12:14:05.799] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:14:05.799] <TB2>     INFO:    ----------------------------------------------------------------------
[12:14:05.801] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:14:06.145] <TB2>     INFO: Expecting 41600 events.
[12:14:09.114] <TB2>     INFO: 41600 events read in total (2254ms).
[12:14:09.114] <TB2>     INFO: Test took 3313ms.
[12:14:09.115] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:14:09.115] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[12:14:09.115] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[12:14:09.115] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[12:14:09.521] <TB2>     INFO: PixTestAlive::maskTest() done
[12:14:09.521] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:14:09.525] <TB2>     INFO:    ----------------------------------------------------------------------
[12:14:09.525] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:14:09.525] <TB2>     INFO:    ----------------------------------------------------------------------
[12:14:09.527] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:14:09.871] <TB2>     INFO: Expecting 41600 events.
[12:14:13.960] <TB2>     INFO: 41600 events read in total (3374ms).
[12:14:13.961] <TB2>     INFO: Test took 4434ms.
[12:14:13.969] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:14:13.969] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[12:14:13.969] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[12:14:14.347] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[12:14:14.347] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:14:14.347] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[12:14:14.347] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[12:14:14.356] <TB2>     INFO: ######################################################################
[12:14:14.356] <TB2>     INFO: PixTestTrim::doTest()
[12:14:14.356] <TB2>     INFO: ######################################################################
[12:14:14.360] <TB2>     INFO:    ----------------------------------------------------------------------
[12:14:14.360] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[12:14:14.360] <TB2>     INFO:    ----------------------------------------------------------------------
[12:14:14.438] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[12:14:14.438] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:14:14.506] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:14:14.506] <TB2>     INFO:     run 1 of 1
[12:14:14.506] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:14:14.854] <TB2>     INFO: Expecting 5025280 events.
[12:14:59.070] <TB2>     INFO: 1359440 events read in total (43501ms).
[12:15:42.397] <TB2>     INFO: 2698576 events read in total (86828ms).
[12:16:25.777] <TB2>     INFO: 4047360 events read in total (130208ms).
[12:16:56.783] <TB2>     INFO: 5025280 events read in total (161214ms).
[12:16:56.829] <TB2>     INFO: Test took 162322ms.
[12:16:56.893] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:16:57.022] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:16:58.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:16:59.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:17:01.082] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:17:02.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:17:03.809] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:17:05.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:17:06.528] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:17:07.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:17:09.296] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:17:10.729] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:17:12.047] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:17:13.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:17:14.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:17:16.118] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:17:17.562] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:17:18.923] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305762304
[12:17:18.926] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.5623 minThrLimit = 82.5443 minThrNLimit = 102.766 -> result = 82.5623 -> 82
[12:17:18.927] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.9616 minThrLimit = 85.9395 minThrNLimit = 114.701 -> result = 85.9616 -> 85
[12:17:18.927] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9999 minThrLimit = 94.9914 minThrNLimit = 120.465 -> result = 94.9999 -> 94
[12:17:18.928] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.511 minThrLimit = 100.478 minThrNLimit = 120.547 -> result = 100.511 -> 100
[12:17:18.928] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.908 minThrLimit = 100.908 minThrNLimit = 122.999 -> result = 100.908 -> 100
[12:17:18.928] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1061 minThrLimit = 91.0877 minThrNLimit = 118.573 -> result = 91.1061 -> 91
[12:17:18.929] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.8018 minThrLimit = 85.7669 minThrNLimit = 110.57 -> result = 85.8018 -> 85
[12:17:18.929] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7834 minThrLimit = 93.7655 minThrNLimit = 118.807 -> result = 93.7834 -> 93
[12:17:18.930] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5463 minThrLimit = 93.5208 minThrNLimit = 121.9 -> result = 93.5463 -> 93
[12:17:18.930] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.794 minThrLimit = 94.7741 minThrNLimit = 126.453 -> result = 94.794 -> 94
[12:17:18.930] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.4204 minThrLimit = 79.4152 minThrNLimit = 105.967 -> result = 79.4204 -> 79
[12:17:18.931] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.0062 minThrLimit = 82.996 minThrNLimit = 111.151 -> result = 83.0062 -> 83
[12:17:18.931] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.762 minThrLimit = 87.6586 minThrNLimit = 112.705 -> result = 87.762 -> 87
[12:17:18.932] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.4389 minThrLimit = 88.4298 minThrNLimit = 116.533 -> result = 88.4389 -> 88
[12:17:18.932] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.006 minThrLimit = 99.9983 minThrNLimit = 132.053 -> result = 100.006 -> 100
[12:17:18.932] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.4389 minThrLimit = 88.4388 minThrNLimit = 115.194 -> result = 88.4389 -> 88
[12:17:18.933] <TB2>     INFO: ROC 0 VthrComp = 82
[12:17:18.933] <TB2>     INFO: ROC 1 VthrComp = 85
[12:17:18.933] <TB2>     INFO: ROC 2 VthrComp = 94
[12:17:18.933] <TB2>     INFO: ROC 3 VthrComp = 100
[12:17:18.933] <TB2>     INFO: ROC 4 VthrComp = 100
[12:17:18.933] <TB2>     INFO: ROC 5 VthrComp = 91
[12:17:18.933] <TB2>     INFO: ROC 6 VthrComp = 85
[12:17:18.933] <TB2>     INFO: ROC 7 VthrComp = 93
[12:17:18.933] <TB2>     INFO: ROC 8 VthrComp = 93
[12:17:18.934] <TB2>     INFO: ROC 9 VthrComp = 94
[12:17:18.934] <TB2>     INFO: ROC 10 VthrComp = 79
[12:17:18.934] <TB2>     INFO: ROC 11 VthrComp = 83
[12:17:18.934] <TB2>     INFO: ROC 12 VthrComp = 87
[12:17:18.934] <TB2>     INFO: ROC 13 VthrComp = 88
[12:17:18.934] <TB2>     INFO: ROC 14 VthrComp = 100
[12:17:18.934] <TB2>     INFO: ROC 15 VthrComp = 88
[12:17:18.934] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[12:17:18.934] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:17:18.952] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:17:18.952] <TB2>     INFO:     run 1 of 1
[12:17:18.952] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:17:19.295] <TB2>     INFO: Expecting 5025280 events.
[12:17:56.104] <TB2>     INFO: 881880 events read in total (36094ms).
[12:18:31.202] <TB2>     INFO: 1761648 events read in total (71192ms).
[12:19:06.404] <TB2>     INFO: 2640592 events read in total (106394ms).
[12:19:41.581] <TB2>     INFO: 3511432 events read in total (141571ms).
[12:20:17.189] <TB2>     INFO: 4378672 events read in total (177179ms).
[12:20:42.657] <TB2>     INFO: 5025280 events read in total (202647ms).
[12:20:42.739] <TB2>     INFO: Test took 203787ms.
[12:20:42.924] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:20:43.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:20:44.930] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:20:46.544] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:20:48.149] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:20:49.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:20:51.499] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:20:53.105] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:20:54.731] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:20:56.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:20:57.984] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:20:59.604] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:21:01.242] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:21:02.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:21:04.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:21:06.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:21:07.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:21:09.356] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250474496
[12:21:09.359] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.1724 for pixel 18/79 mean/min/max = 44.7002/32.6535/56.747
[12:21:09.360] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.9464 for pixel 6/3 mean/min/max = 44.0609/33.1223/54.9995
[12:21:09.360] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.6879 for pixel 2/69 mean/min/max = 45.9509/33.2074/58.6943
[12:21:09.360] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 62.5623 for pixel 17/11 mean/min/max = 47.3175/31.9998/62.6351
[12:21:09.361] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.4577 for pixel 27/1 mean/min/max = 46.0032/32.5405/59.4658
[12:21:09.361] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.1615 for pixel 20/79 mean/min/max = 44.0267/32.8626/55.1908
[12:21:09.361] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.3794 for pixel 17/22 mean/min/max = 43.7762/32.7361/54.8162
[12:21:09.362] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.4108 for pixel 11/5 mean/min/max = 44.8638/32.3148/57.4128
[12:21:09.362] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 53.6511 for pixel 4/0 mean/min/max = 43.8828/33.2761/54.4895
[12:21:09.362] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.5569 for pixel 51/76 mean/min/max = 43.9233/33.258/54.5887
[12:21:09.362] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.1206 for pixel 8/64 mean/min/max = 45.3645/34.5633/56.1657
[12:21:09.363] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.5817 for pixel 0/5 mean/min/max = 43.5469/31.881/55.2127
[12:21:09.363] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.4112 for pixel 0/4 mean/min/max = 43.4565/32.4595/54.4536
[12:21:09.363] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.6931 for pixel 18/2 mean/min/max = 45.0229/34.2329/55.813
[12:21:09.364] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 53.4118 for pixel 0/71 mean/min/max = 42.6682/31.569/53.7674
[12:21:09.364] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.3226 for pixel 3/79 mean/min/max = 44.3774/34.2966/54.4581
[12:21:09.364] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:21:09.497] <TB2>     INFO: Expecting 411648 events.
[12:21:17.167] <TB2>     INFO: 411648 events read in total (6955ms).
[12:21:17.173] <TB2>     INFO: Expecting 411648 events.
[12:21:24.857] <TB2>     INFO: 411648 events read in total (7016ms).
[12:21:24.867] <TB2>     INFO: Expecting 411648 events.
[12:21:32.452] <TB2>     INFO: 411648 events read in total (6926ms).
[12:21:32.464] <TB2>     INFO: Expecting 411648 events.
[12:21:40.040] <TB2>     INFO: 411648 events read in total (6914ms).
[12:21:40.053] <TB2>     INFO: Expecting 411648 events.
[12:21:47.706] <TB2>     INFO: 411648 events read in total (6990ms).
[12:21:47.724] <TB2>     INFO: Expecting 411648 events.
[12:21:55.493] <TB2>     INFO: 411648 events read in total (7114ms).
[12:21:55.512] <TB2>     INFO: Expecting 411648 events.
[12:22:03.137] <TB2>     INFO: 411648 events read in total (6972ms).
[12:22:03.159] <TB2>     INFO: Expecting 411648 events.
[12:22:10.772] <TB2>     INFO: 411648 events read in total (6963ms).
[12:22:10.797] <TB2>     INFO: Expecting 411648 events.
[12:22:18.359] <TB2>     INFO: 411648 events read in total (6915ms).
[12:22:18.388] <TB2>     INFO: Expecting 411648 events.
[12:22:25.916] <TB2>     INFO: 411648 events read in total (6887ms).
[12:22:25.945] <TB2>     INFO: Expecting 411648 events.
[12:22:33.503] <TB2>     INFO: 411648 events read in total (6912ms).
[12:22:33.535] <TB2>     INFO: Expecting 411648 events.
[12:22:41.200] <TB2>     INFO: 411648 events read in total (7026ms).
[12:22:41.234] <TB2>     INFO: Expecting 411648 events.
[12:22:48.859] <TB2>     INFO: 411648 events read in total (6986ms).
[12:22:48.897] <TB2>     INFO: Expecting 411648 events.
[12:22:56.587] <TB2>     INFO: 411648 events read in total (7052ms).
[12:22:56.635] <TB2>     INFO: Expecting 411648 events.
[12:23:04.279] <TB2>     INFO: 411648 events read in total (7025ms).
[12:23:04.321] <TB2>     INFO: Expecting 411648 events.
[12:23:12.013] <TB2>     INFO: 411648 events read in total (7063ms).
[12:23:12.060] <TB2>     INFO: Test took 122696ms.
[12:23:12.568] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6645 < 35 for itrim+1 = 91; old thr = 34.9416 ... break
[12:23:12.616] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2628 < 35 for itrim = 107; old thr = 34.5981 ... break
[12:23:12.651] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.651 < 35 for itrim+1 = 102; old thr = 34.38 ... break
[12:23:12.683] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.07 < 35 for itrim = 106; old thr = 34.4902 ... break
[12:23:12.719] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4415 < 35 for itrim+1 = 106; old thr = 34.7781 ... break
[12:23:12.762] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1858 < 35 for itrim = 102; old thr = 34.6658 ... break
[12:23:12.811] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2936 < 35 for itrim = 105; old thr = 33.7184 ... break
[12:23:12.853] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3737 < 35 for itrim+1 = 105; old thr = 34.9416 ... break
[12:23:12.897] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0656 < 35 for itrim = 107; old thr = 34.2291 ... break
[12:23:12.939] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6342 < 35 for itrim+1 = 93; old thr = 34.7294 ... break
[12:23:12.984] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.261 < 35 for itrim = 104; old thr = 34.6294 ... break
[12:23:13.026] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0266 < 35 for itrim = 93; old thr = 34.9638 ... break
[12:23:13.059] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1852 < 35 for itrim = 97; old thr = 34.2277 ... break
[12:23:13.104] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1317 < 35 for itrim = 115; old thr = 34.1467 ... break
[12:23:13.145] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5624 < 35 for itrim+1 = 96; old thr = 34.7003 ... break
[12:23:13.181] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1432 < 35 for itrim = 101; old thr = 33.2345 ... break
[12:23:13.257] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[12:23:13.267] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:23:13.267] <TB2>     INFO:     run 1 of 1
[12:23:13.268] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:23:13.611] <TB2>     INFO: Expecting 5025280 events.
[12:23:49.913] <TB2>     INFO: 870248 events read in total (35587ms).
[12:24:25.040] <TB2>     INFO: 1738936 events read in total (70714ms).
[12:25:00.063] <TB2>     INFO: 2606736 events read in total (105737ms).
[12:25:35.023] <TB2>     INFO: 3466272 events read in total (140697ms).
[12:26:09.917] <TB2>     INFO: 4322224 events read in total (175591ms).
[12:26:37.996] <TB2>     INFO: 5025280 events read in total (203670ms).
[12:26:38.076] <TB2>     INFO: Test took 204808ms.
[12:26:38.259] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:38.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:26:40.181] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:26:41.672] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:26:43.195] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:26:44.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:26:46.317] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:26:47.831] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:26:49.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:26:50.860] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:26:52.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:26:53.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:26:55.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:26:56.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:26:58.378] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:26:59.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:27:01.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:27:02.863] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262017024
[12:27:02.865] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.382263 .. 49.146641
[12:27:02.940] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 59 (-1/-1) hits flags = 528 (plus default)
[12:27:02.950] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:27:02.950] <TB2>     INFO:     run 1 of 1
[12:27:02.950] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:27:03.292] <TB2>     INFO: Expecting 1963520 events.
[12:27:45.669] <TB2>     INFO: 1164648 events read in total (41662ms).
[12:28:14.217] <TB2>     INFO: 1963520 events read in total (70210ms).
[12:28:14.241] <TB2>     INFO: Test took 71292ms.
[12:28:14.286] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:28:14.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:28:15.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:28:16.494] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:28:17.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:28:18.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:28:19.596] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:28:20.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:28:21.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:28:22.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:28:23.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:28:24.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:28:25.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:28:26.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:28:27.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:28:28.938] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:28:29.984] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:28:31.029] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250630144
[12:28:31.109] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.440704 .. 44.243853
[12:28:31.184] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[12:28:31.195] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:28:31.195] <TB2>     INFO:     run 1 of 1
[12:28:31.195] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:28:31.542] <TB2>     INFO: Expecting 1630720 events.
[12:29:13.104] <TB2>     INFO: 1171104 events read in total (40848ms).
[12:29:29.843] <TB2>     INFO: 1630720 events read in total (57587ms).
[12:29:29.867] <TB2>     INFO: Test took 58672ms.
[12:29:29.915] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:29:30.006] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:29:31.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:29:32.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:29:33.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:29:33.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:29:34.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:29:35.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:29:36.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:29:37.967] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:29:38.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:29:39.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:29:40.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:29:41.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:29:42.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:29:43.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:29:44.768] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:29:45.732] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 292954112
[12:29:45.813] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.872424 .. 41.105406
[12:29:45.887] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 51 (-1/-1) hits flags = 528 (plus default)
[12:29:45.898] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:29:45.898] <TB2>     INFO:     run 1 of 1
[12:29:45.898] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:29:46.241] <TB2>     INFO: Expecting 1364480 events.
[12:30:27.782] <TB2>     INFO: 1166728 events read in total (40826ms).
[12:30:34.925] <TB2>     INFO: 1364480 events read in total (47969ms).
[12:30:34.936] <TB2>     INFO: Test took 49038ms.
[12:30:34.964] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:30:35.034] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:30:35.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:30:36.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:30:37.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:30:38.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:30:39.714] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:30:40.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:30:41.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:30:42.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:30:43.468] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:30:44.403] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:30:45.339] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:30:46.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:30:47.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:30:48.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:30:49.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:30:50.004] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 334204928
[12:30:50.089] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.777255 .. 40.461847
[12:30:50.165] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 50 (-1/-1) hits flags = 528 (plus default)
[12:30:50.175] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:30:50.175] <TB2>     INFO:     run 1 of 1
[12:30:50.175] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:30:50.522] <TB2>     INFO: Expecting 1264640 events.
[12:31:32.222] <TB2>     INFO: 1166144 events read in total (40985ms).
[12:31:36.069] <TB2>     INFO: 1264640 events read in total (44832ms).
[12:31:36.079] <TB2>     INFO: Test took 45903ms.
[12:31:36.106] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:31:36.181] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:31:37.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:31:38.105] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:31:39.057] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:31:40.006] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:31:40.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:31:41.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:31:42.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:31:43.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:31:44.983] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:31:45.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:31:46.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:31:47.862] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:31:48.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:31:49.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:31:50.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:31:51.667] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 337444864
[12:31:51.754] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[12:31:51.754] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:31:51.767] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:31:51.767] <TB2>     INFO:     run 1 of 1
[12:31:51.767] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:31:52.136] <TB2>     INFO: Expecting 1364480 events.
[12:32:31.651] <TB2>     INFO: 1074488 events read in total (38801ms).
[12:32:42.577] <TB2>     INFO: 1364480 events read in total (49728ms).
[12:32:42.592] <TB2>     INFO: Test took 50825ms.
[12:32:42.631] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:32:42.710] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:32:43.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:32:44.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:32:45.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:32:46.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:32:47.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:32:48.823] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:32:49.850] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:32:50.873] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:32:51.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:32:52.919] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:32:53.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:32:54.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:32:55.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:32:57.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:32:58.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:32:59.087] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290590720
[12:32:59.122] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C0.dat
[12:32:59.123] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C1.dat
[12:32:59.123] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C2.dat
[12:32:59.123] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C3.dat
[12:32:59.123] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C4.dat
[12:32:59.123] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C5.dat
[12:32:59.123] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C6.dat
[12:32:59.123] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C7.dat
[12:32:59.124] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C8.dat
[12:32:59.124] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C9.dat
[12:32:59.124] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C10.dat
[12:32:59.124] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C11.dat
[12:32:59.124] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C12.dat
[12:32:59.124] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C13.dat
[12:32:59.124] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C14.dat
[12:32:59.124] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C15.dat
[12:32:59.124] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C0.dat
[12:32:59.132] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C1.dat
[12:32:59.140] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C2.dat
[12:32:59.146] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C3.dat
[12:32:59.153] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C4.dat
[12:32:59.160] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C5.dat
[12:32:59.167] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C6.dat
[12:32:59.174] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C7.dat
[12:32:59.180] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C8.dat
[12:32:59.187] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C9.dat
[12:32:59.194] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C10.dat
[12:32:59.201] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C11.dat
[12:32:59.208] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C12.dat
[12:32:59.215] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C13.dat
[12:32:59.221] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C14.dat
[12:32:59.228] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C15.dat
[12:32:59.235] <TB2>     INFO: PixTestTrim::trimTest() done
[12:32:59.235] <TB2>     INFO: vtrim:      91 107 102 106 106 102 105 105 107  93 104  93  97 115  96 101 
[12:32:59.235] <TB2>     INFO: vthrcomp:   82  85  94 100 100  91  85  93  93  94  79  83  87  88 100  88 
[12:32:59.235] <TB2>     INFO: vcal mean:  34.85  34.93  34.93  34.96  34.95  34.95  34.98  34.95  34.94  35.00  34.95  34.95  34.97  35.00  34.96  35.06 
[12:32:59.235] <TB2>     INFO: vcal RMS:    0.84   0.76   0.80   0.90   0.84   0.92   0.78   0.79   0.77   0.74   0.72   0.75   0.76   0.77   0.78   0.74 
[12:32:59.235] <TB2>     INFO: bits mean:   9.35   9.86   9.43   9.29   9.13   9.58  10.23   9.65   9.79   9.43   9.06   9.65  10.12   9.99  10.45   9.81 
[12:32:59.235] <TB2>     INFO: bits RMS:    2.73   2.49   2.52   2.65   2.79   2.65   2.36   2.62   2.52   2.66   2.53   2.80   2.44   2.28   2.51   2.29 
[12:32:59.246] <TB2>     INFO:    ----------------------------------------------------------------------
[12:32:59.246] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[12:32:59.246] <TB2>     INFO:    ----------------------------------------------------------------------
[12:32:59.249] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[12:32:59.249] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[12:32:59.261] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:32:59.261] <TB2>     INFO:     run 1 of 1
[12:32:59.261] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:32:59.603] <TB2>     INFO: Expecting 4160000 events.
[12:33:44.579] <TB2>     INFO: 1085895 events read in total (44261ms).
[12:34:28.781] <TB2>     INFO: 2161620 events read in total (88463ms).
[12:35:12.932] <TB2>     INFO: 3224840 events read in total (132615ms).
[12:35:51.692] <TB2>     INFO: 4160000 events read in total (171374ms).
[12:35:51.784] <TB2>     INFO: Test took 172523ms.
[12:35:51.945] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:52.316] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:35:54.249] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:35:56.165] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:35:58.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:35:59.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:36:01.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:36:03.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:36:05.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:36:07.409] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:36:09.290] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:36:11.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:36:13.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:36:14.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:36:16.786] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:36:18.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:36:20.503] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:36:22.393] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290074624
[12:36:22.394] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[12:36:22.467] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[12:36:22.467] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 175 (-1/-1) hits flags = 528 (plus default)
[12:36:22.477] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:36:22.477] <TB2>     INFO:     run 1 of 1
[12:36:22.477] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:36:22.822] <TB2>     INFO: Expecting 3660800 events.
[12:37:08.457] <TB2>     INFO: 1104450 events read in total (44920ms).
[12:37:53.009] <TB2>     INFO: 2195985 events read in total (89473ms).
[12:38:37.776] <TB2>     INFO: 3276025 events read in total (134239ms).
[12:38:53.623] <TB2>     INFO: 3660800 events read in total (150086ms).
[12:38:53.682] <TB2>     INFO: Test took 151205ms.
[12:38:53.804] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:38:54.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:38:55.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:38:57.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:38:59.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:39:01.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:39:03.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:39:04.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:39:06.783] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:39:08.596] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:39:10.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:39:12.182] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:39:14.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:39:15.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:39:17.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:39:19.451] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:39:21.272] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:39:23.103] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 347000832
[12:39:23.104] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[12:39:23.177] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[12:39:23.177] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[12:39:23.188] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:39:23.188] <TB2>     INFO:     run 1 of 1
[12:39:23.188] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:39:23.531] <TB2>     INFO: Expecting 3432000 events.
[12:40:10.193] <TB2>     INFO: 1138875 events read in total (45947ms).
[12:40:54.918] <TB2>     INFO: 2260310 events read in total (90672ms).
[12:41:39.103] <TB2>     INFO: 3373280 events read in total (134857ms).
[12:41:41.709] <TB2>     INFO: 3432000 events read in total (137463ms).
[12:41:41.750] <TB2>     INFO: Test took 138562ms.
[12:41:41.849] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:41:42.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:41:43.837] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:41:45.612] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:41:47.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:41:49.047] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:41:50.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:41:52.495] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:41:54.247] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:41:55.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:41:57.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:41:59.486] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:42:01.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:42:03.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:42:04.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:42:06.621] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:42:08.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:42:10.169] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290074624
[12:42:10.170] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[12:42:10.245] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[12:42:10.245] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[12:42:10.256] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:42:10.256] <TB2>     INFO:     run 1 of 1
[12:42:10.256] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:42:10.599] <TB2>     INFO: Expecting 3411200 events.
[12:42:57.477] <TB2>     INFO: 1141930 events read in total (46163ms).
[12:43:43.463] <TB2>     INFO: 2265600 events read in total (92149ms).
[12:44:28.311] <TB2>     INFO: 3382460 events read in total (136997ms).
[12:44:29.830] <TB2>     INFO: 3411200 events read in total (138516ms).
[12:44:29.873] <TB2>     INFO: Test took 139618ms.
[12:44:29.972] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:44:30.183] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:44:31.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:44:33.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:44:35.314] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:44:36.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:44:38.627] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:44:40.332] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:44:42.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:44:43.743] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:44:45.451] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:44:47.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:44:48.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:44:50.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:44:52.317] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:44:54.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:44:55.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:44:57.442] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 324505600
[12:44:57.443] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[12:44:57.516] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[12:44:57.516] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 162 (-1/-1) hits flags = 528 (plus default)
[12:44:57.526] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:44:57.526] <TB2>     INFO:     run 1 of 1
[12:44:57.526] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:44:57.869] <TB2>     INFO: Expecting 3390400 events.
[12:45:44.721] <TB2>     INFO: 1144905 events read in total (46137ms).
[12:46:30.021] <TB2>     INFO: 2271125 events read in total (91437ms).
[12:47:15.625] <TB2>     INFO: 3390400 events read in total (137042ms).
[12:47:15.674] <TB2>     INFO: Test took 138148ms.
[12:47:15.771] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:47:15.985] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:47:17.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:47:19.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:47:21.063] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:47:22.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:47:24.431] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:47:26.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:47:27.992] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:47:29.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:47:31.600] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:47:33.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:47:35.208] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:47:37.035] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:47:38.840] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:47:40.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:47:42.494] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:47:44.342] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392093696
[12:47:44.343] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.10619, thr difference RMS: 1.36923
[12:47:44.344] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.75269, thr difference RMS: 1.23658
[12:47:44.344] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.21425, thr difference RMS: 1.48844
[12:47:44.344] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 11.1547, thr difference RMS: 1.21675
[12:47:44.344] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.45395, thr difference RMS: 1.66753
[12:47:44.344] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.2999, thr difference RMS: 1.31942
[12:47:44.345] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.77515, thr difference RMS: 1.33184
[12:47:44.345] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.84126, thr difference RMS: 1.40358
[12:47:44.345] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.21479, thr difference RMS: 1.20931
[12:47:44.345] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.56565, thr difference RMS: 1.37314
[12:47:44.346] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.34064, thr difference RMS: 1.29682
[12:47:44.346] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.0517, thr difference RMS: 1.17258
[12:47:44.346] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.55592, thr difference RMS: 1.20905
[12:47:44.346] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.69308, thr difference RMS: 1.19293
[12:47:44.346] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.20539, thr difference RMS: 1.41541
[12:47:44.347] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.20012, thr difference RMS: 1.21389
[12:47:44.347] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.03459, thr difference RMS: 1.35922
[12:47:44.347] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.7046, thr difference RMS: 1.23396
[12:47:44.347] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.23934, thr difference RMS: 1.4975
[12:47:44.347] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 11.1721, thr difference RMS: 1.1974
[12:47:44.348] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.35272, thr difference RMS: 1.65582
[12:47:44.348] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.28704, thr difference RMS: 1.28627
[12:47:44.348] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.83038, thr difference RMS: 1.34296
[12:47:44.348] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.86958, thr difference RMS: 1.39745
[12:47:44.349] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.12479, thr difference RMS: 1.22049
[12:47:44.349] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.59696, thr difference RMS: 1.3504
[12:47:44.349] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.25593, thr difference RMS: 1.30069
[12:47:44.349] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.06146, thr difference RMS: 1.17869
[12:47:44.349] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.5174, thr difference RMS: 1.20063
[12:47:44.350] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.67609, thr difference RMS: 1.18049
[12:47:44.350] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.23028, thr difference RMS: 1.4242
[12:47:44.350] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.11216, thr difference RMS: 1.1826
[12:47:44.350] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.07197, thr difference RMS: 1.34659
[12:47:44.350] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.76408, thr difference RMS: 1.22706
[12:47:44.351] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.54326, thr difference RMS: 1.46531
[12:47:44.351] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 11.4178, thr difference RMS: 1.19901
[12:47:44.351] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.51213, thr difference RMS: 1.65302
[12:47:44.351] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.28756, thr difference RMS: 1.30982
[12:47:44.351] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.88875, thr difference RMS: 1.30599
[12:47:44.352] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.98522, thr difference RMS: 1.38904
[12:47:44.352] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.19393, thr difference RMS: 1.21768
[12:47:44.352] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.75857, thr difference RMS: 1.34496
[12:47:44.352] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.31143, thr difference RMS: 1.27266
[12:47:44.353] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.21363, thr difference RMS: 1.18221
[12:47:44.353] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.5599, thr difference RMS: 1.18452
[12:47:44.353] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.69812, thr difference RMS: 1.16674
[12:47:44.353] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.29273, thr difference RMS: 1.39411
[12:47:44.353] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.15707, thr difference RMS: 1.18255
[12:47:44.354] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.1967, thr difference RMS: 1.32775
[12:47:44.354] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.80088, thr difference RMS: 1.22226
[12:47:44.354] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.74923, thr difference RMS: 1.44517
[12:47:44.354] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 11.6041, thr difference RMS: 1.18845
[12:47:44.354] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.53217, thr difference RMS: 1.64639
[12:47:44.355] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.39848, thr difference RMS: 1.29515
[12:47:44.355] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.94233, thr difference RMS: 1.2873
[12:47:44.355] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.06647, thr difference RMS: 1.36201
[12:47:44.355] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.27001, thr difference RMS: 1.21967
[12:47:44.356] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.90336, thr difference RMS: 1.35008
[12:47:44.356] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.34837, thr difference RMS: 1.26407
[12:47:44.356] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.29819, thr difference RMS: 1.18141
[12:47:44.356] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.57424, thr difference RMS: 1.1755
[12:47:44.356] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.84528, thr difference RMS: 1.15871
[12:47:44.357] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.37317, thr difference RMS: 1.39037
[12:47:44.357] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.19989, thr difference RMS: 1.18526
[12:47:44.463] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[12:47:44.469] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2010 seconds
[12:47:44.469] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[12:47:45.187] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[12:47:45.187] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[12:47:45.190] <TB2>     INFO: ######################################################################
[12:47:45.190] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[12:47:45.191] <TB2>     INFO: ######################################################################
[12:47:45.191] <TB2>     INFO:    ----------------------------------------------------------------------
[12:47:45.191] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[12:47:45.191] <TB2>     INFO:    ----------------------------------------------------------------------
[12:47:45.191] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[12:47:45.202] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[12:47:45.202] <TB2>     INFO:     run 1 of 1
[12:47:45.202] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:47:45.560] <TB2>     INFO: Expecting 59072000 events.
[12:48:13.865] <TB2>     INFO: 1072600 events read in total (27589ms).
[12:48:41.809] <TB2>     INFO: 2141000 events read in total (55533ms).
[12:49:10.115] <TB2>     INFO: 3209600 events read in total (83839ms).
[12:49:38.425] <TB2>     INFO: 4282000 events read in total (112149ms).
[12:50:06.705] <TB2>     INFO: 5350600 events read in total (140429ms).
[12:50:35.871] <TB2>     INFO: 6419000 events read in total (169595ms).
[12:51:04.200] <TB2>     INFO: 7491200 events read in total (197924ms).
[12:51:32.536] <TB2>     INFO: 8559800 events read in total (226260ms).
[12:52:00.914] <TB2>     INFO: 9629200 events read in total (254638ms).
[12:52:29.356] <TB2>     INFO: 10700600 events read in total (283080ms).
[12:52:57.656] <TB2>     INFO: 11769000 events read in total (311380ms).
[12:53:27.008] <TB2>     INFO: 12838200 events read in total (340732ms).
[12:53:55.420] <TB2>     INFO: 13909600 events read in total (369144ms).
[12:54:23.655] <TB2>     INFO: 14978000 events read in total (397379ms).
[12:54:52.007] <TB2>     INFO: 16046600 events read in total (425731ms).
[12:55:20.410] <TB2>     INFO: 17119200 events read in total (454134ms).
[12:55:48.751] <TB2>     INFO: 18187800 events read in total (482475ms).
[12:56:17.013] <TB2>     INFO: 19256800 events read in total (510737ms).
[12:56:46.144] <TB2>     INFO: 20328800 events read in total (539868ms).
[12:57:14.497] <TB2>     INFO: 21397600 events read in total (568221ms).
[12:57:42.777] <TB2>     INFO: 22467000 events read in total (596501ms).
[12:58:11.005] <TB2>     INFO: 23537800 events read in total (624729ms).
[12:58:39.347] <TB2>     INFO: 24606000 events read in total (653071ms).
[12:59:08.660] <TB2>     INFO: 25675600 events read in total (682384ms).
[12:59:36.925] <TB2>     INFO: 26747200 events read in total (710649ms).
[13:00:05.185] <TB2>     INFO: 27815400 events read in total (738909ms).
[13:00:33.465] <TB2>     INFO: 28885200 events read in total (767189ms).
[13:01:01.856] <TB2>     INFO: 29956400 events read in total (795580ms).
[13:01:30.395] <TB2>     INFO: 31024600 events read in total (824119ms).
[13:01:59.226] <TB2>     INFO: 32094200 events read in total (852950ms).
[13:02:27.542] <TB2>     INFO: 33164800 events read in total (881266ms).
[13:02:55.928] <TB2>     INFO: 34232800 events read in total (909652ms).
[13:03:24.269] <TB2>     INFO: 35300800 events read in total (937994ms).
[13:03:52.649] <TB2>     INFO: 36373200 events read in total (966373ms).
[13:04:21.037] <TB2>     INFO: 37441800 events read in total (994761ms).
[13:04:50.420] <TB2>     INFO: 38510000 events read in total (1024144ms).
[13:05:18.795] <TB2>     INFO: 39581600 events read in total (1052519ms).
[13:05:47.125] <TB2>     INFO: 40650200 events read in total (1080849ms).
[13:06:10.171] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[13:06:10.172] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:06:10.172] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:06:10.172] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07a 8000 4188 611 248e 4188 611 246a 4188 611 2489 4188 611 2485 4188 611 246f 4188 611 2480 4188 611 248c 4188 611 24a4 e022 c000 
[13:06:10.172] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a074 80b1 4388 611 248c 4388 611 246a 4388 611 2489 4388 611 2485 4388 611 246e 4388 611 246f 4388 611 248e 4388 611 24a5 e022 c000 
[13:06:10.172] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a075 80c0 4388 611 248e 4388 611 246a 4388 611 2489 4388 611 2484 4389 611 246e 4389 611 2481 4389 611 248e 4389 611 24a4 e022 c000 
[13:06:10.172] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a076 8000 4388 611 248e 4388 611 246a 4389 611 2489 4389 611 2483 4388 611 246e 4388 611 2480 4389 611 248e 4389 611 24a4 e022 c000 
[13:06:10.172] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a077 8040 4188 611 e058 c045 
[13:06:10.172] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a078 80b1 4188 611 248e 4188 611 246a 4188 611 2487 4188 611 2485 4188 611 246e 4188 611 246f 4188 611 248c 4188 611 24a4 e022 c000 
[13:06:10.172] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a079 80c0 4188 611 248e 4188 611 246a 4188 611 2488 4188 611 2483 4188 611 246e 4188 611 2480 4188 611 248e 4188 611 24a2 e022 c000 
[13:06:10.172] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:06:10.172] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a17a 8040 4188 611 24a8 4189 611 248e 4188 611 248f 4189 611 24a4 4188 611 248e 4189 611 246f 4188 611 24c0 4189 611 24ce e022 c000 
[13:06:10.172] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a174 80c0 4389 611 24a8 4389 611 248e 4389 611 248e 4389 611 24a4 4389 611 248e 4389 611 2480 4389 611 24c0 4389 611 24ce e022 c000 
[13:06:10.172] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a175 8000 4388 611 24a8 4388 611 248e 4388 611 24a0 4388 611 24a4 4388 611 248e 4388 611 2480 4388 611 24c0 4388 611 24ce e022 c000 
[13:06:10.172] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a176 8040 438a 611 24a8 438a 611 248e 438a 611 248f 438a 611 24a3 438a 611 248e 438a 611 246f 438a 611 24c0 438a 611 24cf e022 c000 
[13:06:10.172] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a177 90b1 4189 611 24a0 39 2611 48e 4189 611 24a0 4189 611 24a4 4189 611 248e 4189 611 2480 4189 611 24c0 4189 611 24ce e022 c000 
[13:06:10.172] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a178 80c0 4188 611 24a8 4188 611 248e 4188 611 24a0 4188 611 24a3 4189 611 248e 4189 611 2480 4189 611 24c0 4189 611 24ce e022 c000 
[13:06:10.172] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a179 8000 4188 611 24a8 4188 611 248e 4189 611 248f 4189 611 24a3 4188 611 248e 4188 611 2480 4189 611 24c0 4189 611 24ce e022 c000 
[13:06:15.478] <TB2>     INFO: 41718200 events read in total (1109202ms).
[13:06:24.074] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:06:24.074] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:06:24.074] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:06:24.074] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d9 80c0 4388 605 288c 4388 605 2866 4388 605 2887 4388 605 2882 4388 605 286e 4388 605 286c 4388 605 288a 4388 605 288c e022 c000 
[13:06:24.074] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d3 8040 418b 605 288c 418b 605 2866 418b 605 2887 418b 605 2882 418b 605 286e 418b 605 286c 418b 605 288a 418b 605 288e e022 c000 
[13:06:24.074] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d4 80b1 4188 605 288a 4188 605 2866 4188 605 2887 4188 605 2882 4188 605 286f 4188 605 286b 4188 605 288a 4188 605 288e e022 c000 
[13:06:24.074] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d5 80c0 4188 605 288c 4188 605 2866 4188 605 2887 4188 605 2882 4189 605 286f 4189 605 286c 4189 605 288a 4189 605 288e e022 c000 
[13:06:24.074] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d6 8000 4188 1605 388c 4388 60f 21ba ab9 2605 888 4389 605 2882 4388 605 286f 4388 605 286e 4389 605 288a 4389 605 288e e022 c000 
[13:06:24.074] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d7 8040 4388 605 288c 4389 605 2865 4388 605 2887 4389 605 2882 4388 605 286e 4389 605 286c 4388 605 288a 4389 605 288e e022 c000 
[13:06:24.074] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d8 80b1 4388 605 288a 4388 605 2866 4388 605 2886 4388 605 2882 4388 605 286e 4388 605 286c 4388 605 288c 4388 605 288e e022 c000 
[13:06:24.074] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:06:24.074] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d9 8000 4388 605 28a4 4388 605 288a 4389 605 288f 4389 605 28a4 4388 605 2888 4388 605 286e 4389 605 28ac 4389 605 28c9 e022 c000 
[13:06:24.074] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d3 80b1 4189 605 28a4 4189 605 288c 4189 605 288f 4189 605 28a2 4189 605 2888 4189 605 286c 4189 605 28ac 4189 605 28c9 e022 c000 
[13:06:24.074] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d4 80c0 4188 605 28a3 4188 605 288c 4188 605 288e 4188 605 28a3 4188 605 2888 4188 605 286e 4188 605 28ae 4188 605 28c8 e022 c000 
[13:06:24.074] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d5 8000 4189 605 28a4 4189 605 288c 4189 605 288e 4189 605 28a2 4189 605 2889 4189 605 286c 4189 605 28ac 4189 605 28ca e022 c000 
[13:06:24.074] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d6 8040 438b 1605 38a3 438b 60a 2a45 57b 2605 88f 438b 605 28a2 438b 605 2888 438b 605 286e 438b 605 28ad 438b 605 28ca e022 c000 
[13:06:24.074] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d7 80b1 4389 605 28a2 4389 605 288c 4389 605 288f 4389 605 28a2 4389 605 2888 4389 605 286d 4389 605 28ad 4389 605 28ca e022 c000 
[13:06:24.074] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d8 80c0 4388 605 28a4 4388 605 288a 4388 605 288f 4388 605 28a3 4389 605 288a 4389 605 286c 4389 605 28ae 4389 605 28ca e022 c000 
[13:06:43.807] <TB2>     INFO: 42788600 events read in total (1137531ms).
[13:07:02.929] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 1 ROCs were found
[13:07:02.929] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:07:02.929] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (161) !=  TBM ID (178)
[13:07:02.929] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (5) != Token Chain Length (8)
[13:07:02.929] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (179) !=  TBM ID (161)
[13:07:02.929] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:07:02.929] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a3 80b1 4389 65b 24c0 4389 65b 24a6 4389 65b 248f 4389 65b 24ae 4389 65b 248c 4389 65b 2488 4389 65b 24c6 4389 65b 24e0 e022 c000 
[13:07:02.929] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a19d 8000 4188 65b 24c0 4188 65b 24a6 4188 65b 24a0 4188 65b 24ae 4188 65b 248c 4188 65b 2487 4188 65b 24c6 4188 65b 24ce e022 c000 
[13:07:02.929] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a19e 8040 4188 65b 24c0 4188 65b 24a6 4188 65b 24a0 4188 65b 24ae 4188 65b 248e 4188 65b 2487 4188 65b 24c6 4188 65b 24cf e022 c000 
[13:07:02.929] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a19f 80b1 4188 65b 24c0 4188 65b 24a7 4188 65b 24a2 4188 65b 24c0 4188 65b 248e 4188 65b 2488 4188 65b 24c6 4188 65b 24ce e022 c000 
[13:07:02.929] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a0 80c0 4188 65b 34c2 4388 65b 24a5 aa8 265b 4a0 4388 65b 24ae 4388 65b 248c 4388 65b 2486 4388 65b 24c6 4388 65b 24cf e022 c000 
[13:07:02.929] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a1 8000 4389 65b 24c0 4389 65b 24a6 4389 65b 24a0 4389 65b 24ae 4389 65b 248c 4389 65b 2488 4389 65b 24c4 4389 65b 24cf e022 c000 
[13:07:02.929] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a2 8040 4389 65b 24c0 4389 65b 24a6 4389 65b 24a0 4389 65b 24ae 4389 65b 248e 4389 65b 2488 4389 65b 24c7 4389 65b 24e1 e022 c000 
[13:07:02.929] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:07:02.929] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a4 80b1 4388 65b 24a4 4388 65b 2468 4388 65b 248d 4388 65b 248f 4388 65b 2488 4388 65b 246a 4388 65b 24a7 4388 65b 24ac e022 c000 
[13:07:02.929] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a09f 8040 4189 65b 24a4 4189 65b 2468 4189 65b 248e 4189 65b 248f 4189 65b 2488 4189 65b 246a 4189 65b 24a6 4189 65b 24aa e022 c000 
[13:07:02.929] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a0a0 80b1 4189 65b 34a5 4389 65b 
[13:07:02.929] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0b2 80da 4389 2463 2da 4389 65b 2488 4389 65b 246a 4389 65b 24a6 4389 65b 24aa e022 c000 
[13:07:02.929] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a1 80c0 4389 65b 24a4 4389 65b 2468 4389 65b 248d 4389 65b 248f 4389 65b 2488 4389 65b 246b 4389 65b 24a6 4389 65b 24aa e022 c000 
[13:07:02.930] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a2 8000 4389 65b 24a5 4389 65b 2468 4389 65b 248e 4389 65b 248f 4389 65b 2488 4389 65b 246a 4389 65b 24a7 4389 65b 24aa e022 c000 
[13:07:02.930] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a3 8040 438a 65b 24a4 438a 65b 2469 438a 65b 248d 438a 65b 248f 438a 65b 2488 438a 65b 246b 438a 65b 24a6 438a 65b 24aa e022 c000 
[13:07:11.250] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (135) !=  TBM ID (136)
[13:07:11.250] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (135) !=  TBM ID (136)
[13:07:11.250] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:07:11.250] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a18b 80b1 4188 64d 24ac 4188 64d 24a2 4188 64d 248b 4188 64d 24ab 4188 64d 2486 4188 64d 2483 4188 64d 24c1 4188 64d 24ca e022 c000 
[13:07:11.250] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a184 80c0 4389 64d 24ac 4389 64d 24a2 4389 64d 248a 4389 64d 24ac 4389 64d 2486 4389 64d 2483 4389 64d 24c1 4389 64d 24ca e022 c000 
[13:07:11.250] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a185 8000 4388 64d 24ac 4388 64d 24a2 4388 64d 248a 4388 64d 24ac 4388 64d 2484 4388 64d 2484 4388 64d 24c0 4388 64d 24ca e022 c000 
[13:07:11.250] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a186 8040 438a 64d 24ac 438a 64d 24a2 438a 64d 248b 438a 64d 24aa 438a 64d 2486 438a 64d 2483 438a 64d 24c0 438a 64d 24ca e022 c000 
[13:07:11.250] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a188 80c0 4188 64d 24ac 4188 64d 24a2 4188 64d 248c 4188 64d 24aa 4189 64d 2486 4189 64d 2484 4189 64d 24c1 4189 64d 24ca e022 c000 
[13:07:11.250] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a189 8000 4188 64d 24ac 4188 64d 24a3 4189 64d 248a 4189 64d 24ac 4188 64d 2486 4188 64d 2483 4189 64d 24c1 4189 64d 24ca e022 c000 
[13:07:11.250] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a18a 8040 4188 64d 24ab 4189 64d 24a2 4188 64d 248a 4189 64d 24aa 4188 64d 2486 4189 64d 2483 4188 64d 24c2 4189 64d 24ca e022 c000 
[13:07:11.250] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:07:11.250] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a08b 8040 4188 64d 24a1 4188 64d 2464 4188 64d 248c 4188 64d 248b 4188 64d 2483 4188 64d 2469 4188 64d 24a2 4188 64d 24a6 e022 c000 
[13:07:11.250] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a084 80b1 4388 64d 24a2 4388 64d 2465 4388 64d 248c 4388 64d 248b 4388 64d 2482 4388 64d 246a 4388 64d 24a2 4388 64d 24a6 e022 c000 
[13:07:11.250] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a085 80c0 4388 64d 24a2 4388 64d 2465 4388 64d 248c 4388 64d 248a 4389 64d 2482 4389 64d 2469 4389 64d 24a3 4389 64d 24a6 e022 c000 
[13:07:11.250] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a086 8000 4388 64d 24a2 4388 64d 2466 4389 64d 248c 4389 64d 248a 4388 64d 2482 4388 64d 246a 4389 64d 24a1 4389 64d 24a6 e022 c000 
[13:07:11.250] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a088 80b1 4188 64d 24a2 4188 64d 2466 4188 64d 248c 4188 64d 248a 4188 64d 2482 4188 64d 246a 4188 64d 24a2 4188 64d 24a6 e022 c000 
[13:07:11.250] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a089 80c0 4188 64d 24a2 4188 64d 2466 4188 64d 248d 4188 64d 248a 4188 64d 2482 4188 64d 246a 4188 64d 24a2 4188 64d 24a6 e022 c000 
[13:07:11.250] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a08a 8000 4188 64d 24a0 4188 64d 2465 4188 64d 248c 4188 64d 248a 4188 64d 2482 4188 64d 246a 4188 64d 24a2 4188 64d 24a6 e022 c000 
[13:07:11.250] <TB2>  WARNING: Channel 0 ROC 0: Readback start marker after 15 readouts!
[13:07:11.250] <TB2>  WARNING: Channel 0 ROC 5: Readback start marker after 15 readouts!
[13:07:11.251] <TB2>  WARNING: Channel 0 ROC 6: Readback start marker after 15 readouts!
[13:07:11.251] <TB2>  WARNING: Channel 0 ROC 7: Readback start marker after 15 readouts!
[13:07:11.251] <TB2>  WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!
[13:07:11.251] <TB2>  WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!
[13:07:11.251] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:07:11.251] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a096 8000 4188 64d 24a4 4188 64d 2464 4189 64d 248c 4189 64d 248a 4188 64d 2482 4188 64d 2468 4189 64d 24a2 4189 64d 24a6 e022 c000 
[13:07:11.251] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a090 80b1 4189 64d 24a2 4189 64d 2466 4189 64d 248c 4189 64d 2488 4189 64d 2482 4189 64d 2469 4189 64d 24a2 4189 64d 24a6 e022 c000 
[13:07:11.251] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a091 80c0 4189 64d 24a2 4189 64d 2465 4189 64d 248c 4189 64d 248a 4189 64d 2482 4189 64d 2468 4189 64d 24a2 4189 64d 24a6 e022 c000 
[13:07:11.251] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a092 8000 4188 64d 24a3 4188 64d 2465 4188 64d 248c 4188 64d 248a 4188 64d 2482 4188 64d 2468 4188 64d 24a2 4188 64d 24a6 e022 c000 
[13:07:11.251] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a093 8040 418a 64d 24a2 418a 64d 2465 418a 64d 248c 418a 64d 248a 418a 64d 2484 418a 64d 246a 418a 64d 24a2 418a 64d 24a6 e022 c000 
[13:07:11.251] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a094 80b1 4188 64d 24a2 4188 64d 2466 4188 64d 248c 4188 64d 248a 4188 64d 2482 4188 64d 2468 4188 64d 24a2 4188 64d 24a6 e022 c000 
[13:07:11.251] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a095 80c0 4188 64d 24a2 4188 64d 2464 4188 64d 248d 4188 64d 248a 4189 64d 2482 4189 64d 246a 4189 64d 24a2 4189 64d 24a5 e022 c000 
[13:07:11.251] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:07:11.251] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a199 8000 4188 64d 24ac 4188 64d 24a3 4189 64d 248a 4189 64d 24ab 4188 64d 2486 4188 64d 2483 4189 64d 24c0 4189 64d 24ca e022 c000 
[13:07:11.251] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a193 80b1 4189 64d 24ac 4189 64d 24a1 4189 64d 248a 4189 64d 24ac 4189 64d 2484 4189 64d 2483 4189 64d 24c1 4189 64d 24cb e022 c000 
[13:07:11.251] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a194 80c0 4189 64d 24ac 4189 64d 24a2 4189 64d 248b 4189 64d 24ab 4189 64d 2486 4189 64d 2484 4189 64d 24c2 4189 64d 24ca e022 c000 
[13:07:11.251] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a195 8000 4188 64d 24ae 4188 64d 24a2 4188 64d 248b 4188 64d 24ac 4188 64d 2486 4188 64d 2483 4188 64d 24c1 4188 64d 24ca e022 c000 
[13:07:11.251] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a196 8040 418a 64d 24ac 418a 64d 24a1 418a 64d 248a 418a 64d 24aa 418a 64d 2485 418a 64d 2483 418a 64d 24c1 418a 64d 24ca e022 c000 
[13:07:11.251] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a197 80b1 4189 64d 24ac 4189 64d 24a2 4189 64d 248a 4189 64d 24ab 4189 64d 2486 4189 64d 2482 4189 64d 24c0 4189 64d 24ca e022 c000 
[13:07:11.251] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a198 80c0 4188 64d 24ac 4188 64d 24a3 4188 64d 248a 4188 64d 24aa 4189 64d 2486 4189 64d 2483 4189 64d 24c1 4189 64d 24ca e022 c000 
[13:07:12.437] <TB2>     INFO: 43858600 events read in total (1166161ms).
[13:07:41.683] <TB2>     INFO: 44927200 events read in total (1195407ms).
[13:08:10.053] <TB2>     INFO: 45996600 events read in total (1223777ms).
[13:08:38.465] <TB2>     INFO: 47067200 events read in total (1252189ms).
[13:08:51.358] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:08:51.358] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:08:51.359] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:08:51.359] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0aa 8000 4388 68a 26a2 4388 68a 2668 4388 68a 2689 4388 68a 2682 4388 68a 266c 4388 68a 2662 4388 68a 2688 4388 68a 26aa e022 c000 
[13:08:51.359] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a4 80b1 4188 68a 26a0 4188 68a 2668 4188 68a 268a 4188 68a 2682 4188 68a 266c 4188 68a 2664 4188 68a 2688 4188 68a 26a9 e022 c000 
[13:08:51.359] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a5 80c0 4188 68a 26a0 4188 68a 2668 4188 68a 268a 4188 68a 2682 4189 68a 266e 4189 68a 2664 4189 68a 2688 4189 68a 26aa e022 c000 
[13:08:51.359] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a6 8000 4188 68a 26a0 4188 68a 2666 4189 68a 268a 4189 68a 2682 4188 68a 266c 4188 68a 2662 4189 68a 2688 4189 68a 26a8 e022 c000 
[13:08:51.359] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a7 8040 4188 68a 26a0 4189 68a 2666 4188 68a 2689 4189 68a 2682 4188 168a 266c 4389 6aa 2cc9 558 268a 688 4389 68a 26aa e022 c000 
[13:08:51.359] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a8 80b1 4388 68a 26a0 4388 68a 2667 4388 68a 268a 4388 68a 2683 4388 68a 266c 4388 68a 2662 4388 68a 2689 4388 68a 26aa e022 c000 
[13:08:51.359] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a9 80c0 4388 68a 26a2 4388 68a 2666 4388 68a 268b 4388 68a 2682 4388 68a 266c 4388 68a 2662 4388 68a 2688 4388 68a 26a9 e022 c000 
[13:08:51.359] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:08:51.359] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1aa 8040 4388 68a 26a4 4389 68a 26a2 4388 68a 268e 4389 68a 26a0 4388 68a 2686 4389 68a 2669 4388 68a 26c1 4389 68a 26c5 e022 c000 
[13:08:51.359] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a4 80c0 4188 68a 26a4 4188 68a 26a0 4188 68a 268e 4188 68a 268f 4188 68a 2686 4188 68a 2669 4188 68a 26c0 4188 68a 26c4 e022 c000 
[13:08:51.359] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a5 8000 4188 68a 26a4 4188 68a 26a1 4188 68a 268c 4188 68a 268f 4188 68a 2686 4188 68a 266a 4188 68a 26c0 4188 68a 26c4 e022 c000 
[13:08:51.359] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a6 8040 418b 68a 26a4 418b 68a 26a0 418b 68a 268d 418b 68a 268f 418b 68a 2686 418b 68a 266a 418b 68a 26c0 418b 68a 26c4 e022 c000 
[13:08:51.359] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a7 80b1 4189 68a 26a4 4189 68a 26a0 4189 68a 268c 4189 68a 268f 4389 168a 2686 4389 6aa 2aa6 aa9 268a 6c1 4389 68a 26c5 e022 c000 
[13:08:51.359] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a8 80c0 4388 68a 26a4 4388 68a 268f 4388 68a 268c 4388 68a 26a0 4389 68a 2686 4389 68a 266a 4389 68a 26c0 4389 68a 26c5 e022 c000 
[13:08:51.359] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a9 8000 4388 68a 26a2 4388 68a 26a0 4389 68a 268c 4389 68a 268f 4388 68a 2686 4388 68a 266a 4389 68a 26c1 4389 68a 26c4 e022 c000 
[13:08:51.690] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:08:51.690] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a19c 80c0 4188 68a 22a6 4188 68a 22a2 4188 68a 22a0 4188 68a 22a2 4188 68a 2286 4188 68a 226a 4188 68a 22ae 4188 68a 22c4 e022 c000 
[13:08:51.690] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a196 8040 438a 68a 22a6 438a 68a 22a2 438a 68a 228f 438a 68a 22a2 438a 68a 2286 438a 68a 226a 438a 68a 22ae 438a 68a 22c4 e022 c000 
[13:08:51.690] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a197 80b1 4389 68a 22a8 4389 68a 22a4 4389 68a 228f 4389 68a 22a2 4389 68a 2285 4389 68a 226a 4389 68a 22ae 4389 68a 22c2 e022 c000 
[13:08:51.690] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a198 80c0 4388 68a 22a6 4388 68a 22a3 4388 68a 22a0 4388 68a 22a2 4389 68a 2285 4389 68a 226a 4389 68a 22ae 4389 68a 22c2 e022 c000 
[13:08:51.690] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a199 8000 4388 68a 22a6 4388 68a 22a2 4389 68a 228f 4389 68a 22a2 4388 68a 2286 4388 68a 226b 4389 68a 22ae 4389 68a 22c3 f022 c000 
[13:08:51.690] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a19a 8040 4188 68a 22a8 4189 68a 22a3 4188 68a 228f 4189 68a 22a2 4188 68a 2286 4189 68a 226a 4188 68a 22ae 4189 68a 22c3 e022 c000 
[13:08:51.690] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a19b 80b1 4188 68a 22a6 4188 68a 22a2 4188 68a 22a1 4188 68a 22a2 4188 68a 2285 4188 68a 226a 4188 68a 22ac 4188 68a 22c2 e022 c000 
[13:09:06.780] <TB2>     INFO: 48135400 events read in total (1280504ms).
[13:09:35.249] <TB2>     INFO: 49203600 events read in total (1308973ms).
[13:10:04.397] <TB2>     INFO: 50274800 events read in total (1338121ms).
[13:10:32.790] <TB2>     INFO: 51342600 events read in total (1366514ms).
[13:11:01.193] <TB2>     INFO: 52410600 events read in total (1394917ms).
[13:11:16.255] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (4) != Token Chain Length (8)
[13:11:16.255] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:11:16.255] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:11:16.255] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a047 8040 4188 751 28a6 4189 751 2867 4188 751 288d 4189 751 288c 4188 751 2880 4189 751 286a 4188 751 288e 4189 751 28a8 e022 c000 
[13:11:16.255] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a041 80c0 4389 751 28a6 4389 751 2866 4389 751 288d 4389 751 288a 4389 751 2880 4389 751 2868 4389 751 288c 4389 751 28a9 e022 c000 
[13:11:16.255] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a042 8000 4388 751 28a8 4388 751 2867 4388 751 288d 4388 751 288a 4388 751 2880 4388 751 2869 4388 751 288d 4388 751 28a8 e022 c000 
[13:11:16.255] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a043 8040 438a 751 28a6 438a 751 2866 438a 751 288c 438a 751 288a 438a 751 2880 438a 751 2868 438a 751 288c 438a 751 28a8 e022 c000 
[13:11:16.255] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a044 80b1 4388 751 28a6 4388 751 2867 4388 751 388d 4188 751 e01d c046 
[13:11:16.255] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a045 80c0 4188 751 28a6 4188 751 2867 4188 751 288d 4188 751 288a 4189 751 2880 4189 751 2869 4189 751 288e 4189 751 28a8 e022 c000 
[13:11:16.255] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a046 8000 4188 751 28a6 4188 751 2868 4189 751 288c 4189 751 2889 4188 751 2880 4188 751 2868 4189 751 288c 4189 751 28a9 e022 c000 
[13:11:16.255] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:11:16.255] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a147 80b1 4189 751 28aa 4189 751 288e 4189 751 288e 4189 751 28a8 4189 751 2888 4189 751 286c 4189 751 28c0 4189 751 28c6 e022 c000 
[13:11:16.255] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a141 8000 4389 751 28aa 4389 751 288e 4389 751 288e 4389 751 28a9 4389 751 2886 4389 751 286e 4389 751 28c0 4389 751 28c6 e022 c000 
[13:11:16.255] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a142 8040 4389 751 28ab 4389 751 288e 4389 751 288d 4389 751 28a8 4389 751 2886 4389 751 286c 4389 751 28c1 4389 751 28c6 e022 c000 
[13:11:16.255] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a143 80b1 4389 751 28ac 4389 751 288e 4389 751 288c 4389 751 28a9 4389 751 2888 4389 751 286b 4389 751 28c0 4389 751 28c6 e022 c000 
[13:11:16.255] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a144 80c0 4389 751 28aa 4389 751 288e 4389 751 288e 4189 751 2aab 39 2751 886 4189 751 286c 4189 751 28c2 4189 751 28c6 e022 c000 
[13:11:16.255] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a145 8000 4188 751 28aa 4188 751 288e 4188 751 288c 4188 751 28a8 4188 751 2887 4188 751 286c 4188 751 28c0 4188 751 28c7 e022 c000 
[13:11:16.255] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a146 8040 418a 751 28ac 418a 751 288e 418a 751 288c 418a 751 28a9 418a 751 2886 418a 751 286c 418a 751 28c1 418a 751 28c6 e022 c000 
[13:11:17.793] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:11:17.793] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:11:17.793] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:11:17.793] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0f0 80b1 4389 74d 28a2 4389 74d 2866 4389 74d 2888 4389 74d 2885 4389 74d 286f 4389 74d 2866 4389 74d 2888 4389 74d 28a6 e022 c000 
[13:11:17.793] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ea 8000 4188 74d 28a1 4188 74d 2866 4188 74d 2888 4188 74d 2885 4188 74d 286f 4188 74d 2866 4188 74d 2886 4188 74d 28a6 e022 c000 
[13:11:17.793] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0eb 8040 4188 74d 28a2 4188 74d 2866 4188 74d 2887 4188 74d 2885 4188 74d 286f 4188 74d 2866 4188 74d 2888 4188 74d 28a5 e022 c000 
[13:11:17.793] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ec 80b1 4188 74d 28a0 4188 74d 2866 4188 74d 2887 4188 74d 2885 4188 74d 286e 4188 74d 2866 4188 74d 2886 4188 74d 28a5 e022 c000 
[13:11:17.793] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ed 80c0 4188 74d 28a0 4188 74d 2866 4188 74d 2889 4188 74d 2885 4188 174d 286f 4388 75a 21cb ff8 274d 888 4388 74d 28a6 e022 c000 
[13:11:17.793] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ee 8000 4389 74d 28a0 4389 74d 2866 4389 74d 2888 4389 74d 2885 4389 74d 286e 4389 74d 2865 4389 74d 2888 4389 74d 28a6 e022 c000 
[13:11:17.793] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ef 8040 4388 74d 28a0 4388 74d 2865 4388 74d 2887 4388 74d 2885 4388 74d 2880 4388 74d 2866 4388 74d 2888 4388 74d 28a6 e022 c000 
[13:11:17.793] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:11:17.793] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1f0 80c0 4388 74d 28a8 4388 74d 288c 4388 74d 2889 4388 74d 28a8 4388 74d 2884 4388 74d 2868 4388 74d 28ae 4388 74d 28c2 e022 c000 
[13:11:17.793] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ea 8040 4188 74d 28aa 4189 74d 288d 4188 74d 2889 4189 74d 28a8 4188 74d 2882 4189 74d 2868 4188 74d 28ae 4189 74d 28c3 e022 c000 
[13:11:17.793] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1eb 80b1 4188 74d 28a8 4188 74d 288e 4188 74d 288a 4188 74d 28a8 4188 74d 2883 4188 74d 2869 4188 74d 28ae 4188 74d 28c2 e022 c000 
[13:11:17.793] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ec 80c0 4188 74d 28a9 4188 74d 288c 4188 74d 2889 4188 74d 28a8 4188 74d 2884 4188 74d 2868 4188 74d 28ae 4188 74d 28c3 e022 c000 
[13:11:17.793] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ed 8000 4188 74d 28aa 4188 74d 288e 4188 74d 2888 4188 74d 28a8 4388 174d 2884 4388 750 2aa4 8 274d 8ae 4388 74d 28c2 e022 c000 
[13:11:17.793] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ee 8040 4388 74d 28aa 4388 74d 288e 4388 74d 288a 4388 74d 28a8 4388 74d 2884 4388 74d 286a 4388 74d 28ae 4388 74d 28c2 e022 c000 
[13:11:17.793] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ef 80b1 4388 74d 28aa 4388 74d 288e 4388 74d 288a 4388 74d 28a8 4388 74d 2883 4388 74d 2869 4388 74d 28ac 4388 74d 28c2 e022 c000 
[13:11:18.116] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:11:18.116] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ed 8000 4188 74d 24ae 4188 74d 248f 4188 74d 248c 4188 74d 24ab 4188 74d 2484 4188 74d 2469 4188 74d 24c2 4188 74d 24c6 e022 c000 
[13:11:18.116] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1e7 80b1 4389 74d 24ae 4389 74d 248e 4389 74d 248c 4389 74d 24aa 4389 74d 2486 4389 74d 2469 4389 74d 24c1 4389 74d 24c6 e022 c000 
[13:11:18.116] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1e8 80c0 4388 74d 24ae 4388 74d 248e 4388 74d 248c 4388 74d 24aa 4389 74d 2486 4389 74d 2469 4389 74d 24c2 4389 74d 24c6 e022 c000 
[13:11:18.116] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1e9 8000 4388 74d 24ae 4388 74d 248e 4389 74d 248e 4389 74d 24ac 4388 74d 2485 4388 74d 246a 4389 74d 24c2 4389 74d 24c6 e022 c000 
[13:11:18.116] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ea 8040 4388 74d 24ae 4389 74d 248e 4388 74d 248c 4389 74d 24aa 4388 74d 2484 4389 74d 2469 4388 74d 24c2 4389 74d 24c6 f022 c000 
[13:11:18.116] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1eb 80b1 4188 74d 24ae 4188 74d 248f 4188 74d 248c 4188 74d 24aa 4188 74d 2485 4188 74d 2468 4188 74d 24c3 4188 74d 24c6 e022 c000 
[13:11:18.116] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ec 80c0 4188 74d 24ae 4188 74d 24a0 4188 74d 248c 4188 74d 24aa 4188 74d 2486 4188 74d 2468 4188 74d 24c2 4188 74d 24c5 e022 c000 
[13:11:29.579] <TB2>     INFO: 53481000 events read in total (1423303ms).
[13:11:39.333] <TB2>  WARNING: Channel 0 ROC 7: Readback start marker after 13 readouts!
[13:11:39.334] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[13:11:39.334] <TB2>  WARNING: Channel 1 ROC 7: Readback start marker after 10 readouts!
[13:11:39.334] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 8 ROCs were found
[13:11:39.334] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:11:39.334] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a063 8040 438a 75b 2aa9 438a 75b 2a6c 438a 75b 2aa1 438a 75b 2a8b 438a 75b 2a84 438a 75b 2a6c 438a 75b 2aa2 438a 75b 2aac e022 c000 
[13:11:39.334] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05d 80c0 4189 75b 2aa8 4189 75b 2a6c 4189 75b 2aa1 4189 75b 2a8c 4189 75b 2a84 4189 75b 2a6e 4189 75b 2aa1 4189 75b 2aaa e022 c000 
[13:11:39.334] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05e 8000 4188 75b 2aa8 4188 75b 2a6b 4188 75b 2aa1 4188 75b 2a8c 4188 75b 2a84 4188 75b 2a6e 4188 75b 2aa2 4188 75b 2aac e022 c000 
[13:11:39.334] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05f 8040 4188 75b 2aa8 4188 75b 2a6c 4188 75b 2aa1 4188 75b 2a8c 4188 75b 2a85 4188 75b 2a6e 4188 75b 2aa1 4188 75b 2aac e022 c000 
[13:11:39.334] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a060 80b1 4188 75b 2aa9 4188 75b 2a6c 4188 75b 2aa1 4188 75b 2a8c 4188 75b 2a82 4188 75b 2a6e 5388 175b 2aa2 438a 800 2000 ffe 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[13:11:39.334] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a061 80c0 4389 75b 2aa8 4389 75b 2a6c 4389 75b 2aa2 4389 75b 2a8c 4389 75b 2a85 4389 75b 2a6e 4389 75b 2aa0 4389 75b 2aac e022 c000 
[13:11:39.334] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a062 8000 4388 75b 2aa9 4388 75b 2a6a 4388 75b 2aa1 4388 75b 2a8e 4388 75b 2a85 4388 75b 2a6e 4388 75b 2aa2 4388 75b 2aac e022 c000 
[13:11:39.334] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:11:39.334] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a163 80b1 4388 75b 2ac2 4388 75b 2aa6 4388 75b 2aa0 4388 75b 2aae 4388 75b 2a8c 4388 75b 2a6e 4388 75b 2acc 4388 75b 2acd e022 c000 
[13:11:39.334] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a15d 8000 4188 75b 2ac0 4188 75b 2aa5 4188 75b 2aa2 4188 75b 2aae 4188 75b 2a8a 4188 75b 2a6e 4188 75b 2aca 4188 75b 2ace e022 c000 
[13:11:39.334] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a15e 8040 4188 75b 2ac2 4188 75b 2aa6 4188 75b 2aa0 4188 75b 2aae 4188 75b 2a8a 4188 75b 2a6e 4188 75b 2aca 4188 75b 2ace e022 c000 
[13:11:39.334] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a15f 80b1 4188 75b 2ac0 4188 75b 2aa6 4188 75b 2aa0 4188 75b 2aae 4188 75b 2a8a 4188 75b 2a6f 4188 75b 2acc 4188 75b 2ace e022 c000 
[13:11:39.334] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a160 80c0 4189 75b 2ac0 4189 75b 2aa5 4189 75b 2aa1 4189 75b 2aae 4189 75b 2a8b 4189 75b 2a6f 5389 175b 2acc 438a 80a 2aaa abe 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[13:11:39.334] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a161 8000 4388 75b 2ac0 4388 75b 2aa6 4388 75b 2a8f 4388 75b 2aae 4388 75b 2a8a 4388 75b 2a6f 4388 75b 2aca 4388 75b 2ace e022 c000 
[13:11:39.334] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a162 8040 4388 75b 2ac0 4388 75b 2aa6 4388 75b 2aa1 4388 75b 2aae 4388 75b 2a8c 4388 75b 2a80 4388 75b 2aca 4388 75b 2ace e022 c000 
[13:11:58.005] <TB2>     INFO: 54551200 events read in total (1451729ms).
[13:12:26.959] <TB2>     INFO: 55619400 events read in total (1480683ms).
[13:12:55.760] <TB2>     INFO: 56686800 events read in total (1509484ms).
[13:13:23.228] <TB2>     INFO: 57758200 events read in total (1536952ms).
[13:13:38.499] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (3) != Token Chain Length (8)
[13:13:38.499] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:13:38.499] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:13:38.499] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a030 80b1 4188 85b 26ac 4188 85b 266e 4188 85b 26a2 4188 85b 2683 4188 85b 268a 4188 85b 266c 4188 85b 268e 4188 85b 26ac e022 c000 
[13:13:38.499] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a02a 8000 4388 85b 26ac 4388 85b 266c 4388 85b 26a1 4388 85b 2682 4388 85b 2689 4388 85b 266c 4388 85b 268e 4388 85b 26aa e022 c000 
[13:13:38.499] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a02b 8040 4388 85b 26ac 4388 85b 266c 4388 85b 26a4 4388 85b 2683 4388 85b 268a 4388 85b 266c 4388 85b 268c 4388 85b 26ac e022 c000 
[13:13:38.499] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a02c 80b1 4388 85b 26aa 4388 85b 266e 4388 85b 26a2 4388 85b 2682 4388 85b 268a 4388 85b 266c 4388 85b 268e 4388 85b 26ac e022 c000 
[13:13:38.499] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a02d 80c0 4389 85b 26ac 4389 85b 266e 4189 85b e061 c06d 
[13:13:38.499] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a02e 8000 4188 85b 26ac 4188 85b 266c 4188 85b 26a2 4188 85b 2684 4188 85b 2688 4188 85b 266c 4188 85b 268e 4188 85b 26ac e022 c000 
[13:13:38.499] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a02f 8040 4188 85b 26ac 4188 85b 266e 4188 85b 26a2 4188 85b 2683 4188 85b 2688 4188 85b 266c 4188 85b 268e 4188 85b 26ac e022 c000 
[13:13:38.499] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:13:38.499] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a130 80c0 4189 85b 26c4 4189 85b 26a8 4189 85b 268f 4189 85b 26c0 4189 85b 268c 4189 85b 2688 4189 85b 26ca 4189 85b 26cc e022 c000 
[13:13:38.499] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a12a 8040 4388 85b 26c2 4389 85b 26a8 4388 85b 268f 4389 85b 26c0 4388 85b 268b 4389 85b 2688 4388 85b 26ca 4389 85b 26ce e022 c000 
[13:13:38.499] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a12b 80b1 4388 85b 26c2 4388 85b 26aa 4388 85b 268f 4388 85b 26c0 4388 85b 268e 4388 85b 2688 4388 85b 26ca 4388 85b 26cc e022 c000 
[13:13:38.499] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a12c 80c0 4388 85b 26c2 4388 85b 26aa 4388 85b 268f 4388 85b 26c0 4388 85b 268e 4388 85b 2688 4388 85b 26ca 4388 85b 26cc e022 c000 
[13:13:38.499] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a12d 8000 4388 85b 26c2 4388 85b 26a9 4188 85b 26bb 8 285b 6c0 4188 85b 268c 4188 85b 2688 4188 85b 26ca 4188 85b 26ce e022 c000 
[13:13:38.499] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a12e 8040 4188 85b 26c4 4188 85b 26a8 4188 85b 268f 4188 85b 26c0 4188 85b 268c 4188 85b 2688 4188 85b 26ca 4188 85b 26ce e022 c000 
[13:13:38.499] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a12f 80b1 4188 85b 26c4 4188 85b 26a8 4188 85b 26a1 4188 85b 26c0 4188 85b 268c 4188 85b 2688 4188 85b 26ca 4188 85b 26ce e022 c000 
[13:13:51.735] <TB2>     INFO: 58827000 events read in total (1565459ms).
[13:13:58.542] <TB2>     INFO: 59072000 events read in total (1572266ms).
[13:13:58.563] <TB2>     INFO: Test took 1573361ms.
[13:13:58.621] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:58.758] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:13:58.758] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:13:59.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:13:59.931] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:01.108] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:14:01.108] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:02.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:14:02.301] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:03.499] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:14:03.499] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:04.690] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:14:04.690] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:05.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:14:05.897] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:07.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:14:07.087] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:08.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:14:08.263] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:09.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:14:09.457] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:10.617] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:14:10.617] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:11.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:14:11.795] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:12.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:14:12.976] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:14.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:14:14.176] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:15.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:14:15.382] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:16.563] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:14:16.563] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:17.774] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498262016
[13:14:17.802] <TB2>     INFO: PixTestScurves::scurves() done 
[13:14:17.802] <TB2>     INFO: Vcal mean:  35.05  35.07  35.10  34.95  35.10  35.06  35.09  35.07  35.07  35.08  35.10  35.02  35.08  35.10  35.05  35.14 
[13:14:17.802] <TB2>     INFO: Vcal RMS:    0.72   0.64   0.68   0.76   0.72   0.83   0.65   0.67   0.64   0.58   0.60   0.63   0.64   0.67   0.65   0.64 
[13:14:17.802] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:14:17.880] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:14:17.880] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:14:17.880] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:14:17.880] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:14:17.880] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:14:17.880] <TB2>     INFO: ######################################################################
[13:14:17.880] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:14:17.880] <TB2>     INFO: ######################################################################
[13:14:17.883] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:14:18.226] <TB2>     INFO: Expecting 41600 events.
[13:14:22.307] <TB2>     INFO: 41600 events read in total (3366ms).
[13:14:22.307] <TB2>     INFO: Test took 4424ms.
[13:14:22.316] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:22.316] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:14:22.316] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:14:22.320] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 3, 71] has eff 0/10
[13:14:22.320] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 3, 71]
[13:14:22.327] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[13:14:22.327] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:14:22.327] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:14:22.327] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:14:22.662] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:14:23.014] <TB2>     INFO: Expecting 41600 events.
[13:14:27.157] <TB2>     INFO: 41600 events read in total (3428ms).
[13:14:27.158] <TB2>     INFO: Test took 4496ms.
[13:14:27.166] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:27.166] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[13:14:27.166] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:14:27.170] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.072
[13:14:27.170] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 184
[13:14:27.171] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.935
[13:14:27.171] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 165
[13:14:27.171] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.706
[13:14:27.171] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[13:14:27.171] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.882
[13:14:27.171] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 178
[13:14:27.171] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.173
[13:14:27.171] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[13:14:27.171] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.945
[13:14:27.171] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[13:14:27.171] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.251
[13:14:27.171] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 187
[13:14:27.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.778
[13:14:27.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 188
[13:14:27.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.291
[13:14:27.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[13:14:27.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.707
[13:14:27.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[13:14:27.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.465
[13:14:27.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 189
[13:14:27.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.177
[13:14:27.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 188
[13:14:27.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.015
[13:14:27.172] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[13:14:27.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.822
[13:14:27.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 174
[13:14:27.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 199.714
[13:14:27.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 199
[13:14:27.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 203.075
[13:14:27.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 203
[13:14:27.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:14:27.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:14:27.173] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:14:27.260] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:14:27.603] <TB2>     INFO: Expecting 41600 events.
[13:14:31.727] <TB2>     INFO: 41600 events read in total (3409ms).
[13:14:31.727] <TB2>     INFO: Test took 4467ms.
[13:14:31.735] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:31.735] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[13:14:31.735] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:14:31.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:14:31.740] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 58minph_roc = 1
[13:14:31.740] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.0057
[13:14:31.740] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 88
[13:14:31.740] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.0559
[13:14:31.740] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,26] phvalue 61
[13:14:31.740] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.1256
[13:14:31.740] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 83
[13:14:31.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.6927
[13:14:31.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 77
[13:14:31.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.0907
[13:14:31.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 65
[13:14:31.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.2278
[13:14:31.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 64
[13:14:31.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.7796
[13:14:31.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 79
[13:14:31.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.2746
[13:14:31.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 92
[13:14:31.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.6816
[13:14:31.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [18 ,14] phvalue 92
[13:14:31.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.9846
[13:14:31.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,18] phvalue 88
[13:14:31.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.0803
[13:14:31.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 79
[13:14:31.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.3081
[13:14:31.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 92
[13:14:31.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.8974
[13:14:31.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 78
[13:14:31.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.9413
[13:14:31.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 70
[13:14:31.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 101.062
[13:14:31.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 102
[13:14:31.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 106.975
[13:14:31.743] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,31] phvalue 106
[13:14:31.745] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 0 0
[13:14:32.153] <TB2>     INFO: Expecting 2560 events.
[13:14:33.113] <TB2>     INFO: 2560 events read in total (246ms).
[13:14:33.113] <TB2>     INFO: Test took 1368ms.
[13:14:33.114] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:14:33.114] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 26, 1 1
[13:14:33.621] <TB2>     INFO: Expecting 2560 events.
[13:14:34.580] <TB2>     INFO: 2560 events read in total (244ms).
[13:14:34.580] <TB2>     INFO: Test took 1466ms.
[13:14:34.580] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:14:34.580] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 2 2
[13:14:35.088] <TB2>     INFO: Expecting 2560 events.
[13:14:36.045] <TB2>     INFO: 2560 events read in total (242ms).
[13:14:36.045] <TB2>     INFO: Test took 1464ms.
[13:14:36.045] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:14:36.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 3 3
[13:14:36.553] <TB2>     INFO: Expecting 2560 events.
[13:14:37.512] <TB2>     INFO: 2560 events read in total (244ms).
[13:14:37.512] <TB2>     INFO: Test took 1466ms.
[13:14:37.512] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:14:37.513] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 4 4
[13:14:38.020] <TB2>     INFO: Expecting 2560 events.
[13:14:38.978] <TB2>     INFO: 2560 events read in total (243ms).
[13:14:38.978] <TB2>     INFO: Test took 1465ms.
[13:14:38.979] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:14:38.980] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 5 5
[13:14:39.486] <TB2>     INFO: Expecting 2560 events.
[13:14:40.444] <TB2>     INFO: 2560 events read in total (243ms).
[13:14:40.444] <TB2>     INFO: Test took 1463ms.
[13:14:40.444] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:14:40.445] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[13:14:40.952] <TB2>     INFO: Expecting 2560 events.
[13:14:41.910] <TB2>     INFO: 2560 events read in total (243ms).
[13:14:41.910] <TB2>     INFO: Test took 1465ms.
[13:14:41.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:14:41.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 7 7
[13:14:42.418] <TB2>     INFO: Expecting 2560 events.
[13:14:43.375] <TB2>     INFO: 2560 events read in total (242ms).
[13:14:43.375] <TB2>     INFO: Test took 1464ms.
[13:14:43.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:14:43.375] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 18, 14, 8 8
[13:14:43.882] <TB2>     INFO: Expecting 2560 events.
[13:14:44.839] <TB2>     INFO: 2560 events read in total (242ms).
[13:14:44.839] <TB2>     INFO: Test took 1463ms.
[13:14:44.839] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:14:44.840] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 18, 9 9
[13:14:45.348] <TB2>     INFO: Expecting 2560 events.
[13:14:46.304] <TB2>     INFO: 2560 events read in total (241ms).
[13:14:46.305] <TB2>     INFO: Test took 1465ms.
[13:14:46.305] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:14:46.306] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 10 10
[13:14:46.812] <TB2>     INFO: Expecting 2560 events.
[13:14:47.768] <TB2>     INFO: 2560 events read in total (241ms).
[13:14:47.769] <TB2>     INFO: Test took 1463ms.
[13:14:47.769] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:14:47.769] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 11 11
[13:14:48.276] <TB2>     INFO: Expecting 2560 events.
[13:14:49.233] <TB2>     INFO: 2560 events read in total (241ms).
[13:14:49.234] <TB2>     INFO: Test took 1465ms.
[13:14:49.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:14:49.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 12 12
[13:14:49.742] <TB2>     INFO: Expecting 2560 events.
[13:14:50.698] <TB2>     INFO: 2560 events read in total (241ms).
[13:14:50.698] <TB2>     INFO: Test took 1463ms.
[13:14:50.699] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:14:50.699] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 13 13
[13:14:51.206] <TB2>     INFO: Expecting 2560 events.
[13:14:52.162] <TB2>     INFO: 2560 events read in total (241ms).
[13:14:52.162] <TB2>     INFO: Test took 1463ms.
[13:14:52.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:14:52.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 14 14
[13:14:52.670] <TB2>     INFO: Expecting 2560 events.
[13:14:53.627] <TB2>     INFO: 2560 events read in total (242ms).
[13:14:53.627] <TB2>     INFO: Test took 1464ms.
[13:14:53.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:14:53.627] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 31, 15 15
[13:14:54.135] <TB2>     INFO: Expecting 2560 events.
[13:14:55.092] <TB2>     INFO: 2560 events read in total (242ms).
[13:14:55.092] <TB2>     INFO: Test took 1465ms.
[13:14:55.092] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:14:55.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[13:14:55.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[13:14:55.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[13:14:55.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[13:14:55.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[13:14:55.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[13:14:55.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[13:14:55.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[13:14:55.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[13:14:55.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[13:14:55.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[13:14:55.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[13:14:55.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[13:14:55.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[13:14:55.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC14
[13:14:55.093] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[13:14:55.095] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:14:55.602] <TB2>     INFO: Expecting 655360 events.
[13:15:07.438] <TB2>     INFO: 655360 events read in total (11121ms).
[13:15:07.449] <TB2>     INFO: Expecting 655360 events.
[13:15:19.152] <TB2>     INFO: 655360 events read in total (11136ms).
[13:15:19.167] <TB2>     INFO: Expecting 655360 events.
[13:15:30.874] <TB2>     INFO: 655360 events read in total (11143ms).
[13:15:30.893] <TB2>     INFO: Expecting 655360 events.
[13:15:42.620] <TB2>     INFO: 655360 events read in total (11164ms).
[13:15:42.645] <TB2>     INFO: Expecting 655360 events.
[13:15:54.298] <TB2>     INFO: 655360 events read in total (11100ms).
[13:15:54.327] <TB2>     INFO: Expecting 655360 events.
[13:16:05.967] <TB2>     INFO: 655360 events read in total (11091ms).
[13:16:05.999] <TB2>     INFO: Expecting 655360 events.
[13:16:17.682] <TB2>     INFO: 655360 events read in total (11141ms).
[13:16:17.718] <TB2>     INFO: Expecting 655360 events.
[13:16:29.381] <TB2>     INFO: 655360 events read in total (11123ms).
[13:16:29.423] <TB2>     INFO: Expecting 655360 events.
[13:16:41.099] <TB2>     INFO: 655360 events read in total (11139ms).
[13:16:41.147] <TB2>     INFO: Expecting 655360 events.
[13:16:52.882] <TB2>     INFO: 655360 events read in total (11203ms).
[13:16:52.931] <TB2>     INFO: Expecting 655360 events.
[13:17:04.654] <TB2>     INFO: 655360 events read in total (11193ms).
[13:17:04.708] <TB2>     INFO: Expecting 655360 events.
[13:17:16.434] <TB2>     INFO: 655360 events read in total (11199ms).
[13:17:16.493] <TB2>     INFO: Expecting 655360 events.
[13:17:28.197] <TB2>     INFO: 655360 events read in total (11177ms).
[13:17:28.258] <TB2>     INFO: Expecting 655360 events.
[13:17:40.018] <TB2>     INFO: 655360 events read in total (11234ms).
[13:17:40.084] <TB2>     INFO: Expecting 655360 events.
[13:17:51.896] <TB2>     INFO: 655360 events read in total (11285ms).
[13:17:51.968] <TB2>     INFO: Expecting 655360 events.
[13:18:03.747] <TB2>     INFO: 655360 events read in total (11252ms).
[13:18:03.820] <TB2>     INFO: Test took 188725ms.
[13:18:03.917] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:18:04.222] <TB2>     INFO: Expecting 655360 events.
[13:18:16.100] <TB2>     INFO: 655360 events read in total (11163ms).
[13:18:16.110] <TB2>     INFO: Expecting 655360 events.
[13:18:27.929] <TB2>     INFO: 655360 events read in total (11251ms).
[13:18:27.944] <TB2>     INFO: Expecting 655360 events.
[13:18:39.772] <TB2>     INFO: 655360 events read in total (11262ms).
[13:18:39.792] <TB2>     INFO: Expecting 655360 events.
[13:18:51.502] <TB2>     INFO: 655360 events read in total (11154ms).
[13:18:51.526] <TB2>     INFO: Expecting 655360 events.
[13:19:03.196] <TB2>     INFO: 655360 events read in total (11115ms).
[13:19:03.224] <TB2>     INFO: Expecting 655360 events.
[13:19:14.958] <TB2>     INFO: 655360 events read in total (11179ms).
[13:19:14.991] <TB2>     INFO: Expecting 655360 events.
[13:19:26.726] <TB2>     INFO: 655360 events read in total (11190ms).
[13:19:26.762] <TB2>     INFO: Expecting 655360 events.
[13:19:38.469] <TB2>     INFO: 655360 events read in total (11164ms).
[13:19:38.509] <TB2>     INFO: Expecting 655360 events.
[13:19:50.214] <TB2>     INFO: 655360 events read in total (11171ms).
[13:19:50.259] <TB2>     INFO: Expecting 655360 events.
[13:20:01.964] <TB2>     INFO: 655360 events read in total (11171ms).
[13:20:02.014] <TB2>     INFO: Expecting 655360 events.
[13:20:13.744] <TB2>     INFO: 655360 events read in total (11203ms).
[13:20:13.798] <TB2>     INFO: Expecting 655360 events.
[13:20:25.470] <TB2>     INFO: 655360 events read in total (11145ms).
[13:20:25.527] <TB2>     INFO: Expecting 655360 events.
[13:20:37.226] <TB2>     INFO: 655360 events read in total (11172ms).
[13:20:37.288] <TB2>     INFO: Expecting 655360 events.
[13:20:49.025] <TB2>     INFO: 655360 events read in total (11210ms).
[13:20:49.093] <TB2>     INFO: Expecting 655360 events.
[13:21:00.799] <TB2>     INFO: 655360 events read in total (11180ms).
[13:21:00.869] <TB2>     INFO: Expecting 655360 events.
[13:21:12.604] <TB2>     INFO: 655360 events read in total (11208ms).
[13:21:12.680] <TB2>     INFO: Test took 188763ms.
[13:21:12.856] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:12.857] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[13:21:12.857] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:12.857] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[13:21:12.857] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:12.858] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[13:21:12.858] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:12.858] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[13:21:12.858] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:12.859] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[13:21:12.859] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:12.859] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[13:21:12.859] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:12.859] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[13:21:12.860] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:12.860] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[13:21:12.860] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:12.860] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[13:21:12.860] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:12.861] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[13:21:12.861] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:12.861] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[13:21:12.861] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:12.862] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[13:21:12.862] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:12.862] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[13:21:12.862] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:12.863] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[13:21:12.863] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:12.863] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[13:21:12.863] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:12.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[13:21:12.864] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:12.871] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:12.878] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:12.885] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:12.892] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:21:12.899] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[13:21:12.907] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:12.914] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:12.921] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:12.928] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:12.935] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:12.942] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:12.949] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:12.956] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:12.963] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:21:12.970] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[13:21:12.978] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:12.985] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:12.992] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:21:12.999] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:13.006] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:13.013] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:21:13.020] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[13:21:13.028] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[13:21:13.035] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[13:21:13.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[13:21:13.072] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C0.dat
[13:21:13.073] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C1.dat
[13:21:13.073] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C2.dat
[13:21:13.073] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C3.dat
[13:21:13.073] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C4.dat
[13:21:13.073] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C5.dat
[13:21:13.073] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C6.dat
[13:21:13.073] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C7.dat
[13:21:13.073] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C8.dat
[13:21:13.074] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C9.dat
[13:21:13.074] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C10.dat
[13:21:13.074] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C11.dat
[13:21:13.074] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C12.dat
[13:21:13.074] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C13.dat
[13:21:13.074] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C14.dat
[13:21:13.074] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C15.dat
[13:21:13.419] <TB2>     INFO: Expecting 41600 events.
[13:21:17.250] <TB2>     INFO: 41600 events read in total (3117ms).
[13:21:17.250] <TB2>     INFO: Test took 4173ms.
[13:21:17.906] <TB2>     INFO: Expecting 41600 events.
[13:21:21.735] <TB2>     INFO: 41600 events read in total (3114ms).
[13:21:21.736] <TB2>     INFO: Test took 4177ms.
[13:21:22.390] <TB2>     INFO: Expecting 41600 events.
[13:21:26.248] <TB2>     INFO: 41600 events read in total (3143ms).
[13:21:26.249] <TB2>     INFO: Test took 4207ms.
[13:21:26.554] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:26.686] <TB2>     INFO: Expecting 2560 events.
[13:21:27.643] <TB2>     INFO: 2560 events read in total (242ms).
[13:21:27.643] <TB2>     INFO: Test took 1089ms.
[13:21:27.645] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:28.152] <TB2>     INFO: Expecting 2560 events.
[13:21:29.111] <TB2>     INFO: 2560 events read in total (245ms).
[13:21:29.111] <TB2>     INFO: Test took 1466ms.
[13:21:29.113] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:29.620] <TB2>     INFO: Expecting 2560 events.
[13:21:30.578] <TB2>     INFO: 2560 events read in total (243ms).
[13:21:30.579] <TB2>     INFO: Test took 1466ms.
[13:21:30.582] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:31.087] <TB2>     INFO: Expecting 2560 events.
[13:21:32.044] <TB2>     INFO: 2560 events read in total (242ms).
[13:21:32.045] <TB2>     INFO: Test took 1463ms.
[13:21:32.047] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:32.553] <TB2>     INFO: Expecting 2560 events.
[13:21:33.511] <TB2>     INFO: 2560 events read in total (243ms).
[13:21:33.511] <TB2>     INFO: Test took 1464ms.
[13:21:33.513] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:34.020] <TB2>     INFO: Expecting 2560 events.
[13:21:34.980] <TB2>     INFO: 2560 events read in total (245ms).
[13:21:34.981] <TB2>     INFO: Test took 1468ms.
[13:21:34.983] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:35.489] <TB2>     INFO: Expecting 2560 events.
[13:21:36.449] <TB2>     INFO: 2560 events read in total (245ms).
[13:21:36.449] <TB2>     INFO: Test took 1466ms.
[13:21:36.451] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:36.958] <TB2>     INFO: Expecting 2560 events.
[13:21:37.917] <TB2>     INFO: 2560 events read in total (244ms).
[13:21:37.918] <TB2>     INFO: Test took 1467ms.
[13:21:37.920] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:38.426] <TB2>     INFO: Expecting 2560 events.
[13:21:39.384] <TB2>     INFO: 2560 events read in total (243ms).
[13:21:39.385] <TB2>     INFO: Test took 1465ms.
[13:21:39.387] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:39.893] <TB2>     INFO: Expecting 2560 events.
[13:21:40.853] <TB2>     INFO: 2560 events read in total (245ms).
[13:21:40.853] <TB2>     INFO: Test took 1466ms.
[13:21:40.856] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:41.363] <TB2>     INFO: Expecting 2560 events.
[13:21:42.322] <TB2>     INFO: 2560 events read in total (244ms).
[13:21:42.323] <TB2>     INFO: Test took 1468ms.
[13:21:42.325] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:42.832] <TB2>     INFO: Expecting 2560 events.
[13:21:43.790] <TB2>     INFO: 2560 events read in total (244ms).
[13:21:43.790] <TB2>     INFO: Test took 1465ms.
[13:21:43.792] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:44.299] <TB2>     INFO: Expecting 2560 events.
[13:21:45.259] <TB2>     INFO: 2560 events read in total (245ms).
[13:21:45.259] <TB2>     INFO: Test took 1467ms.
[13:21:45.261] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:45.768] <TB2>     INFO: Expecting 2560 events.
[13:21:46.726] <TB2>     INFO: 2560 events read in total (244ms).
[13:21:46.727] <TB2>     INFO: Test took 1466ms.
[13:21:46.729] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:47.237] <TB2>     INFO: Expecting 2560 events.
[13:21:48.198] <TB2>     INFO: 2560 events read in total (246ms).
[13:21:48.198] <TB2>     INFO: Test took 1470ms.
[13:21:48.200] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:48.707] <TB2>     INFO: Expecting 2560 events.
[13:21:49.668] <TB2>     INFO: 2560 events read in total (246ms).
[13:21:49.668] <TB2>     INFO: Test took 1468ms.
[13:21:49.670] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:50.176] <TB2>     INFO: Expecting 2560 events.
[13:21:51.136] <TB2>     INFO: 2560 events read in total (245ms).
[13:21:51.136] <TB2>     INFO: Test took 1466ms.
[13:21:51.138] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:51.644] <TB2>     INFO: Expecting 2560 events.
[13:21:52.603] <TB2>     INFO: 2560 events read in total (244ms).
[13:21:52.604] <TB2>     INFO: Test took 1466ms.
[13:21:52.606] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:53.113] <TB2>     INFO: Expecting 2560 events.
[13:21:54.071] <TB2>     INFO: 2560 events read in total (244ms).
[13:21:54.072] <TB2>     INFO: Test took 1466ms.
[13:21:54.074] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:54.580] <TB2>     INFO: Expecting 2560 events.
[13:21:55.540] <TB2>     INFO: 2560 events read in total (245ms).
[13:21:55.540] <TB2>     INFO: Test took 1466ms.
[13:21:55.542] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:56.049] <TB2>     INFO: Expecting 2560 events.
[13:21:57.009] <TB2>     INFO: 2560 events read in total (245ms).
[13:21:57.009] <TB2>     INFO: Test took 1467ms.
[13:21:57.012] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:57.520] <TB2>     INFO: Expecting 2560 events.
[13:21:58.477] <TB2>     INFO: 2560 events read in total (243ms).
[13:21:58.477] <TB2>     INFO: Test took 1465ms.
[13:21:58.479] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:21:58.986] <TB2>     INFO: Expecting 2560 events.
[13:21:59.946] <TB2>     INFO: 2560 events read in total (245ms).
[13:21:59.947] <TB2>     INFO: Test took 1468ms.
[13:21:59.949] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:00.455] <TB2>     INFO: Expecting 2560 events.
[13:22:01.412] <TB2>     INFO: 2560 events read in total (242ms).
[13:22:01.412] <TB2>     INFO: Test took 1463ms.
[13:22:01.414] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:01.921] <TB2>     INFO: Expecting 2560 events.
[13:22:02.878] <TB2>     INFO: 2560 events read in total (242ms).
[13:22:02.879] <TB2>     INFO: Test took 1465ms.
[13:22:02.881] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:03.387] <TB2>     INFO: Expecting 2560 events.
[13:22:04.348] <TB2>     INFO: 2560 events read in total (246ms).
[13:22:04.348] <TB2>     INFO: Test took 1467ms.
[13:22:04.350] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:04.857] <TB2>     INFO: Expecting 2560 events.
[13:22:05.815] <TB2>     INFO: 2560 events read in total (243ms).
[13:22:05.816] <TB2>     INFO: Test took 1466ms.
[13:22:05.818] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:06.324] <TB2>     INFO: Expecting 2560 events.
[13:22:07.284] <TB2>     INFO: 2560 events read in total (245ms).
[13:22:07.285] <TB2>     INFO: Test took 1467ms.
[13:22:07.287] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:07.794] <TB2>     INFO: Expecting 2560 events.
[13:22:08.752] <TB2>     INFO: 2560 events read in total (243ms).
[13:22:08.753] <TB2>     INFO: Test took 1466ms.
[13:22:08.756] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:09.261] <TB2>     INFO: Expecting 2560 events.
[13:22:10.220] <TB2>     INFO: 2560 events read in total (244ms).
[13:22:10.220] <TB2>     INFO: Test took 1464ms.
[13:22:10.224] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:10.729] <TB2>     INFO: Expecting 2560 events.
[13:22:11.688] <TB2>     INFO: 2560 events read in total (244ms).
[13:22:11.688] <TB2>     INFO: Test took 1464ms.
[13:22:11.692] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:12.197] <TB2>     INFO: Expecting 2560 events.
[13:22:13.156] <TB2>     INFO: 2560 events read in total (244ms).
[13:22:13.156] <TB2>     INFO: Test took 1464ms.
[13:22:14.176] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 476 seconds
[13:22:14.176] <TB2>     INFO: PH scale (per ROC):    74  79  69  65  76  82  92  77  84  83  90  80  80  80  83  85
[13:22:14.176] <TB2>     INFO: PH offset (per ROC):  165 187 173 179 185 176 163 160 154 157 163 158 171 176 147 144
[13:22:14.350] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[13:22:14.353] <TB2>     INFO: ######################################################################
[13:22:14.353] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[13:22:14.353] <TB2>     INFO: ######################################################################
[13:22:14.353] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[13:22:14.365] <TB2>     INFO: scanning low vcal = 10
[13:22:14.707] <TB2>     INFO: Expecting 41600 events.
[13:22:18.433] <TB2>     INFO: 41600 events read in total (3011ms).
[13:22:18.433] <TB2>     INFO: Test took 4068ms.
[13:22:18.435] <TB2>     INFO: scanning low vcal = 20
[13:22:18.942] <TB2>     INFO: Expecting 41600 events.
[13:22:22.672] <TB2>     INFO: 41600 events read in total (3015ms).
[13:22:22.673] <TB2>     INFO: Test took 4238ms.
[13:22:22.674] <TB2>     INFO: scanning low vcal = 30
[13:22:23.183] <TB2>     INFO: Expecting 41600 events.
[13:22:26.928] <TB2>     INFO: 41600 events read in total (3030ms).
[13:22:26.928] <TB2>     INFO: Test took 4254ms.
[13:22:26.932] <TB2>     INFO: scanning low vcal = 40
[13:22:27.433] <TB2>     INFO: Expecting 41600 events.
[13:22:31.701] <TB2>     INFO: 41600 events read in total (3553ms).
[13:22:31.702] <TB2>     INFO: Test took 4770ms.
[13:22:31.705] <TB2>     INFO: scanning low vcal = 50
[13:22:32.127] <TB2>     INFO: Expecting 41600 events.
[13:22:36.402] <TB2>     INFO: 41600 events read in total (3560ms).
[13:22:36.403] <TB2>     INFO: Test took 4698ms.
[13:22:36.406] <TB2>     INFO: scanning low vcal = 60
[13:22:36.826] <TB2>     INFO: Expecting 41600 events.
[13:22:41.100] <TB2>     INFO: 41600 events read in total (3559ms).
[13:22:41.100] <TB2>     INFO: Test took 4694ms.
[13:22:41.103] <TB2>     INFO: scanning low vcal = 70
[13:22:41.525] <TB2>     INFO: Expecting 41600 events.
[13:22:45.809] <TB2>     INFO: 41600 events read in total (3569ms).
[13:22:45.810] <TB2>     INFO: Test took 4707ms.
[13:22:45.813] <TB2>     INFO: scanning low vcal = 80
[13:22:46.233] <TB2>     INFO: Expecting 41600 events.
[13:22:50.531] <TB2>     INFO: 41600 events read in total (3582ms).
[13:22:50.532] <TB2>     INFO: Test took 4719ms.
[13:22:50.536] <TB2>     INFO: scanning low vcal = 90
[13:22:50.956] <TB2>     INFO: Expecting 41600 events.
[13:22:55.236] <TB2>     INFO: 41600 events read in total (3565ms).
[13:22:55.236] <TB2>     INFO: Test took 4700ms.
[13:22:55.240] <TB2>     INFO: scanning low vcal = 100
[13:22:55.658] <TB2>     INFO: Expecting 41600 events.
[13:23:00.072] <TB2>     INFO: 41600 events read in total (3699ms).
[13:23:00.073] <TB2>     INFO: Test took 4833ms.
[13:23:00.076] <TB2>     INFO: scanning low vcal = 110
[13:23:00.498] <TB2>     INFO: Expecting 41600 events.
[13:23:04.786] <TB2>     INFO: 41600 events read in total (3573ms).
[13:23:04.787] <TB2>     INFO: Test took 4711ms.
[13:23:04.790] <TB2>     INFO: scanning low vcal = 120
[13:23:05.210] <TB2>     INFO: Expecting 41600 events.
[13:23:09.503] <TB2>     INFO: 41600 events read in total (3578ms).
[13:23:09.504] <TB2>     INFO: Test took 4714ms.
[13:23:09.507] <TB2>     INFO: scanning low vcal = 130
[13:23:09.927] <TB2>     INFO: Expecting 41600 events.
[13:23:14.214] <TB2>     INFO: 41600 events read in total (3572ms).
[13:23:14.215] <TB2>     INFO: Test took 4708ms.
[13:23:14.217] <TB2>     INFO: scanning low vcal = 140
[13:23:14.639] <TB2>     INFO: Expecting 41600 events.
[13:23:18.910] <TB2>     INFO: 41600 events read in total (3556ms).
[13:23:18.911] <TB2>     INFO: Test took 4694ms.
[13:23:18.915] <TB2>     INFO: scanning low vcal = 150
[13:23:19.335] <TB2>     INFO: Expecting 41600 events.
[13:23:23.626] <TB2>     INFO: 41600 events read in total (3576ms).
[13:23:23.626] <TB2>     INFO: Test took 4711ms.
[13:23:23.629] <TB2>     INFO: scanning low vcal = 160
[13:23:24.053] <TB2>     INFO: Expecting 41600 events.
[13:23:28.341] <TB2>     INFO: 41600 events read in total (3573ms).
[13:23:28.341] <TB2>     INFO: Test took 4712ms.
[13:23:28.344] <TB2>     INFO: scanning low vcal = 170
[13:23:28.767] <TB2>     INFO: Expecting 41600 events.
[13:23:33.051] <TB2>     INFO: 41600 events read in total (3569ms).
[13:23:33.052] <TB2>     INFO: Test took 4708ms.
[13:23:33.056] <TB2>     INFO: scanning low vcal = 180
[13:23:33.476] <TB2>     INFO: Expecting 41600 events.
[13:23:37.752] <TB2>     INFO: 41600 events read in total (3562ms).
[13:23:37.752] <TB2>     INFO: Test took 4696ms.
[13:23:37.755] <TB2>     INFO: scanning low vcal = 190
[13:23:38.179] <TB2>     INFO: Expecting 41600 events.
[13:23:42.394] <TB2>     INFO: 41600 events read in total (3500ms).
[13:23:42.394] <TB2>     INFO: Test took 4639ms.
[13:23:42.397] <TB2>     INFO: scanning low vcal = 200
[13:23:42.820] <TB2>     INFO: Expecting 41600 events.
[13:23:47.032] <TB2>     INFO: 41600 events read in total (3497ms).
[13:23:47.033] <TB2>     INFO: Test took 4636ms.
[13:23:47.036] <TB2>     INFO: scanning low vcal = 210
[13:23:47.460] <TB2>     INFO: Expecting 41600 events.
[13:23:51.668] <TB2>     INFO: 41600 events read in total (3493ms).
[13:23:51.669] <TB2>     INFO: Test took 4632ms.
[13:23:51.673] <TB2>     INFO: scanning low vcal = 220
[13:23:52.097] <TB2>     INFO: Expecting 41600 events.
[13:23:56.306] <TB2>     INFO: 41600 events read in total (3494ms).
[13:23:56.307] <TB2>     INFO: Test took 4634ms.
[13:23:56.313] <TB2>     INFO: scanning low vcal = 230
[13:23:56.735] <TB2>     INFO: Expecting 41600 events.
[13:24:00.955] <TB2>     INFO: 41600 events read in total (3506ms).
[13:24:00.956] <TB2>     INFO: Test took 4643ms.
[13:24:00.959] <TB2>     INFO: scanning low vcal = 240
[13:24:01.380] <TB2>     INFO: Expecting 41600 events.
[13:24:05.588] <TB2>     INFO: 41600 events read in total (3493ms).
[13:24:05.589] <TB2>     INFO: Test took 4630ms.
[13:24:05.592] <TB2>     INFO: scanning low vcal = 250
[13:24:06.016] <TB2>     INFO: Expecting 41600 events.
[13:24:10.229] <TB2>     INFO: 41600 events read in total (3498ms).
[13:24:10.230] <TB2>     INFO: Test took 4638ms.
[13:24:10.234] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[13:24:10.658] <TB2>     INFO: Expecting 41600 events.
[13:24:14.872] <TB2>     INFO: 41600 events read in total (3499ms).
[13:24:14.873] <TB2>     INFO: Test took 4639ms.
[13:24:14.876] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[13:24:15.301] <TB2>     INFO: Expecting 41600 events.
[13:24:19.514] <TB2>     INFO: 41600 events read in total (3498ms).
[13:24:19.514] <TB2>     INFO: Test took 4638ms.
[13:24:19.517] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[13:24:19.939] <TB2>     INFO: Expecting 41600 events.
[13:24:24.222] <TB2>     INFO: 41600 events read in total (3568ms).
[13:24:24.223] <TB2>     INFO: Test took 4706ms.
[13:24:24.226] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[13:24:24.646] <TB2>     INFO: Expecting 41600 events.
[13:24:28.930] <TB2>     INFO: 41600 events read in total (3569ms).
[13:24:28.931] <TB2>     INFO: Test took 4705ms.
[13:24:28.934] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[13:24:29.356] <TB2>     INFO: Expecting 41600 events.
[13:24:33.643] <TB2>     INFO: 41600 events read in total (3572ms).
[13:24:33.644] <TB2>     INFO: Test took 4710ms.
[13:24:34.191] <TB2>     INFO: PixTestGainPedestal::measure() done 
[13:24:34.195] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[13:24:34.195] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[13:24:34.195] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[13:24:34.195] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[13:24:34.195] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[13:24:34.196] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[13:24:34.196] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[13:24:34.196] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[13:24:34.196] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[13:24:34.196] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[13:24:34.197] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[13:24:34.197] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[13:24:34.197] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[13:24:34.197] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[13:24:34.197] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[13:24:34.197] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[13:25:12.894] <TB2>     INFO: PixTestGainPedestal::fit() done
[13:25:12.894] <TB2>     INFO: non-linearity mean:  0.961 0.953 0.958 0.963 0.967 0.957 0.957 0.961 0.964 0.955 0.955 0.959 0.958 0.958 0.956 0.960
[13:25:12.894] <TB2>     INFO: non-linearity RMS:   0.008 0.006 0.005 0.005 0.005 0.005 0.006 0.005 0.005 0.006 0.006 0.005 0.005 0.005 0.005 0.004
[13:25:12.894] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[13:25:12.917] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[13:25:12.939] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[13:25:12.961] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[13:25:12.984] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[13:25:13.006] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[13:25:13.029] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[13:25:13.051] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[13:25:13.073] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[13:25:13.095] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[13:25:13.118] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[13:25:13.140] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[13:25:13.162] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[13:25:13.185] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[13:25:13.207] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[13:25:13.229] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-I-NT_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[13:25:13.251] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[13:25:13.251] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[13:25:13.259] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[13:25:13.259] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[13:25:13.263] <TB2>     INFO: ######################################################################
[13:25:13.263] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[13:25:13.263] <TB2>     INFO: ######################################################################
[13:25:13.265] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[13:25:13.275] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:25:13.275] <TB2>     INFO:     run 1 of 1
[13:25:13.275] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:25:13.617] <TB2>     INFO: Expecting 3120000 events.
[13:26:03.147] <TB2>     INFO: 1269120 events read in total (48815ms).
[13:26:51.944] <TB2>     INFO: 2531965 events read in total (97612ms).
[13:27:10.642] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:27:10.642] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:27:10.642] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:27:10.642] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0dc 80b1 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[13:27:10.642] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d6 8000 4388 4388 4389 4389 4388 4388 4389 4389 e022 c000 
[13:27:10.642] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d7 8040 4388 4389 4388 4389 4388 4389 4388 4389 e022 c000 
[13:27:10.642] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d8 80b1 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 
[13:27:10.642] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0d9 80c0 4188 554 4188 4188 4188 4188 4188 4188 e022 c000 
[13:27:10.642] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0da 8000 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[13:27:10.642] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0db 8040 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[13:27:10.642] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:27:10.642] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1dc 80c0 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[13:27:10.642] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d6 8040 438b 438b 438b 438b 438b 438b 438b 438b e022 c000 
[13:27:10.642] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d7 80b1 4389 4389 4389 4389 4389 4389 4389 4389 e022 c000 
[13:27:10.642] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d8 80c0 4388 4388 4388 4388 4389 4389 4389 4389 e022 c000 
[13:27:10.642] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d9 8000 4188 554 4189 4189 4188 4188 4189 4189 e022 c000 
[13:27:10.642] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1da 8040 4188 4189 4188 4189 4188 4189 4188 4189 e022 c000 
[13:27:10.642] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1db 80b1 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[13:27:15.385] <TB2>     INFO: 3120000 events read in total (121054ms).
[13:27:15.433] <TB2>     INFO: Test took 122159ms.
[13:27:15.516] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:15.663] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:27:17.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:27:18.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:27:20.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:27:21.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:27:23.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:27:24.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:27:25.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:27:27.465] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:27:28.961] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:27:30.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:27:31.884] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:27:33.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:27:34.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:27:36.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:27:37.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:27:39.116] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498561024
[13:27:39.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[13:27:39.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.3078, RMS = 1.83912
[13:27:39.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[13:27:39.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[13:27:39.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.951, RMS = 1.89686
[13:27:39.148] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[13:27:39.149] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[13:27:39.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.7279, RMS = 1.44544
[13:27:39.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[13:27:39.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[13:27:39.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.2679, RMS = 1.83339
[13:27:39.150] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[13:27:39.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[13:27:39.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.6361, RMS = 1.17789
[13:27:39.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[13:27:39.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[13:27:39.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8995, RMS = 1.30218
[13:27:39.151] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:27:39.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[13:27:39.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.7663, RMS = 1.41666
[13:27:39.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[13:27:39.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[13:27:39.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7136, RMS = 1.10598
[13:27:39.152] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:27:39.154] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[13:27:39.154] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5767, RMS = 1.49357
[13:27:39.154] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[13:27:39.154] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[13:27:39.154] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9851, RMS = 1.35081
[13:27:39.154] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[13:27:39.155] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[13:27:39.155] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 113.831, RMS = 0.454211
[13:27:39.155] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 117
[13:27:39.155] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[13:27:39.155] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8493, RMS = 0.918282
[13:27:39.155] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:27:39.156] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[13:27:39.156] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4724, RMS = 0.928565
[13:27:39.156] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:27:39.156] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[13:27:39.156] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2543, RMS = 1.21024
[13:27:39.156] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:27:39.157] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[13:27:39.157] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1429, RMS = 1.18868
[13:27:39.157] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[13:27:39.158] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[13:27:39.158] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.2174, RMS = 1.91395
[13:27:39.158] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:27:39.159] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[13:27:39.159] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8177, RMS = 1.37474
[13:27:39.159] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[13:27:39.159] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[13:27:39.159] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8959, RMS = 1.49864
[13:27:39.159] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[13:27:39.160] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[13:27:39.160] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6904, RMS = 1.36273
[13:27:39.160] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[13:27:39.160] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[13:27:39.160] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2793, RMS = 1.27233
[13:27:39.160] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[13:27:39.162] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[13:27:39.162] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.1068, RMS = 1.59698
[13:27:39.162] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[13:27:39.162] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[13:27:39.162] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.6511, RMS = 1.55213
[13:27:39.162] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[13:27:39.163] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[13:27:39.163] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.1645, RMS = 1.85771
[13:27:39.163] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:27:39.163] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[13:27:39.163] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.9021, RMS = 2.07031
[13:27:39.163] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[13:27:39.164] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[13:27:39.164] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0237, RMS = 1.37579
[13:27:39.164] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:27:39.164] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[13:27:39.164] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.4632, RMS = 2.02231
[13:27:39.164] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:27:39.165] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[13:27:39.165] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0677, RMS = 1.04594
[13:27:39.165] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:27:39.165] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[13:27:39.165] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3499, RMS = 1.11456
[13:27:39.165] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:27:39.166] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[13:27:39.166] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.847, RMS = 1.86878
[13:27:39.166] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[13:27:39.166] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[13:27:39.166] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.7664, RMS = 1.69051
[13:27:39.166] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[13:27:39.168] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[13:27:39.168] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.5914, RMS = 1.26943
[13:27:39.168] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[13:27:39.168] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[13:27:39.168] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0207, RMS = 1.25395
[13:27:39.168] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[13:27:39.170] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[13:27:39.171] <TB2>     INFO: number of dead bumps (per ROC):     1    0    0    0    0    0    0    1    0    0    0    0    0    0    0    0
[13:27:39.171] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[13:27:39.268] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[13:27:39.268] <TB2>     INFO: enter test to run
[13:27:39.268] <TB2>     INFO:   test:  no parameter change
[13:27:39.269] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[13:27:39.269] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.1mA
[13:27:39.269] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[13:27:39.269] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[13:27:39.725] <TB2>    QUIET: Connection to board 141 closed.
[13:27:39.726] <TB2>     INFO: pXar: this is the end, my friend
[13:27:39.726] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
