0.7
2020.1
May 27 2020
19:59:15
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/avg_ap_fixed_12_4_0_0_0_8_s.v,1698957990,systemVerilog,,,,avg_ap_fixed_12_4_0_0_0_8_s,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v,1698958032,systemVerilog,,,,dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config16_0_0_0_0_0_0.v,1698958120,systemVerilog,,,,dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config16_0_0_0_0_0_0,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/fifo_w14_d2_A.v,1698959141,systemVerilog,,,,fifo_w14_d2_A;fifo_w14_d2_A_shiftReg,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/fifo_w16_d2_A.v,1698959168,systemVerilog,,,,fifo_w16_d2_A;fifo_w16_d2_A_shiftReg,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/fifo_w8_d2_A.v,1698959166,systemVerilog,,,,fifo_w8_d2_A;fifo_w8_d2_A_shiftReg,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/global_pooling1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.v,1698958009,systemVerilog,,,,global_pooling1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config12_s,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/linear_ap_ufixed_8_0_0_0_0_ap_fixed_12_4_0_0_0_linear_config11_s.v,1698957968,systemVerilog,,,,linear_ap_ufixed_8_0_0_0_0_ap_fixed_12_4_0_0_0_linear_config11_s,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/myproject.autotb.v,1698959257,systemVerilog,,,,apatb_myproject_top,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/myproject.v,1698958342,systemVerilog,,,,myproject,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/myproject_mul_mul_18s_17ns_26_1_1.v,1698959168,systemVerilog,,,,myproject_mul_mul_18s_17ns_26_1_1;myproject_mul_mul_18s_17ns_26_1_1_DSP48_0,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config19_s.v,1698957279,systemVerilog,,,,pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config19_s,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config20_s.v,1698957538,systemVerilog,,,,pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config20_s,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config21_s.v,1698957847,systemVerilog,,,,pointwise_conv_1d_cl_ap_ufixed_ap_fixed_16_6_5_3_0_config21_s,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/pointwise_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.v,1698957649,systemVerilog,,,,pointwise_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/pointwise_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1.v,1698957345,systemVerilog,,,,pointwise_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/pointwise_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v,1698957258,systemVerilog,,,,pointwise_conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_0_0_0_relu_config10_s.v,1698957906,systemVerilog,,,,relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_0_0_0_relu_config10_s,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_0_0_0_relu_config15_s.v,1698958089,systemVerilog,,,,relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_0_0_0_relu_config15_s,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_0_0_0_relu_config4_s.v,1698957292,systemVerilog,,,,relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_0_0_0_relu_config4_s,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_0_0_0_relu_config7_s.v,1698957590,systemVerilog,,,,relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_0_0_0_relu_config7_s,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_Softmax_config18_s.v,1698958153,systemVerilog,,,,softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_Softmax_config18_s,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_Softmax_config18_s_exp_table1.v,1698959168,systemVerilog,,,,softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_Softmax_config18_s_exp_table1;softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_Softmax_config18_s_exp_table1_rom,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/data/hlssynt-users/deodagiu/ds/bin/trained_deepsets/deepsinv_synthable_6bits_8const_ptetaphi_kfolds/kfold_0/synthesis_final/myproject_prj/solution1/sim/verilog/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_Softmax_config18_s_invert_table2.v,1698959168,systemVerilog,,,,softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_Softmax_config18_s_invert_table2;softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_Softmax_config18_s_invert_table2_rom,/opt/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
