/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 14:23:56 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 6

#Path 1
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[12] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[13].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[12] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[13].in[2] (.names)                                                                               0.543     1.782
rq_a[13].out[0] (.names)                                                                              0.197     1.979
out:rq_a[13].outpad[0] (.output)                                                                      1.315     3.294
data arrival time                                                                                               3.294

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.294
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.794


#Path 2
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[6] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[6].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[6].in[1] (.names)                                                                               0.424     1.611
rq_b[6].out[0] (.names)                                                                              0.218     1.829
out:rq_b[6].outpad[0] (.output)                                                                      1.434     3.263
data arrival time                                                                                              3.263

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.263
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.763


#Path 3
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[14] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[15].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[14] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[15].in[1] (.names)                                                                               0.366     1.605
rq_a[15].out[0] (.names)                                                                              0.148     1.753
out:rq_a[15].outpad[0] (.output)                                                                      1.495     3.248
data arrival time                                                                                               3.248

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.248
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.748


#Path 4
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[5] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[5].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[5].in[2] (.names)                                                                               0.485     1.672
rq_b[5].out[0] (.names)                                                                              0.099     1.771
out:rq_b[5].outpad[0] (.output)                                                                      1.431     3.202
data arrival time                                                                                              3.202

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.202
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.702


#Path 5
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[16] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[8].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[16] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[8].in[1] (.names)                                                                                0.549     1.788
rq_a[8].out[0] (.names)                                                                               0.148     1.936
out:rq_a[8].outpad[0] (.output)                                                                       1.254     3.190
data arrival time                                                                                               3.190

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.190
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.690


#Path 6
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[9] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[10].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[9] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[10].in[1] (.names)                                                                              0.366     1.605
rq_a[10].out[0] (.names)                                                                             0.148     1.753
out:rq_a[10].outpad[0] (.output)                                                                     1.431     3.184
data arrival time                                                                                              3.184

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.184
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.684


#Path 7
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[14] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[15].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                          0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[14] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[15].in[1] (.names)                                                                               0.488     1.675
rq_b[15].out[0] (.names)                                                                              0.197     1.872
out:rq_b[15].outpad[0] (.output)                                                                      1.312     3.184
data arrival time                                                                                               3.184

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.184
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.684


#Path 8
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[12] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[13].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                          0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[12] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[13].in[1] (.names)                                                                               0.543     1.730
rq_b[13].out[0] (.names)                                                                              0.197     1.926
out:rq_b[13].outpad[0] (.output)                                                                      1.251     3.178
data arrival time                                                                                               3.178

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.178
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.678


#Path 9
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[11] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[12].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[11] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[12].in[1] (.names)                                                                               0.485     1.724
rq_a[12].out[0] (.names)                                                                              0.135     1.860
out:rq_a[12].outpad[0] (.output)                                                                      1.309     3.169
data arrival time                                                                                               3.169

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.169
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.669


#Path 10
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[16] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[8].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                          0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[16] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[8].in[1] (.names)                                                                                0.427     1.614
rq_b[8].out[0] (.names)                                                                               0.197     1.811
out:rq_b[8].outpad[0] (.output)                                                                       1.309     3.120
data arrival time                                                                                               3.120

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.120
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.620


#Path 11
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[0] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[0].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[0] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[0].in[1] (.names)                                                                               0.424     1.663
rq_a[0].out[0] (.names)                                                                              0.197     1.860
out:rq_a[0].outpad[0] (.output)                                                                      1.251     3.111
data arrival time                                                                                              3.111

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.111
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.611


#Path 12
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[8] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[9].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[8] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[9].in[1] (.names)                                                                               0.485     1.672
rq_b[9].out[0] (.names)                                                                              0.099     1.771
out:rq_b[9].outpad[0] (.output)                                                                      1.312     3.083
data arrival time                                                                                              3.083

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.083
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.583


#Path 13
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[8] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[9].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[8] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[9].in[1] (.names)                                                                               0.485     1.724
rq_a[9].out[0] (.names)                                                                              0.218     1.942
out:rq_a[9].outpad[0] (.output)                                                                      1.132     3.075
data arrival time                                                                                              3.075

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.075
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.575


#Path 14
Startpoint: $auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[3].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$6345.C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[3].in[0] (.names)                                                      0.424     1.472
rq_b[3].out[0] (.names)                                                     0.218     1.690
out:rq_b[3].outpad[0] (.output)                                             1.376     3.066
data arrival time                                                                     3.066

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -3.066
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.566


#Path 15
Startpoint: $auto$memory_libmap.cc:2266:execute$6344[7].Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[7].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                       0.000     0.000
clock source latency                                                           0.000     0.000
clock1.inpad[0] (.input)                                                       0.000     0.000
$auto$memory_libmap.cc:2266:execute$6344[7].C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2266:execute$6344[7].Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[7].in[2] (.names)                                                         0.607     1.655
rq_b[7].out[0] (.names)                                                        0.099     1.754
out:rq_b[7].outpad[0] (.output)                                                1.312     3.066
data arrival time                                                                        3.066

clock clock0 (rise edge)                                                       2.500     2.500
clock source latency                                                           0.000     2.500
clock uncertainty                                                              0.000     2.500
output external delay                                                         -1.000     1.500
data required time                                                                       1.500
----------------------------------------------------------------------------------------------
data required time                                                                       1.500
data arrival time                                                                       -3.066
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.566


#Path 16
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[9] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[10].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[9] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[10].in[1] (.names)                                                                              0.424     1.611
rq_b[10].out[0] (.names)                                                                             0.197     1.808
out:rq_b[10].outpad[0] (.output)                                                                     1.257     3.065
data arrival time                                                                                              3.065

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.065
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.565


#Path 17
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[4] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[4].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[4].in[1] (.names)                                                                               0.366     1.553
rq_b[4].out[0] (.names)                                                                              0.136     1.688
out:rq_b[4].outpad[0] (.output)                                                                      1.376     3.064
data arrival time                                                                                              3.064

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.064
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.564


#Path 18
Startpoint: $auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[0].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$6345.C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[0].in[0] (.names)                                                      0.424     1.472
rq_b[0].out[0] (.names)                                                     0.218     1.690
out:rq_b[0].outpad[0] (.output)                                             1.373     3.063
data arrival time                                                                     3.063

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -3.063
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.563


#Path 19
Startpoint: $auto$memory_libmap.cc:2266:execute$6344[11].Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[11].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                        0.000     0.000
clock source latency                                                            0.000     0.000
clock1.inpad[0] (.input)                                                        0.000     0.000
$auto$memory_libmap.cc:2266:execute$6344[11].C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2266:execute$6344[11].Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[11].in[2] (.names)                                                         0.546     1.594
rq_b[11].out[0] (.names)                                                        0.218     1.812
out:rq_b[11].outpad[0] (.output)                                                1.251     3.063
data arrival time                                                                         3.063

clock clock0 (rise edge)                                                        2.500     2.500
clock source latency                                                            0.000     2.500
clock uncertainty                                                               0.000     2.500
output external delay                                                          -1.000     1.500
data required time                                                                        1.500
-----------------------------------------------------------------------------------------------
data required time                                                                        1.500
data arrival time                                                                        -3.063
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -1.563


#Path 20
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[1] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[1].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[1] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[1].in[1] (.names)                                                                               0.424     1.663
rq_a[1].out[0] (.names)                                                                              0.148     1.811
out:rq_a[1].outpad[0] (.output)                                                                      1.251     3.062
data arrival time                                                                                              3.062

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.062
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.562


#Path 21
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[2] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[2].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[2] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[2].in[1] (.names)                                                                               0.427     1.666
rq_a[2].out[0] (.names)                                                                              0.136     1.802
out:rq_a[2].outpad[0] (.output)                                                                      1.251     3.053
data arrival time                                                                                              3.053

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.053
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.553


#Path 22
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[13] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[14].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[13] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[14].in[1] (.names)                                                                               0.424     1.663
rq_a[14].out[0] (.names)                                                                              0.136     1.799
out:rq_a[14].outpad[0] (.output)                                                                      1.251     3.050
data arrival time                                                                                               3.050

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.050
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.550


#Path 23
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[7] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[7].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[7] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[7].in[1] (.names)                                                                               0.485     1.724
rq_a[7].out[0] (.names)                                                                              0.135     1.860
out:rq_a[7].outpad[0] (.output)                                                                      1.190     3.050
data arrival time                                                                                              3.050

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.050
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.550


#Path 24
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[13] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[14].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                          0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[13] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[14].in[1] (.names)                                                                               0.488     1.675
rq_b[14].out[0] (.names)                                                                              0.136     1.810
out:rq_b[14].outpad[0] (.output)                                                                      1.193     3.003
data arrival time                                                                                               3.003

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.003
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.503


#Path 25
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[5] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[5].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[5] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[5].in[1] (.names)                                                                               0.305     1.545
rq_a[5].out[0] (.names)                                                                              0.136     1.680
out:rq_a[5].outpad[0] (.output)                                                                      1.315     2.995
data arrival time                                                                                              2.995

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -2.995
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.495


#Path 26
Startpoint: $auto$memory_libmap.cc:2266:execute$6344[2].Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[2].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                       0.000     0.000
clock source latency                                                           0.000     0.000
clock1.inpad[0] (.input)                                                       0.000     0.000
$auto$memory_libmap.cc:2266:execute$6344[2].C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2266:execute$6344[2].Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[2].in[2] (.names)                                                         0.485     1.533
rq_b[2].out[0] (.names)                                                        0.218     1.751
out:rq_b[2].outpad[0] (.output)                                                1.190     2.941
data arrival time                                                                        2.941

clock clock0 (rise edge)                                                       2.500     2.500
clock source latency                                                           0.000     2.500
clock uncertainty                                                              0.000     2.500
output external delay                                                         -1.000     1.500
data required time                                                                       1.500
----------------------------------------------------------------------------------------------
data required time                                                                       1.500
data arrival time                                                                       -2.941
----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -1.441


#Path 27
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[1] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[1].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[1] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[1].in[1] (.names)                                                                               0.305     1.492
rq_b[1].out[0] (.names)                                                                              0.197     1.689
out:rq_b[1].outpad[0] (.output)                                                                      1.251     2.940
data arrival time                                                                                              2.940

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -2.940
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.440


#Path 28
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[4] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[4].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[4] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[4].in[1] (.names)                                                                               0.366     1.605
rq_a[4].out[0] (.names)                                                                              0.136     1.741
out:rq_a[4].outpad[0] (.output)                                                                      1.193     2.934
data arrival time                                                                                              2.934

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -2.934
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.434


#Path 29
Startpoint: $auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre clocked by clock1)
Endpoint  : out:rq_b[12].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                    0.000     0.000
clock source latency                                                        0.000     0.000
clock1.inpad[0] (.input)                                                    0.000     0.000
$auto$memory_libmap.cc:2267:execute$6345.C[0] (dffre)                       0.894     0.894
$auto$memory_libmap.cc:2267:execute$6345.Q[0] (dffre) [clock-to-output]     0.154     1.048
rq_b[12].in[0] (.names)                                                     0.424     1.472
rq_b[12].out[0] (.names)                                                    0.218     1.690
out:rq_b[12].outpad[0] (.output)                                            1.190     2.880
data arrival time                                                                     2.880

clock clock0 (rise edge)                                                    2.500     2.500
clock source latency                                                        0.000     2.500
clock uncertainty                                                           0.000     2.500
output external delay                                                      -1.000     1.500
data required time                                                                    1.500
-------------------------------------------------------------------------------------------
data required time                                                                    1.500
data arrival time                                                                    -2.880
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.380


#Path 30
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[6] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[6].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[6] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[6].in[1] (.names)                                                                               0.305     1.545
rq_a[6].out[0] (.names)                                                                              0.218     1.763
out:rq_a[6].outpad[0] (.output)                                                                      1.074     2.837
data arrival time                                                                                              2.837

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -2.837
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.337


#Path 31
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[10] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[11].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[10] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[11].in[1] (.names)                                                                               0.305     1.545
rq_a[11].out[0] (.names)                                                                              0.218     1.763
out:rq_a[11].outpad[0] (.output)                                                                      1.071     2.834
data arrival time                                                                                               2.834

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -2.834
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.334


#Path 32
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[3] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[3].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[3] (RS_TDP36K) [clock-to-output]     0.345     1.240
rq_a[3].in[1] (.names)                                                                               0.305     1.545
rq_a[3].out[0] (.names)                                                                              0.136     1.680
out:rq_a[3].outpad[0] (.output)                                                                      1.071     2.751
data arrival time                                                                                              2.751

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -2.751
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.251


#Path 33
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[0].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        1.440     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.658
$auto$memory_libmap.cc:2266:execute$6344[0].E[0] (dffre)                                                                                                                                                                                              0.607     3.265
data arrival time                                                                                                                                                                                                                                               3.265

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[0].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.265
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.098


#Path 34
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[1].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        1.440     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.658
$auto$memory_libmap.cc:2266:execute$6344[1].E[0] (dffre)                                                                                                                                                                                              0.607     3.265
data arrival time                                                                                                                                                                                                                                               3.265

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[1].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.265
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.098


#Path 35
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[2].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        1.440     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.658
$auto$memory_libmap.cc:2266:execute$6344[2].E[0] (dffre)                                                                                                                                                                                              0.607     3.265
data arrival time                                                                                                                                                                                                                                               3.265

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[2].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.265
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.098


#Path 36
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[3].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        1.440     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.658
$auto$memory_libmap.cc:2266:execute$6344[3].E[0] (dffre)                                                                                                                                                                                              0.607     3.265
data arrival time                                                                                                                                                                                                                                               3.265

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[3].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.265
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.098


#Path 37
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[4].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        1.440     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.658
$auto$memory_libmap.cc:2266:execute$6344[4].E[0] (dffre)                                                                                                                                                                                              0.607     3.265
data arrival time                                                                                                                                                                                                                                               3.265

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[4].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.265
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.098


#Path 38
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[6].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        1.440     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.658
$auto$memory_libmap.cc:2266:execute$6344[6].E[0] (dffre)                                                                                                                                                                                              0.607     3.265
data arrival time                                                                                                                                                                                                                                               3.265

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[6].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.265
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.098


#Path 39
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[7].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        1.440     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.658
$auto$memory_libmap.cc:2266:execute$6344[7].E[0] (dffre)                                                                                                                                                                                              0.607     3.265
data arrival time                                                                                                                                                                                                                                               3.265

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[7].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.265
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.098


#Path 40
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[8].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        1.440     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.658
$auto$memory_libmap.cc:2266:execute$6344[8].E[0] (dffre)                                                                                                                                                                                              0.607     3.265
data arrival time                                                                                                                                                                                                                                               3.265

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[8].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.265
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.098


#Path 41
Startpoint: wce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_A2[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
wce_b.inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.in[0] (.names)                                          1.498     2.498
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.out[0] (.names)                                         0.218     2.716
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_A2[0] (RS_TDP36K)                       0.342     3.057
data arrival time                                                                                            3.057

clock clock1 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock1.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A2[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.199     3.196
data required time                                                                                           3.196
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.196
data arrival time                                                                                           -3.057
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.138


#Path 42
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$6352.D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                       0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           1.000     1.000
rce_a.inpad[0] (.input)                                                        0.000     1.000
genblk1[0].dpram_16x2048_submodule.rce_a.in[0] (.names)                        1.498     2.498
genblk1[0].dpram_16x2048_submodule.rce_a.out[0] (.names)                       0.148     2.646
$auto$memory_libmap.cc:2267:execute$6352.D[0] (dffre)                          0.574     3.220
data arrival time                                                                        3.220

clock clock0 (rise edge)                                                       2.500     2.500
clock source latency                                                           0.000     2.500
clock0.inpad[0] (.input)                                                       0.000     2.500
$auto$memory_libmap.cc:2267:execute$6352.C[0] (dffre)                          0.894     3.394
clock uncertainty                                                              0.000     3.394
cell setup time                                                               -0.032     3.363
data required time                                                                       3.363
----------------------------------------------------------------------------------------------
data required time                                                                       3.363
data arrival time                                                                       -3.220
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.143


#Path 43
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[9].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        1.440     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.658
$auto$memory_libmap.cc:2266:execute$6344[9].E[0] (dffre)                                                                                                                                                                                              0.546     3.204
data arrival time                                                                                                                                                                                                                                               3.204

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[9].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.204
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.159


#Path 44
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[10].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        1.440     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.658
$auto$memory_libmap.cc:2266:execute$6344[10].E[0] (dffre)                                                                                                                                                                                             0.546     3.204
data arrival time                                                                                                                                                                                                                                               3.204

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[10].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.204
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.159


#Path 45
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[5].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        1.440     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.658
$auto$memory_libmap.cc:2266:execute$6344[5].E[0] (dffre)                                                                                                                                                                                              0.546     3.204
data arrival time                                                                                                                                                                                                                                               3.204

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[5].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.204
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.159


#Path 46
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[11].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        1.440     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.658
$auto$memory_libmap.cc:2266:execute$6344[11].E[0] (dffre)                                                                                                                                                                                             0.546     3.204
data arrival time                                                                                                                                                                                                                                               3.204

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[11].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.204
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.159


#Path 47
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[12].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        1.440     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.658
$auto$memory_libmap.cc:2266:execute$6344[12].E[0] (dffre)                                                                                                                                                                                             0.546     3.204
data arrival time                                                                                                                                                                                                                                               3.204

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[12].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.204
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.159


#Path 48
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[13].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        1.440     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.658
$auto$memory_libmap.cc:2266:execute$6344[13].E[0] (dffre)                                                                                                                                                                                             0.546     3.204
data arrival time                                                                                                                                                                                                                                               3.204

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[13].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.204
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.159


#Path 49
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[14].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        1.440     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.658
$auto$memory_libmap.cc:2266:execute$6344[14].E[0] (dffre)                                                                                                                                                                                             0.546     3.204
data arrival time                                                                                                                                                                                                                                               3.204

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[14].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.204
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.159


#Path 50
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[15].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        1.440     2.440
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.658
$auto$memory_libmap.cc:2266:execute$6344[15].E[0] (dffre)                                                                                                                                                                                             0.546     3.204
data arrival time                                                                                                                                                                                                                                               3.204

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[15].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.204
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.159


#Path 51
Startpoint: wce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_A1[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
wce_b.inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.in[0] (.names)                                          1.498     2.498
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.out[0] (.names)                                         0.218     2.716
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_A1[0] (RS_TDP36K)                       0.342     3.057
data arrival time                                                                                            3.057

clock clock1 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock1.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.159     3.236
data required time                                                                                           3.236
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.236
data arrival time                                                                                           -3.057
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.178


#Path 52
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_B1[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
rce_a.inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.in[1] (.names)                                          1.498     2.498
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.out[0] (.names)                                         0.148     2.646
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_B1[0] (RS_TDP36K)                       0.338     2.984
data arrival time                                                                                            2.984

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.231     3.164
data required time                                                                                           3.164
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.164
data arrival time                                                                                           -2.984
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.180


#Path 53
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_B2[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
rce_a.inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.in[1] (.names)                                          1.498     2.498
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.out[0] (.names)                                         0.148     2.646
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_B2[0] (RS_TDP36K)                       0.338     2.984
data arrival time                                                                                            2.984

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B2[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.228     3.167
data required time                                                                                           3.167
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.167
data arrival time                                                                                           -2.984
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.182


#Path 54
Startpoint: wce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_A1[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
wce_b.inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.in[0] (.names)                                          1.498     2.498
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.out[0] (.names)                                         0.218     2.716
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_A1[0] (RS_TDP36K)                        0.342     3.057
data arrival time                                                                                            3.057

clock clock1 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock1.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.112     3.283
data required time                                                                                           3.283
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.283
data arrival time                                                                                           -3.057
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.225


#Path 55
Startpoint: wce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_A1[1] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
wce_b.inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.in[0] (.names)                                          1.498     2.498
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.out[0] (.names)                                         0.218     2.716
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_A1[1] (RS_TDP36K)                        0.342     3.057
data arrival time                                                                                            3.057

clock clock1 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock1.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.112     3.283
data required time                                                                                           3.283
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.283
data arrival time                                                                                           -3.057
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.225


#Path 56
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[13].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names)                        1.379     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.197     2.576
$auto$memory_libmap.cc:2266:execute$6351[13].E[0] (dffre)                                                                                                                                                                                             0.546     3.121
data arrival time                                                                                                                                                                                                                                               3.121

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[13].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.121
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.241


#Path 57
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[15].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names)                        1.379     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.197     2.576
$auto$memory_libmap.cc:2266:execute$6351[15].E[0] (dffre)                                                                                                                                                                                             0.546     3.121
data arrival time                                                                                                                                                                                                                                               3.121

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[15].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.121
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.241


#Path 58
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[3].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names)                        1.379     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.197     2.576
$auto$memory_libmap.cc:2266:execute$6351[3].E[0] (dffre)                                                                                                                                                                                              0.546     3.121
data arrival time                                                                                                                                                                                                                                               3.121

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[3].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.121
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.241


#Path 59
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[4].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names)                        1.379     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.197     2.576
$auto$memory_libmap.cc:2266:execute$6351[4].E[0] (dffre)                                                                                                                                                                                              0.546     3.121
data arrival time                                                                                                                                                                                                                                               3.121

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[4].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.121
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.241


#Path 60
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[5].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names)                        1.379     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.197     2.576
$auto$memory_libmap.cc:2266:execute$6351[5].E[0] (dffre)                                                                                                                                                                                              0.546     3.121
data arrival time                                                                                                                                                                                                                                               3.121

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[5].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.121
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.241


#Path 61
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[10].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names)                        1.379     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.197     2.576
$auto$memory_libmap.cc:2266:execute$6351[10].E[0] (dffre)                                                                                                                                                                                             0.546     3.121
data arrival time                                                                                                                                                                                                                                               3.121

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[10].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.121
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.241


#Path 62
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[11].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names)                        1.379     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.197     2.576
$auto$memory_libmap.cc:2266:execute$6351[11].E[0] (dffre)                                                                                                                                                                                             0.546     3.121
data arrival time                                                                                                                                                                                                                                               3.121

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[11].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.121
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.241


#Path 63
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[6].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names)                        1.379     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.197     2.576
$auto$memory_libmap.cc:2266:execute$6351[6].E[0] (dffre)                                                                                                                                                                                              0.546     3.121
data arrival time                                                                                                                                                                                                                                               3.121

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[6].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.121
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.241


#Path 64
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[1].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names)                        1.379     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.197     2.576
$auto$memory_libmap.cc:2266:execute$6351[1].E[0] (dffre)                                                                                                                                                                                              0.543     3.118
data arrival time                                                                                                                                                                                                                                               3.118

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[1].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.118
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.244


#Path 65
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_A2[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
rce_b.inpad[0] (.input)                                                                            0.000     1.000
genblk1[0].dpram_16x2048_submodule.rce_b.in[0] (.names)                                            1.440     2.440
genblk1[0].dpram_16x2048_submodule.rce_b.out[0] (.names)                                           0.218     2.658
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_A2[0] (RS_TDP36K)                       0.399     3.057
data arrival time                                                                                            3.057

clock clock1 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock1.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A2[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.085     3.309
data required time                                                                                           3.309
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.309
data arrival time                                                                                           -3.057
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.252


#Path 66
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_A1[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
rce_b.inpad[0] (.input)                                                                            0.000     1.000
genblk1[0].dpram_16x2048_submodule.rce_b.in[0] (.names)                                            1.440     2.440
genblk1[0].dpram_16x2048_submodule.rce_b.out[0] (.names)                                           0.218     2.658
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_A1[0] (RS_TDP36K)                       0.399     3.057
data arrival time                                                                                            3.057

clock clock1 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock1.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.081     3.313
data required time                                                                                           3.313
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.313
data arrival time                                                                                           -3.057
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.256


#Path 67
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_B1[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
rce_a.inpad[0] (.input)                                                                            0.000     1.000
genblk1[0].dpram_16x2048_submodule.rce_a.in[0] (.names)                                            1.498     2.498
genblk1[0].dpram_16x2048_submodule.rce_a.out[0] (.names)                                           0.148     2.646
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_B1[0] (RS_TDP36K)                       0.342     2.987
data arrival time                                                                                            2.987

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.140     3.254
data required time                                                                                           3.254
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.254
data arrival time                                                                                           -2.987
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.267


#Path 68
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_B2[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
rce_a.inpad[0] (.input)                                                                            0.000     1.000
genblk1[0].dpram_16x2048_submodule.rce_a.in[0] (.names)                                            1.498     2.498
genblk1[0].dpram_16x2048_submodule.rce_a.out[0] (.names)                                           0.148     2.646
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_B2[0] (RS_TDP36K)                       0.342     2.987
data arrival time                                                                                            2.987

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B2[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.121     3.273
data required time                                                                                           3.273
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.273
data arrival time                                                                                           -2.987
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.286


#Path 69
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_B1[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
rce_a.inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.in[1] (.names)                                          1.498     2.498
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.out[0] (.names)                                         0.148     2.646
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_B1[0] (RS_TDP36K)                        0.338     2.984
data arrival time                                                                                            2.984

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.111     3.283
data required time                                                                                           3.283
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.283
data arrival time                                                                                           -2.984
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.299


#Path 70
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_B1[1] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
rce_a.inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.in[1] (.names)                                          1.498     2.498
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.out[0] (.names)                                         0.148     2.646
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_B1[1] (RS_TDP36K)                        0.338     2.984
data arrival time                                                                                            2.984

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                       0.894     3.394
clock uncertainty                                                                                  0.000     3.394
cell setup time                                                                                   -0.111     3.283
data required time                                                                                           3.283
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.283
data arrival time                                                                                           -2.984
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.299


#Path 71
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[12].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names)                        1.379     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.197     2.576
$auto$memory_libmap.cc:2266:execute$6351[12].E[0] (dffre)                                                                                                                                                                                             0.485     3.060
data arrival time                                                                                                                                                                                                                                               3.060

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[12].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.060
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.302


#Path 72
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[14].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names)                        1.379     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.197     2.576
$auto$memory_libmap.cc:2266:execute$6351[14].E[0] (dffre)                                                                                                                                                                                             0.485     3.060
data arrival time                                                                                                                                                                                                                                               3.060

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[14].C[0] (dffre)                                                                                                                                                                                             0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.060
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.302


#Path 73
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[0].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names)                        1.379     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.197     2.576
$auto$memory_libmap.cc:2266:execute$6351[0].E[0] (dffre)                                                                                                                                                                                              0.485     3.060
data arrival time                                                                                                                                                                                                                                               3.060

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[0].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.060
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.302


#Path 74
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[2].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names)                        1.379     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.197     2.576
$auto$memory_libmap.cc:2266:execute$6351[2].E[0] (dffre)                                                                                                                                                                                              0.485     3.060
data arrival time                                                                                                                                                                                                                                               3.060

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[2].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.060
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.302


#Path 75
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[9].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names)                        1.379     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.197     2.576
$auto$memory_libmap.cc:2266:execute$6351[9].E[0] (dffre)                                                                                                                                                                                              0.485     3.060
data arrival time                                                                                                                                                                                                                                               3.060

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[9].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.060
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.302


#Path 76
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[8].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names)                        1.379     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.197     2.576
$auto$memory_libmap.cc:2266:execute$6351[8].E[0] (dffre)                                                                                                                                                                                              0.485     3.060
data arrival time                                                                                                                                                                                                                                               3.060

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[8].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.060
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.302


#Path 77
Startpoint: id[0].inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[7].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
id[0].inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[1] (.names)                        1.379     2.379
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.197     2.576
$auto$memory_libmap.cc:2266:execute$6351[7].E[0] (dffre)                                                                                                                                                                                              0.485     3.060
data arrival time                                                                                                                                                                                                                                               3.060

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[7].C[0] (dffre)                                                                                                                                                                                              0.894     3.394
clock uncertainty                                                                                                                                                                                                                                     0.000     3.394
cell setup time                                                                                                                                                                                                                                      -0.032     3.363
data required time                                                                                                                                                                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.363
data arrival time                                                                                                                                                                                                                                              -3.060
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.302


#Path 78
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$6345.D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                       0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           1.000     1.000
rce_b.inpad[0] (.input)                                                        0.000     1.000
genblk1[0].dpram_16x2048_submodule.rce_b.in[0] (.names)                        1.440     2.440
genblk1[0].dpram_16x2048_submodule.rce_b.out[0] (.names)                       0.218     2.658
$auto$memory_libmap.cc:2267:execute$6345.D[0] (dffre)                          0.282     2.940
data arrival time                                                                        2.940

clock clock1 (rise edge)                                                       2.500     2.500
clock source latency                                                           0.000     2.500
clock1.inpad[0] (.input)                                                       0.000     2.500
$auto$memory_libmap.cc:2267:execute$6345.C[0] (dffre)                          0.894     3.394
clock uncertainty                                                              0.000     3.394
cell setup time                                                               -0.032     3.363
data required time                                                                       3.363
----------------------------------------------------------------------------------------------
data required time                                                                       3.363
data arrival time                                                                       -2.940
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.423


#Path 79
Startpoint: addr_b[8].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[12] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
addr_b[8].inpad[0] (.input)                                                                          0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[12] (RS_TDP36K)                       1.535     2.535
data arrival time                                                                                              2.535

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.212     3.182
data required time                                                                                             3.182
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.182
data arrival time                                                                                             -2.535
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.648


#Path 80
Startpoint: wd_a[4].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[4] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wd_a[4].inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[4] (RS_TDP36K)                       1.477     2.477
data arrival time                                                                                              2.477

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.241     3.154
data required time                                                                                             3.154
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.154
data arrival time                                                                                             -2.477
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.677


#Path 81
Startpoint: wd_a[8].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[16] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
wd_a[8].inpad[0] (.input)                                                                             0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[16] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                               2.474

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.241     3.154
data required time                                                                                              3.154
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.154
data arrival time                                                                                              -2.474
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.680


#Path 82
Startpoint: wd_a[13].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[12] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
wd_a[13].inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[12] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                               2.474

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.241     3.154
data required time                                                                                              3.154
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.154
data arrival time                                                                                              -2.474
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.680


#Path 83
Startpoint: addr_b[10].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[14] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
addr_b[10].inpad[0] (.input)                                                                         0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[14] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                              2.474

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.212     3.182
data required time                                                                                             3.182
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.182
data arrival time                                                                                             -2.474
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.709


#Path 84
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[12] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[13].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                          0.894     0.894
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[12] (RS_TDP36K) [clock-to-output]     0.293     1.187
rq_b[13].in[1] (.names)                                                                               0.543     1.730
rq_b[13].out[0] (.names)                                                                              0.197     1.926
$auto$memory_libmap.cc:2266:execute$6344[13].D[0] (dffre)                                             0.703     2.629
data arrival time                                                                                               2.629

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[13].C[0] (dffre)                                             0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.032     3.363
data required time                                                                                              3.363
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.363
data arrival time                                                                                              -2.629
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.734


#Path 85
Startpoint: addr_b[8].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[12] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
addr_b[8].inpad[0] (.input)                                                                          0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A2[12] (RS_TDP36K)                       1.535     2.535
data arrival time                                                                                              2.535

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A2[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.125     3.269
data required time                                                                                             3.269
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.269
data arrival time                                                                                             -2.535
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.734


#Path 86
Startpoint: wd_a[5].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[5] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wd_a[5].inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[5] (RS_TDP36K)                       1.413     2.413
data arrival time                                                                                              2.413

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.241     3.154
data required time                                                                                             3.154
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.154
data arrival time                                                                                             -2.413
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.741


#Path 87
Startpoint: wd_a[1].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[1] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wd_a[1].inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[1] (RS_TDP36K)                       1.413     2.413
data arrival time                                                                                              2.413

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.241     3.154
data required time                                                                                             3.154
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.154
data arrival time                                                                                             -2.413
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.741


#Path 88
Startpoint: wd_b[1].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[1] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wd_b[1].inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[1] (RS_TDP36K)                       1.535     2.535
data arrival time                                                                                              2.535

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.099     3.296
data required time                                                                                             3.296
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.296
data arrival time                                                                                             -2.535
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.761


#Path 89
Startpoint: wd_b[8].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[16] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
wd_b[8].inpad[0] (.input)                                                                             0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[16] (RS_TDP36K)                       1.535     2.535
data arrival time                                                                                               2.535

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                          0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.099     3.296
data required time                                                                                              3.296
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.296
data arrival time                                                                                              -2.535
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.761


#Path 90
Startpoint: addr_b[9].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[13] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
addr_b[9].inpad[0] (.input)                                                                          0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[13] (RS_TDP36K)                       1.413     2.413
data arrival time                                                                                              2.413

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.212     3.182
data required time                                                                                             3.182
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.182
data arrival time                                                                                             -2.413
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.770


#Path 91
Startpoint: wd_a[3].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[3] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wd_a[3].inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[3] (RS_TDP36K)                       1.355     2.355
data arrival time                                                                                              2.355

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.241     3.154
data required time                                                                                             3.154
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.154
data arrival time                                                                                             -2.355
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.799


#Path 92
Startpoint: wd_a[2].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[2] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wd_a[2].inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[2] (RS_TDP36K)                       1.355     2.355
data arrival time                                                                                              2.355

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.241     3.154
data required time                                                                                             3.154
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.154
data arrival time                                                                                             -2.355
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.799


#Path 93
Startpoint: wd_a[12].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[11] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
wd_a[12].inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[11] (RS_TDP36K)                       1.355     2.355
data arrival time                                                                                               2.355

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.241     3.154
data required time                                                                                              3.154
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.154
data arrival time                                                                                              -2.355
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.799


#Path 94
Startpoint: wd_a[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wd_a[0].inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[0] (RS_TDP36K)                       1.352     2.352
data arrival time                                                                                              2.352

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.241     3.154
data required time                                                                                             3.154
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.154
data arrival time                                                                                             -2.352
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.802


#Path 95
Startpoint: wd_a[7].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[7] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wd_a[7].inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_B1[7] (RS_TDP36K)                       1.352     2.352
data arrival time                                                                                              2.352

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.241     3.154
data required time                                                                                             3.154
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.154
data arrival time                                                                                             -2.352
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.802


#Path 96
Startpoint: wd_b[14].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[13] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
wd_b[14].inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[13] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                               2.474

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                          0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.099     3.296
data required time                                                                                              3.296
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.296
data arrival time                                                                                              -2.474
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.822


#Path 97
Startpoint: wd_b[9].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[8] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wd_b[9].inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[8] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                              2.474

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.099     3.296
data required time                                                                                             3.296
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.296
data arrival time                                                                                             -2.474
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.822


#Path 98
Startpoint: wd_b[11].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[10] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
wd_b[11].inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[10] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                               2.474

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                          0.894     3.394
clock uncertainty                                                                                     0.000     3.394
cell setup time                                                                                      -0.099     3.296
data required time                                                                                              3.296
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.296
data arrival time                                                                                              -2.474
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.822


#Path 99
Startpoint: wd_b[10].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[9] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wd_b[10].inpad[0] (.input)                                                                           0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WDATA_A1[9] (RS_TDP36K)                       1.474     2.474
data arrival time                                                                                              2.474

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.894     3.394
clock uncertainty                                                                                    0.000     3.394
cell setup time                                                                                     -0.099     3.296
data required time                                                                                             3.296
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.296
data arrival time                                                                                             -2.474
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.822


#Path 100
Startpoint: addr_b[2].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[6] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                            0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                1.000     1.000
addr_b[2].inpad[0] (.input)                                                                         0.000     1.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].ADDR_A1[6] (RS_TDP36K)                       1.355     2.355
data arrival time                                                                                             2.355

clock clock1 (rise edge)                                                                            2.500     2.500
clock source latency                                                                                0.000     2.500
clock1.inpad[0] (.input)                                                                            0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                        0.894     3.394
clock uncertainty                                                                                   0.000     3.394
cell setup time                                                                                    -0.212     3.182
data required time                                                                                            3.182
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            3.182
data arrival time                                                                                            -2.355
-------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   0.828


#End of timing report
