
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.652537                       # Number of seconds simulated
sim_ticks                                1652537380500                       # Number of ticks simulated
final_tick                               1652537380500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  67056                       # Simulator instruction rate (inst/s)
host_op_rate                                   117524                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              221624821                       # Simulator tick rate (ticks/s)
host_mem_usage                                 824864                       # Number of bytes of host memory used
host_seconds                                  7456.46                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313791                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       448556096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          448599552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     76171264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        76171264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          7008689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7009368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1190176                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1190176                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              26297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          271434765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             271461062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         26297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            26297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        46093520                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             46093520                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        46093520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             26297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         271434765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            317554581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     7009368                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1190176                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7009368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1190176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              448133824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  465728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                76170176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               448599552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             76171264                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   7277                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5810239                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            448100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            438891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            434424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            435919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            427834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            430148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            429537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            428830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            435700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            431075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           434494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           440536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           443447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           448460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           448916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           445780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             76664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             76313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             76120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             77148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             70812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             72941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             71217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             72091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             70955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            71352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            76862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            76759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            76318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            76644                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1652520572500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7009368                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1190176                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7002091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  71402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  71253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6000084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.382777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.514727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   113.860445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5358878     89.31%     89.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       454497      7.57%     96.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56081      0.93%     97.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24057      0.40%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15024      0.25%     98.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14767      0.25%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14703      0.25%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7166      0.12%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        54911      0.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6000084                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70775                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.934497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.824495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    183.166288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         67041     94.72%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3395      4.80%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          318      0.45%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           18      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70775                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70775                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.816093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.786578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.005427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            42108     59.50%     59.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              918      1.30%     60.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26432     37.35%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1291      1.82%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70775                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 157298936250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            288588142500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                35010455000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22464.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41214.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       271.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        46.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    271.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     46.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1524767                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  667399                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                56.08                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     201538.11                       # Average gap between requests
system.mem_ctrls.pageHitRate                    26.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              22485889440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12269086500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             27094727400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3852392400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         107935248720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         865977490350                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         231888975000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1271503809810                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            769.428306                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 380669663000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   55181620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1216679318250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22874745600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12481260000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             27521582400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3859837920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         107935248720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         865626458985                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         232196897250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1272496030875                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            770.028731                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 380942012000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   55181620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1216406969250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3305074761                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313791                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966650                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882295                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981001                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966650                       # number of integer instructions
system.cpu.num_fp_insts                       2882295                       # number of float instructions
system.cpu.num_int_register_reads          1835046799                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076403                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386181                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464451                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654653                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505530                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763540                       # number of memory refs
system.cpu.num_load_insts                   221284996                       # Number of load instructions
system.cpu.num_store_insts                   72478544                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3305074761                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97900991                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420275     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283432      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221284996     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478544      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313791                       # Class of executed instruction
system.cpu.dcache.tags.replacements           9624175                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.330801                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           284157510                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9626223                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.519107                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1262801500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.330801                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999673                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999673                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          613                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1329                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1184761155                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1184761155                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    211944155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       211944155                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72213355                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72213355                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     284157510                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        284157510                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    284157510                       # number of overall hits
system.cpu.dcache.overall_hits::total       284157510                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      9354970                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9354970                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       271253                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       271253                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      9626223                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9626223                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      9626223                       # number of overall misses
system.cpu.dcache.overall_misses::total       9626223                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 672116236000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 672116236000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  18901832000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18901832000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 691018068000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 691018068000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 691018068000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 691018068000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.042273                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.042273                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003742                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003742                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.032766                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032766                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.032766                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032766                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 71845.899666                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71845.899666                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69683.402580                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69683.402580                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 71784.963635                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71784.963635                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 71784.963635                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71784.963635                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1733068                       # number of writebacks
system.cpu.dcache.writebacks::total           1733068                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      9354970                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9354970                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       271253                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       271253                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      9626223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9626223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      9626223                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9626223                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 662761266000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 662761266000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  18630579000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18630579000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 681391845000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 681391845000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 681391845000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 681391845000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.042273                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.042273                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003742                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003742                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.032766                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032766                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.032766                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032766                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 70845.899666                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70845.899666                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 68683.402580                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68683.402580                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70784.963635                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70784.963635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70784.963635                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70784.963635                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                32                       # number of replacements
system.cpu.icache.tags.tagsinuse           615.919347                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317253                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               681                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          994592.148311                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   615.919347                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.601484                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.601484                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          649                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          649                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.633789                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2709272417                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2709272417                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317253                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317253                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317253                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317253                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317253                       # number of overall hits
system.cpu.icache.overall_hits::total       677317253                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          681                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           681                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          681                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            681                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          681                       # number of overall misses
system.cpu.icache.overall_misses::total           681                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54654000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54654000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54654000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54654000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54654000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54654000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317934                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80255.506608                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80255.506608                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80255.506608                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80255.506608                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80255.506608                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80255.506608                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           32                       # number of writebacks
system.cpu.icache.writebacks::total                32                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          681                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          681                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          681                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          681                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          681                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          681                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53973000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53973000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53973000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53973000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53973000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53973000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79255.506608                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79255.506608                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79255.506608                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79255.506608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79255.506608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79255.506608                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   7030796                       # number of replacements
system.l2.tags.tagsinuse                  8177.652603                       # Cycle average of tags in use
system.l2.tags.total_refs                    11891819                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7038988                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.689422                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                5199419000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1354.456371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.800326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       6821.395905                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.165339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.832690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998249                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          422                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3504                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          157                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses               78859856801                       # Number of tag accesses
system.l2.tags.data_accesses              78859856801                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1733068                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1733068                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           32                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               32                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              48518                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48518                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        2569016                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2569016                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     2                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2617534                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2617536                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    2                       # number of overall hits
system.l2.overall_hits::cpu.data              2617534                       # number of overall hits
system.l2.overall_hits::total                 2617536                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           222735                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              222735                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              679                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6785954                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6785954                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 679                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             7008689                       # number of demand (read+write) misses
system.l2.demand_misses::total                7009368                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                679                       # number of overall misses
system.l2.overall_misses::cpu.data            7008689                       # number of overall misses
system.l2.overall_misses::total               7009368                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  17714259500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17714259500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     52927500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52927500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 621754143000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 621754143000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52927500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  639468402500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     639521330000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52927500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 639468402500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    639521330000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1733068                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1733068                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           32                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           32                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         271253                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            271253                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            681                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      9354970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9354970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               681                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           9626223                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9626904                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              681                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          9626223                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9626904                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.821134                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.821134                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997063                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.725385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.725385                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997063                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.728083                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.728102                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997063                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.728083                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.728102                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79530.650773                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79530.650773                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77949.189985                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77949.189985                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91623.689609                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91623.689609                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77949.189985                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91239.374796                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91238.087371                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77949.189985                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91239.374796                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91238.087371                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1190176                       # number of writebacks
system.l2.writebacks::total                   1190176                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        49050                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         49050                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       222735                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         222735                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          679                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6785954                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6785954                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        7008689                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7009368                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       7008689                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7009368                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  15486909500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15486909500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     46137500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46137500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 553894603000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 553894603000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     46137500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 569381512500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 569427650000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     46137500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 569381512500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 569427650000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.821134                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.821134                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997063                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.725385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.725385                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.728083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.728102                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.728083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.728102                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 69530.650773                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69530.650773                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67949.189985                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67949.189985                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81623.689609                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81623.689609                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67949.189985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81239.374796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81238.087371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67949.189985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81239.374796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81238.087371                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6786633                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1190176                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5810239                       # Transaction distribution
system.membus.trans_dist::ReadExReq            222735                       # Transaction distribution
system.membus.trans_dist::ReadExResp           222735                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6786633                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     21019151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     21019151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21019151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    524770816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    524770816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               524770816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          14009783                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14009783    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14009783                       # Request fanout histogram
system.membus.reqLayer2.occupancy         18779184500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        39072677500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     19251111                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9624207                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          79431                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        79431                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           9355651                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2923244                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           32                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13731726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           271253                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          271253                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           681                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9354970                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     28876620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28878014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        45632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    726994624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              727040256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7030796                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         16657700                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004768                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.068889                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16578268     99.52%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  79432      0.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16657700                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11358655500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1021500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14439334500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
