[["Global Context-Based Value Prediction.", ["Tarun Nakra", "Rajiv Gupta", "Mary Lou Soffa"], "https://doi.org/10.1109/HPCA.1999.744311", 9], ["Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance.", ["David M. Brooks", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.1999.744314", 10], ["Improving the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors.", ["Murthy Durbhakula", "Vijay S. Pai", "Sarita V. Adve"], "https://doi.org/10.1109/HPCA.1999.744317", 10], ["Memory Hierarchy Considerations for Fast Transpose and Bit-Reversals.", ["Kang Su Gatlin", "Larry Carter"], "https://doi.org/10.1109/HPCA.1999.744320", 10], ["Instruction Recycling on a Multiple-Path Processor.", ["Steven Wallace", "Dean M. Tullsen", "Brad Calder"], "https://doi.org/10.1109/HPCA.1999.744323", 10], ["Supporting Fine-Grained Synchronization on a Simultaneous Multithreading Processor.", ["Dean M. Tullsen", "Jack L. Lo", "Susan J. Eggers", "Henry M. Levy"], "https://doi.org/10.1109/HPCA.1999.744326", 5], ["The Synergy of Multithreading and Access/Execute Decoupling.", ["Joan-Manuel Parcerisa", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.1999.744329", 5], ["Out-of-Order Execution may not be Cost-Effective on Processors Featuring Simultaneous Multithreading.", ["Sebastien Hily", "Andre Seznec"], "https://doi.org/10.1109/HPCA.1999.744331", 4], ["Impulse: Building a Smarter Memory Controller.", ["John B. Carter", "Wilson C. Hsieh", "Leigh Stoller", "Mark R. Swanson", "Lixin Zhang", "Erik Brunvand", "Al Davis", "Chen-Chi Kuo", "Ravindra Kuramkote", "Michael A. Parker", "Lambert Schaelicke", "Terry Tateyama"], "https://doi.org/10.1109/HPCA.1999.744334", 10], ["Access Order and Effective Bandwidth for Streams on a Direct Rambus Memory.", ["Sung I. Hong", "Sally A. McKee", "Maximo H. Salinas", "Robert H. Klenke", "James H. Aylor", "William A. Wulf"], "https://doi.org/10.1109/HPCA.1999.744337", 10], ["Lightweight Hardware Distributed Shared Memory Supported by Generalized Combining.", ["Kiyofumi Tanaka", "Takashi Matsumoto", "Kei Hiraki"], "https://doi.org/10.1109/HPCA.1999.744339", 10], ["Exploiting Basic Block Value Locality with Block Reuse.", ["Jian Huang", "David J. Lilja"], "https://doi.org/10.1109/HPCA.1999.744342", 9], ["A Study of Control Independence in Superscalar Processors.", ["Eric Rotenberg", "Quinn Jacobson", "James E. Smith"], "https://doi.org/10.1109/HPCA.1999.744346", 10], ["Instruction Pre-Processing in Trace Processors.", ["Quinn Jacobson", "James E. Smith"], "https://doi.org/10.1109/HPCA.1999.744347", 5], ["Distributed Modulo Scheduling.", ["Marcio Merino Fernandes", "Josep Llosa", "Nigel P. Topham"], "https://doi.org/10.1109/HPCA.1999.744349", 5], ["Hardware for Speculative Parallelization of Partially-Parallel Loops in DSM Multiprocessors.", ["Ye Zhang", "Lawrence Rauchwerger", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.1999.744351", 5], ["Design and Performance of Directory Caches for Scalable Shared Memory Multiprocessors.", ["Maged M. Michael", "Ashwini K. Nanda"], "https://doi.org/10.1109/HPCA.1999.744354", 10], ["Switch Cache: A Framework for Improving the Remote Memory Access Latency of CC-NUMA Multiprocessors.", ["Ravi R. Iyer", "Laxmi N. Bhuyan"], "https://doi.org/10.1109/HPCA.1999.744357", 9], ["Improving CC-NUMA Performance Using Instruction-Based Prediction.", ["Stefanos Kaxiras", "James R. Goodman"], "https://doi.org/10.1109/HPCA.1999.744359", 10], ["WildFire: A Scalable Path for SMPs.", ["Erik Hagersten", "Michael Koster"], "https://doi.org/10.1109/HPCA.1999.744361", 10], ["Parallel Dispatch Queue: A Queue-Based Programming Abstraction to Parallelize Fine-Grain Communication Protocols.", ["Babak Falsafi", "David A. Wood"], "https://doi.org/10.1109/HPCA.1999.744362", 11], ["Limits to the Performance of Software Shared Memory: A Layered Approach.", ["Angelos Bilas", "Dongming Jiang", "Yuanyuan Zhou", "Jaswinder Pal Singh"], "https://doi.org/10.1109/HPCA.1999.744363", 10], ["RAPID-Cache - A Reliable and Inexpensive Write Cache for Disk I/O Systems.", ["Yiming Hu", "Qing Yang", "Tycho Nightingale"], "https://doi.org/10.1109/HPCA.1999.744364", 10], ["Permutation Development Data Layout (PDDL).", ["Thomas J. E. Schwarz", "Jesse Steinberg", "Walter A. Burkhard"], "https://doi.org/10.1109/HPCA.1999.744365", 4], ["Dynamically Variable Line-Size Cache Exploiting High On-Chip Memory Bandwidth of Merged DRAM/Logic LSIs.", ["Koji Inoue", "Koji Kai", "Kazuaki Murakami"], "https://doi.org/10.1109/HPCA.1999.744366", 5], ["A Scalable Cache Coherent Scheme Exploiting Wormhole Routing Networks.", ["Yunseok Rhee", "Joonwon Lee"], "https://doi.org/10.1109/HPCA.1999.744367", 4], ["The Impact of Link Arbitration on Switch Performance.", ["Marius Pirvu", "Laxmi N. Bhuyan", "Nan Ni"], "https://doi.org/10.1109/HPCA.1999.744368", 8], ["LAPSES: A Recipe for High Performance Adaptive Router Design.", ["Aniruddha S. Vaidya", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1109/HPCA.1999.744375", 8], ["Sensitivity of Parallel Applications to Large Differences in Bandwidth and Latency in Two-Layer Interconnects.", ["Aske Plaat", "Henri E. Bal", "Rutger F. H. Hofman"], "https://doi.org/10.1109/HPCA.1999.744376", 10], ["Comparative Evaluation of Fine- and Coarse-Grain Approaches for Software Distributed Shared Memory.", ["Sandhya Dwarkadas", "Kourosh Gharachorloo", "Leonidas I. Kontothanassis", "Daniel J. Scales", "Michael L. Scott", "Robert Stets"], "https://doi.org/10.1109/HPCA.1999.744377", 10], ["Using Lamport Clocks to Reason about Relaxed Memory Models.", ["Anne Condon", "Mark D. Hill", "Manoj Plakal", "Daniel J. Sorin"], "https://doi.org/10.1109/HPCA.1999.744379", 9], ["A Performance Comparison of Homeless and Home-Based Lazy Release Consistency Protocols in Software Shared Memory.", ["Alan L. Cox", "Eyal de Lara", "Y. Charlie Hu", "Willy Zwaenepoel"], "https://doi.org/10.1109/HPCA.1999.744380", 5], ["MP-LOCKs: Replacing H/W Synchronization Primitives with Message Passing.", ["Chen-Chi Kuo", "John B. Carter", "Ravindra Kuramkote"], "https://doi.org/10.1109/HPCA.1999.744381", 5], ["Efficient All-to-All Broadcast in All-Port Mesh and Torus Networks.", ["Yuanyuan Yang", "Jianchao Wang"], "https://doi.org/10.1109/HPCA.1999.744382", 10], ["MMR: A High-Performance Multimedia Router - Architecture and Design Trade-Offs.", ["Jose Duato", "Sudhakar Yalamanchili", "Maria Blanca Caminero", "Damon S. Love", "Francisco J. Quiles"], "https://doi.org/10.1109/HPCA.1999.744383", 10], ["Communication Studies of Single-Threaded and Multithreaded Distributed-Memory Multiprocessors.", ["Andrew Sohn", "Yunheung Paek", "Jui-Yuan Ku", "Yuetsu Kodama", "Yoshinori Yamaguchi"], "https://doi.org/10.1109/HPCA.1999.744384", 5], ["Impact of Buffer Size on the Efficiency of Deadlock Detection.", ["Juan Miguel Martinez", "Pedro Lopez", "Jose Duato"], "https://doi.org/10.1109/HPCA.1999.744385", 4], ["Fifth Annual Workshop on Computer Education.", ["David R. Kaeli", "Bruce L. Jacob"], "http://doi.ieeecomputersociety.org/10.1109/HPCA.1999.10007", 0], ["Third Workshop on Communication, Architecture, and Applications for Network-Based Parallel Computing (CANPC '99).", ["Anand Sivasubramaniam", "Mario Lauria"], "http://doi.ieeecomputersociety.org/10.1109/HPCA.1999.10003", 0], ["Multithreaded Execution Architecture and Compilation.", ["Dean M. Tullsen", "Guang R. Gao"], "http://doi.ieeecomputersociety.org/10.1109/HPCA.1999.10006", 0], ["Parallel Computing for Irregular Applications.", ["Jacques Chassin de Kergommeaux", "Yves Denneulin", "Thierry Gautier"], "http://doi.ieeecomputersociety.org/10.1109/HPCA.1999.10000", 0], ["Second Workshop on Computer Architecture Evaluation Using Commercial Workloads.", ["Russell M. Clapp", "Ashwini K. Nanda", "Josep Torrellas"], "http://doi.ieeecomputersociety.org/10.1109/HPCA.1999.10001", 0]]