# This is the description of your design data

Try to keep the design data separated in separate directories like `sch/`, `sim/`, `gds/`, `lib/`, `lef/`, `def/`,
`verilog/` ...
