#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 28 09:16:24 2020
# Process ID: 18500
# Current directory: C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/design_1_FIR_reloadable_v1_0_0_1_synth_1
# Command line: vivado.exe -log design_1_FIR_reloadable_v1_0_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_FIR_reloadable_v1_0_0_1.tcl
# Log file: C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/design_1_FIR_reloadable_v1_0_0_1_synth_1/design_1_FIR_reloadable_v1_0_0_1.vds
# Journal file: C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/design_1_FIR_reloadable_v1_0_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_FIR_reloadable_v1_0_0_1.tcl -notrace
Command: synth_design -top design_1_FIR_reloadable_v1_0_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10868 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 383.516 ; gain = 103.215
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_FIR_reloadable_v1_0_0_1' [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_FIR_reloadable_v1_0_0_1/synth/design_1_FIR_reloadable_v1_0_0_1.vhd:82]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter nbr_coef bound to: 40 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FIR_reloadable_v1_0' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/ip_repo/FIR_reloadable_1.0/hdl/FIR_reloadable_v1_0.vhd:5' bound to instance 'U0' of component 'FIR_reloadable_v1_0' [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_FIR_reloadable_v1_0_0_1/synth/design_1_FIR_reloadable_v1_0_0_1.vhd:154]
INFO: [Synth 8-638] synthesizing module 'FIR_reloadable_v1_0' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/ip_repo/FIR_reloadable_1.0/hdl/FIR_reloadable_v1_0.vhd:52]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter nbr_coef bound to: 40 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter nbr_coef bound to: 40 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'FIR_reloadable_v1_0_S00_AXI' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/ip_repo/FIR_reloadable_1.0/hdl/FIR_reloadable_v1_0_S00_AXI.vhd:5' bound to instance 'FIR_reloadable_v1_0_S00_AXI_inst' of component 'FIR_reloadable_v1_0_S00_AXI' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/ip_repo/FIR_reloadable_1.0/hdl/FIR_reloadable_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'FIR_reloadable_v1_0_S00_AXI' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/ip_repo/FIR_reloadable_1.0/hdl/FIR_reloadable_v1_0_S00_AXI.vhd:89]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter nbr_coef bound to: 40 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/ip_repo/FIR_reloadable_1.0/hdl/FIR_reloadable_v1_0_S00_AXI.vhd:258]
INFO: [Synth 8-226] default block is never used [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/ip_repo/FIR_reloadable_1.0/hdl/FIR_reloadable_v1_0_S00_AXI.vhd:388]
WARNING: [Synth 8-614] signal 'sig_out' is read in the process but is not in the sensitivity list [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/ip_repo/FIR_reloadable_1.0/hdl/FIR_reloadable_v1_0_S00_AXI.vhd:383]
WARNING: [Synth 8-614] signal 'sign' is read in the process but is not in the sensitivity list [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/ip_repo/FIR_reloadable_1.0/hdl/FIR_reloadable_v1_0_S00_AXI.vhd:383]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter nbr_coef bound to: 40 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'filter_top' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/filter_top.vhd:14' bound to instance 'fir' of component 'filter_top' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/ip_repo/FIR_reloadable_1.0/hdl/FIR_reloadable_v1_0_S00_AXI.vhd:432]
INFO: [Synth 8-638] synthesizing module 'filter_top' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/filter_top.vhd:32]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter nbr_coef bound to: 40 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
	Parameter nbr_coef bound to: 40 - type: integer 
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:14' bound to instance 'FIR1' of component 'FIR' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/filter_top.vhd:77]
INFO: [Synth 8-638] synthesizing module 'FIR' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:30]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter nbr_coef bound to: 40 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
INFO: [Synth 8-638] synthesizing module 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:30]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIR_block_V2' (1#1) [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:30]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
	Parameter sig_width bound to: 25 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'FIR_block_V2' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:14' bound to instance 'B' of component 'FIR_block_V2' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'FIR' (2#1) [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR.vhd:30]
	Parameter log2_nbr_coef bound to: 6 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
	Parameter nbr_coef bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'coef_bank' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:14' bound to instance 'BANK1' of component 'coef_bank' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/filter_top.vhd:92]
INFO: [Synth 8-638] synthesizing module 'coef_bank' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:30]
	Parameter coef_width bound to: 18 - type: integer 
	Parameter nbr_coef bound to: 40 - type: integer 
	Parameter log2_nbr_coef bound to: 6 - type: integer 
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
INFO: [Synth 8-638] synthesizing module 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:25]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bank_reg' (3#1) [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:25]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter coef_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'bank_reg' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:14' bound to instance 'R' of component 'bank_reg' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:60]
	Parameter log2_nbr_coef bound to: 6 - type: integer 
	Parameter nbr_coef bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'coef_bank_ctrl' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank_ctrl.vhd:34' bound to instance 'ctrl' of component 'coef_bank_ctrl' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:73]
INFO: [Synth 8-638] synthesizing module 'coef_bank_ctrl' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank_ctrl.vhd:49]
	Parameter log2_nbr_coef bound to: 6 - type: integer 
	Parameter nbr_coef bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'rising_detector' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/rising_detector.vhd:38' bound to instance 'rise_detector' of component 'rising_detector' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank_ctrl.vhd:76]
INFO: [Synth 8-638] synthesizing module 'rising_detector' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/rising_detector.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rising_detector' (4#1) [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/rising_detector.vhd:47]
	Parameter width bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'shift_register' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/shift_register.vhd:37' bound to instance 'dut' of component 'shift_register' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank_ctrl.vhd:83]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/shift_register.vhd:48]
	Parameter width bound to: 40 - type: integer 
WARNING: [Synth 8-614] signal 'parallel_in' is read in the process but is not in the sensitivity list [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/shift_register.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'shift_register' (5#1) [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/shift_register.vhd:48]
INFO: [Synth 8-3491] module 'flip_flop' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/flipFlop.vhd:13' bound to instance 'delay' of component 'flip_flop' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank_ctrl.vhd:94]
INFO: [Synth 8-638] synthesizing module 'flip_flop' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/flipFlop.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'flip_flop' (6#1) [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/flipFlop.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'coef_bank_ctrl' (7#1) [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank_ctrl.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'coef_bank' (8#1) [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/coef_bank.vhd:30]
INFO: [Synth 8-3491] module 'rising_detector' declared at 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/rising_detector.vhd:38' bound to instance 'rise_detector' of component 'rising_detector' [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/filter_top.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'filter_top' (9#1) [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/filter_top.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/ip_repo/FIR_reloadable_1.0/hdl/FIR_reloadable_v1_0_S00_AXI.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'FIR_reloadable_v1_0_S00_AXI' (10#1) [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/ip_repo/FIR_reloadable_1.0/hdl/FIR_reloadable_v1_0_S00_AXI.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'FIR_reloadable_v1_0' (11#1) [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/ip_repo/FIR_reloadable_1.0/hdl/FIR_reloadable_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'design_1_FIR_reloadable_v1_0_0_1' (12#1) [c:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/bd/design_1/ip/design_1_FIR_reloadable_v1_0_0_1/synth/design_1_FIR_reloadable_v1_0_0_1.vhd:82]
WARNING: [Synth 8-3331] design FIR_reloadable_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design FIR_reloadable_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design FIR_reloadable_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design FIR_reloadable_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design FIR_reloadable_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design FIR_reloadable_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 439.273 ; gain = 158.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 439.273 ; gain = 158.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 439.273 ; gain = 158.973
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.447 . Memory (MB): peak = 770.859 ; gain = 3.301
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 770.859 ; gain = 490.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 770.859 ; gain = 490.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 770.859 ; gain = 490.559
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "output" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 770.859 ; gain = 490.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 40    
+---Registers : 
	               41 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               25 Bit    Registers := 40    
	               18 Bit    Registers := 40    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FIR_block_V2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
Module rising_detector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module shift_register 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 1     
Module flip_flop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module bank_reg 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module FIR_reloadable_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
DSP Report: Generating DSP mul_intermediate, operation Mode is: A*B.
DSP Report: operator mul_intermediate is absorbed into DSP mul_intermediate.
WARNING: [Synth 8-3331] design design_1_FIR_reloadable_v1_0_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_FIR_reloadable_v1_0_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_FIR_reloadable_v1_0_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_FIR_reloadable_v1_0_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_FIR_reloadable_v1_0_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_FIR_reloadable_v1_0_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/FIR_reloadable_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[24]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[23]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[22]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[21]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[20]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[19]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[18]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[17]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[16]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[15]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[14]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[13]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[12]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[11]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[10]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[9]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[8]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[7]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[6]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[5]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[4]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[3]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[2]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[1]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/fir/FIR1/FB[39].B/Q_buf_reg[0]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg1_reg[31]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg1_reg[30]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg1_reg[29]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg1_reg[28]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg1_reg[27]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg1_reg[26]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg1_reg[25]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg1_reg[24]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg1_reg[23]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg1_reg[22]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg1_reg[21]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg1_reg[20]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg1_reg[19]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg1_reg[18]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg0_reg[31]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg0_reg[30]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg0_reg[29]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg0_reg[28]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg0_reg[27]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg0_reg[26]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/FIR_reloadable_v1_0_S00_AXI_inst/slv_reg0_reg[25]) is unused and will be removed from module design_1_FIR_reloadable_v1_0_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 770.859 ; gain = 490.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FIR_block_V2 | A*B         | 25     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:40 . Memory (MB): peak = 817.945 ; gain = 537.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:41 . Memory (MB): peak = 821.027 ; gain = 540.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/FIR_block_V2.vhd:62]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.srcs/sources_1/imports/new/bank_reg.vhd:28]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:01:45 . Memory (MB): peak = 841.469 ; gain = 561.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:48 . Memory (MB): peak = 841.469 ; gain = 561.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:48 . Memory (MB): peak = 841.469 ; gain = 561.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:50 . Memory (MB): peak = 841.469 ; gain = 561.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:50 . Memory (MB): peak = 841.469 ; gain = 561.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:50 . Memory (MB): peak = 841.469 ; gain = 561.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:50 . Memory (MB): peak = 841.469 ; gain = 561.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   501|
|2     |DSP48E1 |    40|
|3     |LUT1    |    40|
|4     |LUT2    |  1934|
|5     |LUT3    |     7|
|6     |LUT4    |    17|
|7     |LUT5    |     2|
|8     |LUT6    |    36|
|9     |FDCE    |  1740|
|10    |FDPE    |     1|
|11    |FDRE    |   146|
|12    |FDSE    |     2|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------+------+
|      |Instance                             |Module                      |Cells |
+------+-------------------------------------+----------------------------+------+
|1     |top                                  |                            |  4466|
|2     |  U0                                 |FIR_reloadable_v1_0         |  4466|
|3     |    FIR_reloadable_v1_0_S00_AXI_inst |FIR_reloadable_v1_0_S00_AXI |  4466|
|4     |      fir                            |filter_top                  |  4259|
|5     |        BANK1                        |coef_bank                   |   808|
|6     |          \REG[0].R                  |bank_reg                    |    18|
|7     |          \REG[10].R                 |bank_reg_39                 |    18|
|8     |          \REG[11].R                 |bank_reg_40                 |    18|
|9     |          \REG[12].R                 |bank_reg_41                 |    18|
|10    |          \REG[13].R                 |bank_reg_42                 |    18|
|11    |          \REG[14].R                 |bank_reg_43                 |    18|
|12    |          \REG[15].R                 |bank_reg_44                 |    18|
|13    |          \REG[16].R                 |bank_reg_45                 |    18|
|14    |          \REG[17].R                 |bank_reg_46                 |    18|
|15    |          \REG[18].R                 |bank_reg_47                 |    18|
|16    |          \REG[19].R                 |bank_reg_48                 |    18|
|17    |          \REG[1].R                  |bank_reg_49                 |    18|
|18    |          \REG[20].R                 |bank_reg_50                 |    18|
|19    |          \REG[21].R                 |bank_reg_51                 |    18|
|20    |          \REG[22].R                 |bank_reg_52                 |    18|
|21    |          \REG[23].R                 |bank_reg_53                 |    18|
|22    |          \REG[24].R                 |bank_reg_54                 |    18|
|23    |          \REG[25].R                 |bank_reg_55                 |    18|
|24    |          \REG[26].R                 |bank_reg_56                 |    18|
|25    |          \REG[27].R                 |bank_reg_57                 |    18|
|26    |          \REG[28].R                 |bank_reg_58                 |    18|
|27    |          \REG[29].R                 |bank_reg_59                 |    18|
|28    |          \REG[2].R                  |bank_reg_60                 |    18|
|29    |          \REG[30].R                 |bank_reg_61                 |    18|
|30    |          \REG[31].R                 |bank_reg_62                 |    18|
|31    |          \REG[32].R                 |bank_reg_63                 |    18|
|32    |          \REG[33].R                 |bank_reg_64                 |    18|
|33    |          \REG[34].R                 |bank_reg_65                 |    18|
|34    |          \REG[35].R                 |bank_reg_66                 |    18|
|35    |          \REG[36].R                 |bank_reg_67                 |    18|
|36    |          \REG[37].R                 |bank_reg_68                 |    18|
|37    |          \REG[38].R                 |bank_reg_69                 |    18|
|38    |          \REG[39].R                 |bank_reg_70                 |    18|
|39    |          \REG[3].R                  |bank_reg_71                 |    18|
|40    |          \REG[4].R                  |bank_reg_72                 |    18|
|41    |          \REG[5].R                  |bank_reg_73                 |    18|
|42    |          \REG[6].R                  |bank_reg_74                 |    18|
|43    |          \REG[7].R                  |bank_reg_75                 |    18|
|44    |          \REG[8].R                  |bank_reg_76                 |    18|
|45    |          \REG[9].R                  |bank_reg_77                 |    18|
|46    |          ctrl                       |coef_bank_ctrl              |    48|
|47    |            delay                    |flip_flop                   |     1|
|48    |            dut                      |shift_register              |    42|
|49    |            rise_detector            |rising_detector_78          |     5|
|50    |        FIR1                         |FIR                         |  3446|
|51    |          \FB[0].B                   |FIR_block_V2                |    28|
|52    |          \FB[10].B                  |FIR_block_V2_0              |    89|
|53    |          \FB[11].B                  |FIR_block_V2_1              |    89|
|54    |          \FB[12].B                  |FIR_block_V2_2              |    89|
|55    |          \FB[13].B                  |FIR_block_V2_3              |    89|
|56    |          \FB[14].B                  |FIR_block_V2_4              |    89|
|57    |          \FB[15].B                  |FIR_block_V2_5              |    89|
|58    |          \FB[16].B                  |FIR_block_V2_6              |    89|
|59    |          \FB[17].B                  |FIR_block_V2_7              |    89|
|60    |          \FB[18].B                  |FIR_block_V2_8              |    89|
|61    |          \FB[19].B                  |FIR_block_V2_9              |    89|
|62    |          \FB[1].B                   |FIR_block_V2_10             |    82|
|63    |          \FB[20].B                  |FIR_block_V2_11             |    89|
|64    |          \FB[21].B                  |FIR_block_V2_12             |    89|
|65    |          \FB[22].B                  |FIR_block_V2_13             |    89|
|66    |          \FB[23].B                  |FIR_block_V2_14             |    89|
|67    |          \FB[24].B                  |FIR_block_V2_15             |    89|
|68    |          \FB[25].B                  |FIR_block_V2_16             |    89|
|69    |          \FB[26].B                  |FIR_block_V2_17             |    89|
|70    |          \FB[27].B                  |FIR_block_V2_18             |    89|
|71    |          \FB[28].B                  |FIR_block_V2_19             |    89|
|72    |          \FB[29].B                  |FIR_block_V2_20             |    89|
|73    |          \FB[2].B                   |FIR_block_V2_21             |    84|
|74    |          \FB[30].B                  |FIR_block_V2_22             |    89|
|75    |          \FB[31].B                  |FIR_block_V2_23             |    89|
|76    |          \FB[32].B                  |FIR_block_V2_24             |    89|
|77    |          \FB[33].B                  |FIR_block_V2_25             |    89|
|78    |          \FB[34].B                  |FIR_block_V2_26             |    89|
|79    |          \FB[35].B                  |FIR_block_V2_27             |    89|
|80    |          \FB[36].B                  |FIR_block_V2_28             |    89|
|81    |          \FB[37].B                  |FIR_block_V2_29             |    89|
|82    |          \FB[38].B                  |FIR_block_V2_30             |    90|
|83    |          \FB[39].B                  |FIR_block_V2_31             |    56|
|84    |          \FB[3].B                   |FIR_block_V2_32             |    85|
|85    |          \FB[4].B                   |FIR_block_V2_33             |    88|
|86    |          \FB[5].B                   |FIR_block_V2_34             |    86|
|87    |          \FB[6].B                   |FIR_block_V2_35             |    88|
|88    |          \FB[7].B                   |FIR_block_V2_36             |    89|
|89    |          \FB[8].B                   |FIR_block_V2_37             |    89|
|90    |          \FB[9].B                   |FIR_block_V2_38             |    89|
|91    |        rise_detector                |rising_detector             |     5|
+------+-------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:50 . Memory (MB): peak = 841.469 ; gain = 561.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:29 . Memory (MB): peak = 841.469 ; gain = 229.582
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:01:51 . Memory (MB): peak = 841.469 ; gain = 561.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 541 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
287 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:02:04 . Memory (MB): peak = 841.469 ; gain = 573.855
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/design_1_FIR_reloadable_v1_0_0_1_synth_1/design_1_FIR_reloadable_v1_0_0_1.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 90 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/cosas/eseca_M2/SoC/SoC_project/FIR_filter_reloadable/FIR_reloadable_AXI/FIR_reloadable_AXI.runs/design_1_FIR_reloadable_v1_0_0_1_synth_1/design_1_FIR_reloadable_v1_0_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_FIR_reloadable_v1_0_0_1_utilization_synth.rpt -pb design_1_FIR_reloadable_v1_0_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.817 . Memory (MB): peak = 841.469 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 28 09:19:00 2020...
