// Seed: 1707077592
module module_0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    input supply1 id_2,
    output uwire id_3,
    input supply0 id_4,
    output wor id_5,
    input wand id_6
);
  module_0();
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  assign (pull1, pull0) id_5 = 1;
endmodule
module module_2 (
    input supply0 id_0,
    input tri id_1,
    input tri0 id_2,
    output tri0 id_3,
    output wor id_4,
    input wor id_5,
    output supply0 id_6,
    input wand id_7
);
  logic [7:0]
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17 = id_14,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33 = id_26[1'b0],
      id_34,
      id_35;
  module_0();
endmodule
