WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2502256 heartbeat IPC: 3.996 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5004489 heartbeat IPC: 3.996 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6281697 cumulative IPC: 3.98 (Simulation time: 00 hr 00 min 52 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6281697 cumulative IPC: 3.98 (Simulation time: 00 hr 00 min 52 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 7874031 heartbeat IPC: 3.485 cumulative IPC: 3.14 (Simulation time: 00 hr 01 min 05 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_58.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 15539355 heartbeat IPC: 1.305 cumulative IPC: 1.62 (Simulation time: 00 hr 01 min 43 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 23772736 heartbeat IPC: 1.215 cumulative IPC: 1.429 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 27588593 heartbeat IPC: 2.621 cumulative IPC: 1.643 (Simulation time: 00 hr 02 min 51 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_58.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 34782943 heartbeat IPC: 1.39 cumulative IPC: 1.579 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 42902933 heartbeat IPC: 1.232 cumulative IPC: 1.502 (Simulation time: 00 hr 04 min 08 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 47262061 heartbeat IPC: 2.294 cumulative IPC: 1.586 (Simulation time: 00 hr 04 min 37 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_58.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000003 cycles: 53832881 heartbeat IPC: 1.522 cumulative IPC: 1.577 (Simulation time: 00 hr 05 min 13 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 62102509 heartbeat IPC: 1.209 cumulative IPC: 1.523 (Simulation time: 00 hr 05 min 53 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 66953496 heartbeat IPC: 2.061 cumulative IPC: 1.566 (Simulation time: 00 hr 06 min 23 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_58.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 62580138 cumulative IPC: 1.598 (Simulation time: 00 hr 06 min 38 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 62580138 cumulative IPC: 1.598 (Simulation time: 00 hr 06 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_58.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.598 instructions: 100000001 cycles: 62580138
CPU 0 Branch Prediction Accuracy: 91.96% MPKI: 16.07 Average ROB Occupancy at Mispredict: 12.79
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.167
BRANCH_INDIRECT: 8.13
BRANCH_CONDITIONAL: 5.82
BRANCH_DIRECT_CALL: 0.349
BRANCH_INDIRECT_CALL: 1.34
BRANCH_RETURN: 0.267

L1D TOTAL        ACCESS:   34005856 HIT:   33145803 MISS:     860053
L1D LOAD         ACCESS:   23422915 HIT:   22880410 MISS:     542505
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   10582602 HIT:   10265393 MISS:     317209
L1D TRANSLATION  ACCESS:        339 HIT:          0 MISS:        339
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 7.979 cycles
L1I TOTAL        ACCESS:    7308886 HIT:    5941611 MISS:    1367275
L1I LOAD         ACCESS:    7308886 HIT:    5941611 MISS:    1367275
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 9.649 cycles
L2C TOTAL        ACCESS:    1913617 HIT:    1711978 MISS:     201639
L2C LOAD         ACCESS:    1560105 HIT:    1389110 MISS:     170995
L2C RFO          ACCESS:     133122 HIT:     113196 MISS:      19926
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     220054 HIT:     209652 MISS:      10402
L2C TRANSLATION  ACCESS:        336 HIT:         20 MISS:        316
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 19.08 cycles
LLC TOTAL        ACCESS:     220103 HIT:     219927 MISS:        176
LLC LOAD         ACCESS:     170995 HIT:     170907 MISS:         88
LLC RFO          ACCESS:      19926 HIT:      19926 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      28866 HIT:      28866 MISS:          0
LLC TRANSLATION  ACCESS:        316 HIT:        228 MISS:         88
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 116.9 cycles
cpu0_DTLB TOTAL        ACCESS:   25316133 HIT:   24932490 MISS:     383643
cpu0_DTLB LOAD         ACCESS:   25316133 HIT:   24932490 MISS:     383643
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.195 cycles
cpu0_ITLB TOTAL        ACCESS:    6587149 HIT:    6066304 MISS:     520845
cpu0_ITLB LOAD         ACCESS:    6587149 HIT:    6066304 MISS:     520845
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.593 cycles
cpu0_STLB TOTAL        ACCESS:     546273 HIT:     546012 MISS:        261
cpu0_STLB LOAD         ACCESS:     546273 HIT:     546012 MISS:        261
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 117 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         84
  ROW_BUFFER_MISS:         92
 AVG DBUS CONGESTED CYCLE: 4
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
