{
  "module_name": "rt5677.c",
  "hash_id": "1cf14e31320d9176a7b431df48f35296e7ca4fb1517aead9b4dce4ab53af73be",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt5677.c",
  "human_readable_source": "\n \n\n#include <linux/delay.h>\n#include <linux/firmware.h>\n#include <linux/fs.h>\n#include <linux/i2c.h>\n#include <linux/init.h>\n#include <linux/interrupt.h>\n#include <linux/irqdomain.h>\n#include <linux/irq.h>\n#include <linux/module.h>\n#include <linux/moduleparam.h>\n#include <linux/platform_device.h>\n#include <linux/pm.h>\n#include <linux/property.h>\n#include <linux/regmap.h>\n#include <linux/spi/spi.h>\n#include <linux/workqueue.h>\n#include <sound/core.h>\n#include <sound/pcm.h>\n#include <sound/pcm_params.h>\n#include <sound/soc.h>\n#include <sound/soc-dapm.h>\n#include <sound/initval.h>\n#include <sound/tlv.h>\n\n#include \"rl6231.h\"\n#include \"rt5677.h\"\n#include \"rt5677-spi.h\"\n\n#define RT5677_DEVICE_ID 0x6327\n\n \n#define RT5677_DSP_BOOT_VECTOR\t\t0x1801f090\n#define RT5677_MODEL_ADDR\t\t0x5FFC9800\n\n#define RT5677_PR_RANGE_BASE (0xff + 1)\n#define RT5677_PR_SPACING 0x100\n\n#define RT5677_PR_BASE (RT5677_PR_RANGE_BASE + (0 * RT5677_PR_SPACING))\n\nstatic const struct regmap_range_cfg rt5677_ranges[] = {\n\t{\n\t\t.name = \"PR\",\n\t\t.range_min = RT5677_PR_BASE,\n\t\t.range_max = RT5677_PR_BASE + 0xfd,\n\t\t.selector_reg = RT5677_PRIV_INDEX,\n\t\t.selector_mask = 0xff,\n\t\t.selector_shift = 0x0,\n\t\t.window_start = RT5677_PRIV_DATA,\n\t\t.window_len = 0x1,\n\t},\n};\n\nstatic const struct reg_sequence init_list[] = {\n\t{RT5677_ASRC_12,\t0x0018},\n\t{RT5677_PR_BASE + 0x3d,\t0x364d},\n\t{RT5677_PR_BASE + 0x17,\t0x4fc0},\n\t{RT5677_PR_BASE + 0x13,\t0x0312},\n\t{RT5677_PR_BASE + 0x1e,\t0x0000},\n\t{RT5677_PR_BASE + 0x12,\t0x0eaa},\n\t{RT5677_PR_BASE + 0x14,\t0x018a},\n\t{RT5677_PR_BASE + 0x15,\t0x0490},\n\t{RT5677_PR_BASE + 0x38,\t0x0f71},\n\t{RT5677_PR_BASE + 0x39,\t0x0f71},\n};\n#define RT5677_INIT_REG_LEN ARRAY_SIZE(init_list)\n\nstatic const struct reg_default rt5677_reg[] = {\n\t{RT5677_RESET\t\t\t, 0x0000},\n\t{RT5677_LOUT1\t\t\t, 0xa800},\n\t{RT5677_IN1\t\t\t, 0x0000},\n\t{RT5677_MICBIAS\t\t\t, 0x0000},\n\t{RT5677_SLIMBUS_PARAM\t\t, 0x0000},\n\t{RT5677_SLIMBUS_RX\t\t, 0x0000},\n\t{RT5677_SLIMBUS_CTRL\t\t, 0x0000},\n\t{RT5677_SIDETONE_CTRL\t\t, 0x000b},\n\t{RT5677_ANA_DAC1_2_3_SRC\t, 0x0000},\n\t{RT5677_IF_DSP_DAC3_4_MIXER\t, 0x1111},\n\t{RT5677_DAC4_DIG_VOL\t\t, 0xafaf},\n\t{RT5677_DAC3_DIG_VOL\t\t, 0xafaf},\n\t{RT5677_DAC1_DIG_VOL\t\t, 0xafaf},\n\t{RT5677_DAC2_DIG_VOL\t\t, 0xafaf},\n\t{RT5677_IF_DSP_DAC2_MIXER\t, 0x0011},\n\t{RT5677_STO1_ADC_DIG_VOL\t, 0x2f2f},\n\t{RT5677_MONO_ADC_DIG_VOL\t, 0x2f2f},\n\t{RT5677_STO1_2_ADC_BST\t\t, 0x0000},\n\t{RT5677_STO2_ADC_DIG_VOL\t, 0x2f2f},\n\t{RT5677_ADC_BST_CTRL2\t\t, 0x0000},\n\t{RT5677_STO3_4_ADC_BST\t\t, 0x0000},\n\t{RT5677_STO3_ADC_DIG_VOL\t, 0x2f2f},\n\t{RT5677_STO4_ADC_DIG_VOL\t, 0x2f2f},\n\t{RT5677_STO4_ADC_MIXER\t\t, 0xd4c0},\n\t{RT5677_STO3_ADC_MIXER\t\t, 0xd4c0},\n\t{RT5677_STO2_ADC_MIXER\t\t, 0xd4c0},\n\t{RT5677_STO1_ADC_MIXER\t\t, 0xd4c0},\n\t{RT5677_MONO_ADC_MIXER\t\t, 0xd4d1},\n\t{RT5677_ADC_IF_DSP_DAC1_MIXER\t, 0x8080},\n\t{RT5677_STO1_DAC_MIXER\t\t, 0xaaaa},\n\t{RT5677_MONO_DAC_MIXER\t\t, 0xaaaa},\n\t{RT5677_DD1_MIXER\t\t, 0xaaaa},\n\t{RT5677_DD2_MIXER\t\t, 0xaaaa},\n\t{RT5677_IF3_DATA\t\t, 0x0000},\n\t{RT5677_IF4_DATA\t\t, 0x0000},\n\t{RT5677_PDM_OUT_CTRL\t\t, 0x8888},\n\t{RT5677_PDM_DATA_CTRL1\t\t, 0x0000},\n\t{RT5677_PDM_DATA_CTRL2\t\t, 0x0000},\n\t{RT5677_PDM1_DATA_CTRL2\t\t, 0x0000},\n\t{RT5677_PDM1_DATA_CTRL3\t\t, 0x0000},\n\t{RT5677_PDM1_DATA_CTRL4\t\t, 0x0000},\n\t{RT5677_PDM2_DATA_CTRL2\t\t, 0x0000},\n\t{RT5677_PDM2_DATA_CTRL3\t\t, 0x0000},\n\t{RT5677_PDM2_DATA_CTRL4\t\t, 0x0000},\n\t{RT5677_TDM1_CTRL1\t\t, 0x0300},\n\t{RT5677_TDM1_CTRL2\t\t, 0x0000},\n\t{RT5677_TDM1_CTRL3\t\t, 0x4000},\n\t{RT5677_TDM1_CTRL4\t\t, 0x0123},\n\t{RT5677_TDM1_CTRL5\t\t, 0x4567},\n\t{RT5677_TDM2_CTRL1\t\t, 0x0300},\n\t{RT5677_TDM2_CTRL2\t\t, 0x0000},\n\t{RT5677_TDM2_CTRL3\t\t, 0x4000},\n\t{RT5677_TDM2_CTRL4\t\t, 0x0123},\n\t{RT5677_TDM2_CTRL5\t\t, 0x4567},\n\t{RT5677_I2C_MASTER_CTRL1\t, 0x0001},\n\t{RT5677_I2C_MASTER_CTRL2\t, 0x0000},\n\t{RT5677_I2C_MASTER_CTRL3\t, 0x0000},\n\t{RT5677_I2C_MASTER_CTRL4\t, 0x0000},\n\t{RT5677_I2C_MASTER_CTRL5\t, 0x0000},\n\t{RT5677_I2C_MASTER_CTRL6\t, 0x0000},\n\t{RT5677_I2C_MASTER_CTRL7\t, 0x0000},\n\t{RT5677_I2C_MASTER_CTRL8\t, 0x0000},\n\t{RT5677_DMIC_CTRL1\t\t, 0x1505},\n\t{RT5677_DMIC_CTRL2\t\t, 0x0055},\n\t{RT5677_HAP_GENE_CTRL1\t\t, 0x0111},\n\t{RT5677_HAP_GENE_CTRL2\t\t, 0x0064},\n\t{RT5677_HAP_GENE_CTRL3\t\t, 0xef0e},\n\t{RT5677_HAP_GENE_CTRL4\t\t, 0xf0f0},\n\t{RT5677_HAP_GENE_CTRL5\t\t, 0xef0e},\n\t{RT5677_HAP_GENE_CTRL6\t\t, 0xf0f0},\n\t{RT5677_HAP_GENE_CTRL7\t\t, 0xef0e},\n\t{RT5677_HAP_GENE_CTRL8\t\t, 0xf0f0},\n\t{RT5677_HAP_GENE_CTRL9\t\t, 0xf000},\n\t{RT5677_HAP_GENE_CTRL10\t\t, 0x0000},\n\t{RT5677_PWR_DIG1\t\t, 0x0000},\n\t{RT5677_PWR_DIG2\t\t, 0x0000},\n\t{RT5677_PWR_ANLG1\t\t, 0x0055},\n\t{RT5677_PWR_ANLG2\t\t, 0x0000},\n\t{RT5677_PWR_DSP1\t\t, 0x0001},\n\t{RT5677_PWR_DSP_ST\t\t, 0x0000},\n\t{RT5677_PWR_DSP2\t\t, 0x0000},\n\t{RT5677_ADC_DAC_HPF_CTRL1\t, 0x0e00},\n\t{RT5677_PRIV_INDEX\t\t, 0x0000},\n\t{RT5677_PRIV_DATA\t\t, 0x0000},\n\t{RT5677_I2S4_SDP\t\t, 0x8000},\n\t{RT5677_I2S1_SDP\t\t, 0x8000},\n\t{RT5677_I2S2_SDP\t\t, 0x8000},\n\t{RT5677_I2S3_SDP\t\t, 0x8000},\n\t{RT5677_CLK_TREE_CTRL1\t\t, 0x1111},\n\t{RT5677_CLK_TREE_CTRL2\t\t, 0x1111},\n\t{RT5677_CLK_TREE_CTRL3\t\t, 0x0000},\n\t{RT5677_PLL1_CTRL1\t\t, 0x0000},\n\t{RT5677_PLL1_CTRL2\t\t, 0x0000},\n\t{RT5677_PLL2_CTRL1\t\t, 0x0c60},\n\t{RT5677_PLL2_CTRL2\t\t, 0x2000},\n\t{RT5677_GLB_CLK1\t\t, 0x0000},\n\t{RT5677_GLB_CLK2\t\t, 0x0000},\n\t{RT5677_ASRC_1\t\t\t, 0x0000},\n\t{RT5677_ASRC_2\t\t\t, 0x0000},\n\t{RT5677_ASRC_3\t\t\t, 0x0000},\n\t{RT5677_ASRC_4\t\t\t, 0x0000},\n\t{RT5677_ASRC_5\t\t\t, 0x0000},\n\t{RT5677_ASRC_6\t\t\t, 0x0000},\n\t{RT5677_ASRC_7\t\t\t, 0x0000},\n\t{RT5677_ASRC_8\t\t\t, 0x0000},\n\t{RT5677_ASRC_9\t\t\t, 0x0000},\n\t{RT5677_ASRC_10\t\t\t, 0x0000},\n\t{RT5677_ASRC_11\t\t\t, 0x0000},\n\t{RT5677_ASRC_12\t\t\t, 0x0018},\n\t{RT5677_ASRC_13\t\t\t, 0x0000},\n\t{RT5677_ASRC_14\t\t\t, 0x0000},\n\t{RT5677_ASRC_15\t\t\t, 0x0000},\n\t{RT5677_ASRC_16\t\t\t, 0x0000},\n\t{RT5677_ASRC_17\t\t\t, 0x0000},\n\t{RT5677_ASRC_18\t\t\t, 0x0000},\n\t{RT5677_ASRC_19\t\t\t, 0x0000},\n\t{RT5677_ASRC_20\t\t\t, 0x0000},\n\t{RT5677_ASRC_21\t\t\t, 0x000c},\n\t{RT5677_ASRC_22\t\t\t, 0x0000},\n\t{RT5677_ASRC_23\t\t\t, 0x0000},\n\t{RT5677_VAD_CTRL1\t\t, 0x2184},\n\t{RT5677_VAD_CTRL2\t\t, 0x010a},\n\t{RT5677_VAD_CTRL3\t\t, 0x0aea},\n\t{RT5677_VAD_CTRL4\t\t, 0x000c},\n\t{RT5677_VAD_CTRL5\t\t, 0x0000},\n\t{RT5677_DSP_INB_CTRL1\t\t, 0x0000},\n\t{RT5677_DSP_INB_CTRL2\t\t, 0x0000},\n\t{RT5677_DSP_IN_OUTB_CTRL\t, 0x0000},\n\t{RT5677_DSP_OUTB0_1_DIG_VOL\t, 0x2f2f},\n\t{RT5677_DSP_OUTB2_3_DIG_VOL\t, 0x2f2f},\n\t{RT5677_DSP_OUTB4_5_DIG_VOL\t, 0x2f2f},\n\t{RT5677_DSP_OUTB6_7_DIG_VOL\t, 0x2f2f},\n\t{RT5677_ADC_EQ_CTRL1\t\t, 0x6000},\n\t{RT5677_ADC_EQ_CTRL2\t\t, 0x0000},\n\t{RT5677_EQ_CTRL1\t\t, 0xc000},\n\t{RT5677_EQ_CTRL2\t\t, 0x0000},\n\t{RT5677_EQ_CTRL3\t\t, 0x0000},\n\t{RT5677_SOFT_VOL_ZERO_CROSS1\t, 0x0009},\n\t{RT5677_JD_CTRL1\t\t, 0x0000},\n\t{RT5677_JD_CTRL2\t\t, 0x0000},\n\t{RT5677_JD_CTRL3\t\t, 0x0000},\n\t{RT5677_IRQ_CTRL1\t\t, 0x0000},\n\t{RT5677_IRQ_CTRL2\t\t, 0x0000},\n\t{RT5677_GPIO_ST\t\t\t, 0x0000},\n\t{RT5677_GPIO_CTRL1\t\t, 0x0000},\n\t{RT5677_GPIO_CTRL2\t\t, 0x0000},\n\t{RT5677_GPIO_CTRL3\t\t, 0x0000},\n\t{RT5677_STO1_ADC_HI_FILTER1\t, 0xb320},\n\t{RT5677_STO1_ADC_HI_FILTER2\t, 0x0000},\n\t{RT5677_MONO_ADC_HI_FILTER1\t, 0xb300},\n\t{RT5677_MONO_ADC_HI_FILTER2\t, 0x0000},\n\t{RT5677_STO2_ADC_HI_FILTER1\t, 0xb300},\n\t{RT5677_STO2_ADC_HI_FILTER2\t, 0x0000},\n\t{RT5677_STO3_ADC_HI_FILTER1\t, 0xb300},\n\t{RT5677_STO3_ADC_HI_FILTER2\t, 0x0000},\n\t{RT5677_STO4_ADC_HI_FILTER1\t, 0xb300},\n\t{RT5677_STO4_ADC_HI_FILTER2\t, 0x0000},\n\t{RT5677_MB_DRC_CTRL1\t\t, 0x0f20},\n\t{RT5677_DRC1_CTRL1\t\t, 0x001f},\n\t{RT5677_DRC1_CTRL2\t\t, 0x020c},\n\t{RT5677_DRC1_CTRL3\t\t, 0x1f00},\n\t{RT5677_DRC1_CTRL4\t\t, 0x0000},\n\t{RT5677_DRC1_CTRL5\t\t, 0x0000},\n\t{RT5677_DRC1_CTRL6\t\t, 0x0029},\n\t{RT5677_DRC2_CTRL1\t\t, 0x001f},\n\t{RT5677_DRC2_CTRL2\t\t, 0x020c},\n\t{RT5677_DRC2_CTRL3\t\t, 0x1f00},\n\t{RT5677_DRC2_CTRL4\t\t, 0x0000},\n\t{RT5677_DRC2_CTRL5\t\t, 0x0000},\n\t{RT5677_DRC2_CTRL6\t\t, 0x0029},\n\t{RT5677_DRC1_HL_CTRL1\t\t, 0x8000},\n\t{RT5677_DRC1_HL_CTRL2\t\t, 0x0200},\n\t{RT5677_DRC2_HL_CTRL1\t\t, 0x8000},\n\t{RT5677_DRC2_HL_CTRL2\t\t, 0x0200},\n\t{RT5677_DSP_INB1_SRC_CTRL1\t, 0x5800},\n\t{RT5677_DSP_INB1_SRC_CTRL2\t, 0x0000},\n\t{RT5677_DSP_INB1_SRC_CTRL3\t, 0x0000},\n\t{RT5677_DSP_INB1_SRC_CTRL4\t, 0x0800},\n\t{RT5677_DSP_INB2_SRC_CTRL1\t, 0x5800},\n\t{RT5677_DSP_INB2_SRC_CTRL2\t, 0x0000},\n\t{RT5677_DSP_INB2_SRC_CTRL3\t, 0x0000},\n\t{RT5677_DSP_INB2_SRC_CTRL4\t, 0x0800},\n\t{RT5677_DSP_INB3_SRC_CTRL1\t, 0x5800},\n\t{RT5677_DSP_INB3_SRC_CTRL2\t, 0x0000},\n\t{RT5677_DSP_INB3_SRC_CTRL3\t, 0x0000},\n\t{RT5677_DSP_INB3_SRC_CTRL4\t, 0x0800},\n\t{RT5677_DSP_OUTB1_SRC_CTRL1\t, 0x5800},\n\t{RT5677_DSP_OUTB1_SRC_CTRL2\t, 0x0000},\n\t{RT5677_DSP_OUTB1_SRC_CTRL3\t, 0x0000},\n\t{RT5677_DSP_OUTB1_SRC_CTRL4\t, 0x0800},\n\t{RT5677_DSP_OUTB2_SRC_CTRL1\t, 0x5800},\n\t{RT5677_DSP_OUTB2_SRC_CTRL2\t, 0x0000},\n\t{RT5677_DSP_OUTB2_SRC_CTRL3\t, 0x0000},\n\t{RT5677_DSP_OUTB2_SRC_CTRL4\t, 0x0800},\n\t{RT5677_DSP_OUTB_0123_MIXER_CTRL, 0xfefe},\n\t{RT5677_DSP_OUTB_45_MIXER_CTRL\t, 0xfefe},\n\t{RT5677_DSP_OUTB_67_MIXER_CTRL\t, 0xfefe},\n\t{RT5677_DIG_MISC\t\t, 0x0000},\n\t{RT5677_GEN_CTRL1\t\t, 0x0000},\n\t{RT5677_GEN_CTRL2\t\t, 0x0000},\n\t{RT5677_VENDOR_ID\t\t, 0x0000},\n\t{RT5677_VENDOR_ID1\t\t, 0x10ec},\n\t{RT5677_VENDOR_ID2\t\t, 0x6327},\n};\n\nstatic bool rt5677_volatile_register(struct device *dev, unsigned int reg)\n{\n\tint i;\n\n\tfor (i = 0; i < ARRAY_SIZE(rt5677_ranges); i++) {\n\t\tif (reg >= rt5677_ranges[i].range_min &&\n\t\t\treg <= rt5677_ranges[i].range_max) {\n\t\t\treturn true;\n\t\t}\n\t}\n\n\tswitch (reg) {\n\tcase RT5677_RESET:\n\tcase RT5677_SLIMBUS_PARAM:\n\tcase RT5677_PDM_DATA_CTRL1:\n\tcase RT5677_PDM_DATA_CTRL2:\n\tcase RT5677_PDM1_DATA_CTRL4:\n\tcase RT5677_PDM2_DATA_CTRL4:\n\tcase RT5677_I2C_MASTER_CTRL1:\n\tcase RT5677_I2C_MASTER_CTRL7:\n\tcase RT5677_I2C_MASTER_CTRL8:\n\tcase RT5677_HAP_GENE_CTRL2:\n\tcase RT5677_PWR_ANLG2:  \n\tcase RT5677_PWR_DSP_ST:\n\tcase RT5677_PRIV_DATA:\n\tcase RT5677_ASRC_22:\n\tcase RT5677_ASRC_23:\n\tcase RT5677_VAD_CTRL5:\n\tcase RT5677_ADC_EQ_CTRL1:\n\tcase RT5677_EQ_CTRL1:\n\tcase RT5677_IRQ_CTRL1:\n\tcase RT5677_IRQ_CTRL2:\n\tcase RT5677_GPIO_ST:\n\tcase RT5677_GPIO_CTRL1:  \n\tcase RT5677_GPIO_CTRL2:  \n\tcase RT5677_DSP_INB1_SRC_CTRL4:\n\tcase RT5677_DSP_INB2_SRC_CTRL4:\n\tcase RT5677_DSP_INB3_SRC_CTRL4:\n\tcase RT5677_DSP_OUTB1_SRC_CTRL4:\n\tcase RT5677_DSP_OUTB2_SRC_CTRL4:\n\tcase RT5677_VENDOR_ID:\n\tcase RT5677_VENDOR_ID1:\n\tcase RT5677_VENDOR_ID2:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool rt5677_readable_register(struct device *dev, unsigned int reg)\n{\n\tint i;\n\n\tfor (i = 0; i < ARRAY_SIZE(rt5677_ranges); i++) {\n\t\tif (reg >= rt5677_ranges[i].range_min &&\n\t\t\treg <= rt5677_ranges[i].range_max) {\n\t\t\treturn true;\n\t\t}\n\t}\n\n\tswitch (reg) {\n\tcase RT5677_RESET:\n\tcase RT5677_LOUT1:\n\tcase RT5677_IN1:\n\tcase RT5677_MICBIAS:\n\tcase RT5677_SLIMBUS_PARAM:\n\tcase RT5677_SLIMBUS_RX:\n\tcase RT5677_SLIMBUS_CTRL:\n\tcase RT5677_SIDETONE_CTRL:\n\tcase RT5677_ANA_DAC1_2_3_SRC:\n\tcase RT5677_IF_DSP_DAC3_4_MIXER:\n\tcase RT5677_DAC4_DIG_VOL:\n\tcase RT5677_DAC3_DIG_VOL:\n\tcase RT5677_DAC1_DIG_VOL:\n\tcase RT5677_DAC2_DIG_VOL:\n\tcase RT5677_IF_DSP_DAC2_MIXER:\n\tcase RT5677_STO1_ADC_DIG_VOL:\n\tcase RT5677_MONO_ADC_DIG_VOL:\n\tcase RT5677_STO1_2_ADC_BST:\n\tcase RT5677_STO2_ADC_DIG_VOL:\n\tcase RT5677_ADC_BST_CTRL2:\n\tcase RT5677_STO3_4_ADC_BST:\n\tcase RT5677_STO3_ADC_DIG_VOL:\n\tcase RT5677_STO4_ADC_DIG_VOL:\n\tcase RT5677_STO4_ADC_MIXER:\n\tcase RT5677_STO3_ADC_MIXER:\n\tcase RT5677_STO2_ADC_MIXER:\n\tcase RT5677_STO1_ADC_MIXER:\n\tcase RT5677_MONO_ADC_MIXER:\n\tcase RT5677_ADC_IF_DSP_DAC1_MIXER:\n\tcase RT5677_STO1_DAC_MIXER:\n\tcase RT5677_MONO_DAC_MIXER:\n\tcase RT5677_DD1_MIXER:\n\tcase RT5677_DD2_MIXER:\n\tcase RT5677_IF3_DATA:\n\tcase RT5677_IF4_DATA:\n\tcase RT5677_PDM_OUT_CTRL:\n\tcase RT5677_PDM_DATA_CTRL1:\n\tcase RT5677_PDM_DATA_CTRL2:\n\tcase RT5677_PDM1_DATA_CTRL2:\n\tcase RT5677_PDM1_DATA_CTRL3:\n\tcase RT5677_PDM1_DATA_CTRL4:\n\tcase RT5677_PDM2_DATA_CTRL2:\n\tcase RT5677_PDM2_DATA_CTRL3:\n\tcase RT5677_PDM2_DATA_CTRL4:\n\tcase RT5677_TDM1_CTRL1:\n\tcase RT5677_TDM1_CTRL2:\n\tcase RT5677_TDM1_CTRL3:\n\tcase RT5677_TDM1_CTRL4:\n\tcase RT5677_TDM1_CTRL5:\n\tcase RT5677_TDM2_CTRL1:\n\tcase RT5677_TDM2_CTRL2:\n\tcase RT5677_TDM2_CTRL3:\n\tcase RT5677_TDM2_CTRL4:\n\tcase RT5677_TDM2_CTRL5:\n\tcase RT5677_I2C_MASTER_CTRL1:\n\tcase RT5677_I2C_MASTER_CTRL2:\n\tcase RT5677_I2C_MASTER_CTRL3:\n\tcase RT5677_I2C_MASTER_CTRL4:\n\tcase RT5677_I2C_MASTER_CTRL5:\n\tcase RT5677_I2C_MASTER_CTRL6:\n\tcase RT5677_I2C_MASTER_CTRL7:\n\tcase RT5677_I2C_MASTER_CTRL8:\n\tcase RT5677_DMIC_CTRL1:\n\tcase RT5677_DMIC_CTRL2:\n\tcase RT5677_HAP_GENE_CTRL1:\n\tcase RT5677_HAP_GENE_CTRL2:\n\tcase RT5677_HAP_GENE_CTRL3:\n\tcase RT5677_HAP_GENE_CTRL4:\n\tcase RT5677_HAP_GENE_CTRL5:\n\tcase RT5677_HAP_GENE_CTRL6:\n\tcase RT5677_HAP_GENE_CTRL7:\n\tcase RT5677_HAP_GENE_CTRL8:\n\tcase RT5677_HAP_GENE_CTRL9:\n\tcase RT5677_HAP_GENE_CTRL10:\n\tcase RT5677_PWR_DIG1:\n\tcase RT5677_PWR_DIG2:\n\tcase RT5677_PWR_ANLG1:\n\tcase RT5677_PWR_ANLG2:\n\tcase RT5677_PWR_DSP1:\n\tcase RT5677_PWR_DSP_ST:\n\tcase RT5677_PWR_DSP2:\n\tcase RT5677_ADC_DAC_HPF_CTRL1:\n\tcase RT5677_PRIV_INDEX:\n\tcase RT5677_PRIV_DATA:\n\tcase RT5677_I2S4_SDP:\n\tcase RT5677_I2S1_SDP:\n\tcase RT5677_I2S2_SDP:\n\tcase RT5677_I2S3_SDP:\n\tcase RT5677_CLK_TREE_CTRL1:\n\tcase RT5677_CLK_TREE_CTRL2:\n\tcase RT5677_CLK_TREE_CTRL3:\n\tcase RT5677_PLL1_CTRL1:\n\tcase RT5677_PLL1_CTRL2:\n\tcase RT5677_PLL2_CTRL1:\n\tcase RT5677_PLL2_CTRL2:\n\tcase RT5677_GLB_CLK1:\n\tcase RT5677_GLB_CLK2:\n\tcase RT5677_ASRC_1:\n\tcase RT5677_ASRC_2:\n\tcase RT5677_ASRC_3:\n\tcase RT5677_ASRC_4:\n\tcase RT5677_ASRC_5:\n\tcase RT5677_ASRC_6:\n\tcase RT5677_ASRC_7:\n\tcase RT5677_ASRC_8:\n\tcase RT5677_ASRC_9:\n\tcase RT5677_ASRC_10:\n\tcase RT5677_ASRC_11:\n\tcase RT5677_ASRC_12:\n\tcase RT5677_ASRC_13:\n\tcase RT5677_ASRC_14:\n\tcase RT5677_ASRC_15:\n\tcase RT5677_ASRC_16:\n\tcase RT5677_ASRC_17:\n\tcase RT5677_ASRC_18:\n\tcase RT5677_ASRC_19:\n\tcase RT5677_ASRC_20:\n\tcase RT5677_ASRC_21:\n\tcase RT5677_ASRC_22:\n\tcase RT5677_ASRC_23:\n\tcase RT5677_VAD_CTRL1:\n\tcase RT5677_VAD_CTRL2:\n\tcase RT5677_VAD_CTRL3:\n\tcase RT5677_VAD_CTRL4:\n\tcase RT5677_VAD_CTRL5:\n\tcase RT5677_DSP_INB_CTRL1:\n\tcase RT5677_DSP_INB_CTRL2:\n\tcase RT5677_DSP_IN_OUTB_CTRL:\n\tcase RT5677_DSP_OUTB0_1_DIG_VOL:\n\tcase RT5677_DSP_OUTB2_3_DIG_VOL:\n\tcase RT5677_DSP_OUTB4_5_DIG_VOL:\n\tcase RT5677_DSP_OUTB6_7_DIG_VOL:\n\tcase RT5677_ADC_EQ_CTRL1:\n\tcase RT5677_ADC_EQ_CTRL2:\n\tcase RT5677_EQ_CTRL1:\n\tcase RT5677_EQ_CTRL2:\n\tcase RT5677_EQ_CTRL3:\n\tcase RT5677_SOFT_VOL_ZERO_CROSS1:\n\tcase RT5677_JD_CTRL1:\n\tcase RT5677_JD_CTRL2:\n\tcase RT5677_JD_CTRL3:\n\tcase RT5677_IRQ_CTRL1:\n\tcase RT5677_IRQ_CTRL2:\n\tcase RT5677_GPIO_ST:\n\tcase RT5677_GPIO_CTRL1:\n\tcase RT5677_GPIO_CTRL2:\n\tcase RT5677_GPIO_CTRL3:\n\tcase RT5677_STO1_ADC_HI_FILTER1:\n\tcase RT5677_STO1_ADC_HI_FILTER2:\n\tcase RT5677_MONO_ADC_HI_FILTER1:\n\tcase RT5677_MONO_ADC_HI_FILTER2:\n\tcase RT5677_STO2_ADC_HI_FILTER1:\n\tcase RT5677_STO2_ADC_HI_FILTER2:\n\tcase RT5677_STO3_ADC_HI_FILTER1:\n\tcase RT5677_STO3_ADC_HI_FILTER2:\n\tcase RT5677_STO4_ADC_HI_FILTER1:\n\tcase RT5677_STO4_ADC_HI_FILTER2:\n\tcase RT5677_MB_DRC_CTRL1:\n\tcase RT5677_DRC1_CTRL1:\n\tcase RT5677_DRC1_CTRL2:\n\tcase RT5677_DRC1_CTRL3:\n\tcase RT5677_DRC1_CTRL4:\n\tcase RT5677_DRC1_CTRL5:\n\tcase RT5677_DRC1_CTRL6:\n\tcase RT5677_DRC2_CTRL1:\n\tcase RT5677_DRC2_CTRL2:\n\tcase RT5677_DRC2_CTRL3:\n\tcase RT5677_DRC2_CTRL4:\n\tcase RT5677_DRC2_CTRL5:\n\tcase RT5677_DRC2_CTRL6:\n\tcase RT5677_DRC1_HL_CTRL1:\n\tcase RT5677_DRC1_HL_CTRL2:\n\tcase RT5677_DRC2_HL_CTRL1:\n\tcase RT5677_DRC2_HL_CTRL2:\n\tcase RT5677_DSP_INB1_SRC_CTRL1:\n\tcase RT5677_DSP_INB1_SRC_CTRL2:\n\tcase RT5677_DSP_INB1_SRC_CTRL3:\n\tcase RT5677_DSP_INB1_SRC_CTRL4:\n\tcase RT5677_DSP_INB2_SRC_CTRL1:\n\tcase RT5677_DSP_INB2_SRC_CTRL2:\n\tcase RT5677_DSP_INB2_SRC_CTRL3:\n\tcase RT5677_DSP_INB2_SRC_CTRL4:\n\tcase RT5677_DSP_INB3_SRC_CTRL1:\n\tcase RT5677_DSP_INB3_SRC_CTRL2:\n\tcase RT5677_DSP_INB3_SRC_CTRL3:\n\tcase RT5677_DSP_INB3_SRC_CTRL4:\n\tcase RT5677_DSP_OUTB1_SRC_CTRL1:\n\tcase RT5677_DSP_OUTB1_SRC_CTRL2:\n\tcase RT5677_DSP_OUTB1_SRC_CTRL3:\n\tcase RT5677_DSP_OUTB1_SRC_CTRL4:\n\tcase RT5677_DSP_OUTB2_SRC_CTRL1:\n\tcase RT5677_DSP_OUTB2_SRC_CTRL2:\n\tcase RT5677_DSP_OUTB2_SRC_CTRL3:\n\tcase RT5677_DSP_OUTB2_SRC_CTRL4:\n\tcase RT5677_DSP_OUTB_0123_MIXER_CTRL:\n\tcase RT5677_DSP_OUTB_45_MIXER_CTRL:\n\tcase RT5677_DSP_OUTB_67_MIXER_CTRL:\n\tcase RT5677_DIG_MISC:\n\tcase RT5677_GEN_CTRL1:\n\tcase RT5677_GEN_CTRL2:\n\tcase RT5677_VENDOR_ID:\n\tcase RT5677_VENDOR_ID1:\n\tcase RT5677_VENDOR_ID2:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\n \nstatic int rt5677_dsp_mode_i2c_write_addr(struct rt5677_priv *rt5677,\n\t\tunsigned int addr, unsigned int value, unsigned int opcode)\n{\n\tstruct snd_soc_component *component = rt5677->component;\n\tint ret;\n\n\tmutex_lock(&rt5677->dsp_cmd_lock);\n\n\tret = regmap_write(rt5677->regmap_physical, RT5677_DSP_I2C_ADDR_MSB,\n\t\taddr >> 16);\n\tif (ret < 0) {\n\t\tdev_err(component->dev, \"Failed to set addr msb value: %d\\n\", ret);\n\t\tgoto err;\n\t}\n\n\tret = regmap_write(rt5677->regmap_physical, RT5677_DSP_I2C_ADDR_LSB,\n\t\taddr & 0xffff);\n\tif (ret < 0) {\n\t\tdev_err(component->dev, \"Failed to set addr lsb value: %d\\n\", ret);\n\t\tgoto err;\n\t}\n\n\tret = regmap_write(rt5677->regmap_physical, RT5677_DSP_I2C_DATA_MSB,\n\t\tvalue >> 16);\n\tif (ret < 0) {\n\t\tdev_err(component->dev, \"Failed to set data msb value: %d\\n\", ret);\n\t\tgoto err;\n\t}\n\n\tret = regmap_write(rt5677->regmap_physical, RT5677_DSP_I2C_DATA_LSB,\n\t\tvalue & 0xffff);\n\tif (ret < 0) {\n\t\tdev_err(component->dev, \"Failed to set data lsb value: %d\\n\", ret);\n\t\tgoto err;\n\t}\n\n\tret = regmap_write(rt5677->regmap_physical, RT5677_DSP_I2C_OP_CODE,\n\t\topcode);\n\tif (ret < 0) {\n\t\tdev_err(component->dev, \"Failed to set op code value: %d\\n\", ret);\n\t\tgoto err;\n\t}\n\nerr:\n\tmutex_unlock(&rt5677->dsp_cmd_lock);\n\n\treturn ret;\n}\n\n \nstatic int rt5677_dsp_mode_i2c_read_addr(\n\tstruct rt5677_priv *rt5677, unsigned int addr, unsigned int *value)\n{\n\tstruct snd_soc_component *component = rt5677->component;\n\tint ret;\n\tunsigned int msb, lsb;\n\n\tmutex_lock(&rt5677->dsp_cmd_lock);\n\n\tret = regmap_write(rt5677->regmap_physical, RT5677_DSP_I2C_ADDR_MSB,\n\t\taddr >> 16);\n\tif (ret < 0) {\n\t\tdev_err(component->dev, \"Failed to set addr msb value: %d\\n\", ret);\n\t\tgoto err;\n\t}\n\n\tret = regmap_write(rt5677->regmap_physical, RT5677_DSP_I2C_ADDR_LSB,\n\t\taddr & 0xffff);\n\tif (ret < 0) {\n\t\tdev_err(component->dev, \"Failed to set addr lsb value: %d\\n\", ret);\n\t\tgoto err;\n\t}\n\n\tret = regmap_write(rt5677->regmap_physical, RT5677_DSP_I2C_OP_CODE,\n\t\t0x0002);\n\tif (ret < 0) {\n\t\tdev_err(component->dev, \"Failed to set op code value: %d\\n\", ret);\n\t\tgoto err;\n\t}\n\n\tregmap_read(rt5677->regmap_physical, RT5677_DSP_I2C_DATA_MSB, &msb);\n\tregmap_read(rt5677->regmap_physical, RT5677_DSP_I2C_DATA_LSB, &lsb);\n\t*value = (msb << 16) | lsb;\n\nerr:\n\tmutex_unlock(&rt5677->dsp_cmd_lock);\n\n\treturn ret;\n}\n\n \nstatic int rt5677_dsp_mode_i2c_write(struct rt5677_priv *rt5677,\n\t\tunsigned int reg, unsigned int value)\n{\n\treturn rt5677_dsp_mode_i2c_write_addr(rt5677, 0x18020000 + reg * 2,\n\t\tvalue, 0x0001);\n}\n\n \nstatic int rt5677_dsp_mode_i2c_read(\n\tstruct rt5677_priv *rt5677, unsigned int reg, unsigned int *value)\n{\n\tint ret = rt5677_dsp_mode_i2c_read_addr(rt5677, 0x18020000 + reg * 2,\n\t\tvalue);\n\n\t*value &= 0xffff;\n\n\treturn ret;\n}\n\nstatic void rt5677_set_dsp_mode(struct rt5677_priv *rt5677, bool on)\n{\n\tif (on) {\n\t\tregmap_update_bits(rt5677->regmap, RT5677_PWR_DSP1,\n\t\t\tRT5677_PWR_DSP, RT5677_PWR_DSP);\n\t\trt5677->is_dsp_mode = true;\n\t} else {\n\t\tregmap_update_bits(rt5677->regmap, RT5677_PWR_DSP1,\n\t\t\tRT5677_PWR_DSP, 0x0);\n\t\trt5677->is_dsp_mode = false;\n\t}\n}\n\nstatic unsigned int rt5677_set_vad_source(struct rt5677_priv *rt5677)\n{\n\tstruct snd_soc_dapm_context *dapm =\n\t\t\tsnd_soc_component_get_dapm(rt5677->component);\n\t \n\tsnd_soc_dapm_sync(dapm);\n\n\t \n\tregmap_update_bits(rt5677->regmap, RT5677_DMIC_CTRL1,\n\t\tRT5677_DMIC_CLK_MASK, 5 << RT5677_DMIC_CLK_SFT);\n\n\t \n\tregmap_update_bits(rt5677->regmap, RT5677_CLK_TREE_CTRL1,\n\t\tRT5677_I2S_PD2_MASK, RT5677_I2S_PD2_6);\n\n\t \n\tregmap_write(rt5677->regmap, RT5677_GLB_CLK2,\n\t\tRT5677_DSP_CLK_SRC_BYPASS);\n\n\t \n\tregmap_write(rt5677->regmap, RT5677_VAD_CTRL2, 0x013f);\n\t \n\tregmap_write(rt5677->regmap, RT5677_VAD_CTRL3, 0x0ae5);\n\t \n\tregmap_update_bits(rt5677->regmap, RT5677_VAD_CTRL4,\n\t\tRT5677_VAD_OUT_SRC_RATE_MASK | RT5677_VAD_OUT_SRC_MASK |\n\t\tRT5677_VAD_LV_DIFF_MASK, 0x7f << RT5677_VAD_LV_DIFF_SFT);\n\t \n\tregmap_write(rt5677->regmap, RT5677_VAD_CTRL1,\n\t\tRT5677_VAD_FUNC_RESET | RT5677_VAD_FUNC_ENABLE |\n\t\tRT5677_VAD_DET_ENABLE | RT5677_VAD_BUF_PUSH |\n\t\tRT5677_VAD_BUF_OW | RT5677_VAD_FG2ENC |\n\t\tRT5677_VAD_ADPCM_BYPASS | 1 << RT5677_VAD_MIN_DUR_SFT);\n\n\t \n\n\t \n\tregmap_update_bits(rt5677->regmap, RT5677_PR_BASE + RT5677_BIAS_CUR4,\n\t\t0x0f00, 0x0100);\n\n\t \n\tregmap_update_bits(rt5677->regmap, RT5677_PWR_ANLG1,\n\t\tRT5677_LDO1_SEL_MASK | RT5677_LDO2_SEL_MASK,\n\t\t5 << RT5677_LDO1_SEL_SFT | 5 << RT5677_LDO2_SEL_SFT);\n\n\t \n\tregmap_update_bits(rt5677->regmap, RT5677_PWR_ANLG2,\n\t\tRT5677_PWR_CORE | RT5677_PWR_LDO1,\n\t\tRT5677_PWR_CORE | RT5677_PWR_LDO1);\n\n\t \n\tregmap_write(rt5677->regmap, RT5677_PWR_DSP2,\n\t\tRT5677_PWR_CORE_ISO | RT5677_PWR_DSP_ISO |\n\t\tRT5677_PWR_SR7_ISO | RT5677_PWR_SR6_ISO |\n\t\tRT5677_PWR_SR5_ISO | RT5677_PWR_SR4_ISO |\n\t\tRT5677_PWR_SR3_ISO | RT5677_PWR_SR2_ISO |\n\t\tRT5677_PWR_SR1_ISO | RT5677_PWR_SR0_ISO |\n\t\tRT5677_PWR_MLT_ISO);\n\n\t \n\tregmap_write(rt5677->regmap, RT5677_PWR_DSP1,\n\t\tRT5677_PWR_SR7 | RT5677_PWR_SR6 |\n\t\tRT5677_PWR_SR5 | RT5677_PWR_SR4 |\n\t\tRT5677_PWR_SR3 | RT5677_PWR_SR2 |\n\t\tRT5677_PWR_SR1 | RT5677_PWR_SR0 |\n\t\tRT5677_PWR_MLT | RT5677_PWR_DSP |\n\t\tRT5677_PWR_DSP_CPU);\n\n\treturn 0;\n}\n\nstatic int rt5677_parse_and_load_dsp(struct rt5677_priv *rt5677, const u8 *buf,\n\t\tunsigned int len)\n{\n\tstruct snd_soc_component *component = rt5677->component;\n\tElf32_Ehdr *elf_hdr;\n\tElf32_Phdr *pr_hdr;\n\tElf32_Half i;\n\tint ret = 0;\n\n\tif (!buf || (len < sizeof(Elf32_Ehdr)))\n\t\treturn -ENOMEM;\n\n\telf_hdr = (Elf32_Ehdr *)buf;\n#ifndef EM_XTENSA\n#define EM_XTENSA\t94\n#endif\n\tif (strncmp(elf_hdr->e_ident, ELFMAG, sizeof(ELFMAG) - 1))\n\t\tdev_err(component->dev, \"Wrong ELF header prefix\\n\");\n\tif (elf_hdr->e_ehsize != sizeof(Elf32_Ehdr))\n\t\tdev_err(component->dev, \"Wrong ELF header size\\n\");\n\tif (elf_hdr->e_machine != EM_XTENSA)\n\t\tdev_err(component->dev, \"Wrong DSP code file\\n\");\n\n\tif (len < elf_hdr->e_phoff)\n\t\treturn -ENOMEM;\n\tpr_hdr = (Elf32_Phdr *)(buf + elf_hdr->e_phoff);\n\tfor (i = 0; i < elf_hdr->e_phnum; i++) {\n\t\t \n\t\tif (pr_hdr->p_paddr && pr_hdr->p_filesz) {\n\t\t\tdev_info(component->dev, \"Load 0x%x bytes to 0x%x\\n\",\n\t\t\t\t\tpr_hdr->p_filesz, pr_hdr->p_paddr);\n\n\t\t\tret = rt5677_spi_write(pr_hdr->p_paddr,\n\t\t\t\t\tbuf + pr_hdr->p_offset,\n\t\t\t\t\tpr_hdr->p_filesz);\n\t\t\tif (ret)\n\t\t\t\tdev_err(component->dev, \"Load firmware failed %d\\n\",\n\t\t\t\t\t\tret);\n\t\t}\n\t\tpr_hdr++;\n\t}\n\treturn ret;\n}\n\nstatic int rt5677_load_dsp_from_file(struct rt5677_priv *rt5677)\n{\n\tconst struct firmware *fwp;\n\tstruct device *dev = rt5677->component->dev;\n\tint ret = 0;\n\n\t \n\tret = request_firmware(&fwp, \"rt5677_elf_vad\", dev);\n\tif (ret) {\n\t\tdev_err(dev, \"Request rt5677_elf_vad failed %d\\n\", ret);\n\t\treturn ret;\n\t}\n\tdev_info(dev, \"Requested rt5677_elf_vad (%zu)\\n\", fwp->size);\n\n\tret = rt5677_parse_and_load_dsp(rt5677, fwp->data, fwp->size);\n\trelease_firmware(fwp);\n\treturn ret;\n}\n\nstatic int rt5677_set_dsp_vad(struct snd_soc_component *component, bool on)\n{\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\trt5677->dsp_vad_en_request = on;\n\trt5677->dsp_vad_en = on;\n\n\tif (!IS_ENABLED(CONFIG_SND_SOC_RT5677_SPI))\n\t\treturn -ENXIO;\n\n\tschedule_delayed_work(&rt5677->dsp_work, 0);\n\treturn 0;\n}\n\nstatic void rt5677_dsp_work(struct work_struct *work)\n{\n\tstruct rt5677_priv *rt5677 =\n\t\tcontainer_of(work, struct rt5677_priv, dsp_work.work);\n\tstatic bool activity;\n\tbool enable = rt5677->dsp_vad_en;\n\tint i, val;\n\n\n\tdev_info(rt5677->component->dev, \"DSP VAD: enable=%d, activity=%d\\n\",\n\t\t\tenable, activity);\n\n\tif (enable && !activity) {\n\t\tactivity = true;\n\n\t\t \n\n\t\trt5677_set_vad_source(rt5677);\n\t\trt5677_set_dsp_mode(rt5677, true);\n\n#define RT5677_BOOT_RETRY 20\n\t\tfor (i = 0; i < RT5677_BOOT_RETRY; i++) {\n\t\t\tregmap_read(rt5677->regmap, RT5677_PWR_DSP_ST, &val);\n\t\t\tif (val == 0x3ff)\n\t\t\t\tbreak;\n\t\t\tudelay(500);\n\t\t}\n\t\tif (i == RT5677_BOOT_RETRY && val != 0x3ff) {\n\t\t\tdev_err(rt5677->component->dev, \"DSP Boot Timed Out!\");\n\t\t\treturn;\n\t\t}\n\n\t\t \n\t\trt5677_dsp_mode_i2c_write_addr(rt5677, RT5677_DSP_BOOT_VECTOR,\n\t\t\t0x0009, 0x0003);\n\t\trt5677_dsp_mode_i2c_write_addr(rt5677, RT5677_DSP_BOOT_VECTOR,\n\t\t\t0x0019, 0x0003);\n\t\trt5677_dsp_mode_i2c_write_addr(rt5677, RT5677_DSP_BOOT_VECTOR,\n\t\t\t0x0009, 0x0003);\n\n\t\trt5677_load_dsp_from_file(rt5677);\n\n\t\t \n\t\tregmap_update_bits(rt5677->regmap, RT5677_PWR_DSP1,\n\t\t\tRT5677_PWR_DSP_CPU, 0x0);\n\t} else if (!enable && activity) {\n\t\tactivity = false;\n\n\t\t \n\t\tmutex_lock(&rt5677->irq_lock);\n\t\t \n\t\tregmap_update_bits(rt5677->regmap, RT5677_PWR_DSP1,\n\t\t\tRT5677_PWR_DSP_CPU, RT5677_PWR_DSP_CPU);\n\n\t\trt5677_set_dsp_mode(rt5677, false);\n\n\t\t \n\t\tregmap_write(rt5677->regmap, RT5677_VAD_CTRL1, 0x2184);\n\n\t\t \n\t\tregmap_update_bits(rt5677->regmap, RT5677_GPIO_CTRL1,\n\t\t\tRT5677_GPIO1_PIN_MASK, RT5677_GPIO1_PIN_IRQ);\n\n\t\tmutex_unlock(&rt5677->irq_lock);\n\t}\n}\n\nstatic const DECLARE_TLV_DB_SCALE(dac_vol_tlv, -6525, 75, 0);\nstatic const DECLARE_TLV_DB_SCALE(adc_vol_tlv, -1725, 75, 0);\nstatic const DECLARE_TLV_DB_SCALE(adc_bst_tlv, 0, 1200, 0);\nstatic const DECLARE_TLV_DB_SCALE(st_vol_tlv, -4650, 150, 0);\n\n \nstatic const DECLARE_TLV_DB_RANGE(bst_tlv,\n\t0, 0, TLV_DB_SCALE_ITEM(0, 0, 0),\n\t1, 1, TLV_DB_SCALE_ITEM(2000, 0, 0),\n\t2, 2, TLV_DB_SCALE_ITEM(2400, 0, 0),\n\t3, 5, TLV_DB_SCALE_ITEM(3000, 500, 0),\n\t6, 6, TLV_DB_SCALE_ITEM(4400, 0, 0),\n\t7, 7, TLV_DB_SCALE_ITEM(5000, 0, 0),\n\t8, 8, TLV_DB_SCALE_ITEM(5200, 0, 0)\n);\n\nstatic int rt5677_dsp_vad_get(struct snd_kcontrol *kcontrol,\n\t\tstruct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *component = snd_kcontrol_chip(kcontrol);\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\n\tucontrol->value.integer.value[0] = rt5677->dsp_vad_en_request;\n\n\treturn 0;\n}\n\nstatic int rt5677_dsp_vad_put(struct snd_kcontrol *kcontrol,\n\t\tstruct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *component = snd_kcontrol_chip(kcontrol);\n\n\trt5677_set_dsp_vad(component, !!ucontrol->value.integer.value[0]);\n\n\treturn 0;\n}\n\nstatic const struct snd_kcontrol_new rt5677_snd_controls[] = {\n\t \n\tSOC_SINGLE(\"OUT1 Playback Switch\", RT5677_LOUT1,\n\t\tRT5677_LOUT1_L_MUTE_SFT, 1, 1),\n\tSOC_SINGLE(\"OUT2 Playback Switch\", RT5677_LOUT1,\n\t\tRT5677_LOUT2_L_MUTE_SFT, 1, 1),\n\tSOC_SINGLE(\"OUT3 Playback Switch\", RT5677_LOUT1,\n\t\tRT5677_LOUT3_L_MUTE_SFT, 1, 1),\n\n\t \n\tSOC_DOUBLE_TLV(\"DAC1 Playback Volume\", RT5677_DAC1_DIG_VOL,\n\t\tRT5677_L_VOL_SFT, RT5677_R_VOL_SFT, 127, 0, dac_vol_tlv),\n\tSOC_DOUBLE_TLV(\"DAC2 Playback Volume\", RT5677_DAC2_DIG_VOL,\n\t\tRT5677_L_VOL_SFT, RT5677_R_VOL_SFT, 127, 0, dac_vol_tlv),\n\tSOC_DOUBLE_TLV(\"DAC3 Playback Volume\", RT5677_DAC3_DIG_VOL,\n\t\tRT5677_L_VOL_SFT, RT5677_R_VOL_SFT, 127, 0, dac_vol_tlv),\n\tSOC_DOUBLE_TLV(\"DAC4 Playback Volume\", RT5677_DAC4_DIG_VOL,\n\t\tRT5677_L_VOL_SFT, RT5677_R_VOL_SFT, 127, 0, dac_vol_tlv),\n\n\t \n\tSOC_SINGLE_TLV(\"IN1 Boost\", RT5677_IN1, RT5677_BST_SFT1, 8, 0, bst_tlv),\n\tSOC_SINGLE_TLV(\"IN2 Boost\", RT5677_IN1, RT5677_BST_SFT2, 8, 0, bst_tlv),\n\n\t \n\tSOC_DOUBLE(\"ADC1 Capture Switch\", RT5677_STO1_ADC_DIG_VOL,\n\t\tRT5677_L_MUTE_SFT, RT5677_R_MUTE_SFT, 1, 1),\n\tSOC_DOUBLE(\"ADC2 Capture Switch\", RT5677_STO2_ADC_DIG_VOL,\n\t\tRT5677_L_MUTE_SFT, RT5677_R_MUTE_SFT, 1, 1),\n\tSOC_DOUBLE(\"ADC3 Capture Switch\", RT5677_STO3_ADC_DIG_VOL,\n\t\tRT5677_L_MUTE_SFT, RT5677_R_MUTE_SFT, 1, 1),\n\tSOC_DOUBLE(\"ADC4 Capture Switch\", RT5677_STO4_ADC_DIG_VOL,\n\t\tRT5677_L_MUTE_SFT, RT5677_R_MUTE_SFT, 1, 1),\n\tSOC_DOUBLE(\"Mono ADC Capture Switch\", RT5677_MONO_ADC_DIG_VOL,\n\t\tRT5677_L_MUTE_SFT, RT5677_R_MUTE_SFT, 1, 1),\n\n\tSOC_DOUBLE_TLV(\"ADC1 Capture Volume\", RT5677_STO1_ADC_DIG_VOL,\n\t\tRT5677_STO1_ADC_L_VOL_SFT, RT5677_STO1_ADC_R_VOL_SFT, 63, 0,\n\t\tadc_vol_tlv),\n\tSOC_DOUBLE_TLV(\"ADC2 Capture Volume\", RT5677_STO2_ADC_DIG_VOL,\n\t\tRT5677_STO1_ADC_L_VOL_SFT, RT5677_STO1_ADC_R_VOL_SFT, 63, 0,\n\t\tadc_vol_tlv),\n\tSOC_DOUBLE_TLV(\"ADC3 Capture Volume\", RT5677_STO3_ADC_DIG_VOL,\n\t\tRT5677_STO1_ADC_L_VOL_SFT, RT5677_STO1_ADC_R_VOL_SFT, 63, 0,\n\t\tadc_vol_tlv),\n\tSOC_DOUBLE_TLV(\"ADC4 Capture Volume\", RT5677_STO4_ADC_DIG_VOL,\n\t\tRT5677_STO1_ADC_L_VOL_SFT, RT5677_STO1_ADC_R_VOL_SFT, 63, 0,\n\t\tadc_vol_tlv),\n\tSOC_DOUBLE_TLV(\"Mono ADC Capture Volume\", RT5677_MONO_ADC_DIG_VOL,\n\t\tRT5677_MONO_ADC_L_VOL_SFT, RT5677_MONO_ADC_R_VOL_SFT, 63, 0,\n\t\tadc_vol_tlv),\n\n\t \n\tSOC_SINGLE_TLV(\"Sidetone Volume\", RT5677_SIDETONE_CTRL,\n\t\tRT5677_ST_VOL_SFT, 31, 0, st_vol_tlv),\n\n\t \n\tSOC_DOUBLE_TLV(\"STO1 ADC Boost Volume\", RT5677_STO1_2_ADC_BST,\n\t\tRT5677_STO1_ADC_L_BST_SFT, RT5677_STO1_ADC_R_BST_SFT, 3, 0,\n\t\tadc_bst_tlv),\n\tSOC_DOUBLE_TLV(\"STO2 ADC Boost Volume\", RT5677_STO1_2_ADC_BST,\n\t\tRT5677_STO2_ADC_L_BST_SFT, RT5677_STO2_ADC_R_BST_SFT, 3, 0,\n\t\tadc_bst_tlv),\n\tSOC_DOUBLE_TLV(\"STO3 ADC Boost Volume\", RT5677_STO3_4_ADC_BST,\n\t\tRT5677_STO3_ADC_L_BST_SFT, RT5677_STO3_ADC_R_BST_SFT, 3, 0,\n\t\tadc_bst_tlv),\n\tSOC_DOUBLE_TLV(\"STO4 ADC Boost Volume\", RT5677_STO3_4_ADC_BST,\n\t\tRT5677_STO4_ADC_L_BST_SFT, RT5677_STO4_ADC_R_BST_SFT, 3, 0,\n\t\tadc_bst_tlv),\n\tSOC_DOUBLE_TLV(\"Mono ADC Boost Volume\", RT5677_ADC_BST_CTRL2,\n\t\tRT5677_MONO_ADC_L_BST_SFT, RT5677_MONO_ADC_R_BST_SFT, 3, 0,\n\t\tadc_bst_tlv),\n\n\tSOC_SINGLE_EXT(\"DSP VAD Switch\", SND_SOC_NOPM, 0, 1, 0,\n\t\trt5677_dsp_vad_get, rt5677_dsp_vad_put),\n};\n\n \nstatic int set_dmic_clk(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\tint idx, rate;\n\n\trate = rt5677->sysclk / rl6231_get_pre_div(rt5677->regmap,\n\t\tRT5677_CLK_TREE_CTRL1, RT5677_I2S_PD1_SFT);\n\tidx = rl6231_calc_dmic_clk(rate);\n\tif (idx < 0)\n\t\tdev_err(component->dev, \"Failed to set DMIC clock\\n\");\n\telse\n\t\tregmap_update_bits(rt5677->regmap, RT5677_DMIC_CTRL1,\n\t\t\tRT5677_DMIC_CLK_MASK, idx << RT5677_DMIC_CLK_SFT);\n\treturn idx;\n}\n\nstatic int is_sys_clk_from_pll(struct snd_soc_dapm_widget *source,\n\t\t\t struct snd_soc_dapm_widget *sink)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(source->dapm);\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\tunsigned int val;\n\n\tregmap_read(rt5677->regmap, RT5677_GLB_CLK1, &val);\n\tval &= RT5677_SCLK_SRC_MASK;\n\tif (val == RT5677_SCLK_SRC_PLL1)\n\t\treturn 1;\n\telse\n\t\treturn 0;\n}\n\nstatic int is_using_asrc(struct snd_soc_dapm_widget *source,\n\t\t\t struct snd_soc_dapm_widget *sink)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(source->dapm);\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\tunsigned int reg, shift, val;\n\n\tif (source->reg == RT5677_ASRC_1) {\n\t\tswitch (source->shift) {\n\t\tcase 12:\n\t\t\treg = RT5677_ASRC_4;\n\t\t\tshift = 0;\n\t\t\tbreak;\n\t\tcase 13:\n\t\t\treg = RT5677_ASRC_4;\n\t\t\tshift = 4;\n\t\t\tbreak;\n\t\tcase 14:\n\t\t\treg = RT5677_ASRC_4;\n\t\t\tshift = 8;\n\t\t\tbreak;\n\t\tcase 15:\n\t\t\treg = RT5677_ASRC_4;\n\t\t\tshift = 12;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\treturn 0;\n\t\t}\n\t} else {\n\t\tswitch (source->shift) {\n\t\tcase 0:\n\t\t\treg = RT5677_ASRC_6;\n\t\t\tshift = 8;\n\t\t\tbreak;\n\t\tcase 1:\n\t\t\treg = RT5677_ASRC_6;\n\t\t\tshift = 12;\n\t\t\tbreak;\n\t\tcase 2:\n\t\t\treg = RT5677_ASRC_5;\n\t\t\tshift = 0;\n\t\t\tbreak;\n\t\tcase 3:\n\t\t\treg = RT5677_ASRC_5;\n\t\t\tshift = 4;\n\t\t\tbreak;\n\t\tcase 4:\n\t\t\treg = RT5677_ASRC_5;\n\t\t\tshift = 8;\n\t\t\tbreak;\n\t\tcase 5:\n\t\t\treg = RT5677_ASRC_5;\n\t\t\tshift = 12;\n\t\t\tbreak;\n\t\tcase 12:\n\t\t\treg = RT5677_ASRC_3;\n\t\t\tshift = 0;\n\t\t\tbreak;\n\t\tcase 13:\n\t\t\treg = RT5677_ASRC_3;\n\t\t\tshift = 4;\n\t\t\tbreak;\n\t\tcase 14:\n\t\t\treg = RT5677_ASRC_3;\n\t\t\tshift = 12;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\treturn 0;\n\t\t}\n\t}\n\n\tregmap_read(rt5677->regmap, reg, &val);\n\tval = (val >> shift) & 0xf;\n\n\tswitch (val) {\n\tcase 1 ... 6:\n\t\treturn 1;\n\tdefault:\n\t\treturn 0;\n\t}\n\n}\n\nstatic int can_use_asrc(struct snd_soc_dapm_widget *source,\n\t\t\t struct snd_soc_dapm_widget *sink)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(source->dapm);\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\n\tif (rt5677->sysclk > rt5677->lrck[RT5677_AIF1] * 384)\n\t\treturn 1;\n\n\treturn 0;\n}\n\n \nint rt5677_sel_asrc_clk_src(struct snd_soc_component *component,\n\t\tunsigned int filter_mask, unsigned int clk_src)\n{\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\tunsigned int asrc3_mask = 0, asrc3_value = 0;\n\tunsigned int asrc4_mask = 0, asrc4_value = 0;\n\tunsigned int asrc5_mask = 0, asrc5_value = 0;\n\tunsigned int asrc6_mask = 0, asrc6_value = 0;\n\tunsigned int asrc7_mask = 0, asrc7_value = 0;\n\tunsigned int asrc8_mask = 0, asrc8_value = 0;\n\n\tswitch (clk_src) {\n\tcase RT5677_CLK_SEL_SYS:\n\tcase RT5677_CLK_SEL_I2S1_ASRC:\n\tcase RT5677_CLK_SEL_I2S2_ASRC:\n\tcase RT5677_CLK_SEL_I2S3_ASRC:\n\tcase RT5677_CLK_SEL_I2S4_ASRC:\n\tcase RT5677_CLK_SEL_I2S5_ASRC:\n\tcase RT5677_CLK_SEL_I2S6_ASRC:\n\tcase RT5677_CLK_SEL_SYS2:\n\tcase RT5677_CLK_SEL_SYS3:\n\tcase RT5677_CLK_SEL_SYS4:\n\tcase RT5677_CLK_SEL_SYS5:\n\tcase RT5677_CLK_SEL_SYS6:\n\tcase RT5677_CLK_SEL_SYS7:\n\t\tbreak;\n\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\t \n\tif (filter_mask & RT5677_DA_STEREO_FILTER) {\n\t\tasrc3_mask |= RT5677_DA_STO_CLK_SEL_MASK;\n\t\tasrc3_value = (asrc3_value & ~RT5677_DA_STO_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5677_DA_STO_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5677_DA_MONO2_L_FILTER) {\n\t\tasrc3_mask |= RT5677_DA_MONO2L_CLK_SEL_MASK;\n\t\tasrc3_value = (asrc3_value & ~RT5677_DA_MONO2L_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5677_DA_MONO2L_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5677_DA_MONO2_R_FILTER) {\n\t\tasrc3_mask |= RT5677_DA_MONO2R_CLK_SEL_MASK;\n\t\tasrc3_value = (asrc3_value & ~RT5677_DA_MONO2R_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5677_DA_MONO2R_CLK_SEL_SFT);\n\t}\n\n\tif (asrc3_mask)\n\t\tregmap_update_bits(rt5677->regmap, RT5677_ASRC_3, asrc3_mask,\n\t\t\tasrc3_value);\n\n\t \n\tif (filter_mask & RT5677_DA_MONO3_L_FILTER) {\n\t\tasrc4_mask |= RT5677_DA_MONO3L_CLK_SEL_MASK;\n\t\tasrc4_value = (asrc4_value & ~RT5677_DA_MONO3L_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5677_DA_MONO3L_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5677_DA_MONO3_R_FILTER) {\n\t\tasrc4_mask |= RT5677_DA_MONO3R_CLK_SEL_MASK;\n\t\tasrc4_value = (asrc4_value & ~RT5677_DA_MONO3R_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5677_DA_MONO3R_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5677_DA_MONO4_L_FILTER) {\n\t\tasrc4_mask |= RT5677_DA_MONO4L_CLK_SEL_MASK;\n\t\tasrc4_value = (asrc4_value & ~RT5677_DA_MONO4L_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5677_DA_MONO4L_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5677_DA_MONO4_R_FILTER) {\n\t\tasrc4_mask |= RT5677_DA_MONO4R_CLK_SEL_MASK;\n\t\tasrc4_value = (asrc4_value & ~RT5677_DA_MONO4R_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5677_DA_MONO4R_CLK_SEL_SFT);\n\t}\n\n\tif (asrc4_mask)\n\t\tregmap_update_bits(rt5677->regmap, RT5677_ASRC_4, asrc4_mask,\n\t\t\tasrc4_value);\n\n\t \n\tif (filter_mask & RT5677_AD_STEREO1_FILTER) {\n\t\tasrc5_mask |= RT5677_AD_STO1_CLK_SEL_MASK;\n\t\tasrc5_value = (asrc5_value & ~RT5677_AD_STO1_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5677_AD_STO1_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5677_AD_STEREO2_FILTER) {\n\t\tasrc5_mask |= RT5677_AD_STO2_CLK_SEL_MASK;\n\t\tasrc5_value = (asrc5_value & ~RT5677_AD_STO2_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5677_AD_STO2_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5677_AD_STEREO3_FILTER) {\n\t\tasrc5_mask |= RT5677_AD_STO3_CLK_SEL_MASK;\n\t\tasrc5_value = (asrc5_value & ~RT5677_AD_STO3_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5677_AD_STO3_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5677_AD_STEREO4_FILTER) {\n\t\tasrc5_mask |= RT5677_AD_STO4_CLK_SEL_MASK;\n\t\tasrc5_value = (asrc5_value & ~RT5677_AD_STO4_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5677_AD_STO4_CLK_SEL_SFT);\n\t}\n\n\tif (asrc5_mask)\n\t\tregmap_update_bits(rt5677->regmap, RT5677_ASRC_5, asrc5_mask,\n\t\t\tasrc5_value);\n\n\t \n\tif (filter_mask & RT5677_AD_MONO_L_FILTER) {\n\t\tasrc6_mask |= RT5677_AD_MONOL_CLK_SEL_MASK;\n\t\tasrc6_value = (asrc6_value & ~RT5677_AD_MONOL_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5677_AD_MONOL_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5677_AD_MONO_R_FILTER) {\n\t\tasrc6_mask |= RT5677_AD_MONOR_CLK_SEL_MASK;\n\t\tasrc6_value = (asrc6_value & ~RT5677_AD_MONOR_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5677_AD_MONOR_CLK_SEL_SFT);\n\t}\n\n\tif (asrc6_mask)\n\t\tregmap_update_bits(rt5677->regmap, RT5677_ASRC_6, asrc6_mask,\n\t\t\tasrc6_value);\n\n\t \n\tif (filter_mask & RT5677_DSP_OB_0_3_FILTER) {\n\t\tasrc7_mask |= RT5677_DSP_OB_0_3_CLK_SEL_MASK;\n\t\tasrc7_value = (asrc7_value & ~RT5677_DSP_OB_0_3_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5677_DSP_OB_0_3_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5677_DSP_OB_4_7_FILTER) {\n\t\tasrc7_mask |= RT5677_DSP_OB_4_7_CLK_SEL_MASK;\n\t\tasrc7_value = (asrc7_value & ~RT5677_DSP_OB_4_7_CLK_SEL_MASK)\n\t\t\t| (clk_src << RT5677_DSP_OB_4_7_CLK_SEL_SFT);\n\t}\n\n\tif (asrc7_mask)\n\t\tregmap_update_bits(rt5677->regmap, RT5677_ASRC_7, asrc7_mask,\n\t\t\tasrc7_value);\n\n\t \n\tif (filter_mask & RT5677_I2S1_SOURCE) {\n\t\tasrc8_mask |= RT5677_I2S1_CLK_SEL_MASK;\n\t\tasrc8_value = (asrc8_value & ~RT5677_I2S1_CLK_SEL_MASK)\n\t\t\t| ((clk_src - 1) << RT5677_I2S1_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5677_I2S2_SOURCE) {\n\t\tasrc8_mask |= RT5677_I2S2_CLK_SEL_MASK;\n\t\tasrc8_value = (asrc8_value & ~RT5677_I2S2_CLK_SEL_MASK)\n\t\t\t| ((clk_src - 1) << RT5677_I2S2_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5677_I2S3_SOURCE) {\n\t\tasrc8_mask |= RT5677_I2S3_CLK_SEL_MASK;\n\t\tasrc8_value = (asrc8_value & ~RT5677_I2S3_CLK_SEL_MASK)\n\t\t\t| ((clk_src - 1) << RT5677_I2S3_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5677_I2S4_SOURCE) {\n\t\tasrc8_mask |= RT5677_I2S4_CLK_SEL_MASK;\n\t\tasrc8_value = (asrc8_value & ~RT5677_I2S4_CLK_SEL_MASK)\n\t\t\t| ((clk_src - 1) << RT5677_I2S4_CLK_SEL_SFT);\n\t}\n\n\tif (asrc8_mask)\n\t\tregmap_update_bits(rt5677->regmap, RT5677_ASRC_8, asrc8_mask,\n\t\t\tasrc8_value);\n\n\treturn 0;\n}\nEXPORT_SYMBOL_GPL(rt5677_sel_asrc_clk_src);\n\nstatic int rt5677_dmic_use_asrc(struct snd_soc_dapm_widget *source,\n\t\t\t struct snd_soc_dapm_widget *sink)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(source->dapm);\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\tunsigned int asrc_setting;\n\n\tswitch (source->shift) {\n\tcase 11:\n\t\tregmap_read(rt5677->regmap, RT5677_ASRC_5, &asrc_setting);\n\t\tasrc_setting = (asrc_setting & RT5677_AD_STO1_CLK_SEL_MASK) >>\n\t\t\t\tRT5677_AD_STO1_CLK_SEL_SFT;\n\t\tbreak;\n\n\tcase 10:\n\t\tregmap_read(rt5677->regmap, RT5677_ASRC_5, &asrc_setting);\n\t\tasrc_setting = (asrc_setting & RT5677_AD_STO2_CLK_SEL_MASK) >>\n\t\t\t\tRT5677_AD_STO2_CLK_SEL_SFT;\n\t\tbreak;\n\n\tcase 9:\n\t\tregmap_read(rt5677->regmap, RT5677_ASRC_5, &asrc_setting);\n\t\tasrc_setting = (asrc_setting & RT5677_AD_STO3_CLK_SEL_MASK) >>\n\t\t\t\tRT5677_AD_STO3_CLK_SEL_SFT;\n\t\tbreak;\n\n\tcase 8:\n\t\tregmap_read(rt5677->regmap, RT5677_ASRC_5, &asrc_setting);\n\t\tasrc_setting = (asrc_setting & RT5677_AD_STO4_CLK_SEL_MASK) >>\n\t\t\tRT5677_AD_STO4_CLK_SEL_SFT;\n\t\tbreak;\n\n\tcase 7:\n\t\tregmap_read(rt5677->regmap, RT5677_ASRC_6, &asrc_setting);\n\t\tasrc_setting = (asrc_setting & RT5677_AD_MONOL_CLK_SEL_MASK) >>\n\t\t\tRT5677_AD_MONOL_CLK_SEL_SFT;\n\t\tbreak;\n\n\tcase 6:\n\t\tregmap_read(rt5677->regmap, RT5677_ASRC_6, &asrc_setting);\n\t\tasrc_setting = (asrc_setting & RT5677_AD_MONOR_CLK_SEL_MASK) >>\n\t\t\tRT5677_AD_MONOR_CLK_SEL_SFT;\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\tif (asrc_setting >= RT5677_CLK_SEL_I2S1_ASRC &&\n\t    asrc_setting <= RT5677_CLK_SEL_I2S6_ASRC)\n\t\treturn 1;\n\n\treturn 0;\n}\n\n \nstatic const struct snd_kcontrol_new rt5677_sto1_adc_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5677_STO1_ADC_MIXER,\n\t\t\tRT5677_M_STO1_ADC_L1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5677_STO1_ADC_MIXER,\n\t\t\tRT5677_M_STO1_ADC_L2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_sto1_adc_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5677_STO1_ADC_MIXER,\n\t\t\tRT5677_M_STO1_ADC_R1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5677_STO1_ADC_MIXER,\n\t\t\tRT5677_M_STO1_ADC_R2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_sto2_adc_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5677_STO2_ADC_MIXER,\n\t\t\tRT5677_M_STO2_ADC_L1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5677_STO2_ADC_MIXER,\n\t\t\tRT5677_M_STO2_ADC_L2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_sto2_adc_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5677_STO2_ADC_MIXER,\n\t\t\tRT5677_M_STO2_ADC_R1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5677_STO2_ADC_MIXER,\n\t\t\tRT5677_M_STO2_ADC_R2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_sto3_adc_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5677_STO3_ADC_MIXER,\n\t\t\tRT5677_M_STO3_ADC_L1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5677_STO3_ADC_MIXER,\n\t\t\tRT5677_M_STO3_ADC_L2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_sto3_adc_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5677_STO3_ADC_MIXER,\n\t\t\tRT5677_M_STO3_ADC_R1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5677_STO3_ADC_MIXER,\n\t\t\tRT5677_M_STO3_ADC_R2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_sto4_adc_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5677_STO4_ADC_MIXER,\n\t\t\tRT5677_M_STO4_ADC_L1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5677_STO4_ADC_MIXER,\n\t\t\tRT5677_M_STO4_ADC_L2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_sto4_adc_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5677_STO4_ADC_MIXER,\n\t\t\tRT5677_M_STO4_ADC_R1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5677_STO4_ADC_MIXER,\n\t\t\tRT5677_M_STO4_ADC_R2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_mono_adc_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5677_MONO_ADC_MIXER,\n\t\t\tRT5677_M_MONO_ADC_L1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5677_MONO_ADC_MIXER,\n\t\t\tRT5677_M_MONO_ADC_L2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_mono_adc_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5677_MONO_ADC_MIXER,\n\t\t\tRT5677_M_MONO_ADC_R1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5677_MONO_ADC_MIXER,\n\t\t\tRT5677_M_MONO_ADC_R2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_dac_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"Stereo ADC Switch\", RT5677_ADC_IF_DSP_DAC1_MIXER,\n\t\t\tRT5677_M_ADDA_MIXER1_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC1 Switch\", RT5677_ADC_IF_DSP_DAC1_MIXER,\n\t\t\tRT5677_M_DAC1_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_dac_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"Stereo ADC Switch\", RT5677_ADC_IF_DSP_DAC1_MIXER,\n\t\t\tRT5677_M_ADDA_MIXER1_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC1 Switch\", RT5677_ADC_IF_DSP_DAC1_MIXER,\n\t\t\tRT5677_M_DAC1_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_sto1_dac_l_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ST L Switch\", RT5677_STO1_DAC_MIXER,\n\t\t\tRT5677_M_ST_DAC1_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DAC1 L Switch\", RT5677_STO1_DAC_MIXER,\n\t\t\tRT5677_M_DAC1_L_STO_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DAC2 L Switch\", RT5677_STO1_DAC_MIXER,\n\t\t\tRT5677_M_DAC2_L_STO_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DAC1 R Switch\", RT5677_STO1_DAC_MIXER,\n\t\t\tRT5677_M_DAC1_R_STO_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_sto1_dac_r_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ST R Switch\", RT5677_STO1_DAC_MIXER,\n\t\t\tRT5677_M_ST_DAC1_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DAC1 R Switch\", RT5677_STO1_DAC_MIXER,\n\t\t\tRT5677_M_DAC1_R_STO_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DAC2 R Switch\", RT5677_STO1_DAC_MIXER,\n\t\t\tRT5677_M_DAC2_R_STO_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DAC1 L Switch\", RT5677_STO1_DAC_MIXER,\n\t\t\tRT5677_M_DAC1_L_STO_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_mono_dac_l_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ST L Switch\", RT5677_MONO_DAC_MIXER,\n\t\t\tRT5677_M_ST_DAC2_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DAC1 L Switch\", RT5677_MONO_DAC_MIXER,\n\t\t\tRT5677_M_DAC1_L_MONO_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DAC2 L Switch\", RT5677_MONO_DAC_MIXER,\n\t\t\tRT5677_M_DAC2_L_MONO_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DAC2 R Switch\", RT5677_MONO_DAC_MIXER,\n\t\t\tRT5677_M_DAC2_R_MONO_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_mono_dac_r_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ST R Switch\", RT5677_MONO_DAC_MIXER,\n\t\t\tRT5677_M_ST_DAC2_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DAC1 R Switch\", RT5677_MONO_DAC_MIXER,\n\t\t\tRT5677_M_DAC1_R_MONO_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DAC2 R Switch\", RT5677_MONO_DAC_MIXER,\n\t\t\tRT5677_M_DAC2_R_MONO_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DAC2 L Switch\", RT5677_MONO_DAC_MIXER,\n\t\t\tRT5677_M_DAC2_L_MONO_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_dd1_l_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"Sto DAC Mix L Switch\", RT5677_DD1_MIXER,\n\t\t\tRT5677_M_STO_L_DD1_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"Mono DAC Mix L Switch\", RT5677_DD1_MIXER,\n\t\t\tRT5677_M_MONO_L_DD1_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DAC3 L Switch\", RT5677_DD1_MIXER,\n\t\t\tRT5677_M_DAC3_L_DD1_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DAC3 R Switch\", RT5677_DD1_MIXER,\n\t\t\tRT5677_M_DAC3_R_DD1_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_dd1_r_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"Sto DAC Mix R Switch\", RT5677_DD1_MIXER,\n\t\t\tRT5677_M_STO_R_DD1_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"Mono DAC Mix R Switch\", RT5677_DD1_MIXER,\n\t\t\tRT5677_M_MONO_R_DD1_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DAC3 R Switch\", RT5677_DD1_MIXER,\n\t\t\tRT5677_M_DAC3_R_DD1_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DAC3 L Switch\", RT5677_DD1_MIXER,\n\t\t\tRT5677_M_DAC3_L_DD1_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_dd2_l_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"Sto DAC Mix L Switch\", RT5677_DD2_MIXER,\n\t\t\tRT5677_M_STO_L_DD2_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"Mono DAC Mix L Switch\", RT5677_DD2_MIXER,\n\t\t\tRT5677_M_MONO_L_DD2_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DAC4 L Switch\", RT5677_DD2_MIXER,\n\t\t\tRT5677_M_DAC4_L_DD2_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DAC4 R Switch\", RT5677_DD2_MIXER,\n\t\t\tRT5677_M_DAC4_R_DD2_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_dd2_r_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"Sto DAC Mix R Switch\", RT5677_DD2_MIXER,\n\t\t\tRT5677_M_STO_R_DD2_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"Mono DAC Mix R Switch\", RT5677_DD2_MIXER,\n\t\t\tRT5677_M_MONO_R_DD2_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DAC4 R Switch\", RT5677_DD2_MIXER,\n\t\t\tRT5677_M_DAC4_R_DD2_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DAC4 L Switch\", RT5677_DD2_MIXER,\n\t\t\tRT5677_M_DAC4_L_DD2_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_ob_01_mix[] = {\n\tSOC_DAPM_SINGLE(\"IB01 Switch\", RT5677_DSP_OUTB_0123_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_01_H_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB23 Switch\", RT5677_DSP_OUTB_0123_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_23_H_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB45 Switch\", RT5677_DSP_OUTB_0123_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_45_H_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB6 Switch\", RT5677_DSP_OUTB_0123_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_6_H_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB7 Switch\", RT5677_DSP_OUTB_0123_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_7_H_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB8 Switch\", RT5677_DSP_OUTB_0123_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_8_H_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB9 Switch\", RT5677_DSP_OUTB_0123_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_9_H_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_ob_23_mix[] = {\n\tSOC_DAPM_SINGLE(\"IB01 Switch\", RT5677_DSP_OUTB_0123_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_01_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB23 Switch\", RT5677_DSP_OUTB_0123_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_23_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB45 Switch\", RT5677_DSP_OUTB_0123_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_45_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB6 Switch\", RT5677_DSP_OUTB_0123_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_6_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB7 Switch\", RT5677_DSP_OUTB_0123_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_7_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB8 Switch\", RT5677_DSP_OUTB_0123_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_8_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB9 Switch\", RT5677_DSP_OUTB_0123_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_9_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_ob_4_mix[] = {\n\tSOC_DAPM_SINGLE(\"IB01 Switch\", RT5677_DSP_OUTB_45_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_01_H_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB23 Switch\", RT5677_DSP_OUTB_45_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_23_H_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB45 Switch\", RT5677_DSP_OUTB_45_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_45_H_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB6 Switch\", RT5677_DSP_OUTB_45_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_6_H_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB7 Switch\", RT5677_DSP_OUTB_45_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_7_H_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB8 Switch\", RT5677_DSP_OUTB_45_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_8_H_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB9 Switch\", RT5677_DSP_OUTB_45_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_9_H_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_ob_5_mix[] = {\n\tSOC_DAPM_SINGLE(\"IB01 Switch\", RT5677_DSP_OUTB_45_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_01_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB23 Switch\", RT5677_DSP_OUTB_45_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_23_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB45 Switch\", RT5677_DSP_OUTB_45_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_45_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB6 Switch\", RT5677_DSP_OUTB_45_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_6_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB7 Switch\", RT5677_DSP_OUTB_45_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_7_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB8 Switch\", RT5677_DSP_OUTB_45_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_8_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB9 Switch\", RT5677_DSP_OUTB_45_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_9_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_ob_6_mix[] = {\n\tSOC_DAPM_SINGLE(\"IB01 Switch\", RT5677_DSP_OUTB_67_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_01_H_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB23 Switch\", RT5677_DSP_OUTB_67_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_23_H_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB45 Switch\", RT5677_DSP_OUTB_67_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_45_H_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB6 Switch\", RT5677_DSP_OUTB_67_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_6_H_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB7 Switch\", RT5677_DSP_OUTB_67_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_7_H_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB8 Switch\", RT5677_DSP_OUTB_67_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_8_H_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB9 Switch\", RT5677_DSP_OUTB_67_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_9_H_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5677_ob_7_mix[] = {\n\tSOC_DAPM_SINGLE(\"IB01 Switch\", RT5677_DSP_OUTB_67_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_01_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB23 Switch\", RT5677_DSP_OUTB_67_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_23_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB45 Switch\", RT5677_DSP_OUTB_67_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_45_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB6 Switch\", RT5677_DSP_OUTB_67_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_6_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB7 Switch\", RT5677_DSP_OUTB_67_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_7_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB8 Switch\", RT5677_DSP_OUTB_67_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_8_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"IB9 Switch\", RT5677_DSP_OUTB_67_MIXER_CTRL,\n\t\t\tRT5677_DSP_IB_9_L_SFT, 1, 1),\n};\n\n\n \n   \nstatic const char * const rt5677_dac1_src[] = {\n\t\"IF1 DAC 01\", \"IF2 DAC 01\", \"IF3 DAC LR\", \"IF4 DAC LR\", \"SLB DAC 01\",\n\t\"OB 01\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_dac1_enum, RT5677_ADC_IF_DSP_DAC1_MIXER,\n\tRT5677_DAC1_L_SEL_SFT, rt5677_dac1_src);\n\nstatic const struct snd_kcontrol_new rt5677_dac1_mux =\n\tSOC_DAPM_ENUM(\"DAC1 Source\", rt5677_dac1_enum);\n\n   \nstatic const char * const rt5677_adda1_src[] = {\n\t\"STO1 ADC MIX\", \"STO2 ADC MIX\", \"OB 67\",\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_adda1_enum, RT5677_ADC_IF_DSP_DAC1_MIXER,\n\tRT5677_ADDA1_SEL_SFT, rt5677_adda1_src);\n\nstatic const struct snd_kcontrol_new rt5677_adda1_mux =\n\tSOC_DAPM_ENUM(\"ADDA1 Source\", rt5677_adda1_enum);\n\n\n   \nstatic const char * const rt5677_dac2l_src[] = {\n\t\"IF1 DAC 2\", \"IF2 DAC 2\", \"IF3 DAC L\", \"IF4 DAC L\", \"SLB DAC 2\",\n\t\"OB 2\",\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_dac2l_enum, RT5677_IF_DSP_DAC2_MIXER,\n\tRT5677_SEL_DAC2_L_SRC_SFT, rt5677_dac2l_src);\n\nstatic const struct snd_kcontrol_new rt5677_dac2_l_mux =\n\tSOC_DAPM_ENUM(\"DAC2 L Source\", rt5677_dac2l_enum);\n\nstatic const char * const rt5677_dac2r_src[] = {\n\t\"IF1 DAC 3\", \"IF2 DAC 3\", \"IF3 DAC R\", \"IF4 DAC R\", \"SLB DAC 3\",\n\t\"OB 3\", \"Haptic Generator\", \"VAD ADC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_dac2r_enum, RT5677_IF_DSP_DAC2_MIXER,\n\tRT5677_SEL_DAC2_R_SRC_SFT, rt5677_dac2r_src);\n\nstatic const struct snd_kcontrol_new rt5677_dac2_r_mux =\n\tSOC_DAPM_ENUM(\"DAC2 R Source\", rt5677_dac2r_enum);\n\n   \nstatic const char * const rt5677_dac3l_src[] = {\n\t\"IF1 DAC 4\", \"IF2 DAC 4\", \"IF3 DAC L\", \"IF4 DAC L\",\n\t\"SLB DAC 4\", \"OB 4\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_dac3l_enum, RT5677_IF_DSP_DAC3_4_MIXER,\n\tRT5677_SEL_DAC3_L_SRC_SFT, rt5677_dac3l_src);\n\nstatic const struct snd_kcontrol_new rt5677_dac3_l_mux =\n\tSOC_DAPM_ENUM(\"DAC3 L Source\", rt5677_dac3l_enum);\n\nstatic const char * const rt5677_dac3r_src[] = {\n\t\"IF1 DAC 5\", \"IF2 DAC 5\", \"IF3 DAC R\", \"IF4 DAC R\",\n\t\"SLB DAC 5\", \"OB 5\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_dac3r_enum, RT5677_IF_DSP_DAC3_4_MIXER,\n\tRT5677_SEL_DAC3_R_SRC_SFT, rt5677_dac3r_src);\n\nstatic const struct snd_kcontrol_new rt5677_dac3_r_mux =\n\tSOC_DAPM_ENUM(\"DAC3 R Source\", rt5677_dac3r_enum);\n\n   \nstatic const char * const rt5677_dac4l_src[] = {\n\t\"IF1 DAC 6\", \"IF2 DAC 6\", \"IF3 DAC L\", \"IF4 DAC L\",\n\t\"SLB DAC 6\", \"OB 6\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_dac4l_enum, RT5677_IF_DSP_DAC3_4_MIXER,\n\tRT5677_SEL_DAC4_L_SRC_SFT, rt5677_dac4l_src);\n\nstatic const struct snd_kcontrol_new rt5677_dac4_l_mux =\n\tSOC_DAPM_ENUM(\"DAC4 L Source\", rt5677_dac4l_enum);\n\nstatic const char * const rt5677_dac4r_src[] = {\n\t\"IF1 DAC 7\", \"IF2 DAC 7\", \"IF3 DAC R\", \"IF4 DAC R\",\n\t\"SLB DAC 7\", \"OB 7\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_dac4r_enum, RT5677_IF_DSP_DAC3_4_MIXER,\n\tRT5677_SEL_DAC4_R_SRC_SFT, rt5677_dac4r_src);\n\nstatic const struct snd_kcontrol_new rt5677_dac4_r_mux =\n\tSOC_DAPM_ENUM(\"DAC4 R Source\", rt5677_dac4r_enum);\n\n   \nstatic const char * const rt5677_iob_bypass_src[] = {\n\t\"Bypass\", \"Pass SRC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_ob01_bypass_src_enum, RT5677_DSP_IN_OUTB_CTRL,\n\tRT5677_SEL_SRC_OB01_SFT, rt5677_iob_bypass_src);\n\nstatic const struct snd_kcontrol_new rt5677_ob01_bypass_src_mux =\n\tSOC_DAPM_ENUM(\"OB01 Bypass Source\", rt5677_ob01_bypass_src_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_ob23_bypass_src_enum, RT5677_DSP_IN_OUTB_CTRL,\n\tRT5677_SEL_SRC_OB23_SFT, rt5677_iob_bypass_src);\n\nstatic const struct snd_kcontrol_new rt5677_ob23_bypass_src_mux =\n\tSOC_DAPM_ENUM(\"OB23 Bypass Source\", rt5677_ob23_bypass_src_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_ib01_bypass_src_enum, RT5677_DSP_IN_OUTB_CTRL,\n\tRT5677_SEL_SRC_IB01_SFT, rt5677_iob_bypass_src);\n\nstatic const struct snd_kcontrol_new rt5677_ib01_bypass_src_mux =\n\tSOC_DAPM_ENUM(\"IB01 Bypass Source\", rt5677_ib01_bypass_src_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_ib23_bypass_src_enum, RT5677_DSP_IN_OUTB_CTRL,\n\tRT5677_SEL_SRC_IB23_SFT, rt5677_iob_bypass_src);\n\nstatic const struct snd_kcontrol_new rt5677_ib23_bypass_src_mux =\n\tSOC_DAPM_ENUM(\"IB23 Bypass Source\", rt5677_ib23_bypass_src_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_ib45_bypass_src_enum, RT5677_DSP_IN_OUTB_CTRL,\n\tRT5677_SEL_SRC_IB45_SFT, rt5677_iob_bypass_src);\n\nstatic const struct snd_kcontrol_new rt5677_ib45_bypass_src_mux =\n\tSOC_DAPM_ENUM(\"IB45 Bypass Source\", rt5677_ib45_bypass_src_enum);\n\n   \nstatic const char * const rt5677_stereo_adc2_src[] = {\n\t\"DD MIX1\", \"DMIC\", \"Stereo DAC MIX\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_stereo1_adc2_enum, RT5677_STO1_ADC_MIXER,\n\tRT5677_SEL_STO1_ADC2_SFT, rt5677_stereo_adc2_src);\n\nstatic const struct snd_kcontrol_new rt5677_sto1_adc2_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC2 Source\", rt5677_stereo1_adc2_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_stereo2_adc2_enum, RT5677_STO2_ADC_MIXER,\n\tRT5677_SEL_STO2_ADC2_SFT, rt5677_stereo_adc2_src);\n\nstatic const struct snd_kcontrol_new rt5677_sto2_adc2_mux =\n\tSOC_DAPM_ENUM(\"Stereo2 ADC2 Source\", rt5677_stereo2_adc2_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_stereo3_adc2_enum, RT5677_STO3_ADC_MIXER,\n\tRT5677_SEL_STO3_ADC2_SFT, rt5677_stereo_adc2_src);\n\nstatic const struct snd_kcontrol_new rt5677_sto3_adc2_mux =\n\tSOC_DAPM_ENUM(\"Stereo3 ADC2 Source\", rt5677_stereo3_adc2_enum);\n\n   \nstatic const char * const rt5677_dmic_src[] = {\n\t\"DMIC1\", \"DMIC2\", \"DMIC3\", \"DMIC4\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_mono_dmic_l_enum, RT5677_MONO_ADC_MIXER,\n\tRT5677_SEL_MONO_DMIC_L_SFT, rt5677_dmic_src);\n\nstatic const struct snd_kcontrol_new rt5677_mono_dmic_l_mux =\n\tSOC_DAPM_ENUM(\"Mono DMIC L Source\", rt5677_mono_dmic_l_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_mono_dmic_r_enum, RT5677_MONO_ADC_MIXER,\n\tRT5677_SEL_MONO_DMIC_R_SFT, rt5677_dmic_src);\n\nstatic const struct snd_kcontrol_new rt5677_mono_dmic_r_mux =\n\tSOC_DAPM_ENUM(\"Mono DMIC R Source\", rt5677_mono_dmic_r_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_stereo1_dmic_enum, RT5677_STO1_ADC_MIXER,\n\tRT5677_SEL_STO1_DMIC_SFT, rt5677_dmic_src);\n\nstatic const struct snd_kcontrol_new rt5677_sto1_dmic_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 DMIC Source\", rt5677_stereo1_dmic_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_stereo2_dmic_enum, RT5677_STO2_ADC_MIXER,\n\tRT5677_SEL_STO2_DMIC_SFT, rt5677_dmic_src);\n\nstatic const struct snd_kcontrol_new rt5677_sto2_dmic_mux =\n\tSOC_DAPM_ENUM(\"Stereo2 DMIC Source\", rt5677_stereo2_dmic_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_stereo3_dmic_enum, RT5677_STO3_ADC_MIXER,\n\tRT5677_SEL_STO3_DMIC_SFT, rt5677_dmic_src);\n\nstatic const struct snd_kcontrol_new rt5677_sto3_dmic_mux =\n\tSOC_DAPM_ENUM(\"Stereo3 DMIC Source\", rt5677_stereo3_dmic_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_stereo4_dmic_enum, RT5677_STO4_ADC_MIXER,\n\tRT5677_SEL_STO4_DMIC_SFT, rt5677_dmic_src);\n\nstatic const struct snd_kcontrol_new rt5677_sto4_dmic_mux =\n\tSOC_DAPM_ENUM(\"Stereo4 DMIC Source\", rt5677_stereo4_dmic_enum);\n\n   \nstatic const char * const rt5677_stereo2_adc_lr_src[] = {\n\t\"L\", \"LR\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_stereo2_adc_lr_enum, RT5677_STO2_ADC_MIXER,\n\tRT5677_SEL_STO2_LR_MIX_SFT, rt5677_stereo2_adc_lr_src);\n\nstatic const struct snd_kcontrol_new rt5677_sto2_adc_lr_mux =\n\tSOC_DAPM_ENUM(\"Stereo2 ADC LR Source\", rt5677_stereo2_adc_lr_enum);\n\n   \nstatic const char * const rt5677_stereo_adc1_src[] = {\n\t\"DD MIX1\", \"ADC1/2\", \"Stereo DAC MIX\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_stereo1_adc1_enum, RT5677_STO1_ADC_MIXER,\n\tRT5677_SEL_STO1_ADC1_SFT, rt5677_stereo_adc1_src);\n\nstatic const struct snd_kcontrol_new rt5677_sto1_adc1_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC1 Source\", rt5677_stereo1_adc1_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_stereo2_adc1_enum, RT5677_STO2_ADC_MIXER,\n\tRT5677_SEL_STO2_ADC1_SFT, rt5677_stereo_adc1_src);\n\nstatic const struct snd_kcontrol_new rt5677_sto2_adc1_mux =\n\tSOC_DAPM_ENUM(\"Stereo2 ADC1 Source\", rt5677_stereo2_adc1_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_stereo3_adc1_enum, RT5677_STO3_ADC_MIXER,\n\tRT5677_SEL_STO3_ADC1_SFT, rt5677_stereo_adc1_src);\n\nstatic const struct snd_kcontrol_new rt5677_sto3_adc1_mux =\n\tSOC_DAPM_ENUM(\"Stereo3 ADC1 Source\", rt5677_stereo3_adc1_enum);\n\n   \nstatic const char * const rt5677_mono_adc2_l_src[] = {\n\t\"DD MIX1L\", \"DMIC\", \"MONO DAC MIXL\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_mono_adc2_l_enum, RT5677_MONO_ADC_MIXER,\n\tRT5677_SEL_MONO_ADC_L2_SFT, rt5677_mono_adc2_l_src);\n\nstatic const struct snd_kcontrol_new rt5677_mono_adc2_l_mux =\n\tSOC_DAPM_ENUM(\"Mono ADC2 L Source\", rt5677_mono_adc2_l_enum);\n\n   \nstatic const char * const rt5677_mono_adc1_l_src[] = {\n\t\"DD MIX1L\", \"ADC1\", \"MONO DAC MIXL\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_mono_adc1_l_enum, RT5677_MONO_ADC_MIXER,\n\tRT5677_SEL_MONO_ADC_L1_SFT, rt5677_mono_adc1_l_src);\n\nstatic const struct snd_kcontrol_new rt5677_mono_adc1_l_mux =\n\tSOC_DAPM_ENUM(\"Mono ADC1 L Source\", rt5677_mono_adc1_l_enum);\n\n   \nstatic const char * const rt5677_mono_adc2_r_src[] = {\n\t\"DD MIX1R\", \"DMIC\", \"MONO DAC MIXR\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_mono_adc2_r_enum, RT5677_MONO_ADC_MIXER,\n\tRT5677_SEL_MONO_ADC_R2_SFT, rt5677_mono_adc2_r_src);\n\nstatic const struct snd_kcontrol_new rt5677_mono_adc2_r_mux =\n\tSOC_DAPM_ENUM(\"Mono ADC2 R Source\", rt5677_mono_adc2_r_enum);\n\n   \nstatic const char * const rt5677_mono_adc1_r_src[] = {\n\t\"DD MIX1R\", \"ADC2\", \"MONO DAC MIXR\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_mono_adc1_r_enum, RT5677_MONO_ADC_MIXER,\n\tRT5677_SEL_MONO_ADC_R1_SFT, rt5677_mono_adc1_r_src);\n\nstatic const struct snd_kcontrol_new rt5677_mono_adc1_r_mux =\n\tSOC_DAPM_ENUM(\"Mono ADC1 R Source\", rt5677_mono_adc1_r_enum);\n\n   \nstatic const char * const rt5677_stereo4_adc2_src[] = {\n\t\"DD MIX1\", \"DMIC\", \"DD MIX2\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_stereo4_adc2_enum, RT5677_STO4_ADC_MIXER,\n\tRT5677_SEL_STO4_ADC2_SFT, rt5677_stereo4_adc2_src);\n\nstatic const struct snd_kcontrol_new rt5677_sto4_adc2_mux =\n\tSOC_DAPM_ENUM(\"Stereo4 ADC2 Source\", rt5677_stereo4_adc2_enum);\n\n\n   \nstatic const char * const rt5677_stereo4_adc1_src[] = {\n\t\"DD MIX1\", \"ADC1/2\", \"DD MIX2\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_stereo4_adc1_enum, RT5677_STO4_ADC_MIXER,\n\tRT5677_SEL_STO4_ADC1_SFT, rt5677_stereo4_adc1_src);\n\nstatic const struct snd_kcontrol_new rt5677_sto4_adc1_mux =\n\tSOC_DAPM_ENUM(\"Stereo4 ADC1 Source\", rt5677_stereo4_adc1_enum);\n\n   \nstatic const char * const rt5677_inbound01_src[] = {\n\t\"IF1 DAC 01\", \"IF2 DAC 01\", \"SLB DAC 01\", \"STO1 ADC MIX\",\n\t\"VAD ADC/DAC1 FS\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_inbound01_enum, RT5677_DSP_INB_CTRL1,\n\tRT5677_IB01_SRC_SFT, rt5677_inbound01_src);\n\nstatic const struct snd_kcontrol_new rt5677_ib01_src_mux =\n\tSOC_DAPM_ENUM(\"InBound0/1 Source\", rt5677_inbound01_enum);\n\n   \nstatic const char * const rt5677_inbound23_src[] = {\n\t\"IF1 DAC 23\", \"IF2 DAC 23\", \"SLB DAC 23\", \"STO2 ADC MIX\",\n\t\"DAC1 FS\", \"IF4 DAC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_inbound23_enum, RT5677_DSP_INB_CTRL1,\n\tRT5677_IB23_SRC_SFT, rt5677_inbound23_src);\n\nstatic const struct snd_kcontrol_new rt5677_ib23_src_mux =\n\tSOC_DAPM_ENUM(\"InBound2/3 Source\", rt5677_inbound23_enum);\n\n   \nstatic const char * const rt5677_inbound45_src[] = {\n\t\"IF1 DAC 45\", \"IF2 DAC 45\", \"SLB DAC 45\", \"STO3 ADC MIX\",\n\t\"IF3 DAC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_inbound45_enum, RT5677_DSP_INB_CTRL1,\n\tRT5677_IB45_SRC_SFT, rt5677_inbound45_src);\n\nstatic const struct snd_kcontrol_new rt5677_ib45_src_mux =\n\tSOC_DAPM_ENUM(\"InBound4/5 Source\", rt5677_inbound45_enum);\n\n   \nstatic const char * const rt5677_inbound6_src[] = {\n\t\"IF1 DAC 6\", \"IF2 DAC 6\", \"SLB DAC 6\", \"STO4 ADC MIX L\",\n\t\"IF4 DAC L\", \"STO1 ADC MIX L\", \"STO2 ADC MIX L\", \"STO3 ADC MIX L\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_inbound6_enum, RT5677_DSP_INB_CTRL1,\n\tRT5677_IB6_SRC_SFT, rt5677_inbound6_src);\n\nstatic const struct snd_kcontrol_new rt5677_ib6_src_mux =\n\tSOC_DAPM_ENUM(\"InBound6 Source\", rt5677_inbound6_enum);\n\n   \nstatic const char * const rt5677_inbound7_src[] = {\n\t\"IF1 DAC 7\", \"IF2 DAC 7\", \"SLB DAC 7\", \"STO4 ADC MIX R\",\n\t\"IF4 DAC R\", \"STO1 ADC MIX R\", \"STO2 ADC MIX R\", \"STO3 ADC MIX R\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_inbound7_enum, RT5677_DSP_INB_CTRL2,\n\tRT5677_IB7_SRC_SFT, rt5677_inbound7_src);\n\nstatic const struct snd_kcontrol_new rt5677_ib7_src_mux =\n\tSOC_DAPM_ENUM(\"InBound7 Source\", rt5677_inbound7_enum);\n\n   \nstatic const char * const rt5677_inbound8_src[] = {\n\t\"STO1 ADC MIX L\", \"STO2 ADC MIX L\", \"STO3 ADC MIX L\", \"STO4 ADC MIX L\",\n\t\"MONO ADC MIX L\", \"DACL1 FS\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_inbound8_enum, RT5677_DSP_INB_CTRL2,\n\tRT5677_IB8_SRC_SFT, rt5677_inbound8_src);\n\nstatic const struct snd_kcontrol_new rt5677_ib8_src_mux =\n\tSOC_DAPM_ENUM(\"InBound8 Source\", rt5677_inbound8_enum);\n\n   \nstatic const char * const rt5677_inbound9_src[] = {\n\t\"STO1 ADC MIX R\", \"STO2 ADC MIX R\", \"STO3 ADC MIX R\", \"STO4 ADC MIX R\",\n\t\"MONO ADC MIX R\", \"DACR1 FS\", \"DAC1 FS\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_inbound9_enum, RT5677_DSP_INB_CTRL2,\n\tRT5677_IB9_SRC_SFT, rt5677_inbound9_src);\n\nstatic const struct snd_kcontrol_new rt5677_ib9_src_mux =\n\tSOC_DAPM_ENUM(\"InBound9 Source\", rt5677_inbound9_enum);\n\n   \nstatic const char * const rt5677_vad_src[] = {\n\t\"STO1 ADC MIX L\", \"MONO ADC MIX L\", \"MONO ADC MIX R\", \"STO2 ADC MIX L\",\n\t\"STO3 ADC MIX L\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_vad_enum, RT5677_VAD_CTRL4,\n\tRT5677_VAD_SRC_SFT, rt5677_vad_src);\n\nstatic const struct snd_kcontrol_new rt5677_vad_src_mux =\n\tSOC_DAPM_ENUM(\"VAD Source\", rt5677_vad_enum);\n\n   \nstatic const char * const rt5677_sidetone_src[] = {\n\t\"DMIC1 L\", \"DMIC2 L\", \"DMIC3 L\", \"DMIC4 L\", \"ADC1\", \"ADC2\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_sidetone_enum, RT5677_SIDETONE_CTRL,\n\tRT5677_ST_SEL_SFT, rt5677_sidetone_src);\n\nstatic const struct snd_kcontrol_new rt5677_sidetone_mux =\n\tSOC_DAPM_ENUM(\"Sidetone Source\", rt5677_sidetone_enum);\n\n   \nstatic const char * const rt5677_dac12_src[] = {\n\t\"STO1 DAC MIX\", \"MONO DAC MIX\", \"DD MIX1\", \"DD MIX2\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_dac12_enum, RT5677_ANA_DAC1_2_3_SRC,\n\tRT5677_ANA_DAC1_2_SRC_SEL_SFT, rt5677_dac12_src);\n\nstatic const struct snd_kcontrol_new rt5677_dac12_mux =\n\tSOC_DAPM_ENUM(\"Analog DAC1/2 Source\", rt5677_dac12_enum);\n\n   \nstatic const char * const rt5677_dac3_src[] = {\n\t\"MONO DAC MIXL\", \"MONO DAC MIXR\", \"DD MIX1L\", \"DD MIX2L\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_dac3_enum, RT5677_ANA_DAC1_2_3_SRC,\n\tRT5677_ANA_DAC3_SRC_SEL_SFT, rt5677_dac3_src);\n\nstatic const struct snd_kcontrol_new rt5677_dac3_mux =\n\tSOC_DAPM_ENUM(\"Analog DAC3 Source\", rt5677_dac3_enum);\n\n   \nstatic const char * const rt5677_pdm_src[] = {\n\t\"STO1 DAC MIX\", \"MONO DAC MIX\", \"DD MIX1\", \"DD MIX2\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_pdm1_l_enum, RT5677_PDM_OUT_CTRL,\n\tRT5677_SEL_PDM1_L_SFT, rt5677_pdm_src);\n\nstatic const struct snd_kcontrol_new rt5677_pdm1_l_mux =\n\tSOC_DAPM_ENUM(\"PDM1 Source\", rt5677_pdm1_l_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_pdm2_l_enum, RT5677_PDM_OUT_CTRL,\n\tRT5677_SEL_PDM2_L_SFT, rt5677_pdm_src);\n\nstatic const struct snd_kcontrol_new rt5677_pdm2_l_mux =\n\tSOC_DAPM_ENUM(\"PDM2 Source\", rt5677_pdm2_l_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_pdm1_r_enum, RT5677_PDM_OUT_CTRL,\n\tRT5677_SEL_PDM1_R_SFT, rt5677_pdm_src);\n\nstatic const struct snd_kcontrol_new rt5677_pdm1_r_mux =\n\tSOC_DAPM_ENUM(\"PDM1 Source\", rt5677_pdm1_r_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_pdm2_r_enum, RT5677_PDM_OUT_CTRL,\n\tRT5677_SEL_PDM2_R_SFT, rt5677_pdm_src);\n\nstatic const struct snd_kcontrol_new rt5677_pdm2_r_mux =\n\tSOC_DAPM_ENUM(\"PDM2 Source\", rt5677_pdm2_r_enum);\n\n   \nstatic const char * const rt5677_if12_adc1_src[] = {\n\t\"STO1 ADC MIX\", \"OB01\", \"VAD ADC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if1_adc1_enum, RT5677_TDM1_CTRL2,\n\tRT5677_IF1_ADC1_SFT, rt5677_if12_adc1_src);\n\nstatic const struct snd_kcontrol_new rt5677_if1_adc1_mux =\n\tSOC_DAPM_ENUM(\"IF1 ADC1 Source\", rt5677_if1_adc1_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if2_adc1_enum, RT5677_TDM2_CTRL2,\n\tRT5677_IF2_ADC1_SFT, rt5677_if12_adc1_src);\n\nstatic const struct snd_kcontrol_new rt5677_if2_adc1_mux =\n\tSOC_DAPM_ENUM(\"IF2 ADC1 Source\", rt5677_if2_adc1_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_slb_adc1_enum, RT5677_SLIMBUS_RX,\n\tRT5677_SLB_ADC1_SFT, rt5677_if12_adc1_src);\n\nstatic const struct snd_kcontrol_new rt5677_slb_adc1_mux =\n\tSOC_DAPM_ENUM(\"SLB ADC1 Source\", rt5677_slb_adc1_enum);\n\n   \nstatic const char * const rt5677_if12_adc2_src[] = {\n\t\"STO2 ADC MIX\", \"OB23\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if1_adc2_enum, RT5677_TDM1_CTRL2,\n\tRT5677_IF1_ADC2_SFT, rt5677_if12_adc2_src);\n\nstatic const struct snd_kcontrol_new rt5677_if1_adc2_mux =\n\tSOC_DAPM_ENUM(\"IF1 ADC2 Source\", rt5677_if1_adc2_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if2_adc2_enum, RT5677_TDM2_CTRL2,\n\tRT5677_IF2_ADC2_SFT, rt5677_if12_adc2_src);\n\nstatic const struct snd_kcontrol_new rt5677_if2_adc2_mux =\n\tSOC_DAPM_ENUM(\"IF2 ADC2 Source\", rt5677_if2_adc2_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_slb_adc2_enum, RT5677_SLIMBUS_RX,\n\tRT5677_SLB_ADC2_SFT, rt5677_if12_adc2_src);\n\nstatic const struct snd_kcontrol_new rt5677_slb_adc2_mux =\n\tSOC_DAPM_ENUM(\"SLB ADC2 Source\", rt5677_slb_adc2_enum);\n\n   \nstatic const char * const rt5677_if12_adc3_src[] = {\n\t\"STO3 ADC MIX\", \"MONO ADC MIX\", \"OB45\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if1_adc3_enum, RT5677_TDM1_CTRL2,\n\tRT5677_IF1_ADC3_SFT, rt5677_if12_adc3_src);\n\nstatic const struct snd_kcontrol_new rt5677_if1_adc3_mux =\n\tSOC_DAPM_ENUM(\"IF1 ADC3 Source\", rt5677_if1_adc3_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if2_adc3_enum, RT5677_TDM2_CTRL2,\n\tRT5677_IF2_ADC3_SFT, rt5677_if12_adc3_src);\n\nstatic const struct snd_kcontrol_new rt5677_if2_adc3_mux =\n\tSOC_DAPM_ENUM(\"IF2 ADC3 Source\", rt5677_if2_adc3_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_slb_adc3_enum, RT5677_SLIMBUS_RX,\n\tRT5677_SLB_ADC3_SFT, rt5677_if12_adc3_src);\n\nstatic const struct snd_kcontrol_new rt5677_slb_adc3_mux =\n\tSOC_DAPM_ENUM(\"SLB ADC3 Source\", rt5677_slb_adc3_enum);\n\n   \nstatic const char * const rt5677_if12_adc4_src[] = {\n\t\"STO4 ADC MIX\", \"OB67\", \"OB01\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if1_adc4_enum, RT5677_TDM1_CTRL2,\n\tRT5677_IF1_ADC4_SFT, rt5677_if12_adc4_src);\n\nstatic const struct snd_kcontrol_new rt5677_if1_adc4_mux =\n\tSOC_DAPM_ENUM(\"IF1 ADC4 Source\", rt5677_if1_adc4_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if2_adc4_enum, RT5677_TDM2_CTRL2,\n\tRT5677_IF2_ADC4_SFT, rt5677_if12_adc4_src);\n\nstatic const struct snd_kcontrol_new rt5677_if2_adc4_mux =\n\tSOC_DAPM_ENUM(\"IF2 ADC4 Source\", rt5677_if2_adc4_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_slb_adc4_enum, RT5677_SLIMBUS_RX,\n\tRT5677_SLB_ADC4_SFT, rt5677_if12_adc4_src);\n\nstatic const struct snd_kcontrol_new rt5677_slb_adc4_mux =\n\tSOC_DAPM_ENUM(\"SLB ADC4 Source\", rt5677_slb_adc4_enum);\n\n   \nstatic const char * const rt5677_if34_adc_src[] = {\n\t\"STO1 ADC MIX\", \"STO2 ADC MIX\", \"STO3 ADC MIX\", \"STO4 ADC MIX\",\n\t\"MONO ADC MIX\", \"OB01\", \"OB23\", \"VAD ADC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if3_adc_enum, RT5677_IF3_DATA,\n\tRT5677_IF3_ADC_IN_SFT, rt5677_if34_adc_src);\n\nstatic const struct snd_kcontrol_new rt5677_if3_adc_mux =\n\tSOC_DAPM_ENUM(\"IF3 ADC Source\", rt5677_if3_adc_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if4_adc_enum, RT5677_IF4_DATA,\n\tRT5677_IF4_ADC_IN_SFT, rt5677_if34_adc_src);\n\nstatic const struct snd_kcontrol_new rt5677_if4_adc_mux =\n\tSOC_DAPM_ENUM(\"IF4 ADC Source\", rt5677_if4_adc_enum);\n\n   \nstatic const char * const rt5677_if12_adc_swap_src[] = {\n\t\"L/R\", \"R/L\", \"L/L\", \"R/R\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if1_adc1_swap_enum, RT5677_TDM1_CTRL1,\n\tRT5677_IF1_ADC1_SWAP_SFT, rt5677_if12_adc_swap_src);\n\nstatic const struct snd_kcontrol_new rt5677_if1_adc1_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1 ADC1 Swap Source\", rt5677_if1_adc1_swap_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if1_adc2_swap_enum, RT5677_TDM1_CTRL1,\n\tRT5677_IF1_ADC2_SWAP_SFT, rt5677_if12_adc_swap_src);\n\nstatic const struct snd_kcontrol_new rt5677_if1_adc2_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1 ADC2 Swap Source\", rt5677_if1_adc2_swap_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if1_adc3_swap_enum, RT5677_TDM1_CTRL1,\n\tRT5677_IF1_ADC3_SWAP_SFT, rt5677_if12_adc_swap_src);\n\nstatic const struct snd_kcontrol_new rt5677_if1_adc3_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1 ADC3 Swap Source\", rt5677_if1_adc3_swap_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if1_adc4_swap_enum, RT5677_TDM1_CTRL1,\n\tRT5677_IF1_ADC4_SWAP_SFT, rt5677_if12_adc_swap_src);\n\nstatic const struct snd_kcontrol_new rt5677_if1_adc4_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1 ADC4 Swap Source\", rt5677_if1_adc4_swap_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if2_adc1_swap_enum, RT5677_TDM2_CTRL1,\n\tRT5677_IF1_ADC2_SWAP_SFT, rt5677_if12_adc_swap_src);\n\nstatic const struct snd_kcontrol_new rt5677_if2_adc1_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1 ADC2 Swap Source\", rt5677_if2_adc1_swap_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if2_adc2_swap_enum, RT5677_TDM2_CTRL1,\n\tRT5677_IF2_ADC2_SWAP_SFT, rt5677_if12_adc_swap_src);\n\nstatic const struct snd_kcontrol_new rt5677_if2_adc2_swap_mux =\n\tSOC_DAPM_ENUM(\"IF2 ADC2 Swap Source\", rt5677_if2_adc2_swap_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if2_adc3_swap_enum, RT5677_TDM2_CTRL1,\n\tRT5677_IF2_ADC3_SWAP_SFT, rt5677_if12_adc_swap_src);\n\nstatic const struct snd_kcontrol_new rt5677_if2_adc3_swap_mux =\n\tSOC_DAPM_ENUM(\"IF2 ADC3 Swap Source\", rt5677_if2_adc3_swap_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if2_adc4_swap_enum, RT5677_TDM2_CTRL1,\n\tRT5677_IF2_ADC4_SWAP_SFT, rt5677_if12_adc_swap_src);\n\nstatic const struct snd_kcontrol_new rt5677_if2_adc4_swap_mux =\n\tSOC_DAPM_ENUM(\"IF2 ADC4 Swap Source\", rt5677_if2_adc4_swap_enum);\n\n   \nstatic const char * const rt5677_if1_adc_tdm_swap_src[] = {\n\t\"1/2/3/4\", \"2/1/3/4\", \"2/3/1/4\", \"4/1/2/3\", \"1/3/2/4\", \"1/4/2/3\",\n\t\"3/1/2/4\", \"3/4/1/2\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if1_adc_tdm_swap_enum, RT5677_TDM1_CTRL2,\n\tRT5677_IF1_ADC_CTRL_SFT, rt5677_if1_adc_tdm_swap_src);\n\nstatic const struct snd_kcontrol_new rt5677_if1_adc_tdm_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1 ADC TDM Swap Source\", rt5677_if1_adc_tdm_swap_enum);\n\n   \nstatic const char * const rt5677_if2_adc_tdm_swap_src[] = {\n\t\"1/2/3/4\", \"2/1/3/4\", \"3/1/2/4\", \"4/1/2/3\", \"1/3/2/4\", \"1/4/2/3\",\n\t\"2/3/1/4\", \"3/4/1/2\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if2_adc_tdm_swap_enum, RT5677_TDM2_CTRL2,\n\tRT5677_IF2_ADC_CTRL_SFT, rt5677_if2_adc_tdm_swap_src);\n\nstatic const struct snd_kcontrol_new rt5677_if2_adc_tdm_swap_mux =\n\tSOC_DAPM_ENUM(\"IF2 ADC TDM Swap Source\", rt5677_if2_adc_tdm_swap_enum);\n\n   \nstatic const char * const rt5677_if12_dac_tdm_sel_src[] = {\n\t\"Slot0\", \"Slot1\", \"Slot2\", \"Slot3\", \"Slot4\", \"Slot5\", \"Slot6\", \"Slot7\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if1_dac0_tdm_sel_enum, RT5677_TDM1_CTRL4,\n\tRT5677_IF1_DAC0_SFT, rt5677_if12_dac_tdm_sel_src);\n\nstatic const struct snd_kcontrol_new rt5677_if1_dac0_tdm_sel_mux =\n\tSOC_DAPM_ENUM(\"IF1 DAC0 TDM Source\", rt5677_if1_dac0_tdm_sel_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if1_dac1_tdm_sel_enum, RT5677_TDM1_CTRL4,\n\tRT5677_IF1_DAC1_SFT, rt5677_if12_dac_tdm_sel_src);\n\nstatic const struct snd_kcontrol_new rt5677_if1_dac1_tdm_sel_mux =\n\tSOC_DAPM_ENUM(\"IF1 DAC1 TDM Source\", rt5677_if1_dac1_tdm_sel_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if1_dac2_tdm_sel_enum, RT5677_TDM1_CTRL4,\n\tRT5677_IF1_DAC2_SFT, rt5677_if12_dac_tdm_sel_src);\n\nstatic const struct snd_kcontrol_new rt5677_if1_dac2_tdm_sel_mux =\n\tSOC_DAPM_ENUM(\"IF1 DAC2 TDM Source\", rt5677_if1_dac2_tdm_sel_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if1_dac3_tdm_sel_enum, RT5677_TDM1_CTRL4,\n\tRT5677_IF1_DAC3_SFT, rt5677_if12_dac_tdm_sel_src);\n\nstatic const struct snd_kcontrol_new rt5677_if1_dac3_tdm_sel_mux =\n\tSOC_DAPM_ENUM(\"IF1 DAC3 TDM Source\", rt5677_if1_dac3_tdm_sel_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if1_dac4_tdm_sel_enum, RT5677_TDM1_CTRL5,\n\tRT5677_IF1_DAC4_SFT, rt5677_if12_dac_tdm_sel_src);\n\nstatic const struct snd_kcontrol_new rt5677_if1_dac4_tdm_sel_mux =\n\tSOC_DAPM_ENUM(\"IF1 DAC4 TDM Source\", rt5677_if1_dac4_tdm_sel_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if1_dac5_tdm_sel_enum, RT5677_TDM1_CTRL5,\n\tRT5677_IF1_DAC5_SFT, rt5677_if12_dac_tdm_sel_src);\n\nstatic const struct snd_kcontrol_new rt5677_if1_dac5_tdm_sel_mux =\n\tSOC_DAPM_ENUM(\"IF1 DAC5 TDM Source\", rt5677_if1_dac5_tdm_sel_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if1_dac6_tdm_sel_enum, RT5677_TDM1_CTRL5,\n\tRT5677_IF1_DAC6_SFT, rt5677_if12_dac_tdm_sel_src);\n\nstatic const struct snd_kcontrol_new rt5677_if1_dac6_tdm_sel_mux =\n\tSOC_DAPM_ENUM(\"IF1 DAC6 TDM Source\", rt5677_if1_dac6_tdm_sel_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if1_dac7_tdm_sel_enum, RT5677_TDM1_CTRL5,\n\tRT5677_IF1_DAC7_SFT, rt5677_if12_dac_tdm_sel_src);\n\nstatic const struct snd_kcontrol_new rt5677_if1_dac7_tdm_sel_mux =\n\tSOC_DAPM_ENUM(\"IF1 DAC7 TDM Source\", rt5677_if1_dac7_tdm_sel_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if2_dac0_tdm_sel_enum, RT5677_TDM2_CTRL4,\n\tRT5677_IF2_DAC0_SFT, rt5677_if12_dac_tdm_sel_src);\n\nstatic const struct snd_kcontrol_new rt5677_if2_dac0_tdm_sel_mux =\n\tSOC_DAPM_ENUM(\"IF2 DAC0 TDM Source\", rt5677_if2_dac0_tdm_sel_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if2_dac1_tdm_sel_enum, RT5677_TDM2_CTRL4,\n\tRT5677_IF2_DAC1_SFT, rt5677_if12_dac_tdm_sel_src);\n\nstatic const struct snd_kcontrol_new rt5677_if2_dac1_tdm_sel_mux =\n\tSOC_DAPM_ENUM(\"IF2 DAC1 TDM Source\", rt5677_if2_dac1_tdm_sel_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if2_dac2_tdm_sel_enum, RT5677_TDM2_CTRL4,\n\tRT5677_IF2_DAC2_SFT, rt5677_if12_dac_tdm_sel_src);\n\nstatic const struct snd_kcontrol_new rt5677_if2_dac2_tdm_sel_mux =\n\tSOC_DAPM_ENUM(\"IF2 DAC2 TDM Source\", rt5677_if2_dac2_tdm_sel_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if2_dac3_tdm_sel_enum, RT5677_TDM2_CTRL4,\n\tRT5677_IF2_DAC3_SFT, rt5677_if12_dac_tdm_sel_src);\n\nstatic const struct snd_kcontrol_new rt5677_if2_dac3_tdm_sel_mux =\n\tSOC_DAPM_ENUM(\"IF2 DAC3 TDM Source\", rt5677_if2_dac3_tdm_sel_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if2_dac4_tdm_sel_enum, RT5677_TDM2_CTRL5,\n\tRT5677_IF2_DAC4_SFT, rt5677_if12_dac_tdm_sel_src);\n\nstatic const struct snd_kcontrol_new rt5677_if2_dac4_tdm_sel_mux =\n\tSOC_DAPM_ENUM(\"IF2 DAC4 TDM Source\", rt5677_if2_dac4_tdm_sel_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if2_dac5_tdm_sel_enum, RT5677_TDM2_CTRL5,\n\tRT5677_IF2_DAC5_SFT, rt5677_if12_dac_tdm_sel_src);\n\nstatic const struct snd_kcontrol_new rt5677_if2_dac5_tdm_sel_mux =\n\tSOC_DAPM_ENUM(\"IF2 DAC5 TDM Source\", rt5677_if2_dac5_tdm_sel_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if2_dac6_tdm_sel_enum, RT5677_TDM2_CTRL5,\n\tRT5677_IF2_DAC6_SFT, rt5677_if12_dac_tdm_sel_src);\n\nstatic const struct snd_kcontrol_new rt5677_if2_dac6_tdm_sel_mux =\n\tSOC_DAPM_ENUM(\"IF2 DAC6 TDM Source\", rt5677_if2_dac6_tdm_sel_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5677_if2_dac7_tdm_sel_enum, RT5677_TDM2_CTRL5,\n\tRT5677_IF2_DAC7_SFT, rt5677_if12_dac_tdm_sel_src);\n\nstatic const struct snd_kcontrol_new rt5677_if2_dac7_tdm_sel_mux =\n\tSOC_DAPM_ENUM(\"IF2 DAC7 TDM Source\", rt5677_if2_dac7_tdm_sel_enum);\n\nstatic int rt5677_bst1_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tregmap_update_bits(rt5677->regmap, RT5677_PWR_ANLG2,\n\t\t\tRT5677_PWR_BST1_P, RT5677_PWR_BST1_P);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\tregmap_update_bits(rt5677->regmap, RT5677_PWR_ANLG2,\n\t\t\tRT5677_PWR_BST1_P, 0);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5677_bst2_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tregmap_update_bits(rt5677->regmap, RT5677_PWR_ANLG2,\n\t\t\tRT5677_PWR_BST2_P, RT5677_PWR_BST2_P);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\tregmap_update_bits(rt5677->regmap, RT5677_PWR_ANLG2,\n\t\t\tRT5677_PWR_BST2_P, 0);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5677_set_pll1_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tregmap_update_bits(rt5677->regmap, RT5677_PLL1_CTRL2, 0x2, 0x2);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tregmap_update_bits(rt5677->regmap, RT5677_PLL1_CTRL2, 0x2, 0x0);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5677_set_pll2_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tregmap_update_bits(rt5677->regmap, RT5677_PLL2_CTRL2, 0x2, 0x2);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tregmap_update_bits(rt5677->regmap, RT5677_PLL2_CTRL2, 0x2, 0x0);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5677_set_micbias1_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tregmap_update_bits(rt5677->regmap, RT5677_PWR_ANLG2,\n\t\t\tRT5677_PWR_CLK_MB1 | RT5677_PWR_PP_MB1 |\n\t\t\tRT5677_PWR_CLK_MB, RT5677_PWR_CLK_MB1 |\n\t\t\tRT5677_PWR_PP_MB1 | RT5677_PWR_CLK_MB);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\tregmap_update_bits(rt5677->regmap, RT5677_PWR_ANLG2,\n\t\t\tRT5677_PWR_CLK_MB1 | RT5677_PWR_PP_MB1 |\n\t\t\tRT5677_PWR_CLK_MB, 0);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5677_if1_adc_tdm_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\tunsigned int value;\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tregmap_read(rt5677->regmap, RT5677_TDM1_CTRL2, &value);\n\t\tif (value & RT5677_IF1_ADC_CTRL_MASK)\n\t\t\tregmap_update_bits(rt5677->regmap, RT5677_TDM1_CTRL1,\n\t\t\t\tRT5677_IF1_ADC_MODE_MASK,\n\t\t\t\tRT5677_IF1_ADC_MODE_TDM);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5677_if2_adc_tdm_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\tunsigned int value;\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tregmap_read(rt5677->regmap, RT5677_TDM2_CTRL2, &value);\n\t\tif (value & RT5677_IF2_ADC_CTRL_MASK)\n\t\t\tregmap_update_bits(rt5677->regmap, RT5677_TDM2_CTRL1,\n\t\t\t\tRT5677_IF2_ADC_MODE_MASK,\n\t\t\t\tRT5677_IF2_ADC_MODE_TDM);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5677_vref_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tif (snd_soc_component_get_bias_level(component) != SND_SOC_BIAS_ON &&\n\t\t\t!rt5677->is_vref_slow) {\n\t\t\tmdelay(20);\n\t\t\tregmap_update_bits(rt5677->regmap, RT5677_PWR_ANLG1,\n\t\t\t\tRT5677_PWR_FV1 | RT5677_PWR_FV2,\n\t\t\t\tRT5677_PWR_FV1 | RT5677_PWR_FV2);\n\t\t\trt5677->is_vref_slow = true;\n\t\t}\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5677_filter_power_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tmsleep(50);\n\t\tbreak;\n\n\tdefault:\n\t\treturn 0;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct snd_soc_dapm_widget rt5677_dapm_widgets[] = {\n\tSND_SOC_DAPM_SUPPLY(\"PLL1\", RT5677_PWR_ANLG2, RT5677_PWR_PLL1_BIT,\n\t\t0, rt5677_set_pll1_event, SND_SOC_DAPM_PRE_PMU |\n\t\tSND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_SUPPLY(\"PLL2\", RT5677_PWR_ANLG2, RT5677_PWR_PLL2_BIT,\n\t\t0, rt5677_set_pll2_event, SND_SOC_DAPM_PRE_PMU |\n\t\tSND_SOC_DAPM_POST_PMU),\n\n\t \n\tSND_SOC_DAPM_SUPPLY_S(\"I2S1 ASRC\", 1, RT5677_ASRC_1, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"I2S2 ASRC\", 1, RT5677_ASRC_1, 1, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"I2S3 ASRC\", 1, RT5677_ASRC_1, 2, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"I2S4 ASRC\", 1, RT5677_ASRC_1, 3, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DAC STO ASRC\", 1, RT5677_ASRC_2, 14, 0,\n\t\trt5677_filter_power_event, SND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_SUPPLY_S(\"DAC MONO2 L ASRC\", 1, RT5677_ASRC_2, 13, 0, NULL,\n\t\t0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DAC MONO2 R ASRC\", 1, RT5677_ASRC_2, 12, 0, NULL,\n\t\t0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DAC MONO3 L ASRC\", 1, RT5677_ASRC_1, 15, 0, NULL,\n\t\t0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DAC MONO3 R ASRC\", 1, RT5677_ASRC_1, 14, 0, NULL,\n\t\t0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DAC MONO4 L ASRC\", 1, RT5677_ASRC_1, 13, 0, NULL,\n\t\t0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DAC MONO4 R ASRC\", 1, RT5677_ASRC_1, 12, 0, NULL,\n\t\t0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DMIC STO1 ASRC\", 1, RT5677_ASRC_2, 11, 0, NULL,\n\t\t0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DMIC STO2 ASRC\", 1, RT5677_ASRC_2, 10, 0, NULL,\n\t\t0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DMIC STO3 ASRC\", 1, RT5677_ASRC_2, 9, 0, NULL,\n\t\t0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DMIC STO4 ASRC\", 1, RT5677_ASRC_2, 8, 0, NULL,\n\t\t0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DMIC MONO L ASRC\", 1, RT5677_ASRC_2, 7, 0, NULL,\n\t\t0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DMIC MONO R ASRC\", 1, RT5677_ASRC_2, 6, 0, NULL,\n\t\t0),\n\tSND_SOC_DAPM_SUPPLY_S(\"ADC STO1 ASRC\", 1, RT5677_ASRC_2, 5, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"ADC STO2 ASRC\", 1, RT5677_ASRC_2, 4, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"ADC STO3 ASRC\", 1, RT5677_ASRC_2, 3, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"ADC STO4 ASRC\", 1, RT5677_ASRC_2, 2, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"ADC MONO L ASRC\", 1, RT5677_ASRC_2, 1, 0, NULL,\n\t\t0),\n\tSND_SOC_DAPM_SUPPLY_S(\"ADC MONO R ASRC\", 1, RT5677_ASRC_2, 0, 0, NULL,\n\t\t0),\n\n\t \n\t \n\tSND_SOC_DAPM_SUPPLY(\"MICBIAS1\", RT5677_PWR_ANLG2, RT5677_PWR_MB1_BIT,\n\t\t0, rt5677_set_micbias1_event, SND_SOC_DAPM_PRE_PMD |\n\t\tSND_SOC_DAPM_POST_PMU),\n\n\t \n\tSND_SOC_DAPM_INPUT(\"DMIC L1\"),\n\tSND_SOC_DAPM_INPUT(\"DMIC R1\"),\n\tSND_SOC_DAPM_INPUT(\"DMIC L2\"),\n\tSND_SOC_DAPM_INPUT(\"DMIC R2\"),\n\tSND_SOC_DAPM_INPUT(\"DMIC L3\"),\n\tSND_SOC_DAPM_INPUT(\"DMIC R3\"),\n\tSND_SOC_DAPM_INPUT(\"DMIC L4\"),\n\tSND_SOC_DAPM_INPUT(\"DMIC R4\"),\n\n\tSND_SOC_DAPM_INPUT(\"IN1P\"),\n\tSND_SOC_DAPM_INPUT(\"IN1N\"),\n\tSND_SOC_DAPM_INPUT(\"IN2P\"),\n\tSND_SOC_DAPM_INPUT(\"IN2N\"),\n\n\tSND_SOC_DAPM_INPUT(\"Haptic Generator\"),\n\n\tSND_SOC_DAPM_PGA(\"DMIC1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"DMIC2\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"DMIC3\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"DMIC4\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\tSND_SOC_DAPM_SUPPLY(\"DMIC1 power\", RT5677_DMIC_CTRL1,\n\t\tRT5677_DMIC_1_EN_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"DMIC2 power\", RT5677_DMIC_CTRL1,\n\t\tRT5677_DMIC_2_EN_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"DMIC3 power\", RT5677_DMIC_CTRL1,\n\t\tRT5677_DMIC_3_EN_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"DMIC4 power\", RT5677_DMIC_CTRL2,\n\t\tRT5677_DMIC_4_EN_SFT, 0, NULL, 0),\n\n\tSND_SOC_DAPM_SUPPLY(\"DMIC CLK\", SND_SOC_NOPM, 0, 0,\n\t\tset_dmic_clk, SND_SOC_DAPM_PRE_PMU),\n\n\t \n\tSND_SOC_DAPM_PGA_E(\"BST1\", RT5677_PWR_ANLG2,\n\t\tRT5677_PWR_BST1_BIT, 0, NULL, 0, rt5677_bst1_event,\n\t\tSND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_PGA_E(\"BST2\", RT5677_PWR_ANLG2,\n\t\tRT5677_PWR_BST2_BIT, 0, NULL, 0, rt5677_bst2_event,\n\t\tSND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),\n\n\t \n\tSND_SOC_DAPM_ADC(\"ADC 1\", NULL, SND_SOC_NOPM,\n\t\t0, 0),\n\tSND_SOC_DAPM_ADC(\"ADC 2\", NULL, SND_SOC_NOPM,\n\t\t0, 0),\n\tSND_SOC_DAPM_PGA(\"ADC 1_2\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\tSND_SOC_DAPM_SUPPLY(\"ADC 1 power\", RT5677_PWR_DIG1,\n\t\tRT5677_PWR_ADC_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC 2 power\", RT5677_PWR_DIG1,\n\t\tRT5677_PWR_ADC_R_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC1 clock\", RT5677_PWR_DIG1,\n\t\tRT5677_PWR_ADCFED1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC2 clock\", RT5677_PWR_DIG1,\n\t\tRT5677_PWR_ADCFED2_BIT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MUX(\"Stereo1 DMIC Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_sto1_dmic_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_sto1_adc1_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_sto1_adc2_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo2 DMIC Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_sto2_dmic_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo2 ADC1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_sto2_adc1_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo2 ADC2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_sto2_adc2_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo2 ADC LR Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_sto2_adc_lr_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo3 DMIC Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_sto3_dmic_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo3 ADC1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_sto3_adc1_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo3 ADC2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_sto3_adc2_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo4 DMIC Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_sto4_dmic_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo4 ADC1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_sto4_adc1_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo4 ADC2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_sto4_adc2_mux),\n\tSND_SOC_DAPM_MUX(\"Mono DMIC L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_mono_dmic_l_mux),\n\tSND_SOC_DAPM_MUX(\"Mono DMIC R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_mono_dmic_r_mux),\n\tSND_SOC_DAPM_MUX(\"Mono ADC2 L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_mono_adc2_l_mux),\n\tSND_SOC_DAPM_MUX(\"Mono ADC1 L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_mono_adc1_l_mux),\n\tSND_SOC_DAPM_MUX(\"Mono ADC1 R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_mono_adc1_r_mux),\n\tSND_SOC_DAPM_MUX(\"Mono ADC2 R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_mono_adc2_r_mux),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"adc stereo1 filter\", RT5677_PWR_DIG2,\n\t\tRT5677_PWR_ADC_S1F_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"adc stereo2 filter\", RT5677_PWR_DIG2,\n\t\tRT5677_PWR_ADC_S2F_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"adc stereo3 filter\", RT5677_PWR_DIG2,\n\t\tRT5677_PWR_ADC_S3F_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"adc stereo4 filter\", RT5677_PWR_DIG2,\n\t\tRT5677_PWR_ADC_S4F_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"Sto1 ADC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_sto1_adc_l_mix, ARRAY_SIZE(rt5677_sto1_adc_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Sto1 ADC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_sto1_adc_r_mix, ARRAY_SIZE(rt5677_sto1_adc_r_mix)),\n\tSND_SOC_DAPM_MIXER(\"Sto2 ADC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_sto2_adc_l_mix, ARRAY_SIZE(rt5677_sto2_adc_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Sto2 ADC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_sto2_adc_r_mix, ARRAY_SIZE(rt5677_sto2_adc_r_mix)),\n\tSND_SOC_DAPM_MIXER(\"Sto3 ADC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_sto3_adc_l_mix, ARRAY_SIZE(rt5677_sto3_adc_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Sto3 ADC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_sto3_adc_r_mix, ARRAY_SIZE(rt5677_sto3_adc_r_mix)),\n\tSND_SOC_DAPM_MIXER(\"Sto4 ADC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_sto4_adc_l_mix, ARRAY_SIZE(rt5677_sto4_adc_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Sto4 ADC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_sto4_adc_r_mix, ARRAY_SIZE(rt5677_sto4_adc_r_mix)),\n\tSND_SOC_DAPM_SUPPLY(\"adc mono left filter\", RT5677_PWR_DIG2,\n\t\tRT5677_PWR_ADC_MF_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"Mono ADC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_mono_adc_l_mix, ARRAY_SIZE(rt5677_mono_adc_l_mix)),\n\tSND_SOC_DAPM_SUPPLY(\"adc mono right filter\", RT5677_PWR_DIG2,\n\t\tRT5677_PWR_ADC_MF_R_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"Mono ADC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_mono_adc_r_mix, ARRAY_SIZE(rt5677_mono_adc_r_mix)),\n\n\t \n\tSND_SOC_DAPM_PGA(\"Stereo1 ADC MIXL\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"Stereo1 ADC MIXR\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"Stereo1 ADC MIX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"Stereo2 ADC MIXL\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"Stereo2 ADC MIXR\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"Stereo2 ADC MIX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"Stereo3 ADC MIXL\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"Stereo3 ADC MIXR\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"Stereo3 ADC MIX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"Stereo4 ADC MIXL\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"Stereo4 ADC MIXR\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"Stereo4 ADC MIX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"Sto2 ADC LR MIX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"Mono ADC MIX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 ADC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 ADC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MUX(\"IB9 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_ib9_src_mux),\n\tSND_SOC_DAPM_MUX(\"IB8 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_ib8_src_mux),\n\tSND_SOC_DAPM_MUX(\"IB7 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_ib7_src_mux),\n\tSND_SOC_DAPM_MUX(\"IB6 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_ib6_src_mux),\n\tSND_SOC_DAPM_MUX(\"IB45 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_ib45_src_mux),\n\tSND_SOC_DAPM_MUX(\"IB23 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_ib23_src_mux),\n\tSND_SOC_DAPM_MUX(\"IB01 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_ib01_src_mux),\n\tSND_SOC_DAPM_MUX(\"IB45 Bypass Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_ib45_bypass_src_mux),\n\tSND_SOC_DAPM_MUX(\"IB23 Bypass Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_ib23_bypass_src_mux),\n\tSND_SOC_DAPM_MUX(\"IB01 Bypass Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_ib01_bypass_src_mux),\n\tSND_SOC_DAPM_MUX(\"OB23 Bypass Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_ob23_bypass_src_mux),\n\tSND_SOC_DAPM_MUX(\"OB01 Bypass Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_ob01_bypass_src_mux),\n\n\tSND_SOC_DAPM_PGA(\"OB45\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"OB67\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\tSND_SOC_DAPM_PGA(\"OutBound2\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"OutBound3\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"OutBound4\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"OutBound5\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"OutBound6\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"OutBound7\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"I2S1\", RT5677_PWR_DIG1,\n\t\tRT5677_PWR_I2S1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC0\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC2\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC3\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC4\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC5\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC6\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC7\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC01\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC23\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC45\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC67\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 ADC1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 ADC2\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 ADC3\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 ADC4\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\tSND_SOC_DAPM_SUPPLY(\"I2S2\", RT5677_PWR_DIG1,\n\t\tRT5677_PWR_I2S2_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 DAC0\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 DAC1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 DAC2\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 DAC3\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 DAC4\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 DAC5\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 DAC6\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 DAC7\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 DAC01\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 DAC23\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 DAC45\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 DAC67\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 ADC1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 ADC2\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 ADC3\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF2 ADC4\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\tSND_SOC_DAPM_SUPPLY(\"I2S3\", RT5677_PWR_DIG1,\n\t\tRT5677_PWR_I2S3_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF3 DAC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF3 DAC L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF3 DAC R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF3 ADC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF3 ADC L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF3 ADC R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\tSND_SOC_DAPM_SUPPLY(\"I2S4\", RT5677_PWR_DIG1,\n\t\tRT5677_PWR_I2S4_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF4 DAC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF4 DAC L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF4 DAC R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF4 ADC\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF4 ADC L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF4 ADC R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\tSND_SOC_DAPM_SUPPLY(\"SLB\", RT5677_PWR_DIG1,\n\t\tRT5677_PWR_SLB_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"SLB DAC0\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"SLB DAC1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"SLB DAC2\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"SLB DAC3\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"SLB DAC4\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"SLB DAC5\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"SLB DAC6\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"SLB DAC7\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"SLB DAC01\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"SLB DAC23\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"SLB DAC45\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"SLB DAC67\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"SLB ADC1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"SLB ADC2\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"SLB ADC3\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"SLB ADC4\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MUX(\"IF1 ADC1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if1_adc1_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 ADC2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if1_adc2_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 ADC3 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if1_adc3_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 ADC4 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if1_adc4_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 ADC1 Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if1_adc1_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 ADC2 Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if1_adc2_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 ADC3 Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if1_adc3_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 ADC4 Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if1_adc4_swap_mux),\n\tSND_SOC_DAPM_MUX_E(\"IF1 ADC TDM Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if1_adc_tdm_swap_mux, rt5677_if1_adc_tdm_event,\n\t\t\tSND_SOC_DAPM_PRE_PMU),\n\tSND_SOC_DAPM_MUX(\"IF2 ADC1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if2_adc1_mux),\n\tSND_SOC_DAPM_MUX(\"IF2 ADC2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if2_adc2_mux),\n\tSND_SOC_DAPM_MUX(\"IF2 ADC3 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if2_adc3_mux),\n\tSND_SOC_DAPM_MUX(\"IF2 ADC4 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if2_adc4_mux),\n\tSND_SOC_DAPM_MUX(\"IF2 ADC1 Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if2_adc1_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF2 ADC2 Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if2_adc2_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF2 ADC3 Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if2_adc3_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF2 ADC4 Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if2_adc4_swap_mux),\n\tSND_SOC_DAPM_MUX_E(\"IF2 ADC TDM Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if2_adc_tdm_swap_mux, rt5677_if2_adc_tdm_event,\n\t\t\tSND_SOC_DAPM_PRE_PMU),\n\tSND_SOC_DAPM_MUX(\"IF3 ADC Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if3_adc_mux),\n\tSND_SOC_DAPM_MUX(\"IF4 ADC Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if4_adc_mux),\n\tSND_SOC_DAPM_MUX(\"SLB ADC1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_slb_adc1_mux),\n\tSND_SOC_DAPM_MUX(\"SLB ADC2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_slb_adc2_mux),\n\tSND_SOC_DAPM_MUX(\"SLB ADC3 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_slb_adc3_mux),\n\tSND_SOC_DAPM_MUX(\"SLB ADC4 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_slb_adc4_mux),\n\n\tSND_SOC_DAPM_MUX(\"IF1 DAC0 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if1_dac0_tdm_sel_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 DAC1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if1_dac1_tdm_sel_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 DAC2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if1_dac2_tdm_sel_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 DAC3 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if1_dac3_tdm_sel_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 DAC4 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if1_dac4_tdm_sel_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 DAC5 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if1_dac5_tdm_sel_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 DAC6 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if1_dac6_tdm_sel_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 DAC7 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if1_dac7_tdm_sel_mux),\n\n\tSND_SOC_DAPM_MUX(\"IF2 DAC0 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if2_dac0_tdm_sel_mux),\n\tSND_SOC_DAPM_MUX(\"IF2 DAC1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if2_dac1_tdm_sel_mux),\n\tSND_SOC_DAPM_MUX(\"IF2 DAC2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if2_dac2_tdm_sel_mux),\n\tSND_SOC_DAPM_MUX(\"IF2 DAC3 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if2_dac3_tdm_sel_mux),\n\tSND_SOC_DAPM_MUX(\"IF2 DAC4 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if2_dac4_tdm_sel_mux),\n\tSND_SOC_DAPM_MUX(\"IF2 DAC5 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if2_dac5_tdm_sel_mux),\n\tSND_SOC_DAPM_MUX(\"IF2 DAC6 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if2_dac6_tdm_sel_mux),\n\tSND_SOC_DAPM_MUX(\"IF2 DAC7 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_if2_dac7_tdm_sel_mux),\n\n\t \n\tSND_SOC_DAPM_AIF_IN(\"AIF1RX\", \"AIF1 Playback\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF1TX\", \"AIF1 Capture\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_IN(\"AIF2RX\", \"AIF2 Playback\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF2TX\", \"AIF2 Capture\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_IN(\"AIF3RX\", \"AIF3 Playback\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF3TX\", \"AIF3 Capture\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_IN(\"AIF4RX\", \"AIF4 Playback\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF4TX\", \"AIF4 Capture\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_IN(\"SLBRX\", \"SLIMBus Playback\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"SLBTX\", \"SLIMBus Capture\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"DSPTX\", \"DSP Buffer\", 0, SND_SOC_NOPM, 0, 0),\n\n\t \n\tSND_SOC_DAPM_MUX(\"Sidetone Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_sidetone_mux),\n\tSND_SOC_DAPM_SUPPLY(\"Sidetone Power\", RT5677_SIDETONE_CTRL,\n\t\tRT5677_ST_EN_SFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MUX(\"VAD ADC Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_vad_src_mux),\n\n\t \n\tSND_SOC_DAPM_PGA(\"Tensilica DSP\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_MIXER(\"OB01 MIX\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_ob_01_mix, ARRAY_SIZE(rt5677_ob_01_mix)),\n\tSND_SOC_DAPM_MIXER(\"OB23 MIX\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_ob_23_mix, ARRAY_SIZE(rt5677_ob_23_mix)),\n\tSND_SOC_DAPM_MIXER(\"OB4 MIX\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_ob_4_mix, ARRAY_SIZE(rt5677_ob_4_mix)),\n\tSND_SOC_DAPM_MIXER(\"OB5 MIX\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_ob_5_mix, ARRAY_SIZE(rt5677_ob_5_mix)),\n\tSND_SOC_DAPM_MIXER(\"OB6 MIX\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_ob_6_mix, ARRAY_SIZE(rt5677_ob_6_mix)),\n\tSND_SOC_DAPM_MIXER(\"OB7 MIX\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_ob_7_mix, ARRAY_SIZE(rt5677_ob_7_mix)),\n\n\t \n\t \n\tSND_SOC_DAPM_MIXER(\"DAC1 MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_dac_l_mix, ARRAY_SIZE(rt5677_dac_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"DAC1 MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_dac_r_mix, ARRAY_SIZE(rt5677_dac_r_mix)),\n\tSND_SOC_DAPM_PGA(\"DAC1 FS\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MUX(\"DAC1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_dac1_mux),\n\tSND_SOC_DAPM_MUX(\"ADDA1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_adda1_mux),\n\tSND_SOC_DAPM_MUX(\"DAC12 SRC Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_dac12_mux),\n\tSND_SOC_DAPM_MUX(\"DAC3 SRC Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_dac3_mux),\n\n\t \n\tSND_SOC_DAPM_MUX(\"DAC2 L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_dac2_l_mux),\n\tSND_SOC_DAPM_MUX(\"DAC2 R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t\t&rt5677_dac2_r_mux),\n\n\t \n\tSND_SOC_DAPM_MUX(\"DAC3 L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_dac3_l_mux),\n\tSND_SOC_DAPM_MUX(\"DAC3 R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_dac3_r_mux),\n\n\t \n\tSND_SOC_DAPM_MUX(\"DAC4 L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_dac4_l_mux),\n\tSND_SOC_DAPM_MUX(\"DAC4 R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t&rt5677_dac4_r_mux),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"dac stereo1 filter\", RT5677_PWR_DIG2,\n\t\tRT5677_PWR_DAC_S1F_BIT, 0, rt5677_filter_power_event,\n\t\tSND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_SUPPLY(\"dac mono2 left filter\", RT5677_PWR_DIG2,\n\t\tRT5677_PWR_DAC_M2F_L_BIT, 0, rt5677_filter_power_event,\n\t\tSND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_SUPPLY(\"dac mono2 right filter\", RT5677_PWR_DIG2,\n\t\tRT5677_PWR_DAC_M2F_R_BIT, 0, rt5677_filter_power_event,\n\t\tSND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_SUPPLY(\"dac mono3 left filter\", RT5677_PWR_DIG2,\n\t\tRT5677_PWR_DAC_M3F_L_BIT, 0, rt5677_filter_power_event,\n\t\tSND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_SUPPLY(\"dac mono3 right filter\", RT5677_PWR_DIG2,\n\t\tRT5677_PWR_DAC_M3F_R_BIT, 0, rt5677_filter_power_event,\n\t\tSND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_SUPPLY(\"dac mono4 left filter\", RT5677_PWR_DIG2,\n\t\tRT5677_PWR_DAC_M4F_L_BIT, 0, rt5677_filter_power_event,\n\t\tSND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_SUPPLY(\"dac mono4 right filter\", RT5677_PWR_DIG2,\n\t\tRT5677_PWR_DAC_M4F_R_BIT, 0, rt5677_filter_power_event,\n\t\tSND_SOC_DAPM_POST_PMU),\n\n\tSND_SOC_DAPM_MIXER(\"Stereo DAC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_sto1_dac_l_mix, ARRAY_SIZE(rt5677_sto1_dac_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Stereo DAC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_sto1_dac_r_mix, ARRAY_SIZE(rt5677_sto1_dac_r_mix)),\n\tSND_SOC_DAPM_MIXER(\"Mono DAC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_mono_dac_l_mix, ARRAY_SIZE(rt5677_mono_dac_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Mono DAC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_mono_dac_r_mix, ARRAY_SIZE(rt5677_mono_dac_r_mix)),\n\tSND_SOC_DAPM_MIXER(\"DD1 MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_dd1_l_mix, ARRAY_SIZE(rt5677_dd1_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"DD1 MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_dd1_r_mix, ARRAY_SIZE(rt5677_dd1_r_mix)),\n\tSND_SOC_DAPM_MIXER(\"DD2 MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_dd2_l_mix, ARRAY_SIZE(rt5677_dd2_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"DD2 MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5677_dd2_r_mix, ARRAY_SIZE(rt5677_dd2_r_mix)),\n\tSND_SOC_DAPM_PGA(\"Stereo DAC MIX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"Mono DAC MIX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"DD1 MIX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"DD2 MIX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_DAC(\"DAC 1\", NULL, RT5677_PWR_DIG1,\n\t\tRT5677_PWR_DAC1_BIT, 0),\n\tSND_SOC_DAPM_DAC(\"DAC 2\", NULL, RT5677_PWR_DIG1,\n\t\tRT5677_PWR_DAC2_BIT, 0),\n\tSND_SOC_DAPM_DAC(\"DAC 3\", NULL, RT5677_PWR_DIG1,\n\t\tRT5677_PWR_DAC3_BIT, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"PDM1 Power\", RT5677_PWR_DIG2,\n\t\tRT5677_PWR_PDM1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"PDM2 Power\", RT5677_PWR_DIG2,\n\t\tRT5677_PWR_PDM2_BIT, 0, NULL, 0),\n\n\tSND_SOC_DAPM_MUX(\"PDM1 L Mux\", RT5677_PDM_OUT_CTRL, RT5677_M_PDM1_L_SFT,\n\t\t1, &rt5677_pdm1_l_mux),\n\tSND_SOC_DAPM_MUX(\"PDM1 R Mux\", RT5677_PDM_OUT_CTRL, RT5677_M_PDM1_R_SFT,\n\t\t1, &rt5677_pdm1_r_mux),\n\tSND_SOC_DAPM_MUX(\"PDM2 L Mux\", RT5677_PDM_OUT_CTRL, RT5677_M_PDM2_L_SFT,\n\t\t1, &rt5677_pdm2_l_mux),\n\tSND_SOC_DAPM_MUX(\"PDM2 R Mux\", RT5677_PDM_OUT_CTRL, RT5677_M_PDM2_R_SFT,\n\t\t1, &rt5677_pdm2_r_mux),\n\n\tSND_SOC_DAPM_PGA_S(\"LOUT1 amp\", 0, RT5677_PWR_ANLG1, RT5677_PWR_LO1_BIT,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_PGA_S(\"LOUT2 amp\", 0, RT5677_PWR_ANLG1, RT5677_PWR_LO2_BIT,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_PGA_S(\"LOUT3 amp\", 0, RT5677_PWR_ANLG1, RT5677_PWR_LO3_BIT,\n\t\t0, NULL, 0),\n\n\tSND_SOC_DAPM_PGA_S(\"LOUT1 vref\", 1, SND_SOC_NOPM, 0, 0,\n\t\trt5677_vref_event, SND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_PGA_S(\"LOUT2 vref\", 1, SND_SOC_NOPM, 0, 0,\n\t\trt5677_vref_event, SND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_PGA_S(\"LOUT3 vref\", 1, SND_SOC_NOPM, 0, 0,\n\t\trt5677_vref_event, SND_SOC_DAPM_POST_PMU),\n\n\t \n\tSND_SOC_DAPM_OUTPUT(\"LOUT1\"),\n\tSND_SOC_DAPM_OUTPUT(\"LOUT2\"),\n\tSND_SOC_DAPM_OUTPUT(\"LOUT3\"),\n\tSND_SOC_DAPM_OUTPUT(\"PDM1L\"),\n\tSND_SOC_DAPM_OUTPUT(\"PDM1R\"),\n\tSND_SOC_DAPM_OUTPUT(\"PDM2L\"),\n\tSND_SOC_DAPM_OUTPUT(\"PDM2R\"),\n\n\tSND_SOC_DAPM_POST(\"vref\", rt5677_vref_event),\n};\n\nstatic const struct snd_soc_dapm_route rt5677_dapm_routes[] = {\n\t{ \"Stereo1 DMIC Mux\", NULL, \"DMIC STO1 ASRC\", rt5677_dmic_use_asrc },\n\t{ \"Stereo2 DMIC Mux\", NULL, \"DMIC STO2 ASRC\", rt5677_dmic_use_asrc },\n\t{ \"Stereo3 DMIC Mux\", NULL, \"DMIC STO3 ASRC\", rt5677_dmic_use_asrc },\n\t{ \"Stereo4 DMIC Mux\", NULL, \"DMIC STO4 ASRC\", rt5677_dmic_use_asrc },\n\t{ \"Mono DMIC L Mux\", NULL, \"DMIC MONO L ASRC\", rt5677_dmic_use_asrc },\n\t{ \"Mono DMIC R Mux\", NULL, \"DMIC MONO R ASRC\", rt5677_dmic_use_asrc },\n\t{ \"I2S1\", NULL, \"I2S1 ASRC\", can_use_asrc},\n\t{ \"I2S2\", NULL, \"I2S2 ASRC\", can_use_asrc},\n\t{ \"I2S3\", NULL, \"I2S3 ASRC\", can_use_asrc},\n\t{ \"I2S4\", NULL, \"I2S4 ASRC\", can_use_asrc},\n\n\t{ \"dac stereo1 filter\", NULL, \"DAC STO ASRC\", is_using_asrc },\n\t{ \"dac mono2 left filter\", NULL, \"DAC MONO2 L ASRC\", is_using_asrc },\n\t{ \"dac mono2 right filter\", NULL, \"DAC MONO2 R ASRC\", is_using_asrc },\n\t{ \"dac mono3 left filter\", NULL, \"DAC MONO3 L ASRC\", is_using_asrc },\n\t{ \"dac mono3 right filter\", NULL, \"DAC MONO3 R ASRC\", is_using_asrc },\n\t{ \"dac mono4 left filter\", NULL, \"DAC MONO4 L ASRC\", is_using_asrc },\n\t{ \"dac mono4 right filter\", NULL, \"DAC MONO4 R ASRC\", is_using_asrc },\n\t{ \"adc stereo1 filter\", NULL, \"ADC STO1 ASRC\", is_using_asrc },\n\t{ \"adc stereo2 filter\", NULL, \"ADC STO2 ASRC\", is_using_asrc },\n\t{ \"adc stereo3 filter\", NULL, \"ADC STO3 ASRC\", is_using_asrc },\n\t{ \"adc stereo4 filter\", NULL, \"ADC STO4 ASRC\", is_using_asrc },\n\t{ \"adc mono left filter\", NULL, \"ADC MONO L ASRC\", is_using_asrc },\n\t{ \"adc mono right filter\", NULL, \"ADC MONO R ASRC\", is_using_asrc },\n\n\t{ \"DMIC1\", NULL, \"DMIC L1\" },\n\t{ \"DMIC1\", NULL, \"DMIC R1\" },\n\t{ \"DMIC2\", NULL, \"DMIC L2\" },\n\t{ \"DMIC2\", NULL, \"DMIC R2\" },\n\t{ \"DMIC3\", NULL, \"DMIC L3\" },\n\t{ \"DMIC3\", NULL, \"DMIC R3\" },\n\t{ \"DMIC4\", NULL, \"DMIC L4\" },\n\t{ \"DMIC4\", NULL, \"DMIC R4\" },\n\n\t{ \"DMIC L1\", NULL, \"DMIC CLK\" },\n\t{ \"DMIC R1\", NULL, \"DMIC CLK\" },\n\t{ \"DMIC L2\", NULL, \"DMIC CLK\" },\n\t{ \"DMIC R2\", NULL, \"DMIC CLK\" },\n\t{ \"DMIC L3\", NULL, \"DMIC CLK\" },\n\t{ \"DMIC R3\", NULL, \"DMIC CLK\" },\n\t{ \"DMIC L4\", NULL, \"DMIC CLK\" },\n\t{ \"DMIC R4\", NULL, \"DMIC CLK\" },\n\n\t{ \"DMIC L1\", NULL, \"DMIC1 power\" },\n\t{ \"DMIC R1\", NULL, \"DMIC1 power\" },\n\t{ \"DMIC L3\", NULL, \"DMIC3 power\" },\n\t{ \"DMIC R3\", NULL, \"DMIC3 power\" },\n\t{ \"DMIC L4\", NULL, \"DMIC4 power\" },\n\t{ \"DMIC R4\", NULL, \"DMIC4 power\" },\n\n\t{ \"BST1\", NULL, \"IN1P\" },\n\t{ \"BST1\", NULL, \"IN1N\" },\n\t{ \"BST2\", NULL, \"IN2P\" },\n\t{ \"BST2\", NULL, \"IN2N\" },\n\n\t{ \"IN1P\", NULL, \"MICBIAS1\" },\n\t{ \"IN1N\", NULL, \"MICBIAS1\" },\n\t{ \"IN2P\", NULL, \"MICBIAS1\" },\n\t{ \"IN2N\", NULL, \"MICBIAS1\" },\n\n\t{ \"ADC 1\", NULL, \"BST1\" },\n\t{ \"ADC 1\", NULL, \"ADC 1 power\" },\n\t{ \"ADC 1\", NULL, \"ADC1 clock\" },\n\t{ \"ADC 2\", NULL, \"BST2\" },\n\t{ \"ADC 2\", NULL, \"ADC 2 power\" },\n\t{ \"ADC 2\", NULL, \"ADC2 clock\" },\n\n\t{ \"Stereo1 DMIC Mux\", \"DMIC1\", \"DMIC1\" },\n\t{ \"Stereo1 DMIC Mux\", \"DMIC2\", \"DMIC2\" },\n\t{ \"Stereo1 DMIC Mux\", \"DMIC3\", \"DMIC3\" },\n\t{ \"Stereo1 DMIC Mux\", \"DMIC4\", \"DMIC4\" },\n\n\t{ \"Stereo2 DMIC Mux\", \"DMIC1\", \"DMIC1\" },\n\t{ \"Stereo2 DMIC Mux\", \"DMIC2\", \"DMIC2\" },\n\t{ \"Stereo2 DMIC Mux\", \"DMIC3\", \"DMIC3\" },\n\t{ \"Stereo2 DMIC Mux\", \"DMIC4\", \"DMIC4\" },\n\n\t{ \"Stereo3 DMIC Mux\", \"DMIC1\", \"DMIC1\" },\n\t{ \"Stereo3 DMIC Mux\", \"DMIC2\", \"DMIC2\" },\n\t{ \"Stereo3 DMIC Mux\", \"DMIC3\", \"DMIC3\" },\n\t{ \"Stereo3 DMIC Mux\", \"DMIC4\", \"DMIC4\" },\n\n\t{ \"Stereo4 DMIC Mux\", \"DMIC1\", \"DMIC1\" },\n\t{ \"Stereo4 DMIC Mux\", \"DMIC2\", \"DMIC2\" },\n\t{ \"Stereo4 DMIC Mux\", \"DMIC3\", \"DMIC3\" },\n\t{ \"Stereo4 DMIC Mux\", \"DMIC4\", \"DMIC4\" },\n\n\t{ \"Mono DMIC L Mux\", \"DMIC1\", \"DMIC1\" },\n\t{ \"Mono DMIC L Mux\", \"DMIC2\", \"DMIC2\" },\n\t{ \"Mono DMIC L Mux\", \"DMIC3\", \"DMIC3\" },\n\t{ \"Mono DMIC L Mux\", \"DMIC4\", \"DMIC4\" },\n\n\t{ \"Mono DMIC R Mux\", \"DMIC1\", \"DMIC1\" },\n\t{ \"Mono DMIC R Mux\", \"DMIC2\", \"DMIC2\" },\n\t{ \"Mono DMIC R Mux\", \"DMIC3\", \"DMIC3\" },\n\t{ \"Mono DMIC R Mux\", \"DMIC4\", \"DMIC4\" },\n\n\t{ \"ADC 1_2\", NULL, \"ADC 1\" },\n\t{ \"ADC 1_2\", NULL, \"ADC 2\" },\n\n\t{ \"Stereo1 ADC1 Mux\", \"DD MIX1\", \"DD1 MIX\" },\n\t{ \"Stereo1 ADC1 Mux\", \"ADC1/2\", \"ADC 1_2\" },\n\t{ \"Stereo1 ADC1 Mux\", \"Stereo DAC MIX\", \"Stereo DAC MIX\" },\n\n\t{ \"Stereo1 ADC2 Mux\", \"DD MIX1\", \"DD1 MIX\" },\n\t{ \"Stereo1 ADC2 Mux\", \"DMIC\", \"Stereo1 DMIC Mux\" },\n\t{ \"Stereo1 ADC2 Mux\", \"Stereo DAC MIX\", \"Stereo DAC MIX\" },\n\n\t{ \"Stereo2 ADC1 Mux\", \"DD MIX1\", \"DD1 MIX\" },\n\t{ \"Stereo2 ADC1 Mux\", \"ADC1/2\", \"ADC 1_2\" },\n\t{ \"Stereo2 ADC1 Mux\", \"Stereo DAC MIX\", \"Stereo DAC MIX\" },\n\n\t{ \"Stereo2 ADC2 Mux\", \"DD MIX1\", \"DD1 MIX\" },\n\t{ \"Stereo2 ADC2 Mux\", \"DMIC\", \"Stereo2 DMIC Mux\" },\n\t{ \"Stereo2 ADC2 Mux\", \"Stereo DAC MIX\", \"Stereo DAC MIX\" },\n\n\t{ \"Stereo3 ADC1 Mux\", \"DD MIX1\", \"DD1 MIX\" },\n\t{ \"Stereo3 ADC1 Mux\", \"ADC1/2\", \"ADC 1_2\" },\n\t{ \"Stereo3 ADC1 Mux\", \"Stereo DAC MIX\", \"Stereo DAC MIX\" },\n\n\t{ \"Stereo3 ADC2 Mux\", \"DD MIX1\", \"DD1 MIX\" },\n\t{ \"Stereo3 ADC2 Mux\", \"DMIC\", \"Stereo3 DMIC Mux\" },\n\t{ \"Stereo3 ADC2 Mux\", \"Stereo DAC MIX\", \"Stereo DAC MIX\" },\n\n\t{ \"Stereo4 ADC1 Mux\", \"DD MIX1\", \"DD1 MIX\" },\n\t{ \"Stereo4 ADC1 Mux\", \"ADC1/2\", \"ADC 1_2\" },\n\t{ \"Stereo4 ADC1 Mux\", \"DD MIX2\", \"DD2 MIX\" },\n\n\t{ \"Stereo4 ADC2 Mux\", \"DD MIX1\", \"DD1 MIX\" },\n\t{ \"Stereo4 ADC2 Mux\", \"DMIC\", \"Stereo3 DMIC Mux\" },\n\t{ \"Stereo4 ADC2 Mux\", \"DD MIX2\", \"DD2 MIX\" },\n\n\t{ \"Mono ADC2 L Mux\", \"DD MIX1L\", \"DD1 MIXL\" },\n\t{ \"Mono ADC2 L Mux\", \"DMIC\", \"Mono DMIC L Mux\" },\n\t{ \"Mono ADC2 L Mux\", \"MONO DAC MIXL\", \"Mono DAC MIXL\" },\n\n\t{ \"Mono ADC1 L Mux\", \"DD MIX1L\", \"DD1 MIXL\" },\n\t{ \"Mono ADC1 L Mux\", \"ADC1\", \"ADC 1\" },\n\t{ \"Mono ADC1 L Mux\", \"MONO DAC MIXL\", \"Mono DAC MIXL\" },\n\n\t{ \"Mono ADC1 R Mux\", \"DD MIX1R\", \"DD1 MIXR\" },\n\t{ \"Mono ADC1 R Mux\", \"ADC2\", \"ADC 2\" },\n\t{ \"Mono ADC1 R Mux\", \"MONO DAC MIXR\", \"Mono DAC MIXR\" },\n\n\t{ \"Mono ADC2 R Mux\", \"DD MIX1R\", \"DD1 MIXR\" },\n\t{ \"Mono ADC2 R Mux\", \"DMIC\", \"Mono DMIC R Mux\" },\n\t{ \"Mono ADC2 R Mux\", \"MONO DAC MIXR\", \"Mono DAC MIXR\" },\n\n\t{ \"Sto1 ADC MIXL\", \"ADC1 Switch\", \"Stereo1 ADC1 Mux\" },\n\t{ \"Sto1 ADC MIXL\", \"ADC2 Switch\", \"Stereo1 ADC2 Mux\" },\n\t{ \"Sto1 ADC MIXR\", \"ADC1 Switch\", \"Stereo1 ADC1 Mux\" },\n\t{ \"Sto1 ADC MIXR\", \"ADC2 Switch\", \"Stereo1 ADC2 Mux\" },\n\n\t{ \"Stereo1 ADC MIXL\", NULL, \"Sto1 ADC MIXL\" },\n\t{ \"Stereo1 ADC MIXL\", NULL, \"adc stereo1 filter\" },\n\t{ \"Stereo1 ADC MIXR\", NULL, \"Sto1 ADC MIXR\" },\n\t{ \"Stereo1 ADC MIXR\", NULL, \"adc stereo1 filter\" },\n\t{ \"adc stereo1 filter\", NULL, \"PLL1\", is_sys_clk_from_pll },\n\n\t{ \"Stereo1 ADC MIX\", NULL, \"Stereo1 ADC MIXL\" },\n\t{ \"Stereo1 ADC MIX\", NULL, \"Stereo1 ADC MIXR\" },\n\n\t{ \"Sto2 ADC MIXL\", \"ADC1 Switch\", \"Stereo2 ADC1 Mux\" },\n\t{ \"Sto2 ADC MIXL\", \"ADC2 Switch\", \"Stereo2 ADC2 Mux\" },\n\t{ \"Sto2 ADC MIXR\", \"ADC1 Switch\", \"Stereo2 ADC1 Mux\" },\n\t{ \"Sto2 ADC MIXR\", \"ADC2 Switch\", \"Stereo2 ADC2 Mux\" },\n\n\t{ \"Sto2 ADC LR MIX\", NULL, \"Sto2 ADC MIXL\" },\n\t{ \"Sto2 ADC LR MIX\", NULL, \"Sto2 ADC MIXR\" },\n\n\t{ \"Stereo2 ADC LR Mux\", \"L\", \"Sto2 ADC MIXL\" },\n\t{ \"Stereo2 ADC LR Mux\", \"LR\", \"Sto2 ADC LR MIX\" },\n\n\t{ \"Stereo2 ADC MIXL\", NULL, \"Stereo2 ADC LR Mux\" },\n\t{ \"Stereo2 ADC MIXL\", NULL, \"adc stereo2 filter\" },\n\t{ \"Stereo2 ADC MIXR\", NULL, \"Sto2 ADC MIXR\" },\n\t{ \"Stereo2 ADC MIXR\", NULL, \"adc stereo2 filter\" },\n\t{ \"adc stereo2 filter\", NULL, \"PLL1\", is_sys_clk_from_pll },\n\n\t{ \"Stereo2 ADC MIX\", NULL, \"Stereo2 ADC MIXL\" },\n\t{ \"Stereo2 ADC MIX\", NULL, \"Stereo2 ADC MIXR\" },\n\n\t{ \"Sto3 ADC MIXL\", \"ADC1 Switch\", \"Stereo3 ADC1 Mux\" },\n\t{ \"Sto3 ADC MIXL\", \"ADC2 Switch\", \"Stereo3 ADC2 Mux\" },\n\t{ \"Sto3 ADC MIXR\", \"ADC1 Switch\", \"Stereo3 ADC1 Mux\" },\n\t{ \"Sto3 ADC MIXR\", \"ADC2 Switch\", \"Stereo3 ADC2 Mux\" },\n\n\t{ \"Stereo3 ADC MIXL\", NULL, \"Sto3 ADC MIXL\" },\n\t{ \"Stereo3 ADC MIXL\", NULL, \"adc stereo3 filter\" },\n\t{ \"Stereo3 ADC MIXR\", NULL, \"Sto3 ADC MIXR\" },\n\t{ \"Stereo3 ADC MIXR\", NULL, \"adc stereo3 filter\" },\n\t{ \"adc stereo3 filter\", NULL, \"PLL1\", is_sys_clk_from_pll },\n\n\t{ \"Stereo3 ADC MIX\", NULL, \"Stereo3 ADC MIXL\" },\n\t{ \"Stereo3 ADC MIX\", NULL, \"Stereo3 ADC MIXR\" },\n\n\t{ \"Sto4 ADC MIXL\", \"ADC1 Switch\", \"Stereo4 ADC1 Mux\" },\n\t{ \"Sto4 ADC MIXL\", \"ADC2 Switch\", \"Stereo4 ADC2 Mux\" },\n\t{ \"Sto4 ADC MIXR\", \"ADC1 Switch\", \"Stereo4 ADC1 Mux\" },\n\t{ \"Sto4 ADC MIXR\", \"ADC2 Switch\", \"Stereo4 ADC2 Mux\" },\n\n\t{ \"Stereo4 ADC MIXL\", NULL, \"Sto4 ADC MIXL\" },\n\t{ \"Stereo4 ADC MIXL\", NULL, \"adc stereo4 filter\" },\n\t{ \"Stereo4 ADC MIXR\", NULL, \"Sto4 ADC MIXR\" },\n\t{ \"Stereo4 ADC MIXR\", NULL, \"adc stereo4 filter\" },\n\t{ \"adc stereo4 filter\", NULL, \"PLL1\", is_sys_clk_from_pll },\n\n\t{ \"Stereo4 ADC MIX\", NULL, \"Stereo4 ADC MIXL\" },\n\t{ \"Stereo4 ADC MIX\", NULL, \"Stereo4 ADC MIXR\" },\n\n\t{ \"Mono ADC MIXL\", \"ADC1 Switch\", \"Mono ADC1 L Mux\" },\n\t{ \"Mono ADC MIXL\", \"ADC2 Switch\", \"Mono ADC2 L Mux\" },\n\t{ \"Mono ADC MIXL\", NULL, \"adc mono left filter\" },\n\t{ \"adc mono left filter\", NULL, \"PLL1\", is_sys_clk_from_pll },\n\n\t{ \"Mono ADC MIXR\", \"ADC1 Switch\", \"Mono ADC1 R Mux\" },\n\t{ \"Mono ADC MIXR\", \"ADC2 Switch\", \"Mono ADC2 R Mux\" },\n\t{ \"Mono ADC MIXR\", NULL, \"adc mono right filter\" },\n\t{ \"adc mono right filter\", NULL, \"PLL1\", is_sys_clk_from_pll },\n\n\t{ \"Mono ADC MIX\", NULL, \"Mono ADC MIXL\" },\n\t{ \"Mono ADC MIX\", NULL, \"Mono ADC MIXR\" },\n\n\t{ \"VAD ADC Mux\", \"STO1 ADC MIX L\", \"Stereo1 ADC MIXL\" },\n\t{ \"VAD ADC Mux\", \"MONO ADC MIX L\", \"Mono ADC MIXL\" },\n\t{ \"VAD ADC Mux\", \"MONO ADC MIX R\", \"Mono ADC MIXR\" },\n\t{ \"VAD ADC Mux\", \"STO2 ADC MIX L\", \"Stereo2 ADC MIXL\" },\n\t{ \"VAD ADC Mux\", \"STO3 ADC MIX L\", \"Stereo3 ADC MIXL\" },\n\n\t{ \"IF1 ADC1 Mux\", \"STO1 ADC MIX\", \"Stereo1 ADC MIX\" },\n\t{ \"IF1 ADC1 Mux\", \"OB01\", \"OB01 Bypass Mux\" },\n\t{ \"IF1 ADC1 Mux\", \"VAD ADC\", \"VAD ADC Mux\" },\n\n\t{ \"IF1 ADC2 Mux\", \"STO2 ADC MIX\", \"Stereo2 ADC MIX\" },\n\t{ \"IF1 ADC2 Mux\", \"OB23\", \"OB23 Bypass Mux\" },\n\n\t{ \"IF1 ADC3 Mux\", \"STO3 ADC MIX\", \"Stereo3 ADC MIX\" },\n\t{ \"IF1 ADC3 Mux\", \"MONO ADC MIX\", \"Mono ADC MIX\" },\n\t{ \"IF1 ADC3 Mux\", \"OB45\", \"OB45\" },\n\n\t{ \"IF1 ADC4 Mux\", \"STO4 ADC MIX\", \"Stereo4 ADC MIX\" },\n\t{ \"IF1 ADC4 Mux\", \"OB67\", \"OB67\" },\n\t{ \"IF1 ADC4 Mux\", \"OB01\", \"OB01 Bypass Mux\" },\n\n\t{ \"IF1 ADC1 Swap Mux\", \"L/R\", \"IF1 ADC1 Mux\" },\n\t{ \"IF1 ADC1 Swap Mux\", \"R/L\", \"IF1 ADC1 Mux\" },\n\t{ \"IF1 ADC1 Swap Mux\", \"L/L\", \"IF1 ADC1 Mux\" },\n\t{ \"IF1 ADC1 Swap Mux\", \"R/R\", \"IF1 ADC1 Mux\" },\n\n\t{ \"IF1 ADC2 Swap Mux\", \"L/R\", \"IF1 ADC2 Mux\" },\n\t{ \"IF1 ADC2 Swap Mux\", \"R/L\", \"IF1 ADC2 Mux\" },\n\t{ \"IF1 ADC2 Swap Mux\", \"L/L\", \"IF1 ADC2 Mux\" },\n\t{ \"IF1 ADC2 Swap Mux\", \"R/R\", \"IF1 ADC2 Mux\" },\n\n\t{ \"IF1 ADC3 Swap Mux\", \"L/R\", \"IF1 ADC3 Mux\" },\n\t{ \"IF1 ADC3 Swap Mux\", \"R/L\", \"IF1 ADC3 Mux\" },\n\t{ \"IF1 ADC3 Swap Mux\", \"L/L\", \"IF1 ADC3 Mux\" },\n\t{ \"IF1 ADC3 Swap Mux\", \"R/R\", \"IF1 ADC3 Mux\" },\n\n\t{ \"IF1 ADC4 Swap Mux\", \"L/R\", \"IF1 ADC4 Mux\" },\n\t{ \"IF1 ADC4 Swap Mux\", \"R/L\", \"IF1 ADC4 Mux\" },\n\t{ \"IF1 ADC4 Swap Mux\", \"L/L\", \"IF1 ADC4 Mux\" },\n\t{ \"IF1 ADC4 Swap Mux\", \"R/R\", \"IF1 ADC4 Mux\" },\n\n\t{ \"IF1 ADC\", NULL, \"IF1 ADC1 Swap Mux\" },\n\t{ \"IF1 ADC\", NULL, \"IF1 ADC2 Swap Mux\" },\n\t{ \"IF1 ADC\", NULL, \"IF1 ADC3 Swap Mux\" },\n\t{ \"IF1 ADC\", NULL, \"IF1 ADC4 Swap Mux\" },\n\n\t{ \"IF1 ADC TDM Swap Mux\", \"1/2/3/4\", \"IF1 ADC\" },\n\t{ \"IF1 ADC TDM Swap Mux\", \"2/1/3/4\", \"IF1 ADC\" },\n\t{ \"IF1 ADC TDM Swap Mux\", \"2/3/1/4\", \"IF1 ADC\" },\n\t{ \"IF1 ADC TDM Swap Mux\", \"4/1/2/3\", \"IF1 ADC\" },\n\t{ \"IF1 ADC TDM Swap Mux\", \"1/3/2/4\", \"IF1 ADC\" },\n\t{ \"IF1 ADC TDM Swap Mux\", \"1/4/2/3\", \"IF1 ADC\" },\n\t{ \"IF1 ADC TDM Swap Mux\", \"3/1/2/4\", \"IF1 ADC\" },\n\t{ \"IF1 ADC TDM Swap Mux\", \"3/4/1/2\", \"IF1 ADC\" },\n\n\t{ \"AIF1TX\", NULL, \"I2S1\" },\n\t{ \"AIF1TX\", NULL, \"IF1 ADC TDM Swap Mux\" },\n\n\t{ \"IF2 ADC1 Mux\", \"STO1 ADC MIX\", \"Stereo1 ADC MIX\" },\n\t{ \"IF2 ADC1 Mux\", \"OB01\", \"OB01 Bypass Mux\" },\n\t{ \"IF2 ADC1 Mux\", \"VAD ADC\", \"VAD ADC Mux\" },\n\n\t{ \"IF2 ADC2 Mux\", \"STO2 ADC MIX\", \"Stereo2 ADC MIX\" },\n\t{ \"IF2 ADC2 Mux\", \"OB23\", \"OB23 Bypass Mux\" },\n\n\t{ \"IF2 ADC3 Mux\", \"STO3 ADC MIX\", \"Stereo3 ADC MIX\" },\n\t{ \"IF2 ADC3 Mux\", \"MONO ADC MIX\", \"Mono ADC MIX\" },\n\t{ \"IF2 ADC3 Mux\", \"OB45\", \"OB45\" },\n\n\t{ \"IF2 ADC4 Mux\", \"STO4 ADC MIX\", \"Stereo4 ADC MIX\" },\n\t{ \"IF2 ADC4 Mux\", \"OB67\", \"OB67\" },\n\t{ \"IF2 ADC4 Mux\", \"OB01\", \"OB01 Bypass Mux\" },\n\n\t{ \"IF2 ADC1 Swap Mux\", \"L/R\", \"IF2 ADC1 Mux\" },\n\t{ \"IF2 ADC1 Swap Mux\", \"R/L\", \"IF2 ADC1 Mux\" },\n\t{ \"IF2 ADC1 Swap Mux\", \"L/L\", \"IF2 ADC1 Mux\" },\n\t{ \"IF2 ADC1 Swap Mux\", \"R/R\", \"IF2 ADC1 Mux\" },\n\n\t{ \"IF2 ADC2 Swap Mux\", \"L/R\", \"IF2 ADC2 Mux\" },\n\t{ \"IF2 ADC2 Swap Mux\", \"R/L\", \"IF2 ADC2 Mux\" },\n\t{ \"IF2 ADC2 Swap Mux\", \"L/L\", \"IF2 ADC2 Mux\" },\n\t{ \"IF2 ADC2 Swap Mux\", \"R/R\", \"IF2 ADC2 Mux\" },\n\n\t{ \"IF2 ADC3 Swap Mux\", \"L/R\", \"IF2 ADC3 Mux\" },\n\t{ \"IF2 ADC3 Swap Mux\", \"R/L\", \"IF2 ADC3 Mux\" },\n\t{ \"IF2 ADC3 Swap Mux\", \"L/L\", \"IF2 ADC3 Mux\" },\n\t{ \"IF2 ADC3 Swap Mux\", \"R/R\", \"IF2 ADC3 Mux\" },\n\n\t{ \"IF2 ADC4 Swap Mux\", \"L/R\", \"IF2 ADC4 Mux\" },\n\t{ \"IF2 ADC4 Swap Mux\", \"R/L\", \"IF2 ADC4 Mux\" },\n\t{ \"IF2 ADC4 Swap Mux\", \"L/L\", \"IF2 ADC4 Mux\" },\n\t{ \"IF2 ADC4 Swap Mux\", \"R/R\", \"IF2 ADC4 Mux\" },\n\n\t{ \"IF2 ADC\", NULL, \"IF2 ADC1 Swap Mux\" },\n\t{ \"IF2 ADC\", NULL, \"IF2 ADC2 Swap Mux\" },\n\t{ \"IF2 ADC\", NULL, \"IF2 ADC3 Swap Mux\" },\n\t{ \"IF2 ADC\", NULL, \"IF2 ADC4 Swap Mux\" },\n\n\t{ \"IF2 ADC TDM Swap Mux\", \"1/2/3/4\", \"IF2 ADC\" },\n\t{ \"IF2 ADC TDM Swap Mux\", \"2/1/3/4\", \"IF2 ADC\" },\n\t{ \"IF2 ADC TDM Swap Mux\", \"3/1/2/4\", \"IF2 ADC\" },\n\t{ \"IF2 ADC TDM Swap Mux\", \"4/1/2/3\", \"IF2 ADC\" },\n\t{ \"IF2 ADC TDM Swap Mux\", \"1/3/2/4\", \"IF2 ADC\" },\n\t{ \"IF2 ADC TDM Swap Mux\", \"1/4/2/3\", \"IF2 ADC\" },\n\t{ \"IF2 ADC TDM Swap Mux\", \"2/3/1/4\", \"IF2 ADC\" },\n\t{ \"IF2 ADC TDM Swap Mux\", \"3/4/1/2\", \"IF2 ADC\" },\n\n\t{ \"AIF2TX\", NULL, \"I2S2\" },\n\t{ \"AIF2TX\", NULL, \"IF2 ADC TDM Swap Mux\" },\n\n\t{ \"IF3 ADC Mux\", \"STO1 ADC MIX\", \"Stereo1 ADC MIX\" },\n\t{ \"IF3 ADC Mux\", \"STO2 ADC MIX\", \"Stereo2 ADC MIX\" },\n\t{ \"IF3 ADC Mux\", \"STO3 ADC MIX\", \"Stereo3 ADC MIX\" },\n\t{ \"IF3 ADC Mux\", \"STO4 ADC MIX\", \"Stereo4 ADC MIX\" },\n\t{ \"IF3 ADC Mux\", \"MONO ADC MIX\", \"Mono ADC MIX\" },\n\t{ \"IF3 ADC Mux\", \"OB01\", \"OB01 Bypass Mux\" },\n\t{ \"IF3 ADC Mux\", \"OB23\", \"OB23 Bypass Mux\" },\n\t{ \"IF3 ADC Mux\", \"VAD ADC\", \"VAD ADC Mux\" },\n\n\t{ \"AIF3TX\", NULL, \"I2S3\" },\n\t{ \"AIF3TX\", NULL, \"IF3 ADC Mux\" },\n\n\t{ \"IF4 ADC Mux\", \"STO1 ADC MIX\", \"Stereo1 ADC MIX\" },\n\t{ \"IF4 ADC Mux\", \"STO2 ADC MIX\", \"Stereo2 ADC MIX\" },\n\t{ \"IF4 ADC Mux\", \"STO3 ADC MIX\", \"Stereo3 ADC MIX\" },\n\t{ \"IF4 ADC Mux\", \"STO4 ADC MIX\", \"Stereo4 ADC MIX\" },\n\t{ \"IF4 ADC Mux\", \"MONO ADC MIX\", \"Mono ADC MIX\" },\n\t{ \"IF4 ADC Mux\", \"OB01\", \"OB01 Bypass Mux\" },\n\t{ \"IF4 ADC Mux\", \"OB23\", \"OB23 Bypass Mux\" },\n\t{ \"IF4 ADC Mux\", \"VAD ADC\", \"VAD ADC Mux\" },\n\n\t{ \"AIF4TX\", NULL, \"I2S4\" },\n\t{ \"AIF4TX\", NULL, \"IF4 ADC Mux\" },\n\n\t{ \"SLB ADC1 Mux\", \"STO1 ADC MIX\", \"Stereo1 ADC MIX\" },\n\t{ \"SLB ADC1 Mux\", \"OB01\", \"OB01 Bypass Mux\" },\n\t{ \"SLB ADC1 Mux\", \"VAD ADC\", \"VAD ADC Mux\" },\n\n\t{ \"SLB ADC2 Mux\", \"STO2 ADC MIX\", \"Stereo2 ADC MIX\" },\n\t{ \"SLB ADC2 Mux\", \"OB23\", \"OB23 Bypass Mux\" },\n\n\t{ \"SLB ADC3 Mux\", \"STO3 ADC MIX\", \"Stereo3 ADC MIX\" },\n\t{ \"SLB ADC3 Mux\", \"MONO ADC MIX\", \"Mono ADC MIX\" },\n\t{ \"SLB ADC3 Mux\", \"OB45\", \"OB45\" },\n\n\t{ \"SLB ADC4 Mux\", \"STO4 ADC MIX\", \"Stereo4 ADC MIX\" },\n\t{ \"SLB ADC4 Mux\", \"OB67\", \"OB67\" },\n\t{ \"SLB ADC4 Mux\", \"OB01\", \"OB01 Bypass Mux\" },\n\n\t{ \"SLBTX\", NULL, \"SLB\" },\n\t{ \"SLBTX\", NULL, \"SLB ADC1 Mux\" },\n\t{ \"SLBTX\", NULL, \"SLB ADC2 Mux\" },\n\t{ \"SLBTX\", NULL, \"SLB ADC3 Mux\" },\n\t{ \"SLBTX\", NULL, \"SLB ADC4 Mux\" },\n\n\t{ \"DSPTX\", NULL, \"IB01 Bypass Mux\" },\n\n\t{ \"IB01 Mux\", \"IF1 DAC 01\", \"IF1 DAC01\" },\n\t{ \"IB01 Mux\", \"IF2 DAC 01\", \"IF2 DAC01\" },\n\t{ \"IB01 Mux\", \"SLB DAC 01\", \"SLB DAC01\" },\n\t{ \"IB01 Mux\", \"STO1 ADC MIX\", \"Stereo1 ADC MIX\" },\n\t \n\t{ \"IB01 Mux\", \"VAD ADC/DAC1 FS\", \"VAD ADC Mux\" },\n\n\t{ \"IB01 Bypass Mux\", \"Bypass\", \"IB01 Mux\" },\n\t{ \"IB01 Bypass Mux\", \"Pass SRC\", \"IB01 Mux\" },\n\n\t{ \"IB23 Mux\", \"IF1 DAC 23\", \"IF1 DAC23\" },\n\t{ \"IB23 Mux\", \"IF2 DAC 23\", \"IF2 DAC23\" },\n\t{ \"IB23 Mux\", \"SLB DAC 23\", \"SLB DAC23\" },\n\t{ \"IB23 Mux\", \"STO2 ADC MIX\", \"Stereo2 ADC MIX\" },\n\t{ \"IB23 Mux\", \"DAC1 FS\", \"DAC1 FS\" },\n\t{ \"IB23 Mux\", \"IF4 DAC\", \"IF4 DAC\" },\n\n\t{ \"IB23 Bypass Mux\", \"Bypass\", \"IB23 Mux\" },\n\t{ \"IB23 Bypass Mux\", \"Pass SRC\", \"IB23 Mux\" },\n\n\t{ \"IB45 Mux\", \"IF1 DAC 45\", \"IF1 DAC45\" },\n\t{ \"IB45 Mux\", \"IF2 DAC 45\", \"IF2 DAC45\" },\n\t{ \"IB45 Mux\", \"SLB DAC 45\", \"SLB DAC45\" },\n\t{ \"IB45 Mux\", \"STO3 ADC MIX\", \"Stereo3 ADC MIX\" },\n\t{ \"IB45 Mux\", \"IF3 DAC\", \"IF3 DAC\" },\n\n\t{ \"IB45 Bypass Mux\", \"Bypass\", \"IB45 Mux\" },\n\t{ \"IB45 Bypass Mux\", \"Pass SRC\", \"IB45 Mux\" },\n\n\t{ \"IB6 Mux\", \"IF1 DAC 6\", \"IF1 DAC6 Mux\" },\n\t{ \"IB6 Mux\", \"IF2 DAC 6\", \"IF2 DAC6 Mux\" },\n\t{ \"IB6 Mux\", \"SLB DAC 6\", \"SLB DAC6\" },\n\t{ \"IB6 Mux\", \"STO4 ADC MIX L\", \"Stereo4 ADC MIXL\" },\n\t{ \"IB6 Mux\", \"IF4 DAC L\", \"IF4 DAC L\" },\n\t{ \"IB6 Mux\", \"STO1 ADC MIX L\", \"Stereo1 ADC MIXL\" },\n\t{ \"IB6 Mux\", \"STO2 ADC MIX L\", \"Stereo2 ADC MIXL\" },\n\t{ \"IB6 Mux\", \"STO3 ADC MIX L\", \"Stereo3 ADC MIXL\" },\n\n\t{ \"IB7 Mux\", \"IF1 DAC 7\", \"IF1 DAC7 Mux\" },\n\t{ \"IB7 Mux\", \"IF2 DAC 7\", \"IF2 DAC7 Mux\" },\n\t{ \"IB7 Mux\", \"SLB DAC 7\", \"SLB DAC7\" },\n\t{ \"IB7 Mux\", \"STO4 ADC MIX R\", \"Stereo4 ADC MIXR\" },\n\t{ \"IB7 Mux\", \"IF4 DAC R\", \"IF4 DAC R\" },\n\t{ \"IB7 Mux\", \"STO1 ADC MIX R\", \"Stereo1 ADC MIXR\" },\n\t{ \"IB7 Mux\", \"STO2 ADC MIX R\", \"Stereo2 ADC MIXR\" },\n\t{ \"IB7 Mux\", \"STO3 ADC MIX R\", \"Stereo3 ADC MIXR\" },\n\n\t{ \"IB8 Mux\", \"STO1 ADC MIX L\", \"Stereo1 ADC MIXL\" },\n\t{ \"IB8 Mux\", \"STO2 ADC MIX L\", \"Stereo2 ADC MIXL\" },\n\t{ \"IB8 Mux\", \"STO3 ADC MIX L\", \"Stereo3 ADC MIXL\" },\n\t{ \"IB8 Mux\", \"STO4 ADC MIX L\", \"Stereo4 ADC MIXL\" },\n\t{ \"IB8 Mux\", \"MONO ADC MIX L\", \"Mono ADC MIXL\" },\n\t{ \"IB8 Mux\", \"DACL1 FS\", \"DAC1 MIXL\" },\n\n\t{ \"IB9 Mux\", \"STO1 ADC MIX R\", \"Stereo1 ADC MIXR\" },\n\t{ \"IB9 Mux\", \"STO2 ADC MIX R\", \"Stereo2 ADC MIXR\" },\n\t{ \"IB9 Mux\", \"STO3 ADC MIX R\", \"Stereo3 ADC MIXR\" },\n\t{ \"IB9 Mux\", \"STO4 ADC MIX R\", \"Stereo4 ADC MIXR\" },\n\t{ \"IB9 Mux\", \"MONO ADC MIX R\", \"Mono ADC MIXR\" },\n\t{ \"IB9 Mux\", \"DACR1 FS\", \"DAC1 MIXR\" },\n\t{ \"IB9 Mux\", \"DAC1 FS\", \"DAC1 FS\" },\n\n\t{ \"OB01 MIX\", \"IB01 Switch\", \"IB01 Bypass Mux\" },\n\t{ \"OB01 MIX\", \"IB23 Switch\", \"IB23 Bypass Mux\" },\n\t{ \"OB01 MIX\", \"IB45 Switch\", \"IB45 Bypass Mux\" },\n\t{ \"OB01 MIX\", \"IB6 Switch\", \"IB6 Mux\" },\n\t{ \"OB01 MIX\", \"IB7 Switch\", \"IB7 Mux\" },\n\t{ \"OB01 MIX\", \"IB8 Switch\", \"IB8 Mux\" },\n\t{ \"OB01 MIX\", \"IB9 Switch\", \"IB9 Mux\" },\n\n\t{ \"OB23 MIX\", \"IB01 Switch\", \"IB01 Bypass Mux\" },\n\t{ \"OB23 MIX\", \"IB23 Switch\", \"IB23 Bypass Mux\" },\n\t{ \"OB23 MIX\", \"IB45 Switch\", \"IB45 Bypass Mux\" },\n\t{ \"OB23 MIX\", \"IB6 Switch\", \"IB6 Mux\" },\n\t{ \"OB23 MIX\", \"IB7 Switch\", \"IB7 Mux\" },\n\t{ \"OB23 MIX\", \"IB8 Switch\", \"IB8 Mux\" },\n\t{ \"OB23 MIX\", \"IB9 Switch\", \"IB9 Mux\" },\n\n\t{ \"OB4 MIX\", \"IB01 Switch\", \"IB01 Bypass Mux\" },\n\t{ \"OB4 MIX\", \"IB23 Switch\", \"IB23 Bypass Mux\" },\n\t{ \"OB4 MIX\", \"IB45 Switch\", \"IB45 Bypass Mux\" },\n\t{ \"OB4 MIX\", \"IB6 Switch\", \"IB6 Mux\" },\n\t{ \"OB4 MIX\", \"IB7 Switch\", \"IB7 Mux\" },\n\t{ \"OB4 MIX\", \"IB8 Switch\", \"IB8 Mux\" },\n\t{ \"OB4 MIX\", \"IB9 Switch\", \"IB9 Mux\" },\n\n\t{ \"OB5 MIX\", \"IB01 Switch\", \"IB01 Bypass Mux\" },\n\t{ \"OB5 MIX\", \"IB23 Switch\", \"IB23 Bypass Mux\" },\n\t{ \"OB5 MIX\", \"IB45 Switch\", \"IB45 Bypass Mux\" },\n\t{ \"OB5 MIX\", \"IB6 Switch\", \"IB6 Mux\" },\n\t{ \"OB5 MIX\", \"IB7 Switch\", \"IB7 Mux\" },\n\t{ \"OB5 MIX\", \"IB8 Switch\", \"IB8 Mux\" },\n\t{ \"OB5 MIX\", \"IB9 Switch\", \"IB9 Mux\" },\n\n\t{ \"OB6 MIX\", \"IB01 Switch\", \"IB01 Bypass Mux\" },\n\t{ \"OB6 MIX\", \"IB23 Switch\", \"IB23 Bypass Mux\" },\n\t{ \"OB6 MIX\", \"IB45 Switch\", \"IB45 Bypass Mux\" },\n\t{ \"OB6 MIX\", \"IB6 Switch\", \"IB6 Mux\" },\n\t{ \"OB6 MIX\", \"IB7 Switch\", \"IB7 Mux\" },\n\t{ \"OB6 MIX\", \"IB8 Switch\", \"IB8 Mux\" },\n\t{ \"OB6 MIX\", \"IB9 Switch\", \"IB9 Mux\" },\n\n\t{ \"OB7 MIX\", \"IB01 Switch\", \"IB01 Bypass Mux\" },\n\t{ \"OB7 MIX\", \"IB23 Switch\", \"IB23 Bypass Mux\" },\n\t{ \"OB7 MIX\", \"IB45 Switch\", \"IB45 Bypass Mux\" },\n\t{ \"OB7 MIX\", \"IB6 Switch\", \"IB6 Mux\" },\n\t{ \"OB7 MIX\", \"IB7 Switch\", \"IB7 Mux\" },\n\t{ \"OB7 MIX\", \"IB8 Switch\", \"IB8 Mux\" },\n\t{ \"OB7 MIX\", \"IB9 Switch\", \"IB9 Mux\" },\n\n\t{ \"OB01 Bypass Mux\", \"Bypass\", \"OB01 MIX\" },\n\t{ \"OB01 Bypass Mux\", \"Pass SRC\", \"OB01 MIX\" },\n\t{ \"OB23 Bypass Mux\", \"Bypass\", \"OB23 MIX\" },\n\t{ \"OB23 Bypass Mux\", \"Pass SRC\", \"OB23 MIX\" },\n\n\t{ \"OutBound2\", NULL, \"OB23 Bypass Mux\" },\n\t{ \"OutBound3\", NULL, \"OB23 Bypass Mux\" },\n\t{ \"OutBound4\", NULL, \"OB4 MIX\" },\n\t{ \"OutBound5\", NULL, \"OB5 MIX\" },\n\t{ \"OutBound6\", NULL, \"OB6 MIX\" },\n\t{ \"OutBound7\", NULL, \"OB7 MIX\" },\n\n\t{ \"OB45\", NULL, \"OutBound4\" },\n\t{ \"OB45\", NULL, \"OutBound5\" },\n\t{ \"OB67\", NULL, \"OutBound6\" },\n\t{ \"OB67\", NULL, \"OutBound7\" },\n\n\t{ \"IF1 DAC0\", NULL, \"AIF1RX\" },\n\t{ \"IF1 DAC1\", NULL, \"AIF1RX\" },\n\t{ \"IF1 DAC2\", NULL, \"AIF1RX\" },\n\t{ \"IF1 DAC3\", NULL, \"AIF1RX\" },\n\t{ \"IF1 DAC4\", NULL, \"AIF1RX\" },\n\t{ \"IF1 DAC5\", NULL, \"AIF1RX\" },\n\t{ \"IF1 DAC6\", NULL, \"AIF1RX\" },\n\t{ \"IF1 DAC7\", NULL, \"AIF1RX\" },\n\t{ \"IF1 DAC0\", NULL, \"I2S1\" },\n\t{ \"IF1 DAC1\", NULL, \"I2S1\" },\n\t{ \"IF1 DAC2\", NULL, \"I2S1\" },\n\t{ \"IF1 DAC3\", NULL, \"I2S1\" },\n\t{ \"IF1 DAC4\", NULL, \"I2S1\" },\n\t{ \"IF1 DAC5\", NULL, \"I2S1\" },\n\t{ \"IF1 DAC6\", NULL, \"I2S1\" },\n\t{ \"IF1 DAC7\", NULL, \"I2S1\" },\n\n\t{ \"IF1 DAC0 Mux\", \"Slot0\", \"IF1 DAC0\" },\n\t{ \"IF1 DAC0 Mux\", \"Slot1\", \"IF1 DAC1\" },\n\t{ \"IF1 DAC0 Mux\", \"Slot2\", \"IF1 DAC2\" },\n\t{ \"IF1 DAC0 Mux\", \"Slot3\", \"IF1 DAC3\" },\n\t{ \"IF1 DAC0 Mux\", \"Slot4\", \"IF1 DAC4\" },\n\t{ \"IF1 DAC0 Mux\", \"Slot5\", \"IF1 DAC5\" },\n\t{ \"IF1 DAC0 Mux\", \"Slot6\", \"IF1 DAC6\" },\n\t{ \"IF1 DAC0 Mux\", \"Slot7\", \"IF1 DAC7\" },\n\n\t{ \"IF1 DAC1 Mux\", \"Slot0\", \"IF1 DAC0\" },\n\t{ \"IF1 DAC1 Mux\", \"Slot1\", \"IF1 DAC1\" },\n\t{ \"IF1 DAC1 Mux\", \"Slot2\", \"IF1 DAC2\" },\n\t{ \"IF1 DAC1 Mux\", \"Slot3\", \"IF1 DAC3\" },\n\t{ \"IF1 DAC1 Mux\", \"Slot4\", \"IF1 DAC4\" },\n\t{ \"IF1 DAC1 Mux\", \"Slot5\", \"IF1 DAC5\" },\n\t{ \"IF1 DAC1 Mux\", \"Slot6\", \"IF1 DAC6\" },\n\t{ \"IF1 DAC1 Mux\", \"Slot7\", \"IF1 DAC7\" },\n\n\t{ \"IF1 DAC2 Mux\", \"Slot0\", \"IF1 DAC0\" },\n\t{ \"IF1 DAC2 Mux\", \"Slot1\", \"IF1 DAC1\" },\n\t{ \"IF1 DAC2 Mux\", \"Slot2\", \"IF1 DAC2\" },\n\t{ \"IF1 DAC2 Mux\", \"Slot3\", \"IF1 DAC3\" },\n\t{ \"IF1 DAC2 Mux\", \"Slot4\", \"IF1 DAC4\" },\n\t{ \"IF1 DAC2 Mux\", \"Slot5\", \"IF1 DAC5\" },\n\t{ \"IF1 DAC2 Mux\", \"Slot6\", \"IF1 DAC6\" },\n\t{ \"IF1 DAC2 Mux\", \"Slot7\", \"IF1 DAC7\" },\n\n\t{ \"IF1 DAC3 Mux\", \"Slot0\", \"IF1 DAC0\" },\n\t{ \"IF1 DAC3 Mux\", \"Slot1\", \"IF1 DAC1\" },\n\t{ \"IF1 DAC3 Mux\", \"Slot2\", \"IF1 DAC2\" },\n\t{ \"IF1 DAC3 Mux\", \"Slot3\", \"IF1 DAC3\" },\n\t{ \"IF1 DAC3 Mux\", \"Slot4\", \"IF1 DAC4\" },\n\t{ \"IF1 DAC3 Mux\", \"Slot5\", \"IF1 DAC5\" },\n\t{ \"IF1 DAC3 Mux\", \"Slot6\", \"IF1 DAC6\" },\n\t{ \"IF1 DAC3 Mux\", \"Slot7\", \"IF1 DAC7\" },\n\n\t{ \"IF1 DAC4 Mux\", \"Slot0\", \"IF1 DAC0\" },\n\t{ \"IF1 DAC4 Mux\", \"Slot1\", \"IF1 DAC1\" },\n\t{ \"IF1 DAC4 Mux\", \"Slot2\", \"IF1 DAC2\" },\n\t{ \"IF1 DAC4 Mux\", \"Slot3\", \"IF1 DAC3\" },\n\t{ \"IF1 DAC4 Mux\", \"Slot4\", \"IF1 DAC4\" },\n\t{ \"IF1 DAC4 Mux\", \"Slot5\", \"IF1 DAC5\" },\n\t{ \"IF1 DAC4 Mux\", \"Slot6\", \"IF1 DAC6\" },\n\t{ \"IF1 DAC4 Mux\", \"Slot7\", \"IF1 DAC7\" },\n\n\t{ \"IF1 DAC5 Mux\", \"Slot0\", \"IF1 DAC0\" },\n\t{ \"IF1 DAC5 Mux\", \"Slot1\", \"IF1 DAC1\" },\n\t{ \"IF1 DAC5 Mux\", \"Slot2\", \"IF1 DAC2\" },\n\t{ \"IF1 DAC5 Mux\", \"Slot3\", \"IF1 DAC3\" },\n\t{ \"IF1 DAC5 Mux\", \"Slot4\", \"IF1 DAC4\" },\n\t{ \"IF1 DAC5 Mux\", \"Slot5\", \"IF1 DAC5\" },\n\t{ \"IF1 DAC5 Mux\", \"Slot6\", \"IF1 DAC6\" },\n\t{ \"IF1 DAC5 Mux\", \"Slot7\", \"IF1 DAC7\" },\n\n\t{ \"IF1 DAC6 Mux\", \"Slot0\", \"IF1 DAC0\" },\n\t{ \"IF1 DAC6 Mux\", \"Slot1\", \"IF1 DAC1\" },\n\t{ \"IF1 DAC6 Mux\", \"Slot2\", \"IF1 DAC2\" },\n\t{ \"IF1 DAC6 Mux\", \"Slot3\", \"IF1 DAC3\" },\n\t{ \"IF1 DAC6 Mux\", \"Slot4\", \"IF1 DAC4\" },\n\t{ \"IF1 DAC6 Mux\", \"Slot5\", \"IF1 DAC5\" },\n\t{ \"IF1 DAC6 Mux\", \"Slot6\", \"IF1 DAC6\" },\n\t{ \"IF1 DAC6 Mux\", \"Slot7\", \"IF1 DAC7\" },\n\n\t{ \"IF1 DAC7 Mux\", \"Slot0\", \"IF1 DAC0\" },\n\t{ \"IF1 DAC7 Mux\", \"Slot1\", \"IF1 DAC1\" },\n\t{ \"IF1 DAC7 Mux\", \"Slot2\", \"IF1 DAC2\" },\n\t{ \"IF1 DAC7 Mux\", \"Slot3\", \"IF1 DAC3\" },\n\t{ \"IF1 DAC7 Mux\", \"Slot4\", \"IF1 DAC4\" },\n\t{ \"IF1 DAC7 Mux\", \"Slot5\", \"IF1 DAC5\" },\n\t{ \"IF1 DAC7 Mux\", \"Slot6\", \"IF1 DAC6\" },\n\t{ \"IF1 DAC7 Mux\", \"Slot7\", \"IF1 DAC7\" },\n\n\t{ \"IF1 DAC01\", NULL, \"IF1 DAC0 Mux\" },\n\t{ \"IF1 DAC01\", NULL, \"IF1 DAC1 Mux\" },\n\t{ \"IF1 DAC23\", NULL, \"IF1 DAC2 Mux\" },\n\t{ \"IF1 DAC23\", NULL, \"IF1 DAC3 Mux\" },\n\t{ \"IF1 DAC45\", NULL, \"IF1 DAC4 Mux\" },\n\t{ \"IF1 DAC45\", NULL, \"IF1 DAC5 Mux\" },\n\t{ \"IF1 DAC67\", NULL, \"IF1 DAC6 Mux\" },\n\t{ \"IF1 DAC67\", NULL, \"IF1 DAC7 Mux\" },\n\n\t{ \"IF2 DAC0\", NULL, \"AIF2RX\" },\n\t{ \"IF2 DAC1\", NULL, \"AIF2RX\" },\n\t{ \"IF2 DAC2\", NULL, \"AIF2RX\" },\n\t{ \"IF2 DAC3\", NULL, \"AIF2RX\" },\n\t{ \"IF2 DAC4\", NULL, \"AIF2RX\" },\n\t{ \"IF2 DAC5\", NULL, \"AIF2RX\" },\n\t{ \"IF2 DAC6\", NULL, \"AIF2RX\" },\n\t{ \"IF2 DAC7\", NULL, \"AIF2RX\" },\n\t{ \"IF2 DAC0\", NULL, \"I2S2\" },\n\t{ \"IF2 DAC1\", NULL, \"I2S2\" },\n\t{ \"IF2 DAC2\", NULL, \"I2S2\" },\n\t{ \"IF2 DAC3\", NULL, \"I2S2\" },\n\t{ \"IF2 DAC4\", NULL, \"I2S2\" },\n\t{ \"IF2 DAC5\", NULL, \"I2S2\" },\n\t{ \"IF2 DAC6\", NULL, \"I2S2\" },\n\t{ \"IF2 DAC7\", NULL, \"I2S2\" },\n\n\t{ \"IF2 DAC0 Mux\", \"Slot0\", \"IF2 DAC0\" },\n\t{ \"IF2 DAC0 Mux\", \"Slot1\", \"IF2 DAC1\" },\n\t{ \"IF2 DAC0 Mux\", \"Slot2\", \"IF2 DAC2\" },\n\t{ \"IF2 DAC0 Mux\", \"Slot3\", \"IF2 DAC3\" },\n\t{ \"IF2 DAC0 Mux\", \"Slot4\", \"IF2 DAC4\" },\n\t{ \"IF2 DAC0 Mux\", \"Slot5\", \"IF2 DAC5\" },\n\t{ \"IF2 DAC0 Mux\", \"Slot6\", \"IF2 DAC6\" },\n\t{ \"IF2 DAC0 Mux\", \"Slot7\", \"IF2 DAC7\" },\n\n\t{ \"IF2 DAC1 Mux\", \"Slot0\", \"IF2 DAC0\" },\n\t{ \"IF2 DAC1 Mux\", \"Slot1\", \"IF2 DAC1\" },\n\t{ \"IF2 DAC1 Mux\", \"Slot2\", \"IF2 DAC2\" },\n\t{ \"IF2 DAC1 Mux\", \"Slot3\", \"IF2 DAC3\" },\n\t{ \"IF2 DAC1 Mux\", \"Slot4\", \"IF2 DAC4\" },\n\t{ \"IF2 DAC1 Mux\", \"Slot5\", \"IF2 DAC5\" },\n\t{ \"IF2 DAC1 Mux\", \"Slot6\", \"IF2 DAC6\" },\n\t{ \"IF2 DAC1 Mux\", \"Slot7\", \"IF2 DAC7\" },\n\n\t{ \"IF2 DAC2 Mux\", \"Slot0\", \"IF2 DAC0\" },\n\t{ \"IF2 DAC2 Mux\", \"Slot1\", \"IF2 DAC1\" },\n\t{ \"IF2 DAC2 Mux\", \"Slot2\", \"IF2 DAC2\" },\n\t{ \"IF2 DAC2 Mux\", \"Slot3\", \"IF2 DAC3\" },\n\t{ \"IF2 DAC2 Mux\", \"Slot4\", \"IF2 DAC4\" },\n\t{ \"IF2 DAC2 Mux\", \"Slot5\", \"IF2 DAC5\" },\n\t{ \"IF2 DAC2 Mux\", \"Slot6\", \"IF2 DAC6\" },\n\t{ \"IF2 DAC2 Mux\", \"Slot7\", \"IF2 DAC7\" },\n\n\t{ \"IF2 DAC3 Mux\", \"Slot0\", \"IF2 DAC0\" },\n\t{ \"IF2 DAC3 Mux\", \"Slot1\", \"IF2 DAC1\" },\n\t{ \"IF2 DAC3 Mux\", \"Slot2\", \"IF2 DAC2\" },\n\t{ \"IF2 DAC3 Mux\", \"Slot3\", \"IF2 DAC3\" },\n\t{ \"IF2 DAC3 Mux\", \"Slot4\", \"IF2 DAC4\" },\n\t{ \"IF2 DAC3 Mux\", \"Slot5\", \"IF2 DAC5\" },\n\t{ \"IF2 DAC3 Mux\", \"Slot6\", \"IF2 DAC6\" },\n\t{ \"IF2 DAC3 Mux\", \"Slot7\", \"IF2 DAC7\" },\n\n\t{ \"IF2 DAC4 Mux\", \"Slot0\", \"IF2 DAC0\" },\n\t{ \"IF2 DAC4 Mux\", \"Slot1\", \"IF2 DAC1\" },\n\t{ \"IF2 DAC4 Mux\", \"Slot2\", \"IF2 DAC2\" },\n\t{ \"IF2 DAC4 Mux\", \"Slot3\", \"IF2 DAC3\" },\n\t{ \"IF2 DAC4 Mux\", \"Slot4\", \"IF2 DAC4\" },\n\t{ \"IF2 DAC4 Mux\", \"Slot5\", \"IF2 DAC5\" },\n\t{ \"IF2 DAC4 Mux\", \"Slot6\", \"IF2 DAC6\" },\n\t{ \"IF2 DAC4 Mux\", \"Slot7\", \"IF2 DAC7\" },\n\n\t{ \"IF2 DAC5 Mux\", \"Slot0\", \"IF2 DAC0\" },\n\t{ \"IF2 DAC5 Mux\", \"Slot1\", \"IF2 DAC1\" },\n\t{ \"IF2 DAC5 Mux\", \"Slot2\", \"IF2 DAC2\" },\n\t{ \"IF2 DAC5 Mux\", \"Slot3\", \"IF2 DAC3\" },\n\t{ \"IF2 DAC5 Mux\", \"Slot4\", \"IF2 DAC4\" },\n\t{ \"IF2 DAC5 Mux\", \"Slot5\", \"IF2 DAC5\" },\n\t{ \"IF2 DAC5 Mux\", \"Slot6\", \"IF2 DAC6\" },\n\t{ \"IF2 DAC5 Mux\", \"Slot7\", \"IF2 DAC7\" },\n\n\t{ \"IF2 DAC6 Mux\", \"Slot0\", \"IF2 DAC0\" },\n\t{ \"IF2 DAC6 Mux\", \"Slot1\", \"IF2 DAC1\" },\n\t{ \"IF2 DAC6 Mux\", \"Slot2\", \"IF2 DAC2\" },\n\t{ \"IF2 DAC6 Mux\", \"Slot3\", \"IF2 DAC3\" },\n\t{ \"IF2 DAC6 Mux\", \"Slot4\", \"IF2 DAC4\" },\n\t{ \"IF2 DAC6 Mux\", \"Slot5\", \"IF2 DAC5\" },\n\t{ \"IF2 DAC6 Mux\", \"Slot6\", \"IF2 DAC6\" },\n\t{ \"IF2 DAC6 Mux\", \"Slot7\", \"IF2 DAC7\" },\n\n\t{ \"IF2 DAC7 Mux\", \"Slot0\", \"IF2 DAC0\" },\n\t{ \"IF2 DAC7 Mux\", \"Slot1\", \"IF2 DAC1\" },\n\t{ \"IF2 DAC7 Mux\", \"Slot2\", \"IF2 DAC2\" },\n\t{ \"IF2 DAC7 Mux\", \"Slot3\", \"IF2 DAC3\" },\n\t{ \"IF2 DAC7 Mux\", \"Slot4\", \"IF2 DAC4\" },\n\t{ \"IF2 DAC7 Mux\", \"Slot5\", \"IF2 DAC5\" },\n\t{ \"IF2 DAC7 Mux\", \"Slot6\", \"IF2 DAC6\" },\n\t{ \"IF2 DAC7 Mux\", \"Slot7\", \"IF2 DAC7\" },\n\n\t{ \"IF2 DAC01\", NULL, \"IF2 DAC0 Mux\" },\n\t{ \"IF2 DAC01\", NULL, \"IF2 DAC1 Mux\" },\n\t{ \"IF2 DAC23\", NULL, \"IF2 DAC2 Mux\" },\n\t{ \"IF2 DAC23\", NULL, \"IF2 DAC3 Mux\" },\n\t{ \"IF2 DAC45\", NULL, \"IF2 DAC4 Mux\" },\n\t{ \"IF2 DAC45\", NULL, \"IF2 DAC5 Mux\" },\n\t{ \"IF2 DAC67\", NULL, \"IF2 DAC6 Mux\" },\n\t{ \"IF2 DAC67\", NULL, \"IF2 DAC7 Mux\" },\n\n\t{ \"IF3 DAC\", NULL, \"AIF3RX\" },\n\t{ \"IF3 DAC\", NULL, \"I2S3\" },\n\n\t{ \"IF4 DAC\", NULL, \"AIF4RX\" },\n\t{ \"IF4 DAC\", NULL, \"I2S4\" },\n\n\t{ \"IF3 DAC L\", NULL, \"IF3 DAC\" },\n\t{ \"IF3 DAC R\", NULL, \"IF3 DAC\" },\n\n\t{ \"IF4 DAC L\", NULL, \"IF4 DAC\" },\n\t{ \"IF4 DAC R\", NULL, \"IF4 DAC\" },\n\n\t{ \"SLB DAC0\", NULL, \"SLBRX\" },\n\t{ \"SLB DAC1\", NULL, \"SLBRX\" },\n\t{ \"SLB DAC2\", NULL, \"SLBRX\" },\n\t{ \"SLB DAC3\", NULL, \"SLBRX\" },\n\t{ \"SLB DAC4\", NULL, \"SLBRX\" },\n\t{ \"SLB DAC5\", NULL, \"SLBRX\" },\n\t{ \"SLB DAC6\", NULL, \"SLBRX\" },\n\t{ \"SLB DAC7\", NULL, \"SLBRX\" },\n\t{ \"SLB DAC0\", NULL, \"SLB\" },\n\t{ \"SLB DAC1\", NULL, \"SLB\" },\n\t{ \"SLB DAC2\", NULL, \"SLB\" },\n\t{ \"SLB DAC3\", NULL, \"SLB\" },\n\t{ \"SLB DAC4\", NULL, \"SLB\" },\n\t{ \"SLB DAC5\", NULL, \"SLB\" },\n\t{ \"SLB DAC6\", NULL, \"SLB\" },\n\t{ \"SLB DAC7\", NULL, \"SLB\" },\n\n\t{ \"SLB DAC01\", NULL, \"SLB DAC0\" },\n\t{ \"SLB DAC01\", NULL, \"SLB DAC1\" },\n\t{ \"SLB DAC23\", NULL, \"SLB DAC2\" },\n\t{ \"SLB DAC23\", NULL, \"SLB DAC3\" },\n\t{ \"SLB DAC45\", NULL, \"SLB DAC4\" },\n\t{ \"SLB DAC45\", NULL, \"SLB DAC5\" },\n\t{ \"SLB DAC67\", NULL, \"SLB DAC6\" },\n\t{ \"SLB DAC67\", NULL, \"SLB DAC7\" },\n\n\t{ \"ADDA1 Mux\", \"STO1 ADC MIX\", \"Stereo1 ADC MIX\" },\n\t{ \"ADDA1 Mux\", \"STO2 ADC MIX\", \"Stereo2 ADC MIX\" },\n\t{ \"ADDA1 Mux\", \"OB 67\", \"OB67\" },\n\n\t{ \"DAC1 Mux\", \"IF1 DAC 01\", \"IF1 DAC01\" },\n\t{ \"DAC1 Mux\", \"IF2 DAC 01\", \"IF2 DAC01\" },\n\t{ \"DAC1 Mux\", \"IF3 DAC LR\", \"IF3 DAC\" },\n\t{ \"DAC1 Mux\", \"IF4 DAC LR\", \"IF4 DAC\" },\n\t{ \"DAC1 Mux\", \"SLB DAC 01\", \"SLB DAC01\" },\n\t{ \"DAC1 Mux\", \"OB 01\", \"OB01 Bypass Mux\" },\n\n\t{ \"DAC1 MIXL\", \"Stereo ADC Switch\", \"ADDA1 Mux\" },\n\t{ \"DAC1 MIXL\", \"DAC1 Switch\", \"DAC1 Mux\" },\n\t{ \"DAC1 MIXR\", \"Stereo ADC Switch\", \"ADDA1 Mux\" },\n\t{ \"DAC1 MIXR\", \"DAC1 Switch\", \"DAC1 Mux\" },\n\n\t{ \"DAC1 FS\", NULL, \"DAC1 MIXL\" },\n\t{ \"DAC1 FS\", NULL, \"DAC1 MIXR\" },\n\n\t{ \"DAC2 L Mux\", \"IF1 DAC 2\", \"IF1 DAC2 Mux\" },\n\t{ \"DAC2 L Mux\", \"IF2 DAC 2\", \"IF2 DAC2 Mux\" },\n\t{ \"DAC2 L Mux\", \"IF3 DAC L\", \"IF3 DAC L\" },\n\t{ \"DAC2 L Mux\", \"IF4 DAC L\", \"IF4 DAC L\" },\n\t{ \"DAC2 L Mux\", \"SLB DAC 2\", \"SLB DAC2\" },\n\t{ \"DAC2 L Mux\", \"OB 2\", \"OutBound2\" },\n\n\t{ \"DAC2 R Mux\", \"IF1 DAC 3\", \"IF1 DAC3 Mux\" },\n\t{ \"DAC2 R Mux\", \"IF2 DAC 3\", \"IF2 DAC3 Mux\" },\n\t{ \"DAC2 R Mux\", \"IF3 DAC R\", \"IF3 DAC R\" },\n\t{ \"DAC2 R Mux\", \"IF4 DAC R\", \"IF4 DAC R\" },\n\t{ \"DAC2 R Mux\", \"SLB DAC 3\", \"SLB DAC3\" },\n\t{ \"DAC2 R Mux\", \"OB 3\", \"OutBound3\" },\n\t{ \"DAC2 R Mux\", \"Haptic Generator\", \"Haptic Generator\" },\n\t{ \"DAC2 R Mux\", \"VAD ADC\", \"VAD ADC Mux\" },\n\n\t{ \"DAC3 L Mux\", \"IF1 DAC 4\", \"IF1 DAC4 Mux\" },\n\t{ \"DAC3 L Mux\", \"IF2 DAC 4\", \"IF2 DAC4 Mux\" },\n\t{ \"DAC3 L Mux\", \"IF3 DAC L\", \"IF3 DAC L\" },\n\t{ \"DAC3 L Mux\", \"IF4 DAC L\", \"IF4 DAC L\" },\n\t{ \"DAC3 L Mux\", \"SLB DAC 4\", \"SLB DAC4\" },\n\t{ \"DAC3 L Mux\", \"OB 4\", \"OutBound4\" },\n\n\t{ \"DAC3 R Mux\", \"IF1 DAC 5\", \"IF1 DAC5 Mux\" },\n\t{ \"DAC3 R Mux\", \"IF2 DAC 5\", \"IF2 DAC5 Mux\" },\n\t{ \"DAC3 R Mux\", \"IF3 DAC R\", \"IF3 DAC R\" },\n\t{ \"DAC3 R Mux\", \"IF4 DAC R\", \"IF4 DAC R\" },\n\t{ \"DAC3 R Mux\", \"SLB DAC 5\", \"SLB DAC5\" },\n\t{ \"DAC3 R Mux\", \"OB 5\", \"OutBound5\" },\n\n\t{ \"DAC4 L Mux\", \"IF1 DAC 6\", \"IF1 DAC6 Mux\" },\n\t{ \"DAC4 L Mux\", \"IF2 DAC 6\", \"IF2 DAC6 Mux\" },\n\t{ \"DAC4 L Mux\", \"IF3 DAC L\", \"IF3 DAC L\" },\n\t{ \"DAC4 L Mux\", \"IF4 DAC L\", \"IF4 DAC L\" },\n\t{ \"DAC4 L Mux\", \"SLB DAC 6\", \"SLB DAC6\" },\n\t{ \"DAC4 L Mux\", \"OB 6\", \"OutBound6\" },\n\n\t{ \"DAC4 R Mux\", \"IF1 DAC 7\", \"IF1 DAC7 Mux\" },\n\t{ \"DAC4 R Mux\", \"IF2 DAC 7\", \"IF2 DAC7 Mux\" },\n\t{ \"DAC4 R Mux\", \"IF3 DAC R\", \"IF3 DAC R\" },\n\t{ \"DAC4 R Mux\", \"IF4 DAC R\", \"IF4 DAC R\" },\n\t{ \"DAC4 R Mux\", \"SLB DAC 7\", \"SLB DAC7\" },\n\t{ \"DAC4 R Mux\", \"OB 7\", \"OutBound7\" },\n\n\t{ \"Sidetone Mux\", \"DMIC1 L\", \"DMIC L1\" },\n\t{ \"Sidetone Mux\", \"DMIC2 L\", \"DMIC L2\" },\n\t{ \"Sidetone Mux\", \"DMIC3 L\", \"DMIC L3\" },\n\t{ \"Sidetone Mux\", \"DMIC4 L\", \"DMIC L4\" },\n\t{ \"Sidetone Mux\", \"ADC1\", \"ADC 1\" },\n\t{ \"Sidetone Mux\", \"ADC2\", \"ADC 2\" },\n\t{ \"Sidetone Mux\", NULL, \"Sidetone Power\" },\n\n\t{ \"Stereo DAC MIXL\", \"ST L Switch\", \"Sidetone Mux\" },\n\t{ \"Stereo DAC MIXL\", \"DAC1 L Switch\", \"DAC1 MIXL\" },\n\t{ \"Stereo DAC MIXL\", \"DAC2 L Switch\", \"DAC2 L Mux\" },\n\t{ \"Stereo DAC MIXL\", \"DAC1 R Switch\", \"DAC1 MIXR\" },\n\t{ \"Stereo DAC MIXL\", NULL, \"dac stereo1 filter\" },\n\t{ \"Stereo DAC MIXR\", \"ST R Switch\", \"Sidetone Mux\" },\n\t{ \"Stereo DAC MIXR\", \"DAC1 R Switch\", \"DAC1 MIXR\" },\n\t{ \"Stereo DAC MIXR\", \"DAC2 R Switch\", \"DAC2 R Mux\" },\n\t{ \"Stereo DAC MIXR\", \"DAC1 L Switch\", \"DAC1 MIXL\" },\n\t{ \"Stereo DAC MIXR\", NULL, \"dac stereo1 filter\" },\n\t{ \"dac stereo1 filter\", NULL, \"PLL1\", is_sys_clk_from_pll },\n\n\t{ \"Mono DAC MIXL\", \"ST L Switch\", \"Sidetone Mux\" },\n\t{ \"Mono DAC MIXL\", \"DAC1 L Switch\", \"DAC1 MIXL\" },\n\t{ \"Mono DAC MIXL\", \"DAC2 L Switch\", \"DAC2 L Mux\" },\n\t{ \"Mono DAC MIXL\", \"DAC2 R Switch\", \"DAC2 R Mux\" },\n\t{ \"Mono DAC MIXL\", NULL, \"dac mono2 left filter\" },\n\t{ \"dac mono2 left filter\", NULL, \"PLL1\", is_sys_clk_from_pll },\n\t{ \"Mono DAC MIXR\", \"ST R Switch\", \"Sidetone Mux\" },\n\t{ \"Mono DAC MIXR\", \"DAC1 R Switch\", \"DAC1 MIXR\" },\n\t{ \"Mono DAC MIXR\", \"DAC2 R Switch\", \"DAC2 R Mux\" },\n\t{ \"Mono DAC MIXR\", \"DAC2 L Switch\", \"DAC2 L Mux\" },\n\t{ \"Mono DAC MIXR\", NULL, \"dac mono2 right filter\" },\n\t{ \"dac mono2 right filter\", NULL, \"PLL1\", is_sys_clk_from_pll },\n\n\t{ \"DD1 MIXL\", \"Sto DAC Mix L Switch\", \"Stereo DAC MIXL\" },\n\t{ \"DD1 MIXL\", \"Mono DAC Mix L Switch\", \"Mono DAC MIXL\" },\n\t{ \"DD1 MIXL\", \"DAC3 L Switch\", \"DAC3 L Mux\" },\n\t{ \"DD1 MIXL\", \"DAC3 R Switch\", \"DAC3 R Mux\" },\n\t{ \"DD1 MIXL\", NULL, \"dac mono3 left filter\" },\n\t{ \"dac mono3 left filter\", NULL, \"PLL1\", is_sys_clk_from_pll },\n\t{ \"DD1 MIXR\", \"Sto DAC Mix R Switch\", \"Stereo DAC MIXR\" },\n\t{ \"DD1 MIXR\", \"Mono DAC Mix R Switch\", \"Mono DAC MIXR\" },\n\t{ \"DD1 MIXR\", \"DAC3 L Switch\", \"DAC3 L Mux\" },\n\t{ \"DD1 MIXR\", \"DAC3 R Switch\", \"DAC3 R Mux\" },\n\t{ \"DD1 MIXR\", NULL, \"dac mono3 right filter\" },\n\t{ \"dac mono3 right filter\", NULL, \"PLL1\", is_sys_clk_from_pll },\n\n\t{ \"DD2 MIXL\", \"Sto DAC Mix L Switch\", \"Stereo DAC MIXL\" },\n\t{ \"DD2 MIXL\", \"Mono DAC Mix L Switch\", \"Mono DAC MIXL\" },\n\t{ \"DD2 MIXL\", \"DAC4 L Switch\", \"DAC4 L Mux\" },\n\t{ \"DD2 MIXL\", \"DAC4 R Switch\", \"DAC4 R Mux\" },\n\t{ \"DD2 MIXL\", NULL, \"dac mono4 left filter\" },\n\t{ \"dac mono4 left filter\", NULL, \"PLL1\", is_sys_clk_from_pll },\n\t{ \"DD2 MIXR\", \"Sto DAC Mix R Switch\", \"Stereo DAC MIXR\" },\n\t{ \"DD2 MIXR\", \"Mono DAC Mix R Switch\", \"Mono DAC MIXR\" },\n\t{ \"DD2 MIXR\", \"DAC4 L Switch\", \"DAC4 L Mux\" },\n\t{ \"DD2 MIXR\", \"DAC4 R Switch\", \"DAC4 R Mux\" },\n\t{ \"DD2 MIXR\", NULL, \"dac mono4 right filter\" },\n\t{ \"dac mono4 right filter\", NULL, \"PLL1\", is_sys_clk_from_pll },\n\n\t{ \"Stereo DAC MIX\", NULL, \"Stereo DAC MIXL\" },\n\t{ \"Stereo DAC MIX\", NULL, \"Stereo DAC MIXR\" },\n\t{ \"Mono DAC MIX\", NULL, \"Mono DAC MIXL\" },\n\t{ \"Mono DAC MIX\", NULL, \"Mono DAC MIXR\" },\n\t{ \"DD1 MIX\", NULL, \"DD1 MIXL\" },\n\t{ \"DD1 MIX\", NULL, \"DD1 MIXR\" },\n\t{ \"DD2 MIX\", NULL, \"DD2 MIXL\" },\n\t{ \"DD2 MIX\", NULL, \"DD2 MIXR\" },\n\n\t{ \"DAC12 SRC Mux\", \"STO1 DAC MIX\", \"Stereo DAC MIX\" },\n\t{ \"DAC12 SRC Mux\", \"MONO DAC MIX\", \"Mono DAC MIX\" },\n\t{ \"DAC12 SRC Mux\", \"DD MIX1\", \"DD1 MIX\" },\n\t{ \"DAC12 SRC Mux\", \"DD MIX2\", \"DD2 MIX\" },\n\n\t{ \"DAC3 SRC Mux\", \"MONO DAC MIXL\", \"Mono DAC MIXL\" },\n\t{ \"DAC3 SRC Mux\", \"MONO DAC MIXR\", \"Mono DAC MIXR\" },\n\t{ \"DAC3 SRC Mux\", \"DD MIX1L\", \"DD1 MIXL\" },\n\t{ \"DAC3 SRC Mux\", \"DD MIX2L\", \"DD2 MIXL\" },\n\n\t{ \"DAC 1\", NULL, \"DAC12 SRC Mux\" },\n\t{ \"DAC 2\", NULL, \"DAC12 SRC Mux\" },\n\t{ \"DAC 3\", NULL, \"DAC3 SRC Mux\" },\n\n\t{ \"PDM1 L Mux\", \"STO1 DAC MIX\", \"Stereo DAC MIXL\" },\n\t{ \"PDM1 L Mux\", \"MONO DAC MIX\", \"Mono DAC MIXL\" },\n\t{ \"PDM1 L Mux\", \"DD MIX1\", \"DD1 MIXL\" },\n\t{ \"PDM1 L Mux\", \"DD MIX2\", \"DD2 MIXL\" },\n\t{ \"PDM1 L Mux\", NULL, \"PDM1 Power\" },\n\t{ \"PDM1 R Mux\", \"STO1 DAC MIX\", \"Stereo DAC MIXR\" },\n\t{ \"PDM1 R Mux\", \"MONO DAC MIX\", \"Mono DAC MIXR\" },\n\t{ \"PDM1 R Mux\", \"DD MIX1\", \"DD1 MIXR\" },\n\t{ \"PDM1 R Mux\", \"DD MIX2\", \"DD2 MIXR\" },\n\t{ \"PDM1 R Mux\", NULL, \"PDM1 Power\" },\n\t{ \"PDM2 L Mux\", \"STO1 DAC MIX\", \"Stereo DAC MIXL\" },\n\t{ \"PDM2 L Mux\", \"MONO DAC MIX\", \"Mono DAC MIXL\" },\n\t{ \"PDM2 L Mux\", \"DD MIX1\", \"DD1 MIXL\" },\n\t{ \"PDM2 L Mux\", \"DD MIX2\", \"DD2 MIXL\" },\n\t{ \"PDM2 L Mux\", NULL, \"PDM2 Power\" },\n\t{ \"PDM2 R Mux\", \"STO1 DAC MIX\", \"Stereo DAC MIXR\" },\n\t{ \"PDM2 R Mux\", \"MONO DAC MIX\", \"Mono DAC MIXR\" },\n\t{ \"PDM2 R Mux\", \"DD MIX1\", \"DD1 MIXR\" },\n\t{ \"PDM2 R Mux\", \"DD MIX1\", \"DD2 MIXR\" },\n\t{ \"PDM2 R Mux\", NULL, \"PDM2 Power\" },\n\n\t{ \"LOUT1 amp\", NULL, \"DAC 1\" },\n\t{ \"LOUT2 amp\", NULL, \"DAC 2\" },\n\t{ \"LOUT3 amp\", NULL, \"DAC 3\" },\n\n\t{ \"LOUT1 vref\", NULL, \"LOUT1 amp\" },\n\t{ \"LOUT2 vref\", NULL, \"LOUT2 amp\" },\n\t{ \"LOUT3 vref\", NULL, \"LOUT3 amp\" },\n\n\t{ \"LOUT1\", NULL, \"LOUT1 vref\" },\n\t{ \"LOUT2\", NULL, \"LOUT2 vref\" },\n\t{ \"LOUT3\", NULL, \"LOUT3 vref\" },\n\n\t{ \"PDM1L\", NULL, \"PDM1 L Mux\" },\n\t{ \"PDM1R\", NULL, \"PDM1 R Mux\" },\n\t{ \"PDM2L\", NULL, \"PDM2 L Mux\" },\n\t{ \"PDM2R\", NULL, \"PDM2 R Mux\" },\n};\n\nstatic const struct snd_soc_dapm_route rt5677_dmic2_clk_1[] = {\n\t{ \"DMIC L2\", NULL, \"DMIC1 power\" },\n\t{ \"DMIC R2\", NULL, \"DMIC1 power\" },\n};\n\nstatic const struct snd_soc_dapm_route rt5677_dmic2_clk_2[] = {\n\t{ \"DMIC L2\", NULL, \"DMIC2 power\" },\n\t{ \"DMIC R2\", NULL, \"DMIC2 power\" },\n};\n\nstatic int rt5677_hw_params(struct snd_pcm_substream *substream,\n\tstruct snd_pcm_hw_params *params, struct snd_soc_dai *dai)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\tunsigned int val_len = 0, val_clk, mask_clk;\n\tint pre_div, bclk_ms, frame_size;\n\n\trt5677->lrck[dai->id] = params_rate(params);\n\tpre_div = rl6231_get_clk_info(rt5677->sysclk, rt5677->lrck[dai->id]);\n\tif (pre_div < 0) {\n\t\tdev_err(component->dev, \"Unsupported clock setting: sysclk=%dHz lrck=%dHz\\n\",\n\t\t\trt5677->sysclk, rt5677->lrck[dai->id]);\n\t\treturn -EINVAL;\n\t}\n\tframe_size = snd_soc_params_to_frame_size(params);\n\tif (frame_size < 0) {\n\t\tdev_err(component->dev, \"Unsupported frame size: %d\\n\", frame_size);\n\t\treturn -EINVAL;\n\t}\n\tbclk_ms = frame_size > 32;\n\trt5677->bclk[dai->id] = rt5677->lrck[dai->id] * (32 << bclk_ms);\n\n\tdev_dbg(dai->dev, \"bclk is %dHz and lrck is %dHz\\n\",\n\t\trt5677->bclk[dai->id], rt5677->lrck[dai->id]);\n\tdev_dbg(dai->dev, \"bclk_ms is %d and pre_div is %d for iis %d\\n\",\n\t\t\t\tbclk_ms, pre_div, dai->id);\n\n\tswitch (params_width(params)) {\n\tcase 16:\n\t\tbreak;\n\tcase 20:\n\t\tval_len |= RT5677_I2S_DL_20;\n\t\tbreak;\n\tcase 24:\n\t\tval_len |= RT5677_I2S_DL_24;\n\t\tbreak;\n\tcase 8:\n\t\tval_len |= RT5677_I2S_DL_8;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (dai->id) {\n\tcase RT5677_AIF1:\n\t\tmask_clk = RT5677_I2S_PD1_MASK;\n\t\tval_clk = pre_div << RT5677_I2S_PD1_SFT;\n\t\tregmap_update_bits(rt5677->regmap, RT5677_I2S1_SDP,\n\t\t\tRT5677_I2S_DL_MASK, val_len);\n\t\tregmap_update_bits(rt5677->regmap, RT5677_CLK_TREE_CTRL1,\n\t\t\tmask_clk, val_clk);\n\t\tbreak;\n\tcase RT5677_AIF2:\n\t\tmask_clk = RT5677_I2S_PD2_MASK;\n\t\tval_clk = pre_div << RT5677_I2S_PD2_SFT;\n\t\tregmap_update_bits(rt5677->regmap, RT5677_I2S2_SDP,\n\t\t\tRT5677_I2S_DL_MASK, val_len);\n\t\tregmap_update_bits(rt5677->regmap, RT5677_CLK_TREE_CTRL1,\n\t\t\tmask_clk, val_clk);\n\t\tbreak;\n\tcase RT5677_AIF3:\n\t\tmask_clk = RT5677_I2S_BCLK_MS3_MASK | RT5677_I2S_PD3_MASK;\n\t\tval_clk = bclk_ms << RT5677_I2S_BCLK_MS3_SFT |\n\t\t\tpre_div << RT5677_I2S_PD3_SFT;\n\t\tregmap_update_bits(rt5677->regmap, RT5677_I2S3_SDP,\n\t\t\tRT5677_I2S_DL_MASK, val_len);\n\t\tregmap_update_bits(rt5677->regmap, RT5677_CLK_TREE_CTRL1,\n\t\t\tmask_clk, val_clk);\n\t\tbreak;\n\tcase RT5677_AIF4:\n\t\tmask_clk = RT5677_I2S_BCLK_MS4_MASK | RT5677_I2S_PD4_MASK;\n\t\tval_clk = bclk_ms << RT5677_I2S_BCLK_MS4_SFT |\n\t\t\tpre_div << RT5677_I2S_PD4_SFT;\n\t\tregmap_update_bits(rt5677->regmap, RT5677_I2S4_SDP,\n\t\t\tRT5677_I2S_DL_MASK, val_len);\n\t\tregmap_update_bits(rt5677->regmap, RT5677_CLK_TREE_CTRL1,\n\t\t\tmask_clk, val_clk);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5677_set_dai_fmt(struct snd_soc_dai *dai, unsigned int fmt)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\tunsigned int reg_val = 0;\n\n\tswitch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {\n\tcase SND_SOC_DAIFMT_CBM_CFM:\n\t\trt5677->master[dai->id] = 1;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_CBS_CFS:\n\t\treg_val |= RT5677_I2S_MS_S;\n\t\trt5677->master[dai->id] = 0;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_INV_MASK) {\n\tcase SND_SOC_DAIFMT_NB_NF:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_IB_NF:\n\t\treg_val |= RT5677_I2S_BP_INV;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\n\tcase SND_SOC_DAIFMT_I2S:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_LEFT_J:\n\t\treg_val |= RT5677_I2S_DF_LEFT;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_A:\n\t\treg_val |= RT5677_I2S_DF_PCM_A;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_B:\n\t\treg_val |= RT5677_I2S_DF_PCM_B;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (dai->id) {\n\tcase RT5677_AIF1:\n\t\tregmap_update_bits(rt5677->regmap, RT5677_I2S1_SDP,\n\t\t\tRT5677_I2S_MS_MASK | RT5677_I2S_BP_MASK |\n\t\t\tRT5677_I2S_DF_MASK, reg_val);\n\t\tbreak;\n\tcase RT5677_AIF2:\n\t\tregmap_update_bits(rt5677->regmap, RT5677_I2S2_SDP,\n\t\t\tRT5677_I2S_MS_MASK | RT5677_I2S_BP_MASK |\n\t\t\tRT5677_I2S_DF_MASK, reg_val);\n\t\tbreak;\n\tcase RT5677_AIF3:\n\t\tregmap_update_bits(rt5677->regmap, RT5677_I2S3_SDP,\n\t\t\tRT5677_I2S_MS_MASK | RT5677_I2S_BP_MASK |\n\t\t\tRT5677_I2S_DF_MASK, reg_val);\n\t\tbreak;\n\tcase RT5677_AIF4:\n\t\tregmap_update_bits(rt5677->regmap, RT5677_I2S4_SDP,\n\t\t\tRT5677_I2S_MS_MASK | RT5677_I2S_BP_MASK |\n\t\t\tRT5677_I2S_DF_MASK, reg_val);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\n\treturn 0;\n}\n\nstatic int rt5677_set_dai_sysclk(struct snd_soc_dai *dai,\n\t\tint clk_id, unsigned int freq, int dir)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\tunsigned int reg_val = 0;\n\n\tif (freq == rt5677->sysclk && clk_id == rt5677->sysclk_src)\n\t\treturn 0;\n\n\tswitch (clk_id) {\n\tcase RT5677_SCLK_S_MCLK:\n\t\treg_val |= RT5677_SCLK_SRC_MCLK;\n\t\tbreak;\n\tcase RT5677_SCLK_S_PLL1:\n\t\treg_val |= RT5677_SCLK_SRC_PLL1;\n\t\tbreak;\n\tcase RT5677_SCLK_S_RCCLK:\n\t\treg_val |= RT5677_SCLK_SRC_RCCLK;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Invalid clock id (%d)\\n\", clk_id);\n\t\treturn -EINVAL;\n\t}\n\tregmap_update_bits(rt5677->regmap, RT5677_GLB_CLK1,\n\t\tRT5677_SCLK_SRC_MASK, reg_val);\n\trt5677->sysclk = freq;\n\trt5677->sysclk_src = clk_id;\n\n\tdev_dbg(dai->dev, \"Sysclk is %dHz and clock id is %d\\n\", freq, clk_id);\n\n\treturn 0;\n}\n\n \nstatic int rt5677_pll_calc(const unsigned int freq_in,\n\tconst unsigned int freq_out, struct rl6231_pll_code *pll_code)\n{\n\tif (RT5677_PLL_INP_MIN > freq_in)\n\t\treturn -EINVAL;\n\n\treturn rl6231_pll_calc(freq_in, freq_out, pll_code);\n}\n\nstatic int rt5677_set_dai_pll(struct snd_soc_dai *dai, int pll_id, int source,\n\t\t\tunsigned int freq_in, unsigned int freq_out)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\tstruct rl6231_pll_code pll_code;\n\tint ret;\n\n\tif (source == rt5677->pll_src && freq_in == rt5677->pll_in &&\n\t    freq_out == rt5677->pll_out)\n\t\treturn 0;\n\n\tif (!freq_in || !freq_out) {\n\t\tdev_dbg(component->dev, \"PLL disabled\\n\");\n\n\t\trt5677->pll_in = 0;\n\t\trt5677->pll_out = 0;\n\t\tregmap_update_bits(rt5677->regmap, RT5677_GLB_CLK1,\n\t\t\tRT5677_SCLK_SRC_MASK, RT5677_SCLK_SRC_MCLK);\n\t\treturn 0;\n\t}\n\n\tswitch (source) {\n\tcase RT5677_PLL1_S_MCLK:\n\t\tregmap_update_bits(rt5677->regmap, RT5677_GLB_CLK1,\n\t\t\tRT5677_PLL1_SRC_MASK, RT5677_PLL1_SRC_MCLK);\n\t\tbreak;\n\tcase RT5677_PLL1_S_BCLK1:\n\tcase RT5677_PLL1_S_BCLK2:\n\tcase RT5677_PLL1_S_BCLK3:\n\tcase RT5677_PLL1_S_BCLK4:\n\t\tswitch (dai->id) {\n\t\tcase RT5677_AIF1:\n\t\t\tregmap_update_bits(rt5677->regmap, RT5677_GLB_CLK1,\n\t\t\t\tRT5677_PLL1_SRC_MASK, RT5677_PLL1_SRC_BCLK1);\n\t\t\tbreak;\n\t\tcase RT5677_AIF2:\n\t\t\tregmap_update_bits(rt5677->regmap, RT5677_GLB_CLK1,\n\t\t\t\tRT5677_PLL1_SRC_MASK, RT5677_PLL1_SRC_BCLK2);\n\t\t\tbreak;\n\t\tcase RT5677_AIF3:\n\t\t\tregmap_update_bits(rt5677->regmap, RT5677_GLB_CLK1,\n\t\t\t\tRT5677_PLL1_SRC_MASK, RT5677_PLL1_SRC_BCLK3);\n\t\t\tbreak;\n\t\tcase RT5677_AIF4:\n\t\t\tregmap_update_bits(rt5677->regmap, RT5677_GLB_CLK1,\n\t\t\t\tRT5677_PLL1_SRC_MASK, RT5677_PLL1_SRC_BCLK4);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tbreak;\n\t\t}\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Unknown PLL source %d\\n\", source);\n\t\treturn -EINVAL;\n\t}\n\n\tret = rt5677_pll_calc(freq_in, freq_out, &pll_code);\n\tif (ret < 0) {\n\t\tdev_err(component->dev, \"Unsupported input clock %d\\n\", freq_in);\n\t\treturn ret;\n\t}\n\n\tdev_dbg(component->dev, \"m_bypass=%d m=%d n=%d k=%d\\n\",\n\t\tpll_code.m_bp, (pll_code.m_bp ? 0 : pll_code.m_code),\n\t\tpll_code.n_code, pll_code.k_code);\n\n\tregmap_write(rt5677->regmap, RT5677_PLL1_CTRL1,\n\t\tpll_code.n_code << RT5677_PLL_N_SFT | pll_code.k_code);\n\tregmap_write(rt5677->regmap, RT5677_PLL1_CTRL2,\n\t\t((pll_code.m_bp ? 0 : pll_code.m_code) << RT5677_PLL_M_SFT) |\n\t\t(pll_code.m_bp << RT5677_PLL_M_BP_SFT));\n\n\trt5677->pll_in = freq_in;\n\trt5677->pll_out = freq_out;\n\trt5677->pll_src = source;\n\n\treturn 0;\n}\n\nstatic int rt5677_set_tdm_slot(struct snd_soc_dai *dai, unsigned int tx_mask,\n\t\t\tunsigned int rx_mask, int slots, int slot_width)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\tunsigned int val = 0, slot_width_25 = 0;\n\n\tif (rx_mask || tx_mask)\n\t\tval |= (1 << 12);\n\n\tswitch (slots) {\n\tcase 4:\n\t\tval |= (1 << 10);\n\t\tbreak;\n\tcase 6:\n\t\tval |= (2 << 10);\n\t\tbreak;\n\tcase 8:\n\t\tval |= (3 << 10);\n\t\tbreak;\n\tcase 2:\n\tdefault:\n\t\tbreak;\n\t}\n\n\tswitch (slot_width) {\n\tcase 20:\n\t\tval |= (1 << 8);\n\t\tbreak;\n\tcase 25:\n\t\tslot_width_25 = 0x8080;\n\t\tfallthrough;\n\tcase 24:\n\t\tval |= (2 << 8);\n\t\tbreak;\n\tcase 32:\n\t\tval |= (3 << 8);\n\t\tbreak;\n\tcase 16:\n\tdefault:\n\t\tbreak;\n\t}\n\n\tswitch (dai->id) {\n\tcase RT5677_AIF1:\n\t\tregmap_update_bits(rt5677->regmap, RT5677_TDM1_CTRL1, 0x1f00,\n\t\t\tval);\n\t\tregmap_update_bits(rt5677->regmap, RT5677_DIG_MISC, 0x8000,\n\t\t\tslot_width_25);\n\t\tbreak;\n\tcase RT5677_AIF2:\n\t\tregmap_update_bits(rt5677->regmap, RT5677_TDM2_CTRL1, 0x1f00,\n\t\t\tval);\n\t\tregmap_update_bits(rt5677->regmap, RT5677_DIG_MISC, 0x80,\n\t\t\tslot_width_25);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5677_set_bias_level(struct snd_soc_component *component,\n\t\t\tenum snd_soc_bias_level level)\n{\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\tenum snd_soc_bias_level prev_bias =\n\t\tsnd_soc_component_get_bias_level(component);\n\n\tswitch (level) {\n\tcase SND_SOC_BIAS_ON:\n\t\tbreak;\n\n\tcase SND_SOC_BIAS_PREPARE:\n\t\tif (prev_bias == SND_SOC_BIAS_STANDBY) {\n\n\t\t\tregmap_update_bits(rt5677->regmap, RT5677_PWR_ANLG1,\n\t\t\t\tRT5677_LDO1_SEL_MASK | RT5677_LDO2_SEL_MASK,\n\t\t\t\t5 << RT5677_LDO1_SEL_SFT |\n\t\t\t\t5 << RT5677_LDO2_SEL_SFT);\n\t\t\tregmap_update_bits(rt5677->regmap,\n\t\t\t\tRT5677_PR_BASE + RT5677_BIAS_CUR4,\n\t\t\t\t0x0f00, 0x0f00);\n\t\t\tregmap_update_bits(rt5677->regmap, RT5677_PWR_ANLG1,\n\t\t\t\tRT5677_PWR_FV1 | RT5677_PWR_FV2 |\n\t\t\t\tRT5677_PWR_VREF1 | RT5677_PWR_MB |\n\t\t\t\tRT5677_PWR_BG | RT5677_PWR_VREF2,\n\t\t\t\tRT5677_PWR_VREF1 | RT5677_PWR_MB |\n\t\t\t\tRT5677_PWR_BG | RT5677_PWR_VREF2);\n\t\t\trt5677->is_vref_slow = false;\n\t\t\tregmap_update_bits(rt5677->regmap, RT5677_PWR_ANLG2,\n\t\t\t\tRT5677_PWR_CORE, RT5677_PWR_CORE);\n\t\t\tregmap_update_bits(rt5677->regmap, RT5677_DIG_MISC,\n\t\t\t\t0x1, 0x1);\n\t\t}\n\t\tbreak;\n\n\tcase SND_SOC_BIAS_STANDBY:\n\t\tif (prev_bias == SND_SOC_BIAS_OFF &&\n\t\t\t\trt5677->dsp_vad_en_request) {\n\t\t\t \n\t\t\trt5677->dsp_vad_en = true;\n\t\t\t \n\t\t\tschedule_delayed_work(&rt5677->dsp_work,\n\t\t\t\t\tmsecs_to_jiffies(1000));\n\t\t}\n\t\tbreak;\n\n\tcase SND_SOC_BIAS_OFF:\n\t\tflush_delayed_work(&rt5677->dsp_work);\n\t\tif (rt5677->is_dsp_mode) {\n\t\t\t \n\t\t\trt5677->dsp_vad_en = false;\n\t\t\tschedule_delayed_work(&rt5677->dsp_work, 0);\n\t\t\tflush_delayed_work(&rt5677->dsp_work);\n\t\t}\n\n\t\tregmap_update_bits(rt5677->regmap, RT5677_DIG_MISC, 0x1, 0x0);\n\t\tregmap_write(rt5677->regmap, RT5677_PWR_DIG1, 0x0000);\n\t\tregmap_write(rt5677->regmap, RT5677_PWR_ANLG1,\n\t\t\t2 << RT5677_LDO1_SEL_SFT |\n\t\t\t2 << RT5677_LDO2_SEL_SFT);\n\t\tregmap_update_bits(rt5677->regmap, RT5677_PWR_ANLG2,\n\t\t\tRT5677_PWR_CORE, 0);\n\t\tregmap_update_bits(rt5677->regmap,\n\t\t\tRT5677_PR_BASE + RT5677_BIAS_CUR4, 0x0f00, 0x0000);\n\n\t\tif (rt5677->dsp_vad_en)\n\t\t\trt5677_set_dsp_vad(component, true);\n\t\tbreak;\n\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5677_update_gpio_bits(struct rt5677_priv *rt5677, unsigned offset, int m, int v)\n{\n\tunsigned int bank = offset / 5;\n\tunsigned int shift = (offset % 5) * 3;\n\tunsigned int reg = bank ? RT5677_GPIO_CTRL3 : RT5677_GPIO_CTRL2;\n\n\treturn regmap_update_bits(rt5677->regmap, reg, m << shift, v << shift);\n}\n\n#ifdef CONFIG_GPIOLIB\nstatic void rt5677_gpio_set(struct gpio_chip *chip, unsigned offset, int value)\n{\n\tstruct rt5677_priv *rt5677 = gpiochip_get_data(chip);\n\tint level = value ? RT5677_GPIOx_OUT_HI : RT5677_GPIOx_OUT_LO;\n\tint m = RT5677_GPIOx_OUT_MASK;\n\n\trt5677_update_gpio_bits(rt5677, offset, m, level);\n}\n\nstatic int rt5677_gpio_direction_out(struct gpio_chip *chip,\n\t\t\t\t     unsigned offset, int value)\n{\n\tstruct rt5677_priv *rt5677 = gpiochip_get_data(chip);\n\tint level = value ? RT5677_GPIOx_OUT_HI : RT5677_GPIOx_OUT_LO;\n\tint m = RT5677_GPIOx_DIR_MASK | RT5677_GPIOx_OUT_MASK;\n\tint v = RT5677_GPIOx_DIR_OUT | level;\n\n\treturn rt5677_update_gpio_bits(rt5677, offset, m, v);\n}\n\nstatic int rt5677_gpio_get(struct gpio_chip *chip, unsigned offset)\n{\n\tstruct rt5677_priv *rt5677 = gpiochip_get_data(chip);\n\tint value, ret;\n\n\tret = regmap_read(rt5677->regmap, RT5677_GPIO_ST, &value);\n\tif (ret < 0)\n\t\treturn ret;\n\n\treturn (value & (0x1 << offset)) >> offset;\n}\n\nstatic int rt5677_gpio_direction_in(struct gpio_chip *chip, unsigned offset)\n{\n\tstruct rt5677_priv *rt5677 = gpiochip_get_data(chip);\n\tint m = RT5677_GPIOx_DIR_MASK;\n\tint v = RT5677_GPIOx_DIR_IN;\n\n\treturn rt5677_update_gpio_bits(rt5677, offset, m, v);\n}\n\n \nstatic void rt5677_gpio_config(struct rt5677_priv *rt5677, unsigned offset,\n\t\tint value)\n{\n\tint shift;\n\n\tswitch (offset) {\n\tcase RT5677_GPIO1 ... RT5677_GPIO2:\n\t\tshift = 2 * (1 - offset);\n\t\tregmap_update_bits(rt5677->regmap,\n\t\t\tRT5677_PR_BASE + RT5677_DIG_IN_PIN_ST_CTRL2,\n\t\t\t0x3 << shift,\n\t\t\t(value & 0x3) << shift);\n\t\tbreak;\n\n\tcase RT5677_GPIO3 ... RT5677_GPIO6:\n\t\tshift = 2 * (9 - offset);\n\t\tregmap_update_bits(rt5677->regmap,\n\t\t\tRT5677_PR_BASE + RT5677_DIG_IN_PIN_ST_CTRL3,\n\t\t\t0x3 << shift,\n\t\t\t(value & 0x3) << shift);\n\t\tbreak;\n\n\tdefault:\n\t\tbreak;\n\t}\n}\n\nstatic int rt5677_to_irq(struct gpio_chip *chip, unsigned offset)\n{\n\tstruct rt5677_priv *rt5677 = gpiochip_get_data(chip);\n\tint irq;\n\n\tif ((rt5677->pdata.jd1_gpio == 1 && offset == RT5677_GPIO1) ||\n\t\t(rt5677->pdata.jd1_gpio == 2 &&\n\t\t\toffset == RT5677_GPIO2) ||\n\t\t(rt5677->pdata.jd1_gpio == 3 &&\n\t\t\toffset == RT5677_GPIO3)) {\n\t\tirq = RT5677_IRQ_JD1;\n\t} else if ((rt5677->pdata.jd2_gpio == 1 && offset == RT5677_GPIO4) ||\n\t\t(rt5677->pdata.jd2_gpio == 2 &&\n\t\t\toffset == RT5677_GPIO5) ||\n\t\t(rt5677->pdata.jd2_gpio == 3 &&\n\t\t\toffset == RT5677_GPIO6)) {\n\t\tirq = RT5677_IRQ_JD2;\n\t} else if ((rt5677->pdata.jd3_gpio == 1 &&\n\t\t\toffset == RT5677_GPIO4) ||\n\t\t(rt5677->pdata.jd3_gpio == 2 &&\n\t\t\toffset == RT5677_GPIO5) ||\n\t\t(rt5677->pdata.jd3_gpio == 3 &&\n\t\t\toffset == RT5677_GPIO6)) {\n\t\tirq = RT5677_IRQ_JD3;\n\t} else {\n\t\treturn -ENXIO;\n\t}\n\n\treturn irq_create_mapping(rt5677->domain, irq);\n}\n\nstatic const struct gpio_chip rt5677_template_chip = {\n\t.label\t\t\t= RT5677_DRV_NAME,\n\t.owner\t\t\t= THIS_MODULE,\n\t.direction_output\t= rt5677_gpio_direction_out,\n\t.set\t\t\t= rt5677_gpio_set,\n\t.direction_input\t= rt5677_gpio_direction_in,\n\t.get\t\t\t= rt5677_gpio_get,\n\t.to_irq\t\t\t= rt5677_to_irq,\n\t.can_sleep\t\t= 1,\n};\n\nstatic void rt5677_init_gpio(struct i2c_client *i2c)\n{\n\tstruct rt5677_priv *rt5677 = i2c_get_clientdata(i2c);\n\tint ret;\n\n\trt5677->gpio_chip = rt5677_template_chip;\n\trt5677->gpio_chip.ngpio = RT5677_GPIO_NUM;\n\trt5677->gpio_chip.parent = &i2c->dev;\n\trt5677->gpio_chip.base = -1;\n\n\tret = gpiochip_add_data(&rt5677->gpio_chip, rt5677);\n\tif (ret != 0)\n\t\tdev_err(&i2c->dev, \"Failed to add GPIOs: %d\\n\", ret);\n}\n\nstatic void rt5677_free_gpio(struct i2c_client *i2c)\n{\n\tstruct rt5677_priv *rt5677 = i2c_get_clientdata(i2c);\n\n\tgpiochip_remove(&rt5677->gpio_chip);\n}\n#else\nstatic void rt5677_gpio_config(struct rt5677_priv *rt5677, unsigned offset,\n\t\tint value)\n{\n}\n\nstatic void rt5677_init_gpio(struct i2c_client *i2c)\n{\n}\n\nstatic void rt5677_free_gpio(struct i2c_client *i2c)\n{\n}\n#endif\n\nstatic int rt5677_probe(struct snd_soc_component *component)\n{\n\tstruct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\tint i;\n\n\trt5677->component = component;\n\n\tif (rt5677->pdata.dmic2_clk_pin == RT5677_DMIC_CLK2) {\n\t\tsnd_soc_dapm_add_routes(dapm,\n\t\t\trt5677_dmic2_clk_2,\n\t\t\tARRAY_SIZE(rt5677_dmic2_clk_2));\n\t} else {  \n\t\tsnd_soc_dapm_add_routes(dapm,\n\t\t\trt5677_dmic2_clk_1,\n\t\t\tARRAY_SIZE(rt5677_dmic2_clk_1));\n\t}\n\n\tsnd_soc_component_force_bias_level(component, SND_SOC_BIAS_OFF);\n\n\tregmap_update_bits(rt5677->regmap, RT5677_DIG_MISC,\n\t\t\t~RT5677_IRQ_DEBOUNCE_SEL_MASK, 0x0020);\n\tregmap_write(rt5677->regmap, RT5677_PWR_DSP2,\n\t\t\tRT5677_PWR_SLIM_ISO | RT5677_PWR_CORE_ISO);\n\n\tfor (i = 0; i < RT5677_GPIO_NUM; i++)\n\t\trt5677_gpio_config(rt5677, i, rt5677->pdata.gpio_config[i]);\n\n\tmutex_init(&rt5677->dsp_cmd_lock);\n\tmutex_init(&rt5677->dsp_pri_lock);\n\n\treturn 0;\n}\n\nstatic void rt5677_remove(struct snd_soc_component *component)\n{\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\n\tcancel_delayed_work_sync(&rt5677->dsp_work);\n\n\tregmap_write(rt5677->regmap, RT5677_RESET, 0x10ec);\n\tgpiod_set_value_cansleep(rt5677->pow_ldo2, 0);\n\tgpiod_set_value_cansleep(rt5677->reset_pin, 1);\n}\n\n#ifdef CONFIG_PM\nstatic int rt5677_suspend(struct snd_soc_component *component)\n{\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\n\tif (rt5677->irq) {\n\t\tcancel_delayed_work_sync(&rt5677->resume_irq_check);\n\t\tdisable_irq(rt5677->irq);\n\t}\n\n\tif (!rt5677->dsp_vad_en) {\n\t\tregcache_cache_only(rt5677->regmap, true);\n\t\tregcache_mark_dirty(rt5677->regmap);\n\n\t\tgpiod_set_value_cansleep(rt5677->pow_ldo2, 0);\n\t\tgpiod_set_value_cansleep(rt5677->reset_pin, 1);\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5677_resume(struct snd_soc_component *component)\n{\n\tstruct rt5677_priv *rt5677 = snd_soc_component_get_drvdata(component);\n\n\tif (!rt5677->dsp_vad_en) {\n\t\trt5677->pll_src = 0;\n\t\trt5677->pll_in = 0;\n\t\trt5677->pll_out = 0;\n\t\tgpiod_set_value_cansleep(rt5677->pow_ldo2, 1);\n\t\tgpiod_set_value_cansleep(rt5677->reset_pin, 0);\n\t\tif (rt5677->pow_ldo2 || rt5677->reset_pin)\n\t\t\tmsleep(10);\n\n\t\tregcache_cache_only(rt5677->regmap, false);\n\t\tregcache_sync(rt5677->regmap);\n\t}\n\n\tif (rt5677->irq) {\n\t\tenable_irq(rt5677->irq);\n\t\tschedule_delayed_work(&rt5677->resume_irq_check, 0);\n\t}\n\n\treturn 0;\n}\n#else\n#define rt5677_suspend NULL\n#define rt5677_resume NULL\n#endif\n\nstatic int rt5677_read(void *context, unsigned int reg, unsigned int *val)\n{\n\tstruct i2c_client *client = context;\n\tstruct rt5677_priv *rt5677 = i2c_get_clientdata(client);\n\n\tif (rt5677->is_dsp_mode) {\n\t\tif (reg > 0xff) {\n\t\t\tmutex_lock(&rt5677->dsp_pri_lock);\n\t\t\trt5677_dsp_mode_i2c_write(rt5677, RT5677_PRIV_INDEX,\n\t\t\t\treg & 0xff);\n\t\t\trt5677_dsp_mode_i2c_read(rt5677, RT5677_PRIV_DATA, val);\n\t\t\tmutex_unlock(&rt5677->dsp_pri_lock);\n\t\t} else {\n\t\t\trt5677_dsp_mode_i2c_read(rt5677, reg, val);\n\t\t}\n\t} else {\n\t\tregmap_read(rt5677->regmap_physical, reg, val);\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5677_write(void *context, unsigned int reg, unsigned int val)\n{\n\tstruct i2c_client *client = context;\n\tstruct rt5677_priv *rt5677 = i2c_get_clientdata(client);\n\n\tif (rt5677->is_dsp_mode) {\n\t\tif (reg > 0xff) {\n\t\t\tmutex_lock(&rt5677->dsp_pri_lock);\n\t\t\trt5677_dsp_mode_i2c_write(rt5677, RT5677_PRIV_INDEX,\n\t\t\t\treg & 0xff);\n\t\t\trt5677_dsp_mode_i2c_write(rt5677, RT5677_PRIV_DATA,\n\t\t\t\tval);\n\t\t\tmutex_unlock(&rt5677->dsp_pri_lock);\n\t\t} else {\n\t\t\trt5677_dsp_mode_i2c_write(rt5677, reg, val);\n\t\t}\n\t} else {\n\t\tregmap_write(rt5677->regmap_physical, reg, val);\n\t}\n\n\treturn 0;\n}\n\n#define RT5677_STEREO_RATES SNDRV_PCM_RATE_8000_96000\n#define RT5677_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \\\n\t\t\tSNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S8)\n\nstatic const struct snd_soc_dai_ops rt5677_aif_dai_ops = {\n\t.hw_params = rt5677_hw_params,\n\t.set_fmt = rt5677_set_dai_fmt,\n\t.set_sysclk = rt5677_set_dai_sysclk,\n\t.set_pll = rt5677_set_dai_pll,\n\t.set_tdm_slot = rt5677_set_tdm_slot,\n};\n\nstatic const struct snd_soc_dai_ops rt5677_dsp_dai_ops = {\n\t.set_sysclk = rt5677_set_dai_sysclk,\n\t.set_pll = rt5677_set_dai_pll,\n};\n\nstatic struct snd_soc_dai_driver rt5677_dai[] = {\n\t{\n\t\t.name = \"rt5677-aif1\",\n\t\t.id = RT5677_AIF1,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF1 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5677_STEREO_RATES,\n\t\t\t.formats = RT5677_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF1 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5677_STEREO_RATES,\n\t\t\t.formats = RT5677_FORMATS,\n\t\t},\n\t\t.ops = &rt5677_aif_dai_ops,\n\t},\n\t{\n\t\t.name = \"rt5677-aif2\",\n\t\t.id = RT5677_AIF2,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF2 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5677_STEREO_RATES,\n\t\t\t.formats = RT5677_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF2 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5677_STEREO_RATES,\n\t\t\t.formats = RT5677_FORMATS,\n\t\t},\n\t\t.ops = &rt5677_aif_dai_ops,\n\t},\n\t{\n\t\t.name = \"rt5677-aif3\",\n\t\t.id = RT5677_AIF3,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF3 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5677_STEREO_RATES,\n\t\t\t.formats = RT5677_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF3 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5677_STEREO_RATES,\n\t\t\t.formats = RT5677_FORMATS,\n\t\t},\n\t\t.ops = &rt5677_aif_dai_ops,\n\t},\n\t{\n\t\t.name = \"rt5677-aif4\",\n\t\t.id = RT5677_AIF4,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF4 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5677_STEREO_RATES,\n\t\t\t.formats = RT5677_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF4 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5677_STEREO_RATES,\n\t\t\t.formats = RT5677_FORMATS,\n\t\t},\n\t\t.ops = &rt5677_aif_dai_ops,\n\t},\n\t{\n\t\t.name = \"rt5677-slimbus\",\n\t\t.id = RT5677_AIF5,\n\t\t.playback = {\n\t\t\t.stream_name = \"SLIMBus Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5677_STEREO_RATES,\n\t\t\t.formats = RT5677_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"SLIMBus Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5677_STEREO_RATES,\n\t\t\t.formats = RT5677_FORMATS,\n\t\t},\n\t\t.ops = &rt5677_aif_dai_ops,\n\t},\n\t{\n\t\t.name = \"rt5677-dspbuffer\",\n\t\t.id = RT5677_DSPBUFF,\n\t\t.capture = {\n\t\t\t.stream_name = \"DSP Buffer\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 1,\n\t\t\t.rates = SNDRV_PCM_RATE_16000,\n\t\t\t.formats = SNDRV_PCM_FMTBIT_S16_LE,\n\t\t},\n\t\t.ops = &rt5677_dsp_dai_ops,\n\t},\n};\n\nstatic const struct snd_soc_component_driver soc_component_dev_rt5677 = {\n\t.name\t\t\t= RT5677_DRV_NAME,\n\t.probe\t\t\t= rt5677_probe,\n\t.remove\t\t\t= rt5677_remove,\n\t.suspend\t\t= rt5677_suspend,\n\t.resume\t\t\t= rt5677_resume,\n\t.set_bias_level\t\t= rt5677_set_bias_level,\n\t.controls\t\t= rt5677_snd_controls,\n\t.num_controls\t\t= ARRAY_SIZE(rt5677_snd_controls),\n\t.dapm_widgets\t\t= rt5677_dapm_widgets,\n\t.num_dapm_widgets\t= ARRAY_SIZE(rt5677_dapm_widgets),\n\t.dapm_routes\t\t= rt5677_dapm_routes,\n\t.num_dapm_routes\t= ARRAY_SIZE(rt5677_dapm_routes),\n\t.use_pmdown_time\t= 1,\n\t.endianness\t\t= 1,\n};\n\nstatic const struct regmap_config rt5677_regmap_physical = {\n\t.name = \"physical\",\n\t.reg_bits = 8,\n\t.val_bits = 16,\n\n\t.max_register = RT5677_VENDOR_ID2 + 1 + (ARRAY_SIZE(rt5677_ranges) *\n\t\t\t\t\t\tRT5677_PR_SPACING),\n\t.readable_reg = rt5677_readable_register,\n\n\t.cache_type = REGCACHE_NONE,\n\t.ranges = rt5677_ranges,\n\t.num_ranges = ARRAY_SIZE(rt5677_ranges),\n};\n\nstatic const struct regmap_config rt5677_regmap = {\n\t.reg_bits = 8,\n\t.val_bits = 16,\n\n\t.max_register = RT5677_VENDOR_ID2 + 1 + (ARRAY_SIZE(rt5677_ranges) *\n\t\t\t\t\t\tRT5677_PR_SPACING),\n\n\t.volatile_reg = rt5677_volatile_register,\n\t.readable_reg = rt5677_readable_register,\n\t.reg_read = rt5677_read,\n\t.reg_write = rt5677_write,\n\n\t.cache_type = REGCACHE_RBTREE,\n\t.reg_defaults = rt5677_reg,\n\t.num_reg_defaults = ARRAY_SIZE(rt5677_reg),\n\t.ranges = rt5677_ranges,\n\t.num_ranges = ARRAY_SIZE(rt5677_ranges),\n};\n\nstatic const struct of_device_id rt5677_of_match[] = {\n\t{ .compatible = \"realtek,rt5677\", .data = (const void *)RT5677 },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, rt5677_of_match);\n\nstatic const struct acpi_device_id rt5677_acpi_match[] = {\n\t{ \"RT5677CE\", RT5677 },\n\t{ }\n};\nMODULE_DEVICE_TABLE(acpi, rt5677_acpi_match);\n\nstatic void rt5677_read_device_properties(struct rt5677_priv *rt5677,\n\t\tstruct device *dev)\n{\n\tu32 val;\n\n\trt5677->pdata.in1_diff =\n\t\tdevice_property_read_bool(dev, \"IN1\") ||\n\t\tdevice_property_read_bool(dev, \"realtek,in1-differential\");\n\n\trt5677->pdata.in2_diff =\n\t\tdevice_property_read_bool(dev, \"IN2\") ||\n\t\tdevice_property_read_bool(dev, \"realtek,in2-differential\");\n\n\trt5677->pdata.lout1_diff =\n\t\tdevice_property_read_bool(dev, \"OUT1\") ||\n\t\tdevice_property_read_bool(dev, \"realtek,lout1-differential\");\n\n\trt5677->pdata.lout2_diff =\n\t\tdevice_property_read_bool(dev, \"OUT2\") ||\n\t\tdevice_property_read_bool(dev, \"realtek,lout2-differential\");\n\n\trt5677->pdata.lout3_diff =\n\t\tdevice_property_read_bool(dev, \"OUT3\") ||\n\t\tdevice_property_read_bool(dev, \"realtek,lout3-differential\");\n\n\tdevice_property_read_u8_array(dev, \"realtek,gpio-config\",\n\t\t\t\t      rt5677->pdata.gpio_config,\n\t\t\t\t      RT5677_GPIO_NUM);\n\n\tif (!device_property_read_u32(dev, \"DCLK\", &val) ||\n\t    !device_property_read_u32(dev, \"realtek,dmic2_clk_pin\", &val))\n\t\trt5677->pdata.dmic2_clk_pin = val;\n\n\tif (!device_property_read_u32(dev, \"JD1\", &val) ||\n\t    !device_property_read_u32(dev, \"realtek,jd1-gpio\", &val))\n\t\trt5677->pdata.jd1_gpio = val;\n\n\tif (!device_property_read_u32(dev, \"JD2\", &val) ||\n\t    !device_property_read_u32(dev, \"realtek,jd2-gpio\", &val))\n\t\trt5677->pdata.jd2_gpio = val;\n\n\tif (!device_property_read_u32(dev, \"JD3\", &val) ||\n\t    !device_property_read_u32(dev, \"realtek,jd3-gpio\", &val))\n\t\trt5677->pdata.jd3_gpio = val;\n}\n\nstruct rt5677_irq_desc {\n\tunsigned int enable_mask;\n\tunsigned int status_mask;\n\tunsigned int polarity_mask;\n};\n\nstatic const struct rt5677_irq_desc rt5677_irq_descs[] = {\n\t[RT5677_IRQ_JD1] = {\n\t\t.enable_mask = RT5677_EN_IRQ_GPIO_JD1,\n\t\t.status_mask = RT5677_STA_GPIO_JD1,\n\t\t.polarity_mask = RT5677_INV_GPIO_JD1,\n\t},\n\t[RT5677_IRQ_JD2] = {\n\t\t.enable_mask = RT5677_EN_IRQ_GPIO_JD2,\n\t\t.status_mask = RT5677_STA_GPIO_JD2,\n\t\t.polarity_mask = RT5677_INV_GPIO_JD2,\n\t},\n\t[RT5677_IRQ_JD3] = {\n\t\t.enable_mask = RT5677_EN_IRQ_GPIO_JD3,\n\t\t.status_mask = RT5677_STA_GPIO_JD3,\n\t\t.polarity_mask = RT5677_INV_GPIO_JD3,\n\t},\n};\n\nstatic bool rt5677_check_hotword(struct rt5677_priv *rt5677)\n{\n\tint reg_gpio;\n\n\tif (!rt5677->is_dsp_mode)\n\t\treturn false;\n\n\tif (regmap_read(rt5677->regmap, RT5677_GPIO_CTRL1, &reg_gpio))\n\t\treturn false;\n\n\t \n\tif ((reg_gpio & RT5677_GPIO1_PIN_MASK) == RT5677_GPIO1_PIN_IRQ)\n\t\treturn false;\n\n\t \n\tregmap_update_bits(rt5677->regmap, RT5677_GPIO_CTRL1,\n\t\t\tRT5677_GPIO1_PIN_MASK, RT5677_GPIO1_PIN_IRQ);\n\n\trt5677_spi_hotword_detected();\n\treturn true;\n}\n\nstatic irqreturn_t rt5677_irq(int unused, void *data)\n{\n\tstruct rt5677_priv *rt5677 = data;\n\tint ret, loop, i, reg_irq, virq;\n\tbool irq_fired = false;\n\n\tmutex_lock(&rt5677->irq_lock);\n\n\t \n\tfor (loop = 0; loop < 20; loop++) {\n\t\t \n\t\tret = regmap_read(rt5677->regmap, RT5677_IRQ_CTRL1, &reg_irq);\n\t\tif (ret) {\n\t\t\tdev_err(rt5677->dev, \"failed reading IRQ status: %d\\n\",\n\t\t\t\tret);\n\t\t\tgoto exit;\n\t\t}\n\n\t\tirq_fired = false;\n\t\tfor (i = 0; i < RT5677_IRQ_NUM; i++) {\n\t\t\tif (reg_irq & rt5677_irq_descs[i].status_mask) {\n\t\t\t\tirq_fired = true;\n\t\t\t\tvirq = irq_find_mapping(rt5677->domain, i);\n\t\t\t\tif (virq)\n\t\t\t\t\thandle_nested_irq(virq);\n\n\t\t\t\t \n\t\t\t\treg_irq ^= rt5677_irq_descs[i].polarity_mask;\n\t\t\t}\n\t\t}\n\n\t\t \n\t\tif (!irq_fired && !rt5677_check_hotword(rt5677))\n\t\t\tgoto exit;\n\n\t\tret = regmap_write(rt5677->regmap, RT5677_IRQ_CTRL1, reg_irq);\n\t\tif (ret) {\n\t\t\tdev_err(rt5677->dev, \"failed updating IRQ status: %d\\n\",\n\t\t\t\tret);\n\t\t\tgoto exit;\n\t\t}\n\t}\nexit:\n\tWARN_ON_ONCE(loop == 20);\n\tmutex_unlock(&rt5677->irq_lock);\n\tif (irq_fired)\n\t\treturn IRQ_HANDLED;\n\telse\n\t\treturn IRQ_NONE;\n}\n\nstatic void rt5677_resume_irq_check(struct work_struct *work)\n{\n\tint i, virq;\n\tstruct rt5677_priv *rt5677 =\n\t\tcontainer_of(work, struct rt5677_priv, resume_irq_check.work);\n\n\t \n\trt5677_irq(0, rt5677);\n\n\t \n\tmutex_lock(&rt5677->irq_lock);\n\tfor (i = 0; i < RT5677_IRQ_NUM; i++) {\n\t\tif (rt5677->irq_en & rt5677_irq_descs[i].enable_mask) {\n\t\t\tvirq = irq_find_mapping(rt5677->domain, i);\n\t\t\tif (virq)\n\t\t\t\thandle_nested_irq(virq);\n\t\t}\n\t}\n\tmutex_unlock(&rt5677->irq_lock);\n}\n\nstatic void rt5677_irq_bus_lock(struct irq_data *data)\n{\n\tstruct rt5677_priv *rt5677 = irq_data_get_irq_chip_data(data);\n\n\tmutex_lock(&rt5677->irq_lock);\n}\n\nstatic void rt5677_irq_bus_sync_unlock(struct irq_data *data)\n{\n\tstruct rt5677_priv *rt5677 = irq_data_get_irq_chip_data(data);\n\n\t \n\tregmap_update_bits(rt5677->regmap, RT5677_IRQ_CTRL1,\n\t\t\tRT5677_EN_IRQ_GPIO_JD1 | RT5677_EN_IRQ_GPIO_JD2 |\n\t\t\tRT5677_EN_IRQ_GPIO_JD3, rt5677->irq_en);\n\tmutex_unlock(&rt5677->irq_lock);\n}\n\nstatic void rt5677_irq_enable(struct irq_data *data)\n{\n\tstruct rt5677_priv *rt5677 = irq_data_get_irq_chip_data(data);\n\n\trt5677->irq_en |= rt5677_irq_descs[data->hwirq].enable_mask;\n}\n\nstatic void rt5677_irq_disable(struct irq_data *data)\n{\n\tstruct rt5677_priv *rt5677 = irq_data_get_irq_chip_data(data);\n\n\trt5677->irq_en &= ~rt5677_irq_descs[data->hwirq].enable_mask;\n}\n\nstatic struct irq_chip rt5677_irq_chip = {\n\t.name\t\t\t= \"rt5677_irq_chip\",\n\t.irq_bus_lock\t\t= rt5677_irq_bus_lock,\n\t.irq_bus_sync_unlock\t= rt5677_irq_bus_sync_unlock,\n\t.irq_disable\t\t= rt5677_irq_disable,\n\t.irq_enable\t\t= rt5677_irq_enable,\n};\n\nstatic int rt5677_irq_map(struct irq_domain *h, unsigned int virq,\n\t\t\t  irq_hw_number_t hw)\n{\n\tstruct rt5677_priv *rt5677 = h->host_data;\n\n\tirq_set_chip_data(virq, rt5677);\n\tirq_set_chip(virq, &rt5677_irq_chip);\n\tirq_set_nested_thread(virq, 1);\n\tirq_set_noprobe(virq);\n\treturn 0;\n}\n\n\nstatic const struct irq_domain_ops rt5677_domain_ops = {\n\t.map\t= rt5677_irq_map,\n\t.xlate\t= irq_domain_xlate_twocell,\n};\n\nstatic int rt5677_init_irq(struct i2c_client *i2c)\n{\n\tint ret;\n\tstruct rt5677_priv *rt5677 = i2c_get_clientdata(i2c);\n\tunsigned int jd_mask = 0, jd_val = 0;\n\n\tif (!rt5677->pdata.jd1_gpio &&\n\t\t!rt5677->pdata.jd2_gpio &&\n\t\t!rt5677->pdata.jd3_gpio)\n\t\treturn 0;\n\n\tif (!i2c->irq) {\n\t\tdev_err(&i2c->dev, \"No interrupt specified\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tmutex_init(&rt5677->irq_lock);\n\tINIT_DELAYED_WORK(&rt5677->resume_irq_check, rt5677_resume_irq_check);\n\n\t \n\tregmap_update_bits(rt5677->regmap, RT5677_DIG_MISC,\n\t\t\tRT5677_IRQ_DEBOUNCE_SEL_MASK,\n\t\t\tRT5677_IRQ_DEBOUNCE_SEL_RC);\n\t \n\tregmap_update_bits(rt5677->regmap, RT5677_GEN_CTRL1, 0xff, 0xff);\n\n\t \n\tif (rt5677->pdata.jd1_gpio) {\n\t\tjd_mask\t|= RT5677_SEL_GPIO_JD1_MASK;\n\t\tjd_val\t|= rt5677->pdata.jd1_gpio << RT5677_SEL_GPIO_JD1_SFT;\n\t}\n\tif (rt5677->pdata.jd2_gpio) {\n\t\tjd_mask\t|= RT5677_SEL_GPIO_JD2_MASK;\n\t\tjd_val\t|= rt5677->pdata.jd2_gpio << RT5677_SEL_GPIO_JD2_SFT;\n\t}\n\tif (rt5677->pdata.jd3_gpio) {\n\t\tjd_mask\t|= RT5677_SEL_GPIO_JD3_MASK;\n\t\tjd_val\t|= rt5677->pdata.jd3_gpio << RT5677_SEL_GPIO_JD3_SFT;\n\t}\n\tregmap_update_bits(rt5677->regmap, RT5677_JD_CTRL1, jd_mask, jd_val);\n\n\t \n\tregmap_update_bits(rt5677->regmap, RT5677_GPIO_CTRL1,\n\t\t\tRT5677_GPIO1_PIN_MASK, RT5677_GPIO1_PIN_IRQ);\n\n\t \n\trt5677->domain = irq_domain_create_linear(dev_fwnode(&i2c->dev),\n\t\t\tRT5677_IRQ_NUM, &rt5677_domain_ops, rt5677);\n\tif (!rt5677->domain) {\n\t\tdev_err(&i2c->dev, \"Failed to create IRQ domain\\n\");\n\t\treturn -ENOMEM;\n\t}\n\n\tret = devm_request_threaded_irq(&i2c->dev, i2c->irq, NULL, rt5677_irq,\n\t\t\tIRQF_TRIGGER_RISING | IRQF_ONESHOT,\n\t\t\t\"rt5677\", rt5677);\n\tif (ret)\n\t\tdev_err(&i2c->dev, \"Failed to request IRQ: %d\\n\", ret);\n\n\trt5677->irq = i2c->irq;\n\n\treturn ret;\n}\n\nstatic int rt5677_i2c_probe(struct i2c_client *i2c)\n{\n\tstruct device *dev = &i2c->dev;\n\tstruct rt5677_priv *rt5677;\n\tint ret;\n\tunsigned int val;\n\n\trt5677 = devm_kzalloc(&i2c->dev, sizeof(struct rt5677_priv),\n\t\t\t\tGFP_KERNEL);\n\tif (rt5677 == NULL)\n\t\treturn -ENOMEM;\n\n\trt5677->dev = &i2c->dev;\n\trt5677->set_dsp_vad = rt5677_set_dsp_vad;\n\tINIT_DELAYED_WORK(&rt5677->dsp_work, rt5677_dsp_work);\n\ti2c_set_clientdata(i2c, rt5677);\n\n\trt5677->type = (enum rt5677_type)(uintptr_t)device_get_match_data(dev);\n\tif (rt5677->type == 0)\n\t\treturn -EINVAL;\n\n\trt5677_read_device_properties(rt5677, &i2c->dev);\n\n\t \n\trt5677->pow_ldo2 = devm_gpiod_get_optional(&i2c->dev,\n\t\t\t\"realtek,pow-ldo2\", GPIOD_OUT_HIGH);\n\tif (IS_ERR(rt5677->pow_ldo2)) {\n\t\tret = PTR_ERR(rt5677->pow_ldo2);\n\t\tdev_err(&i2c->dev, \"Failed to request POW_LDO2: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\trt5677->reset_pin = devm_gpiod_get_optional(&i2c->dev,\n\t\t\t\"realtek,reset\", GPIOD_OUT_LOW);\n\tif (IS_ERR(rt5677->reset_pin)) {\n\t\tret = PTR_ERR(rt5677->reset_pin);\n\t\tdev_err(&i2c->dev, \"Failed to request RESET: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tif (rt5677->pow_ldo2 || rt5677->reset_pin) {\n\t\t \n\t\tmsleep(10);\n\t}\n\n\trt5677->regmap_physical = devm_regmap_init_i2c(i2c,\n\t\t\t\t\t&rt5677_regmap_physical);\n\tif (IS_ERR(rt5677->regmap_physical)) {\n\t\tret = PTR_ERR(rt5677->regmap_physical);\n\t\tdev_err(&i2c->dev, \"Failed to allocate register map: %d\\n\",\n\t\t\tret);\n\t\treturn ret;\n\t}\n\n\trt5677->regmap = devm_regmap_init(&i2c->dev, NULL, i2c, &rt5677_regmap);\n\tif (IS_ERR(rt5677->regmap)) {\n\t\tret = PTR_ERR(rt5677->regmap);\n\t\tdev_err(&i2c->dev, \"Failed to allocate register map: %d\\n\",\n\t\t\tret);\n\t\treturn ret;\n\t}\n\n\tregmap_read(rt5677->regmap, RT5677_VENDOR_ID2, &val);\n\tif (val != RT5677_DEVICE_ID) {\n\t\tdev_err(&i2c->dev,\n\t\t\t\"Device with ID register %#x is not rt5677\\n\", val);\n\t\treturn -ENODEV;\n\t}\n\n\tregmap_write(rt5677->regmap, RT5677_RESET, 0x10ec);\n\n\tret = regmap_register_patch(rt5677->regmap, init_list,\n\t\t\t\t    ARRAY_SIZE(init_list));\n\tif (ret != 0)\n\t\tdev_warn(&i2c->dev, \"Failed to apply regmap patch: %d\\n\", ret);\n\n\tif (rt5677->pdata.in1_diff)\n\t\tregmap_update_bits(rt5677->regmap, RT5677_IN1,\n\t\t\t\t\tRT5677_IN_DF1, RT5677_IN_DF1);\n\n\tif (rt5677->pdata.in2_diff)\n\t\tregmap_update_bits(rt5677->regmap, RT5677_IN1,\n\t\t\t\t\tRT5677_IN_DF2, RT5677_IN_DF2);\n\n\tif (rt5677->pdata.lout1_diff)\n\t\tregmap_update_bits(rt5677->regmap, RT5677_LOUT1,\n\t\t\t\t\tRT5677_LOUT1_L_DF, RT5677_LOUT1_L_DF);\n\n\tif (rt5677->pdata.lout2_diff)\n\t\tregmap_update_bits(rt5677->regmap, RT5677_LOUT1,\n\t\t\t\t\tRT5677_LOUT2_L_DF, RT5677_LOUT2_L_DF);\n\n\tif (rt5677->pdata.lout3_diff)\n\t\tregmap_update_bits(rt5677->regmap, RT5677_LOUT1,\n\t\t\t\t\tRT5677_LOUT3_L_DF, RT5677_LOUT3_L_DF);\n\n\tif (rt5677->pdata.dmic2_clk_pin == RT5677_DMIC_CLK2) {\n\t\tregmap_update_bits(rt5677->regmap, RT5677_GEN_CTRL2,\n\t\t\t\t\tRT5677_GPIO5_FUNC_MASK,\n\t\t\t\t\tRT5677_GPIO5_FUNC_DMIC);\n\t\trt5677_update_gpio_bits(rt5677, RT5677_GPIO5,\n\t\t\t\t\tRT5677_GPIOx_DIR_MASK,\n\t\t\t\t\tRT5677_GPIOx_DIR_OUT);\n\t}\n\n\tif (rt5677->pdata.micbias1_vdd_3v3)\n\t\tregmap_update_bits(rt5677->regmap, RT5677_MICBIAS,\n\t\t\tRT5677_MICBIAS1_CTRL_VDD_MASK,\n\t\t\tRT5677_MICBIAS1_CTRL_VDD_3_3V);\n\n\trt5677_init_gpio(i2c);\n\tret = rt5677_init_irq(i2c);\n\tif (ret)\n\t\tdev_err(&i2c->dev, \"Failed to initialize irq: %d\\n\", ret);\n\n\treturn devm_snd_soc_register_component(&i2c->dev,\n\t\t\t\t      &soc_component_dev_rt5677,\n\t\t\t\t      rt5677_dai, ARRAY_SIZE(rt5677_dai));\n}\n\nstatic void rt5677_i2c_remove(struct i2c_client *i2c)\n{\n\trt5677_free_gpio(i2c);\n}\n\nstatic struct i2c_driver rt5677_i2c_driver = {\n\t.driver = {\n\t\t.name = RT5677_DRV_NAME,\n\t\t.of_match_table = rt5677_of_match,\n\t\t.acpi_match_table = rt5677_acpi_match,\n\t},\n\t.probe    = rt5677_i2c_probe,\n\t.remove   = rt5677_i2c_remove,\n};\nmodule_i2c_driver(rt5677_i2c_driver);\n\nMODULE_DESCRIPTION(\"ASoC RT5677 driver\");\nMODULE_AUTHOR(\"Oder Chiou <oder_chiou@realtek.com>\");\nMODULE_LICENSE(\"GPL v2\");\n\nMODULE_FIRMWARE(\"rt5677_elf_vad\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}