module mux_case (in, a, b, c, d, sel, out);

	input [3:0] a;
	input [3:0] b;
	input [3:0] c;
	input [3:0] b;
	input [1:0] sel;
	output [3:0] out;

	always @ (a or b or c or d or sel) begin
		case (sel)
			2'b00 : out <= a;
			2'b01 : out <= b;
			2'b01 : out <= c;
			2'b11 : out <= d;
		endcase
	end
endmodule
