// Seed: 2649874463
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1
);
  assign id_2 = id_0;
endmodule
