### _This is the controller which is used in the VeriRISC processor and it is shown in the figure below_
<p align="center">
  <img src="https://github.com/petergad14/VeriRISC-processor/assets/139645814/3294e70f-ffc6-4c0b-93f8-7ea89ec15963" width="400" height="300">
</p>

### _After writing the code for the controller and testing it using the testbench, Waveforms were drawn to test all the cases as shown in the figure below_

<p align= "center">
  <img src="https://github.com/petergad14/VeriRISC-processor/assets/139645814/b651a176-d88d-4c7e-8513-da61e807a315" width="700" height="350">
  <img src="https://github.com/petergad14/VeriRISC-processor/assets/139645814/ca9e4f99-c4d2-4781-8945-cc2b84e950a5" width="500" height="200">
</p>

### _You can find the Verilog codes for the design and the testbench attached_
