0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_4_2_bcd_to_7segment/lab1_4_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_4_2_bcd_to_7segment/lab1_4_2.srcs/sources_1/new/bcd_to_7segment_dataflow.v,1645525850,verilog,,,,bcd_to_7segment,,,,,,,,
