{
  "creator": "Next Generation Place and Route (Version nextpnr-0.5-34-ga93f49eb)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "../design/module_top.v:1.1-100.10"
      },
      "ports": {
        "rst": {
          "direction": "input",
          "bits": [ 3877466 ]
        },
        "row_in": {
          "direction": "input",
          "bits": [ 3879345, 3879812, 3880295, 3880798 ]
        },
        "col_out": {
          "direction": "output",
          "bits": [ 3877536, 3877530, 3877524, 3877519 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3877463 ]
        },
        "catodo_po": {
          "direction": "output",
          "bits": [ 3877514, 3877511, 3877508, 3877505, 3877502, 3877499, 3877496 ]
        },
        "anodo_po": {
          "direction": "output",
          "bits": [ 3877493, 3877486, 3877480, 3877472 ]
        }
      },
      "cells": {
        "registro_inst.col_shift_reg_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C15_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:35.24-41.6|../design/module_col_shift_register.v:9.5-18.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883488 ],
            "CE": [ 3878799 ],
            "Q": [ 3877533 ],
            "F": [  ],
            "CLK": [ 3883454 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877517 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C14_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:35.24-41.6|../design/module_col_shift_register.v:9.5-18.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883479 ],
            "CE": [ 3878799 ],
            "Q": [ 3877517 ],
            "F": [  ],
            "CLK": [ 3883454 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877522 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C15_SLICE1",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:35.24-41.6|../design/module_col_shift_register.v:9.5-18.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883484 ],
            "CE": [ 3878799 ],
            "Q": [ 3877527 ],
            "F": [  ],
            "CLK": [ 3883454 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877533 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C15_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:35.24-41.6|../design/module_col_shift_register.v:9.5-18.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883481 ],
            "CE": [ 3878799 ],
            "Q": [ 3877522 ],
            "F": [  ],
            "CLK": [ 3883454 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877527 ]
          }
        },
        "control_inst.A_DFFCE_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877581 ],
            "CE": [ 3877538 ],
            "Q": [ 3877584 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877582 ]
          }
        },
        "control_inst.B_DFFCE_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878037 ],
            "CE": [ 3878004 ],
            "Q": [ 3878039 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877582 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878254 ],
            "CE": [ 3878253 ],
            "Q": [ 3878257 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878255 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C21_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878261 ],
            "CE": [ 3878253 ],
            "Q": [ 3878264 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878262 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C21_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878270 ],
            "CE": [ 3878253 ],
            "Q": [ 3878273 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878271 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C22_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878281 ],
            "CE": [ 3878253 ],
            "Q": [ 3878284 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878282 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878293 ],
            "CE": [ 3878253 ],
            "Q": [ 3878296 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878294 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878304 ],
            "CE": [ 3878253 ],
            "Q": [ 3878307 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878305 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878315 ],
            "CE": [ 3878253 ],
            "Q": [ 3878318 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878316 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878324 ],
            "CE": [ 3878253 ],
            "Q": [ 3878327 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878325 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878335 ],
            "CE": [ 3878253 ],
            "Q": [ 3878338 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878336 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878346 ],
            "CE": [ 3878253 ],
            "Q": [ 3878349 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878347 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C21_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878357 ],
            "CE": [ 3878253 ],
            "Q": [ 3878360 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878358 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C22_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878368 ],
            "CE": [ 3878253 ],
            "Q": [ 3878371 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878369 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_23_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C9_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883327 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883328 ]
          }
        },
        "control_inst.operator_ready_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:20.5-65.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878834 ],
            "CE": [ 3878806 ],
            "Q": [ 3878837 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878835 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878847 ],
            "CE": [ 3878846 ],
            "Q": [ 3878850 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878848 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879347 ],
            "CE": [ 3878860 ],
            "Q": [ 3879348 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878848 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879353 ],
            "CE": [ 3879352 ],
            "Q": [ 3879048 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879354 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879814 ],
            "CE": [ 3879362 ],
            "Q": [ 3879815 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879354 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879838 ],
            "CE": [ 3879837 ],
            "Q": [ 3879044 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879839 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C11_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883358 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883359 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C13_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883415 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883416 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880800 ],
            "CE": [ 3880331 ],
            "Q": [ 3880801 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880322 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C13_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883419 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883420 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C12_SLICE0",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883315 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883316 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_16_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C10_SLICE1",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883302 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883303 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_19_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C10_SLICE1",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883395 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883396 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C28_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883189 ],
            "CE": [  ],
            "Q": [ 3883195 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883194 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C12_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883342 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883343 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880297 ],
            "CE": [ 3879847 ],
            "Q": [ 3880298 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879839 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883280 ],
            "CE": [  ],
            "Q": [ 3883174 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883279 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C27_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883189 ],
            "CE": [  ],
            "Q": [ 3883232 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883233 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883189 ],
            "CE": [  ],
            "Q": [ 3883261 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883262 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C27_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883189 ],
            "CE": [  ],
            "Q": [ 3883258 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883259 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:11.5-31.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880321 ],
            "CE": [ 3880320 ],
            "Q": [ 3879040 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880322 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883189 ],
            "CE": [  ],
            "Q": [ 3883250 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883251 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883189 ],
            "CE": [  ],
            "Q": [ 3883192 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883191 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_22_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C8_SLICE1",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883408 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883409 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C28_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883189 ],
            "CE": [  ],
            "Q": [ 3883245 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883246 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C10_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883297 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883298 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C12_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883310 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883311 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C13_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883332 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883333 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C11_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883374 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883375 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C11_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883369 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883370 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C28_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883189 ],
            "CE": [  ],
            "Q": [ 3883240 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883241 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C28_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883189 ],
            "CE": [  ],
            "Q": [ 3883210 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883211 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C11_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883352 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883353 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883189 ],
            "CE": [  ],
            "Q": [ 3883226 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883227 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C29_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883189 ],
            "CE": [  ],
            "Q": [ 3883188 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883186 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C12_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883320 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883321 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883189 ],
            "CE": [  ],
            "Q": [ 3883218 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883219 ]
          }
        },
        "display_inst.cuenta_salida_DFFS_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C29_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883189 ],
            "CE": [  ],
            "Q": [ 3883266 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883267 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_21_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C9_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883405 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883406 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C11_SLICE4",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883347 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883348 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C11_SLICE2",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883379 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883380 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C27_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883189 ],
            "CE": [  ],
            "Q": [ 3883201 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883200 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_17_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C10_SLICE0",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883363 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883364 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_18_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C10_SLICE5",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883390 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883391 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:19.5-34.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883189 ],
            "CE": [  ],
            "Q": [ 3883198 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883197 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_24_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C9_SLICE1",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883385 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883386 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C12_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883337 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883338 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_20_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C9_SLICE3",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883400 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883401 ]
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C10_SLICE0",
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:15.5-28.8|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883422 ],
            "CE": [  ],
            "Q": [ 3883382 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883383 ]
          }
        },
        "control_inst.B_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878010 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.B_DFFCE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C21_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878010 ],
            "CE": [ 3878004 ],
            "Q": [ 3878012 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878060 ],
            "A": [ 3877578 ]
          }
        },
        "control_inst.B_DFFCE_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878062 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.B_DFFCE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878062 ],
            "CE": [ 3878004 ],
            "Q": [ 3878065 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878069 ],
            "A": [ 3877578 ]
          }
        },
        "control_inst.B_DFFCE_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C26_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878071 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.B_DFFCE_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C26_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878071 ],
            "CE": [ 3878004 ],
            "Q": [ 3878074 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878082 ],
            "A": [ 3877578 ]
          }
        },
        "control_inst.B_DFFCE_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878084 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.B_DFFCE_Q_4_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C25_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878084 ],
            "CE": [ 3878004 ],
            "Q": [ 3878087 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878091 ],
            "A": [ 3877578 ]
          }
        },
        "control_inst.B_DFFCE_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878093 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.B_DFFCE_Q_5_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878093 ],
            "CE": [ 3878004 ],
            "Q": [ 3878096 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878099 ],
            "A": [ 3877578 ]
          }
        },
        "control_inst.B_DFFCE_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878101 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.B_DFFCE_Q_6_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878101 ],
            "CE": [ 3878004 ],
            "Q": [ 3878104 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878118 ],
            "A": [ 3877578 ]
          }
        },
        "control_inst.B_DFFCE_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878120 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.B_DFFCE_Q_7_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878120 ],
            "CE": [ 3878004 ],
            "Q": [ 3878122 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878125 ],
            "A": [ 3877578 ]
          }
        },
        "control_inst.B_DFFCE_Q_8_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C22_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878127 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.B_DFFCE_Q_8_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C22_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878127 ],
            "CE": [ 3878004 ],
            "Q": [ 3878129 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878132 ],
            "A": [ 3877578 ]
          }
        },
        "control_inst.B_DFFCE_Q_9_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878134 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.B_DFFCE_Q_9_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C22_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878134 ],
            "CE": [ 3878004 ],
            "Q": [ 3878136 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878139 ],
            "A": [ 3877578 ]
          }
        },
        "control_inst.B_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878005 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878005 ],
            "CE": [ 3878004 ],
            "Q": [ 3878008 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878142 ],
            "A": [ 3877578 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882372 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882892 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882358 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878338 ],
            "B": [ 3881334 ],
            "A": [ 3881330 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111110100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882353 ],
            "CLK": [  ],
            "D": [ 3882360 ],
            "C": [ 3881318 ],
            "B": [ 3882358 ],
            "A": [ 3881325 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882373 ],
            "CLK": [  ],
            "D": [ 3878338 ],
            "C": [ 3881330 ],
            "B": [ 3881334 ],
            "A": [ 3881325 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882891 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882378 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878338 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882377 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_O_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882659 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881496 ],
            "B": [ 3881495 ],
            "A": [ 3881493 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878233 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878012 ],
            "A": [ 3878074 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878191 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878065 ],
            "A": [ 3878087 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878196 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878074 ],
            "A": [ 3878096 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C21_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878204 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878087 ],
            "A": [ 3878104 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878209 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878096 ],
            "A": [ 3878122 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878214 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878104 ],
            "A": [ 3878129 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878219 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878122 ],
            "A": [ 3878136 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878224 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878017 ],
            "A": [ 3878129 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_8_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878229 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878039 ],
            "A": [ 3878136 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878234 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878065 ],
            "A": [ 3878087 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878192 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878074 ],
            "A": [ 3878096 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C21_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878197 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878087 ],
            "A": [ 3878104 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878205 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878096 ],
            "A": [ 3878122 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878210 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878104 ],
            "A": [ 3878129 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878215 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878122 ],
            "A": [ 3878136 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878220 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878017 ],
            "A": [ 3878129 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878225 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878039 ],
            "A": [ 3878136 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_10_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878270 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_11_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C22_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878281 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878261 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878293 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878304 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878315 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878324 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878335 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878346 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_8_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C21_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878357 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_9_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C22_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878368 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878254 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882424 ],
            "CLK": [  ],
            "D": [ 3881578 ],
            "C": [ 3878327 ],
            "B": [ 3881582 ],
            "A": [ 3881574 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882423 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882406 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878400 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878039 ],
            "A": [ 3877584 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878406 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878122 ],
            "B": [ 3877649 ],
            "A": [ 3878400 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878408 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878017 ],
            "B": [ 3877559 ],
            "A": [ 3878400 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C21_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878410 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878039 ],
            "B": [ 3877671 ],
            "A": [ 3878411 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878413 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878415 ],
            "A": [ 3878414 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0_F_LUT2_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C20_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878414 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878417 ],
            "B": [ 3878017 ],
            "A": [ 3877671 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0_F_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878415 ],
            "CLK": [  ],
            "D": [ 3878017 ],
            "C": [ 3878136 ],
            "B": [ 3877559 ],
            "A": [ 3877584 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0_F_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878420 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878410 ],
            "B": [ 3878413 ],
            "A": [ 3877660 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0_F_LUT3_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878423 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878425 ],
            "A": [ 3878424 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878427 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878408 ],
            "B": [ 3878411 ],
            "A": [ 3877671 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C21_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878411 ],
            "CLK": [  ],
            "D": [ 3878017 ],
            "C": [ 3877559 ],
            "B": [ 3878136 ],
            "A": [ 3877584 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878430 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878433 ],
            "B": [ 3878432 ],
            "A": [ 3878431 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C21_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878435 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878438 ],
            "B": [ 3878437 ],
            "A": [ 3878436 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878437 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878440 ],
            "B": [ 3878017 ],
            "A": [ 3877660 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1_I0_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878425 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878438 ],
            "B": [ 3878437 ],
            "A": [ 3878436 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C21_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878438 ],
            "CLK": [  ],
            "D": [ 3878039 ],
            "C": [ 3877649 ],
            "B": [ 3878122 ],
            "A": [ 3877584 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878436 ],
            "CLK": [  ],
            "D": [ 3878444 ],
            "C": [ 3878017 ],
            "B": [ 3877671 ],
            "A": [ 3878417 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878444 ],
            "CLK": [  ],
            "D": [ 3878136 ],
            "C": [ 3877559 ],
            "B": [ 3878129 ],
            "A": [ 3877584 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1_I0_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878417 ],
            "CLK": [  ],
            "D": [ 3878136 ],
            "C": [ 3877559 ],
            "B": [ 3878129 ],
            "A": [ 3877584 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C22_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878433 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878449 ],
            "B": [ 3878104 ],
            "A": [ 3877584 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C22_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878432 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878452 ],
            "B": [ 3878017 ],
            "A": [ 3877649 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C22_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878452 ],
            "CLK": [  ],
            "D": [ 3878136 ],
            "C": [ 3877660 ],
            "B": [ 3877671 ],
            "A": [ 3878129 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878455 ],
            "CLK": [  ],
            "D": [ 3878456 ],
            "C": [ 3878017 ],
            "B": [ 3877649 ],
            "A": [ 3878452 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878458 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878460 ],
            "B": [ 3878104 ],
            "A": [ 3877559 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878462 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878464 ],
            "B": [ 3878017 ],
            "A": [ 3877638 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C22_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878464 ],
            "CLK": [  ],
            "D": [ 3878136 ],
            "C": [ 3877649 ],
            "B": [ 3877660 ],
            "A": [ 3878129 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C23_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878467 ],
            "CLK": [  ],
            "D": [ 3878468 ],
            "C": [ 3878017 ],
            "B": [ 3877638 ],
            "A": [ 3878464 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878470 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878472 ],
            "B": [ 3878104 ],
            "A": [ 3877671 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878472 ],
            "CLK": [  ],
            "D": [ 3878039 ],
            "C": [ 3877619 ],
            "B": [ 3878122 ],
            "A": [ 3877660 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878475 ],
            "CLK": [  ],
            "D": [ 3878476 ],
            "C": [ 3878104 ],
            "B": [ 3877671 ],
            "A": [ 3878472 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878478 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878479 ],
            "B": [ 3878074 ],
            "A": [ 3877584 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878481 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878087 ],
            "B": [ 3877584 ],
            "A": [ 3878483 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878485 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878087 ],
            "B": [ 3877671 ],
            "A": [ 3878483 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878479 ],
            "CLK": [  ],
            "D": [ 3878096 ],
            "C": [ 3877671 ],
            "B": [ 3878087 ],
            "A": [ 3877559 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C25_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878488 ],
            "CLK": [  ],
            "D": [ 3878485 ],
            "C": [ 3878074 ],
            "B": [ 3877584 ],
            "A": [ 3878479 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C25_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878490 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878492 ],
            "B": [ 3878074 ],
            "A": [ 3877559 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C25_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878492 ],
            "CLK": [  ],
            "D": [ 3878096 ],
            "C": [ 3877660 ],
            "B": [ 3878087 ],
            "A": [ 3877671 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C25_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878496 ],
            "CLK": [  ],
            "D": [ 3878497 ],
            "C": [ 3878074 ],
            "B": [ 3877559 ],
            "A": [ 3878492 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878500 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878502 ],
            "B": [ 3878074 ],
            "A": [ 3877671 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878502 ],
            "CLK": [  ],
            "D": [ 3878096 ],
            "C": [ 3877649 ],
            "B": [ 3878087 ],
            "A": [ 3877660 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C26_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878505 ],
            "CLK": [  ],
            "D": [ 3878506 ],
            "C": [ 3878074 ],
            "B": [ 3877671 ],
            "A": [ 3878502 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C26_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878508 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878509 ],
            "B": [ 3878074 ],
            "A": [ 3877660 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878509 ],
            "CLK": [  ],
            "D": [ 3878096 ],
            "C": [ 3877638 ],
            "B": [ 3878087 ],
            "A": [ 3877649 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C25_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878512 ],
            "CLK": [  ],
            "D": [ 3878515 ],
            "C": [ 3878104 ],
            "B": [ 3877638 ],
            "A": [ 3878514 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C25_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878515 ],
            "CLK": [  ],
            "D": [ 3878122 ],
            "C": [ 3878039 ],
            "B": [ 3877554 ],
            "A": [ 3877628 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C26_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878518 ],
            "CLK": [  ],
            "D": [ 3878508 ],
            "C": [ 3878512 ],
            "B": [ 3878505 ],
            "A": [ 3878519 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883149 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C26_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878521 ],
            "CLK": [  ],
            "D": [ 3878526 ],
            "C": [ 3878525 ],
            "B": [ 3878104 ],
            "A": [ 3877628 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878522 ],
            "CLK": [  ],
            "D": [ 3878526 ],
            "C": [ 3878525 ],
            "B": [ 3878104 ],
            "A": [ 3877628 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878506 ],
            "CLK": [  ],
            "D": [ 3878087 ],
            "C": [ 3878096 ],
            "B": [ 3877649 ],
            "A": [ 3877660 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878530 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878500 ],
            "B": [ 3878532 ],
            "A": [ 3878496 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878532 ],
            "CLK": [  ],
            "D": [ 3878536 ],
            "C": [ 3878104 ],
            "B": [ 3877649 ],
            "A": [ 3878535 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878536 ],
            "CLK": [  ],
            "D": [ 3878122 ],
            "C": [ 3878039 ],
            "B": [ 3877600 ],
            "A": [ 3877638 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000110001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878539 ],
            "CLK": [  ],
            "D": [ 3878540 ],
            "C": [ 3878500 ],
            "B": [ 3878532 ],
            "A": [ 3878496 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883148 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_I3_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C21_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878542 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877584 ],
            "B": [ 3878545 ],
            "A": [ 3878008 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_I3_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878545 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878012 ],
            "A": [ 3877559 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_I3_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001100111000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878543 ],
            "CLK": [  ],
            "D": [ 3877584 ],
            "C": [ 3878545 ],
            "B": [ 3877671 ],
            "A": [ 3878008 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C25_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878497 ],
            "CLK": [  ],
            "D": [ 3878087 ],
            "C": [ 3878096 ],
            "B": [ 3877660 ],
            "A": [ 3877671 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C26_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878550 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878551 ],
            "B": [ 3878490 ],
            "A": [ 3878488 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C25_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878553 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878530 ],
            "B": [ 3878555 ],
            "A": [ 3878554 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878557 ],
            "CLK": [  ],
            "D": [ 3878065 ],
            "C": [ 3877559 ],
            "B": [ 3878012 ],
            "A": [ 3877584 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882705 ],
            "CLK": [  ],
            "D": [ 3878307 ],
            "C": [ 3882571 ],
            "B": [ 3882567 ],
            "A": [ 3882563 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101010000101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C26_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878559 ],
            "CLK": [  ],
            "D": [ 3878563 ],
            "C": [ 3878530 ],
            "B": [ 3878555 ],
            "A": [ 3878554 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010101111010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878560 ],
            "CLK": [  ],
            "D": [ 3878563 ],
            "C": [ 3878530 ],
            "B": [ 3878555 ],
            "A": [ 3878554 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878551 ],
            "CLK": [  ],
            "D": [ 3878567 ],
            "C": [ 3878104 ],
            "B": [ 3877660 ],
            "A": [ 3878566 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878569 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878475 ],
            "B": [ 3878478 ],
            "A": [ 3878481 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878571 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878478 ],
            "B": [ 3878475 ],
            "A": [ 3878481 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C25_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878573 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878065 ],
            "B": [ 3877584 ],
            "A": [ 3878569 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C25_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878575 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878578 ],
            "B": [ 3878577 ],
            "A": [ 3878576 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110100110010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C26_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878580 ],
            "CLK": [  ],
            "D": [ 3878557 ],
            "C": [ 3878550 ],
            "B": [ 3878553 ],
            "A": [ 3878581 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878577 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878569 ],
            "B": [ 3878065 ],
            "A": [ 3877584 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878578 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878571 ],
            "B": [ 3878585 ],
            "A": [ 3878584 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C25_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878576 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878589 ],
            "B": [ 3878588 ],
            "A": [ 3878587 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_F_LUT3_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C25_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878589 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878593 ],
            "B": [ 3878592 ],
            "A": [ 3878591 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_F_LUT3_F_1_I0_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878588 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878597 ],
            "B": [ 3878596 ],
            "A": [ 3878595 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_F_LUT3_F_1_I0_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C25_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878587 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878490 ],
            "B": [ 3878551 ],
            "A": [ 3878488 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_F_LUT3_F_1_I0_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C25_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878581 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878588 ],
            "B": [ 3878589 ],
            "A": [ 3878587 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878476 ],
            "CLK": [  ],
            "D": [ 3878122 ],
            "C": [ 3878039 ],
            "B": [ 3877619 ],
            "A": [ 3877660 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878603 ],
            "CLK": [  ],
            "D": [ 3878136 ],
            "C": [ 3877638 ],
            "B": [ 3877649 ],
            "A": [ 3878129 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878468 ],
            "CLK": [  ],
            "D": [ 3878136 ],
            "C": [ 3877649 ],
            "B": [ 3877660 ],
            "A": [ 3878129 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C23_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878460 ],
            "CLK": [  ],
            "D": [ 3878039 ],
            "C": [ 3877628 ],
            "B": [ 3878122 ],
            "A": [ 3877671 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878607 ],
            "CLK": [  ],
            "D": [ 3878608 ],
            "C": [ 3878104 ],
            "B": [ 3877559 ],
            "A": [ 3878460 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C23_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878610 ],
            "CLK": [  ],
            "D": [ 3878483 ],
            "C": [ 3878607 ],
            "B": [ 3878087 ],
            "A": [ 3877584 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878612 ],
            "CLK": [  ],
            "D": [ 3878483 ],
            "C": [ 3878607 ],
            "B": [ 3878087 ],
            "A": [ 3877584 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878614 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878458 ],
            "B": [ 3878462 ],
            "A": [ 3878455 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883144 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_1_F_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878616 ],
            "CLK": [  ],
            "D": [ 3878470 ],
            "C": [ 3878467 ],
            "B": [ 3878017 ],
            "A": [ 3877628 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_1_F_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878617 ],
            "CLK": [  ],
            "D": [ 3878470 ],
            "C": [ 3878467 ],
            "B": [ 3878017 ],
            "A": [ 3877628 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878622 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878571 ],
            "B": [ 3878585 ],
            "A": [ 3878584 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878624 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878612 ],
            "B": [ 3878618 ],
            "A": [ 3878614 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878585 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878596 ],
            "B": [ 3878597 ],
            "A": [ 3878595 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C24_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878596 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878628 ],
            "B": [ 3878017 ],
            "A": [ 3877619 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878595 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878566 ],
            "B": [ 3878104 ],
            "A": [ 3877660 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_1_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878566 ],
            "CLK": [  ],
            "D": [ 3878039 ],
            "C": [ 3877610 ],
            "B": [ 3878122 ],
            "A": [ 3877649 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_1_I2_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878567 ],
            "CLK": [  ],
            "D": [ 3878122 ],
            "C": [ 3878039 ],
            "B": [ 3877610 ],
            "A": [ 3877649 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878628 ],
            "CLK": [  ],
            "D": [ 3878136 ],
            "C": [ 3877628 ],
            "B": [ 3877638 ],
            "A": [ 3878129 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878592 ],
            "CLK": [  ],
            "D": [ 3878634 ],
            "C": [ 3878017 ],
            "B": [ 3877619 ],
            "A": [ 3878628 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C25_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878593 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878637 ],
            "B": [ 3878017 ],
            "A": [ 3877610 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C25_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878591 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878535 ],
            "B": [ 3878104 ],
            "A": [ 3877649 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878535 ],
            "CLK": [  ],
            "D": [ 3878039 ],
            "C": [ 3877600 ],
            "B": [ 3878122 ],
            "A": [ 3877638 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C24_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878637 ],
            "CLK": [  ],
            "D": [ 3878136 ],
            "C": [ 3877619 ],
            "B": [ 3877628 ],
            "A": [ 3878129 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878643 ],
            "CLK": [  ],
            "D": [ 3878644 ],
            "C": [ 3878017 ],
            "B": [ 3877610 ],
            "A": [ 3878637 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878647 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878514 ],
            "B": [ 3878104 ],
            "A": [ 3877638 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878650 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878652 ],
            "B": [ 3878017 ],
            "A": [ 3877600 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878652 ],
            "CLK": [  ],
            "D": [ 3878136 ],
            "C": [ 3877610 ],
            "B": [ 3877619 ],
            "A": [ 3878129 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C25_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878525 ],
            "CLK": [  ],
            "D": [ 3878655 ],
            "C": [ 3878017 ],
            "B": [ 3877600 ],
            "A": [ 3878652 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C25_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878526 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878657 ],
            "B": [ 3877554 ],
            "A": [ 3878017 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878657 ],
            "CLK": [  ],
            "D": [ 3877548 ],
            "C": [ 3878039 ],
            "B": [ 3878122 ],
            "A": [ 3877619 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878523 ],
            "CLK": [  ],
            "D": [ 3877600 ],
            "C": [ 3878136 ],
            "B": [ 3877610 ],
            "A": [ 3878129 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C25_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878655 ],
            "CLK": [  ],
            "D": [ 3878136 ],
            "C": [ 3877610 ],
            "B": [ 3877619 ],
            "A": [ 3878129 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878514 ],
            "CLK": [  ],
            "D": [ 3878039 ],
            "C": [ 3877554 ],
            "B": [ 3878122 ],
            "A": [ 3877628 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878555 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878647 ],
            "B": [ 3878650 ],
            "A": [ 3878643 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101010000101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C26_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878563 ],
            "CLK": [  ],
            "D": [ 3878518 ],
            "C": [ 3878647 ],
            "B": [ 3878650 ],
            "A": [ 3878643 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878644 ],
            "CLK": [  ],
            "D": [ 3878136 ],
            "C": [ 3877619 ],
            "B": [ 3877628 ],
            "A": [ 3878129 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C25_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878554 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878592 ],
            "B": [ 3878593 ],
            "A": [ 3878591 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878634 ],
            "CLK": [  ],
            "D": [ 3878136 ],
            "C": [ 3877628 ],
            "B": [ 3877638 ],
            "A": [ 3878129 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C23_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878597 ],
            "CLK": [  ],
            "D": [ 3878668 ],
            "C": [ 3878017 ],
            "B": [ 3877628 ],
            "A": [ 3878603 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C22_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878668 ],
            "CLK": [  ],
            "D": [ 3878136 ],
            "C": [ 3877638 ],
            "B": [ 3877649 ],
            "A": [ 3878129 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883143 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010101110111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878671 ],
            "CLK": [  ],
            "D": [ 3878017 ],
            "C": [ 3877628 ],
            "B": [ 3878470 ],
            "A": [ 3878467 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011001000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878672 ],
            "CLK": [  ],
            "D": [ 3878017 ],
            "C": [ 3877628 ],
            "B": [ 3878470 ],
            "A": [ 3878467 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C24_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878676 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878610 ],
            "B": [ 3878622 ],
            "A": [ 3878624 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878678 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878610 ],
            "B": [ 3878622 ],
            "A": [ 3878624 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878680 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878577 ],
            "B": [ 3878578 ],
            "A": [ 3878576 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_I3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878483 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878096 ],
            "A": [ 3877559 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878608 ],
            "CLK": [  ],
            "D": [ 3878122 ],
            "C": [ 3878039 ],
            "B": [ 3877628 ],
            "A": [ 3877671 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C22_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878456 ],
            "CLK": [  ],
            "D": [ 3878136 ],
            "C": [ 3877660 ],
            "B": [ 3877671 ],
            "A": [ 3878129 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878449 ],
            "CLK": [  ],
            "D": [ 3878039 ],
            "C": [ 3877638 ],
            "B": [ 3878122 ],
            "A": [ 3877559 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878686 ],
            "CLK": [  ],
            "D": [ 3878687 ],
            "C": [ 3878104 ],
            "B": [ 3877584 ],
            "A": [ 3878449 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878689 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878096 ],
            "B": [ 3877584 ],
            "A": [ 3878686 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C23_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878691 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878612 ],
            "B": [ 3878618 ],
            "A": [ 3878614 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C22_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878693 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878696 ],
            "B": [ 3878695 ],
            "A": [ 3878694 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878698 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878689 ],
            "B": [ 3878691 ],
            "A": [ 3878693 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878700 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878689 ],
            "B": [ 3878691 ],
            "A": [ 3878693 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C22_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878696 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878686 ],
            "B": [ 3878096 ],
            "A": [ 3877584 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I2_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C22_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878695 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878458 ],
            "B": [ 3878462 ],
            "A": [ 3878455 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I2_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C22_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878694 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878433 ],
            "B": [ 3878432 ],
            "A": [ 3878431 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878687 ],
            "CLK": [  ],
            "D": [ 3878122 ],
            "C": [ 3878039 ],
            "B": [ 3877638 ],
            "A": [ 3877559 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878431 ],
            "CLK": [  ],
            "D": [ 3878706 ],
            "C": [ 3878017 ],
            "B": [ 3877660 ],
            "A": [ 3878440 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878706 ],
            "CLK": [  ],
            "D": [ 3878136 ],
            "C": [ 3877671 ],
            "B": [ 3877559 ],
            "A": [ 3878129 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878440 ],
            "CLK": [  ],
            "D": [ 3878136 ],
            "C": [ 3877671 ],
            "B": [ 3877559 ],
            "A": [ 3878129 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878710 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878406 ],
            "B": [ 3878430 ],
            "A": [ 3878435 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C21_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878713 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878406 ],
            "B": [ 3878430 ],
            "A": [ 3878435 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878716 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878425 ],
            "A": [ 3878424 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C20_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878424 ],
            "CLK": [  ],
            "D": [ 3878039 ],
            "C": [ 3877660 ],
            "B": [ 3878415 ],
            "A": [ 3878414 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878719 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878713 ],
            "A": [ 3878716 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878721 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878713 ],
            "A": [ 3878722 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878395 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878680 ],
            "A": [ 3878676 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_F_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878385 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878678 ],
            "A": [ 3878698 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_F_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878390 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878700 ],
            "A": [ 3878726 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_F_LUT2_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878728 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878729 ],
            "A": [ 3878719 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_F_LUT2_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878731 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878423 ],
            "A": [ 3878732 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878734 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878573 ],
            "B": [ 3878580 ],
            "A": [ 3878575 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C20_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878722 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878423 ],
            "A": [ 3878420 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878737 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878713 ],
            "B": [ 3878716 ],
            "A": [ 3878722 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878384 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878676 ],
            "A": [ 3878680 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878389 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878678 ],
            "A": [ 3878698 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C22_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878741 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878700 ],
            "A": [ 3878726 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_LUT2_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C20_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878743 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878729 ],
            "A": [ 3878719 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878745 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878423 ],
            "B": [ 3878420 ],
            "A": [ 3878732 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C25_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878394 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878573 ],
            "B": [ 3878580 ],
            "A": [ 3878575 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101101101001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C26_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878748 ],
            "CLK": [  ],
            "D": [ 3878557 ],
            "C": [ 3878550 ],
            "B": [ 3878553 ],
            "A": [ 3878581 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010010010110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C26_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878749 ],
            "CLK": [  ],
            "D": [ 3878557 ],
            "C": [ 3878550 ],
            "B": [ 3878553 ],
            "A": [ 3878581 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_F_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C22_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878726 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878754 ],
            "A": [ 3878710 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_F_LUT2_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878729 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878754 ],
            "A": [ 3878710 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878754 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878696 ],
            "B": [ 3878695 ],
            "A": [ 3878694 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882886 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882412 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878327 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882411 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_6_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878773 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878427 ],
            "A": [ 3878775 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_6_I0_LUT2_F_I0_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878732 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878427 ],
            "A": [ 3878775 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_6_I0_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878775 ],
            "CLK": [  ],
            "D": [ 3878410 ],
            "C": [ 3878413 ],
            "B": [ 3878039 ],
            "A": [ 3877660 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882887 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_7_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000011101111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878782 ],
            "CLK": [  ],
            "D": [ 3878411 ],
            "C": [ 3878408 ],
            "B": [ 3878039 ],
            "A": [ 3877671 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882407 ],
            "CLK": [  ],
            "D": [ 3878327 ],
            "C": [ 3881578 ],
            "B": [ 3881582 ],
            "A": [ 3881574 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_8_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878787 ],
            "CLK": [  ],
            "D": [ 3878039 ],
            "C": [ 3877559 ],
            "B": [ 3878017 ],
            "A": [ 3877584 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882428 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883455 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.key_pressed_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFC",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878801 ],
            "CE": [  ],
            "Q": [ 3878802 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878799 ]
          }
        },
        "control_inst.key_pressed_prev_DFFC_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878801 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.key_pressed_prev_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878806 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878802 ],
            "A": [ 3878799 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883449 ],
            "CLK": [  ],
            "D": [ 3883461 ],
            "C": [ 3883460 ],
            "B": [ 3883459 ],
            "A": [ 3883458 ]
          }
        },
        "control_inst.key_value_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877897 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878045 ],
            "A": [ 3878809 ]
          }
        },
        "control_inst.key_value_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878809 ],
            "CLK": [  ],
            "D": [ 3877533 ],
            "C": [ 3878813 ],
            "B": [ 3878811 ],
            "A": [ 3877527 ]
          }
        },
        "control_inst.key_value_LUT2_F_I0_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878811 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877522 ],
            "A": [ 3877517 ]
          }
        },
        "control_inst.key_value_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877930 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878819 ],
            "B": [ 3878049 ],
            "A": [ 3878818 ]
          }
        },
        "control_inst.key_value_LUT3_F_I0_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878821 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878818 ],
            "B": [ 3878053 ],
            "A": [ 3878813 ]
          }
        },
        "control_inst.key_value_LUT3_F_I0_LUT3_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878824 ],
            "CLK": [  ],
            "D": [ 3878049 ],
            "C": [ 3877527 ],
            "B": [ 3878811 ],
            "A": [ 3877533 ]
          }
        },
        "control_inst.key_value_LUT3_F_I0_LUT3_I2_F_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111111111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877582 ],
            "CLK": [  ],
            "D": [ 3878824 ],
            "C": [ 3878821 ],
            "B": [ 3878049 ],
            "A": [ 3878055 ]
          }
        },
        "control_inst.key_value_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878818 ],
            "CLK": [  ],
            "D": [ 3877533 ],
            "C": [ 3877522 ],
            "B": [ 3877527 ],
            "A": [ 3877517 ]
          }
        },
        "control_inst.key_value_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878819 ],
            "CLK": [  ],
            "D": [ 3878809 ],
            "C": [ 3878824 ],
            "B": [ 3878055 ],
            "A": [ 3878813 ]
          }
        },
        "control_inst.key_value_MUX2_LUT5_O_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878829 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878055 ],
            "B": [ 3878049 ],
            "A": [ 3878053 ]
          }
        },
        "control_inst.key_value_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878830 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878055 ],
            "A": [ 3878047 ]
          }
        },
        "control_inst.operator_ready_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878834 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.operator_ready_DFFCE_Q_D_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878253 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878806 ],
            "A": [ 3878835 ]
          }
        },
        "control_inst.operator_ready_DFFCE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878835 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877926 ],
            "B": [ 3878045 ],
            "A": [ 3877582 ]
          }
        },
        "control_inst.operator_ready_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877538 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878806 ],
            "B": [ 3877578 ],
            "A": [ 3878837 ]
          }
        },
        "control_inst.operator_ready_LUT3_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878004 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878806 ],
            "B": [ 3877578 ],
            "A": [ 3878837 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883470 ],
            "CLK": [  ],
            "D": [ 3883315 ],
            "C": [ 3883320 ],
            "B": [ 3883332 ],
            "A": [ 3883337 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883473 ],
            "CLK": [  ],
            "D": [ 3883342 ],
            "C": [ 3883347 ],
            "B": [ 3883352 ],
            "A": [ 3883374 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878853 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878846 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878846 ],
            "CLK": [  ],
            "D": [ 3878860 ],
            "C": [ 3878858 ],
            "B": [ 3878856 ],
            "A": [ 3878855 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878855 ],
            "CLK": [  ],
            "D": [ 3878865 ],
            "C": [ 3878864 ],
            "B": [ 3878863 ],
            "A": [ 3878862 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878856 ],
            "CLK": [  ],
            "D": [ 3878870 ],
            "C": [ 3878869 ],
            "B": [ 3878868 ],
            "A": [ 3878867 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878870 ],
            "CLK": [  ],
            "D": [ 3878875 ],
            "C": [ 3878874 ],
            "B": [ 3878873 ],
            "A": [ 3878872 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878869 ],
            "CLK": [  ],
            "D": [ 3878880 ],
            "C": [ 3878879 ],
            "B": [ 3878878 ],
            "A": [ 3878877 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878868 ],
            "CLK": [  ],
            "D": [ 3878885 ],
            "C": [ 3878884 ],
            "B": [ 3878883 ],
            "A": [ 3878882 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878867 ],
            "CLK": [  ],
            "D": [ 3878890 ],
            "C": [ 3878889 ],
            "B": [ 3878888 ],
            "A": [ 3878887 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878865 ],
            "CLK": [  ],
            "D": [ 3878895 ],
            "C": [ 3878894 ],
            "B": [ 3878893 ],
            "A": [ 3878892 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878864 ],
            "CLK": [  ],
            "D": [ 3878900 ],
            "C": [ 3878899 ],
            "B": [ 3878898 ],
            "A": [ 3878897 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878863 ],
            "CLK": [  ],
            "D": [ 3878905 ],
            "C": [ 3878904 ],
            "B": [ 3878903 ],
            "A": [ 3878902 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878862 ],
            "CLK": [  ],
            "D": [ 3878910 ],
            "C": [ 3878909 ],
            "B": [ 3878908 ],
            "A": [ 3878907 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882487 ],
            "CLK": [  ],
            "D": [ 3882474 ],
            "C": [ 3878318 ],
            "B": [ 3881473 ],
            "A": [ 3881467 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882486 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882482 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882474 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882481 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882477 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878318 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882476 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882470 ],
            "CLK": [  ],
            "D": [ 3878318 ],
            "C": [ 3881467 ],
            "B": [ 3881473 ],
            "A": [ 3882474 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882469 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882456 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881477 ],
            "A": [ 3881467 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882455 ],
            "CLK": [  ],
            "D": [ 3881477 ],
            "C": [ 3881467 ],
            "B": [ 3881473 ],
            "A": [ 3881471 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882851 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882699 ],
            "A": [ 3882677 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882439 ],
            "CLK": [  ],
            "D": [ 3881574 ],
            "C": [ 3878327 ],
            "B": [ 3881582 ],
            "A": [ 3881578 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882429 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881578 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882438 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882854 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3882677 ],
            "B": [ 3878257 ],
            "A": [ 3882702 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882434 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881574 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882433 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878847 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878813 ],
            "CLK": [  ],
            "D": [ 3879048 ],
            "C": [ 3878850 ],
            "B": [ 3879044 ],
            "A": [ 3879040 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_LUT4_I2_F_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877578 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878055 ],
            "A": [ 3878053 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_LUT4_I2_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878053 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879052 ],
            "B": [ 3879040 ],
            "A": [ 3879044 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_LUT4_I2_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878049 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879044 ],
            "B": [ 3879052 ],
            "A": [ 3879040 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_LUT4_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878047 ],
            "CLK": [  ],
            "D": [ 3877527 ],
            "C": [ 3877522 ],
            "B": [ 3877533 ],
            "A": [ 3877517 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_LUT4_I2_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878055 ],
            "CLK": [  ],
            "D": [ 3877517 ],
            "C": [ 3877533 ],
            "B": [ 3877527 ],
            "A": [ 3877522 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_10_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879063 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_10_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879063 ],
            "CE": [ 3878853 ],
            "Q": [ 3878888 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879067 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_11_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879069 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_11_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879069 ],
            "CE": [ 3878853 ],
            "Q": [ 3878887 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879073 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_12_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879075 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_12_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879075 ],
            "CE": [ 3878853 ],
            "Q": [ 3878885 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879079 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_13_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879081 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_13_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879081 ],
            "CE": [ 3878853 ],
            "Q": [ 3878884 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879085 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_14_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879087 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_14_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879087 ],
            "CE": [ 3878853 ],
            "Q": [ 3878883 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879091 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_15_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879093 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_15_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879093 ],
            "CE": [ 3878853 ],
            "Q": [ 3878882 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879097 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_16_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879099 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_16_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879099 ],
            "CE": [ 3878853 ],
            "Q": [ 3878900 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879103 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_17_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879105 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879105 ],
            "CE": [ 3878853 ],
            "Q": [ 3878910 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879109 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_18_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879111 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_18_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879111 ],
            "CE": [ 3878853 ],
            "Q": [ 3878909 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879115 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_19_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879117 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_19_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879117 ],
            "CE": [ 3878853 ],
            "Q": [ 3878899 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879121 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879060 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879060 ],
            "CE": [ 3878853 ],
            "Q": [ 3878879 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879124 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_20_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879129 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_20_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879129 ],
            "CE": [ 3878853 ],
            "Q": [ 3878907 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879133 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_21_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879135 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_21_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879135 ],
            "CE": [ 3878853 ],
            "Q": [ 3878898 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879139 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_22_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879141 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_22_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879141 ],
            "CE": [ 3878853 ],
            "Q": [ 3878897 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879145 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_23_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879147 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_23_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879147 ],
            "CE": [ 3878853 ],
            "Q": [ 3878908 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879151 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_24_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879153 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_24_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879153 ],
            "CE": [ 3878853 ],
            "Q": [ 3878895 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879157 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_25_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879159 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879159 ],
            "CE": [ 3878853 ],
            "Q": [ 3878903 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879163 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_26_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879165 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_26_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879165 ],
            "CE": [ 3878853 ],
            "Q": [ 3878905 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879169 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_27_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879171 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_27_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879171 ],
            "CE": [ 3878853 ],
            "Q": [ 3878904 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879175 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_28_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879177 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_28_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879177 ],
            "CE": [ 3878853 ],
            "Q": [ 3878902 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879181 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_29_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879183 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_29_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879183 ],
            "CE": [ 3878853 ],
            "Q": [ 3878894 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879187 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879126 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879126 ],
            "CE": [ 3878853 ],
            "Q": [ 3878878 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879190 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_30_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C2_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879195 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_30_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879195 ],
            "CE": [ 3878853 ],
            "Q": [ 3878893 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879199 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_31_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879201 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879201 ],
            "CE": [ 3878853 ],
            "Q": [ 3878892 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879206 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879192 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879192 ],
            "CE": [ 3878853 ],
            "Q": [ 3878877 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879209 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879211 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_4_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879211 ],
            "CE": [ 3878853 ],
            "Q": [ 3878875 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879215 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879217 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_5_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879217 ],
            "CE": [ 3878853 ],
            "Q": [ 3878874 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879221 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879223 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879223 ],
            "CE": [ 3878853 ],
            "Q": [ 3878873 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879227 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879229 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_7_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879229 ],
            "CE": [ 3878853 ],
            "Q": [ 3878872 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879233 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_8_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879235 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_8_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879235 ],
            "CE": [ 3878853 ],
            "Q": [ 3878890 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879239 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_9_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879241 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_9_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879241 ],
            "CE": [ 3878853 ],
            "Q": [ 3878889 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879245 ],
            "A": [ 3878860 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879057 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879057 ],
            "CE": [ 3878853 ],
            "Q": [ 3878880 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879248 ],
            "A": [ 3878860 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882524 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882580 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882560 ],
            "CLK": [  ],
            "D": [ 3882571 ],
            "C": [ 3882567 ],
            "B": [ 3878307 ],
            "A": [ 3882563 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882559 ],
            "CLK": [  ],
            "D": [ 3882571 ],
            "C": [ 3882567 ],
            "B": [ 3878307 ],
            "A": [ 3882563 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882555 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882554 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882523 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882544 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882543 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882539 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882538 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882531 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882530 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882581 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881546 ],
            "CLK": [  ],
            "D": [ 3881446 ],
            "C": [ 3881459 ],
            "B": [ 3881485 ],
            "A": [ 3881483 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883469 ],
            "CLK": [  ],
            "D": [ 3883473 ],
            "C": [ 3883415 ],
            "B": [ 3883419 ],
            "A": [ 3883310 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879347 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878860 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879348 ],
            "A": [ 3878848 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879356 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879352 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879352 ],
            "CLK": [  ],
            "D": [ 3879362 ],
            "C": [ 3879361 ],
            "B": [ 3879359 ],
            "A": [ 3879358 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882603 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882838 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882643 ],
            "CLK": [  ],
            "D": [ 3882563 ],
            "C": [ 3878307 ],
            "B": [ 3882571 ],
            "A": [ 3882567 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882642 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882832 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882638 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882563 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882637 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882833 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882630 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878307 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882629 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882586 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882571 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882599 ],
            "CLK": [  ],
            "D": [ 3882567 ],
            "C": [ 3878307 ],
            "B": [ 3882571 ],
            "A": [ 3882563 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882625 ],
            "CLK": [  ],
            "D": [ 3878307 ],
            "C": [ 3882567 ],
            "B": [ 3882571 ],
            "A": [ 3882563 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882624 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882837 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882604 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882567 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882598 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882585 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882571 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879353 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879052 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878850 ],
            "A": [ 3879048 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_LUT2_I0_F_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878799 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879052 ],
            "B": [ 3879044 ],
            "A": [ 3879040 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_10_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879531 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_10_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879531 ],
            "CE": [ 3879356 ],
            "Q": [ 3879420 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879535 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_11_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879537 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_11_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879537 ],
            "CE": [ 3879356 ],
            "Q": [ 3879425 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879541 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_12_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879543 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_12_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879543 ],
            "CE": [ 3879356 ],
            "Q": [ 3879442 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879547 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_13_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879549 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_13_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879549 ],
            "CE": [ 3879356 ],
            "Q": [ 3879447 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879553 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_14_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879555 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_14_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879555 ],
            "CE": [ 3879356 ],
            "Q": [ 3879452 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879559 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_15_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879561 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_15_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879561 ],
            "CE": [ 3879356 ],
            "Q": [ 3879457 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879565 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_16_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879567 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_16_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879567 ],
            "CE": [ 3879356 ],
            "Q": [ 3879462 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879571 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879573 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879573 ],
            "CE": [ 3879356 ],
            "Q": [ 3879467 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879577 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_18_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879579 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_18_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879579 ],
            "CE": [ 3879356 ],
            "Q": [ 3879472 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879583 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_19_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879585 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_19_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879585 ],
            "CE": [ 3879356 ],
            "Q": [ 3879477 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879589 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879528 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879528 ],
            "CE": [ 3879356 ],
            "Q": [ 3879513 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879592 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_20_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879597 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_20_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879597 ],
            "CE": [ 3879356 ],
            "Q": [ 3879482 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879601 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_21_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879603 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_21_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879603 ],
            "CE": [ 3879356 ],
            "Q": [ 3879485 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879607 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_22_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879609 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_22_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879609 ],
            "CE": [ 3879356 ],
            "Q": [ 3879373 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879613 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_23_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879615 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_23_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879615 ],
            "CE": [ 3879356 ],
            "Q": [ 3879378 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879619 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_24_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879621 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_24_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879621 ],
            "CE": [ 3879356 ],
            "Q": [ 3879437 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879625 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_25_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879627 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879627 ],
            "CE": [ 3879356 ],
            "Q": [ 3879490 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879631 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_26_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879633 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_26_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879633 ],
            "CE": [ 3879356 ],
            "Q": [ 3879498 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879637 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_27_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879639 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_27_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879639 ],
            "CE": [ 3879356 ],
            "Q": [ 3879503 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879643 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_28_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879645 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_28_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879645 ],
            "CE": [ 3879356 ],
            "Q": [ 3879508 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879649 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_29_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879651 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_29_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879651 ],
            "CE": [ 3879356 ],
            "Q": [ 3879516 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879655 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879594 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879594 ],
            "CE": [ 3879356 ],
            "Q": [ 3879519 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879658 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_30_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879663 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_30_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879663 ],
            "CE": [ 3879356 ],
            "Q": [ 3879432 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879667 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_31_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879669 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879669 ],
            "CE": [ 3879356 ],
            "Q": [ 3879493 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879673 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879660 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879660 ],
            "CE": [ 3879356 ],
            "Q": [ 3879385 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879676 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879678 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_4_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879678 ],
            "CE": [ 3879356 ],
            "Q": [ 3879390 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879682 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879684 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_5_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879684 ],
            "CE": [ 3879356 ],
            "Q": [ 3879395 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879688 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879690 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879690 ],
            "CE": [ 3879356 ],
            "Q": [ 3879400 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879694 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879696 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_7_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879696 ],
            "CE": [ 3879356 ],
            "Q": [ 3879405 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879700 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_8_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879702 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_8_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879702 ],
            "CE": [ 3879356 ],
            "Q": [ 3879410 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879706 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_9_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879708 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_9_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879708 ],
            "CE": [ 3879356 ],
            "Q": [ 3879415 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879712 ],
            "A": [ 3879362 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879525 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879525 ],
            "CE": [ 3879356 ],
            "Q": [ 3879366 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879715 ],
            "A": [ 3879362 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882689 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882694 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881495 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3882680 ],
            "A": [ 3882677 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882690 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883136 ],
            "CLK": [  ],
            "D": [ 3881755 ],
            "C": [ 3881771 ],
            "B": [ 3881748 ],
            "A": [ 3881761 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879814 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879362 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879815 ],
            "A": [ 3879354 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879358 ],
            "CLK": [  ],
            "D": [ 3879822 ],
            "C": [ 3879821 ],
            "B": [ 3879820 ],
            "A": [ 3879819 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879359 ],
            "CLK": [  ],
            "D": [ 3879827 ],
            "C": [ 3879826 ],
            "B": [ 3879825 ],
            "A": [ 3879824 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879827 ],
            "CLK": [  ],
            "D": [ 3879390 ],
            "C": [ 3879395 ],
            "B": [ 3879400 ],
            "A": [ 3879405 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879826 ],
            "CLK": [  ],
            "D": [ 3879366 ],
            "C": [ 3879513 ],
            "B": [ 3879519 ],
            "A": [ 3879385 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879825 ],
            "CLK": [  ],
            "D": [ 3879442 ],
            "C": [ 3879447 ],
            "B": [ 3879452 ],
            "A": [ 3879457 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879824 ],
            "CLK": [  ],
            "D": [ 3879410 ],
            "C": [ 3879415 ],
            "B": [ 3879420 ],
            "A": [ 3879425 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879822 ],
            "CLK": [  ],
            "D": [ 3879437 ],
            "C": [ 3879516 ],
            "B": [ 3879432 ],
            "A": [ 3879493 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879821 ],
            "CLK": [  ],
            "D": [ 3879462 ],
            "C": [ 3879477 ],
            "B": [ 3879485 ],
            "A": [ 3879373 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879820 ],
            "CLK": [  ],
            "D": [ 3879498 ],
            "C": [ 3879503 ],
            "B": [ 3879490 ],
            "A": [ 3879508 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879819 ],
            "CLK": [  ],
            "D": [ 3879467 ],
            "C": [ 3879472 ],
            "B": [ 3879378 ],
            "A": [ 3879482 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879841 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879837 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879837 ],
            "CLK": [  ],
            "D": [ 3879847 ],
            "C": [ 3879846 ],
            "B": [ 3879844 ],
            "A": [ 3879843 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879838 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_10_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880014 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_10_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880014 ],
            "CE": [ 3879841 ],
            "Q": [ 3879905 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880018 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_11_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880020 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_11_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880020 ],
            "CE": [ 3879841 ],
            "Q": [ 3879910 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880024 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_12_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880026 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_12_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880026 ],
            "CE": [ 3879841 ],
            "Q": [ 3879927 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880030 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_13_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880032 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_13_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880032 ],
            "CE": [ 3879841 ],
            "Q": [ 3879932 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880036 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_14_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880038 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_14_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880038 ],
            "CE": [ 3879841 ],
            "Q": [ 3879937 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880042 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_15_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880044 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_15_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880044 ],
            "CE": [ 3879841 ],
            "Q": [ 3879942 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880048 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_16_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880050 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_16_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880050 ],
            "CE": [ 3879841 ],
            "Q": [ 3879947 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880054 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_17_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880056 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880056 ],
            "CE": [ 3879841 ],
            "Q": [ 3879952 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880060 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_18_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R4C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880062 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_18_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880062 ],
            "CE": [ 3879841 ],
            "Q": [ 3879957 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880066 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_19_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880068 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_19_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880068 ],
            "CE": [ 3879841 ],
            "Q": [ 3879962 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880072 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880011 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880011 ],
            "CE": [ 3879841 ],
            "Q": [ 3879998 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880075 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_20_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880080 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_20_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880080 ],
            "CE": [ 3879841 ],
            "Q": [ 3879967 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880084 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_21_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880086 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_21_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880086 ],
            "CE": [ 3879841 ],
            "Q": [ 3879970 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880090 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_22_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880092 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_22_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880092 ],
            "CE": [ 3879841 ],
            "Q": [ 3879858 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880096 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_23_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880098 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_23_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880098 ],
            "CE": [ 3879841 ],
            "Q": [ 3879863 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880102 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_24_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880104 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_24_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880104 ],
            "CE": [ 3879841 ],
            "Q": [ 3879922 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880108 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_25_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880110 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880110 ],
            "CE": [ 3879841 ],
            "Q": [ 3879975 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880114 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_26_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880116 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_26_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880116 ],
            "CE": [ 3879841 ],
            "Q": [ 3879983 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880120 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_27_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880122 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_27_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880122 ],
            "CE": [ 3879841 ],
            "Q": [ 3879988 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880126 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_28_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880128 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_28_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880128 ],
            "CE": [ 3879841 ],
            "Q": [ 3879993 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880132 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_29_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880134 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_29_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880134 ],
            "CE": [ 3879841 ],
            "Q": [ 3880001 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880138 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880077 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880077 ],
            "CE": [ 3879841 ],
            "Q": [ 3880004 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880141 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_30_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880146 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_30_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880146 ],
            "CE": [ 3879841 ],
            "Q": [ 3879917 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880150 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_31_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880152 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880152 ],
            "CE": [ 3879841 ],
            "Q": [ 3879978 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880156 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880143 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880143 ],
            "CE": [ 3879841 ],
            "Q": [ 3879870 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880159 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880161 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_4_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880161 ],
            "CE": [ 3879841 ],
            "Q": [ 3879875 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880165 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880167 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_5_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880167 ],
            "CE": [ 3879841 ],
            "Q": [ 3879880 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880171 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880173 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R5C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880173 ],
            "CE": [ 3879841 ],
            "Q": [ 3879885 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880177 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880179 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_7_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880179 ],
            "CE": [ 3879841 ],
            "Q": [ 3879890 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880183 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_8_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880185 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_8_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880185 ],
            "CE": [ 3879841 ],
            "Q": [ 3879895 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880189 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_9_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880191 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_9_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880191 ],
            "CE": [ 3879841 ],
            "Q": [ 3879900 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880195 ],
            "A": [ 3879847 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880008 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880008 ],
            "CE": [ 3879841 ],
            "Q": [ 3879851 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880198 ],
            "A": [ 3879847 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883461 ],
            "CLK": [  ],
            "D": [ 3883385 ],
            "C": [ 3883327 ],
            "B": [ 3883408 ],
            "A": [ 3883400 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880297 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879847 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880298 ],
            "A": [ 3879839 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879843 ],
            "CLK": [  ],
            "D": [ 3880305 ],
            "C": [ 3880304 ],
            "B": [ 3880303 ],
            "A": [ 3880302 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879844 ],
            "CLK": [  ],
            "D": [ 3880310 ],
            "C": [ 3880309 ],
            "B": [ 3880308 ],
            "A": [ 3880307 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880310 ],
            "CLK": [  ],
            "D": [ 3879875 ],
            "C": [ 3879880 ],
            "B": [ 3879885 ],
            "A": [ 3879890 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880309 ],
            "CLK": [  ],
            "D": [ 3879851 ],
            "C": [ 3879998 ],
            "B": [ 3880004 ],
            "A": [ 3879870 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880308 ],
            "CLK": [  ],
            "D": [ 3879927 ],
            "C": [ 3879932 ],
            "B": [ 3879937 ],
            "A": [ 3879942 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880307 ],
            "CLK": [  ],
            "D": [ 3879895 ],
            "C": [ 3879900 ],
            "B": [ 3879905 ],
            "A": [ 3879910 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880305 ],
            "CLK": [  ],
            "D": [ 3879922 ],
            "C": [ 3880001 ],
            "B": [ 3879917 ],
            "A": [ 3879978 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880304 ],
            "CLK": [  ],
            "D": [ 3879947 ],
            "C": [ 3879962 ],
            "B": [ 3879970 ],
            "A": [ 3879858 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880303 ],
            "CLK": [  ],
            "D": [ 3879863 ],
            "C": [ 3879967 ],
            "B": [ 3879957 ],
            "A": [ 3879952 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880302 ],
            "CLK": [  ],
            "D": [ 3879993 ],
            "C": [ 3879983 ],
            "B": [ 3879988 ],
            "A": [ 3879975 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880324 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880320 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880320 ],
            "CLK": [  ],
            "D": [ 3880331 ],
            "C": [ 3880329 ],
            "B": [ 3880327 ],
            "A": [ 3880326 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880326 ],
            "CLK": [  ],
            "D": [ 3880336 ],
            "C": [ 3880335 ],
            "B": [ 3880334 ],
            "A": [ 3880333 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880327 ],
            "CLK": [  ],
            "D": [ 3880341 ],
            "C": [ 3880340 ],
            "B": [ 3880339 ],
            "A": [ 3880338 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880341 ],
            "CLK": [  ],
            "D": [ 3880346 ],
            "C": [ 3880345 ],
            "B": [ 3880344 ],
            "A": [ 3880343 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880340 ],
            "CLK": [  ],
            "D": [ 3880351 ],
            "C": [ 3880350 ],
            "B": [ 3880349 ],
            "A": [ 3880348 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880339 ],
            "CLK": [  ],
            "D": [ 3880356 ],
            "C": [ 3880355 ],
            "B": [ 3880354 ],
            "A": [ 3880353 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880338 ],
            "CLK": [  ],
            "D": [ 3880361 ],
            "C": [ 3880360 ],
            "B": [ 3880359 ],
            "A": [ 3880358 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880336 ],
            "CLK": [  ],
            "D": [ 3880366 ],
            "C": [ 3880365 ],
            "B": [ 3880364 ],
            "A": [ 3880363 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880335 ],
            "CLK": [  ],
            "D": [ 3880371 ],
            "C": [ 3880370 ],
            "B": [ 3880369 ],
            "A": [ 3880368 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880334 ],
            "CLK": [  ],
            "D": [ 3880376 ],
            "C": [ 3880375 ],
            "B": [ 3880374 ],
            "A": [ 3880373 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880333 ],
            "CLK": [  ],
            "D": [ 3880381 ],
            "C": [ 3880380 ],
            "B": [ 3880379 ],
            "A": [ 3880378 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880321 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_10_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880516 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_10_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880516 ],
            "CE": [ 3880324 ],
            "Q": [ 3880359 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880520 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_11_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880522 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_11_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880522 ],
            "CE": [ 3880324 ],
            "Q": [ 3880358 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880526 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_12_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880528 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_12_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880528 ],
            "CE": [ 3880324 ],
            "Q": [ 3880356 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880533 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_13_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880535 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_13_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880535 ],
            "CE": [ 3880324 ],
            "Q": [ 3880355 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880539 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_14_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880541 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_14_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880541 ],
            "CE": [ 3880324 ],
            "Q": [ 3880354 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880545 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_15_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880547 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_15_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880547 ],
            "CE": [ 3880324 ],
            "Q": [ 3880353 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880551 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_16_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880553 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_16_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880553 ],
            "CE": [ 3880324 ],
            "Q": [ 3880371 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880557 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_17_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880559 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_17_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880559 ],
            "CE": [ 3880324 ],
            "Q": [ 3880381 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880563 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_18_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880565 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_18_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880565 ],
            "CE": [ 3880324 ],
            "Q": [ 3880380 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880569 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_19_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880571 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_19_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880571 ],
            "CE": [ 3880324 ],
            "Q": [ 3880370 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880575 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880513 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880513 ],
            "CE": [ 3880324 ],
            "Q": [ 3880350 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880578 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_20_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880583 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_20_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880583 ],
            "CE": [ 3880324 ],
            "Q": [ 3880379 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880587 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_21_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880589 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_21_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880589 ],
            "CE": [ 3880324 ],
            "Q": [ 3880369 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880593 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_22_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880595 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_22_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880595 ],
            "CE": [ 3880324 ],
            "Q": [ 3880368 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880599 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_23_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880601 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_23_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880601 ],
            "CE": [ 3880324 ],
            "Q": [ 3880378 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880605 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_24_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880607 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_24_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880607 ],
            "CE": [ 3880324 ],
            "Q": [ 3880366 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880611 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880613 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880613 ],
            "CE": [ 3880324 ],
            "Q": [ 3880376 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880617 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_26_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880619 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_26_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880619 ],
            "CE": [ 3880324 ],
            "Q": [ 3880375 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880623 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_27_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880625 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_27_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880625 ],
            "CE": [ 3880324 ],
            "Q": [ 3880374 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880629 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_28_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880631 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_28_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880631 ],
            "CE": [ 3880324 ],
            "Q": [ 3880373 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880635 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_29_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880637 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_29_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880637 ],
            "CE": [ 3880324 ],
            "Q": [ 3880365 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880641 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880580 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880580 ],
            "CE": [ 3880324 ],
            "Q": [ 3880349 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880644 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_30_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880649 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_30_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880649 ],
            "CE": [ 3880324 ],
            "Q": [ 3880364 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880653 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880655 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880655 ],
            "CE": [ 3880324 ],
            "Q": [ 3880363 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880659 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880646 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880646 ],
            "CE": [ 3880324 ],
            "Q": [ 3880348 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880662 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880664 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_4_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880664 ],
            "CE": [ 3880324 ],
            "Q": [ 3880346 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880668 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880670 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_5_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880670 ],
            "CE": [ 3880324 ],
            "Q": [ 3880345 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880674 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880676 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880676 ],
            "CE": [ 3880324 ],
            "Q": [ 3880344 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880680 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880682 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_7_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880682 ],
            "CE": [ 3880324 ],
            "Q": [ 3880343 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880686 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_8_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880688 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_8_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880688 ],
            "CE": [ 3880324 ],
            "Q": [ 3880361 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880692 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_9_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880694 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_9_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880694 ],
            "CE": [ 3880324 ],
            "Q": [ 3880360 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880698 ],
            "A": [ 3880331 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880510 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880510 ],
            "CE": [ 3880324 ],
            "Q": [ 3880351 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880701 ],
            "A": [ 3880331 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883459 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883369 ],
            "B": [ 3883358 ],
            "A": [ 3883463 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880800 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880331 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880801 ],
            "A": [ 3880322 ]
          }
        },
        "display_inst.anodo_o_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877476 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880807 ],
            "A": [ 3880805 ]
          }
        },
        "display_inst.anodo_o_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877489 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880805 ],
            "A": [ 3880807 ]
          }
        },
        "display_inst.anodo_o_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877471 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880805 ],
            "A": [ 3880807 ]
          }
        },
        "display_inst.anodo_o_LUT2_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877483 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880805 ],
            "A": [ 3880807 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880812 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877471 ],
            "B": [ 3880814 ],
            "A": [ 3880813 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880816 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877483 ],
            "B": [ 3880821 ],
            "A": [ 3880818 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880824 ],
            "CLK": [  ],
            "D": [ 3880829 ],
            "C": [ 3880818 ],
            "B": [ 3880828 ],
            "A": [ 3880826 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111010100011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C46_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877498 ],
            "CLK": [  ],
            "D": [ 3883156 ],
            "C": [ 3883154 ],
            "B": [ 3883153 ],
            "A": [ 3883155 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C46_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877501 ],
            "CLK": [  ],
            "D": [ 3883153 ],
            "C": [ 3883155 ],
            "B": [ 3883156 ],
            "A": [ 3883154 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883135 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880864 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880865 ],
            "CLK": [  ],
            "D": [ 3880881 ],
            "C": [ 3878371 ],
            "B": [ 3880877 ],
            "A": [ 3880873 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880885 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880886 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880881 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883131 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881755 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880894 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880895 ],
            "CLK": [  ],
            "D": [ 3880915 ],
            "C": [ 3880911 ],
            "B": [ 3880907 ],
            "A": [ 3880903 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883130 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880919 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880920 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880915 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100101100110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C46_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877504 ],
            "CLK": [  ],
            "D": [ 3883155 ],
            "C": [ 3883156 ],
            "B": [ 3883154 ],
            "A": [ 3883153 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101100110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C46_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877507 ],
            "CLK": [  ],
            "D": [ 3883156 ],
            "C": [ 3883155 ],
            "B": [ 3883154 ],
            "A": [ 3883153 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880947 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880948 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880956 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880960 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880961 ],
            "CLK": [  ],
            "D": [ 3880956 ],
            "C": [ 3880973 ],
            "B": [ 3880969 ],
            "A": [ 3880965 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C41_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877510 ],
            "CLK": [  ],
            "D": [ 3883155 ],
            "C": [ 3883156 ],
            "B": [ 3883153 ],
            "A": [ 3883154 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883123 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C23_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880986 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880987 ],
            "CLK": [  ],
            "D": [ 3881003 ],
            "C": [ 3878360 ],
            "B": [ 3880999 ],
            "A": [ 3880995 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883122 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881007 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881008 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881003 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100101100110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C41_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877513 ],
            "CLK": [  ],
            "D": [ 3883155 ],
            "C": [ 3883156 ],
            "B": [ 3883154 ],
            "A": [ 3883153 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881020 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881021 ],
            "CLK": [  ],
            "D": [ 3880965 ],
            "C": [ 3880973 ],
            "B": [ 3880969 ],
            "A": [ 3880956 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883118 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881025 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881026 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880965 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883117 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881030 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881031 ],
            "CLK": [  ],
            "D": [ 3880969 ],
            "C": [ 3880973 ],
            "B": [ 3880965 ],
            "A": [ 3880956 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881035 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881036 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880969 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881052 ],
            "CLK": [  ],
            "D": [ 3881067 ],
            "C": [ 3881063 ],
            "B": [ 3881061 ],
            "A": [ 3881057 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881053 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881067 ],
            "A": [ 3881063 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883154 ],
            "CLK": [  ],
            "D": [ 3881729 ],
            "C": [ 3882150 ],
            "B": [ 3882154 ],
            "A": [ 3883099 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883156 ],
            "CLK": [  ],
            "D": [ 3881731 ],
            "C": [ 3881735 ],
            "B": [ 3881740 ],
            "A": [ 3882099 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883110 ],
            "CLK": [  ],
            "D": [ 3880839 ],
            "C": [ 3880848 ],
            "B": [ 3880826 ],
            "A": [ 3880821 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881080 ],
            "CLK": [  ],
            "D": [ 3881094 ],
            "C": [ 3881090 ],
            "B": [ 3878349 ],
            "A": [ 3881085 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881081 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883109 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881099 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881100 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882666 ],
            "CLK": [  ],
            "D": [ 3882518 ],
            "C": [ 3882705 ],
            "B": [ 3882513 ],
            "A": [ 3882571 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C23_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881108 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881109 ],
            "CLK": [  ],
            "D": [ 3881115 ],
            "C": [ 3881057 ],
            "B": [ 3881063 ],
            "A": [ 3881113 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883105 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880839 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881117 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881118 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881115 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883104 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881122 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C21_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881123 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881113 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882825 ],
            "CLK": [  ],
            "D": [ 3882680 ],
            "C": [ 3882702 ],
            "B": [ 3882677 ],
            "A": [ 3882699 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C21_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881127 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881128 ],
            "CLK": [  ],
            "D": [ 3881113 ],
            "C": [ 3881057 ],
            "B": [ 3881063 ],
            "A": [ 3881115 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881157 ],
            "CLK": [  ],
            "D": [ 3881143 ],
            "C": [ 3881161 ],
            "B": [ 3881160 ],
            "A": [ 3881158 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882695 ],
            "CLK": [  ],
            "D": [ 3882680 ],
            "C": [ 3882702 ],
            "B": [ 3882677 ],
            "A": [ 3882699 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881179 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881180 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881186 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881187 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_LUT4_F_I0_MUX2_LUT5_O_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883168 ],
            "CLK": [  ],
            "D": [ 3882113 ],
            "C": [ 3881660 ],
            "B": [ 3880824 ],
            "A": [ 3880816 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883093 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881194 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881195 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883092 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881199 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881200 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_LUT4_F_I0_MUX2_LUT5_O_1_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883169 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882725 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881210 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881211 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883088 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881215 ],
            "CLK": [  ],
            "D": [ 3881231 ],
            "C": [ 3881227 ],
            "B": [ 3881223 ],
            "A": [ 3881219 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881216 ],
            "CLK": [  ],
            "D": [ 3881231 ],
            "C": [ 3881227 ],
            "B": [ 3881223 ],
            "A": [ 3881219 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883166 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883087 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881240 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881241 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882726 ],
            "CLK": [  ],
            "D": [ 3878296 ],
            "C": [ 3882742 ],
            "B": [ 3882738 ],
            "A": [ 3882734 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881245 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881231 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881246 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881231 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881254 ],
            "CLK": [  ],
            "D": [ 3881157 ],
            "C": [ 3881057 ],
            "B": [ 3881063 ],
            "A": [ 3881061 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881256 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883080 ],
            "CLK": [  ],
            "D": [ 3882348 ],
            "C": [ 3878349 ],
            "B": [ 3881090 ],
            "A": [ 3881085 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881263 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881264 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883079 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881275 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881276 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882824 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881281 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881174 ],
            "A": [ 3881223 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881282 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881174 ],
            "A": [ 3881223 ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_1_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883180 ],
            "CE": [ 3883174 ],
            "Q": [ 3880805 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880805 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883075 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882348 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881289 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881174 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881290 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883074 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881294 ],
            "CLK": [  ],
            "D": [ 3881174 ],
            "C": [ 3881223 ],
            "B": [ 3881231 ],
            "A": [ 3881219 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881295 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881174 ],
            "A": [ 3881223 ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_1_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883180 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883176 ],
            "CE": [ 3883174 ],
            "Q": [ 3880807 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880805 ],
            "A": [ 3880807 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882746 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881315 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881316 ],
            "CLK": [  ],
            "D": [ 3881334 ],
            "C": [ 3878338 ],
            "B": [ 3881330 ],
            "A": [ 3881325 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881338 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881339 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881334 ]
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883176 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883067 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881330 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881350 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881351 ],
            "CLK": [  ],
            "D": [ 3881227 ],
            "C": [ 3881231 ],
            "B": [ 3881223 ],
            "A": [ 3881219 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883066 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881355 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C20_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881356 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881227 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882747 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878296 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881366 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881367 ],
            "CLK": [  ],
            "D": [ 3881223 ],
            "C": [ 3881231 ],
            "B": [ 3881227 ],
            "A": [ 3881219 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883062 ],
            "CLK": [  ],
            "D": [ 3881330 ],
            "C": [ 3878338 ],
            "B": [ 3881334 ],
            "A": [ 3881325 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881371 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881372 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881223 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883061 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881376 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881377 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881219 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881381 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881382 ],
            "CLK": [  ],
            "D": [ 3881219 ],
            "C": [ 3881231 ],
            "B": [ 3881227 ],
            "A": [ 3881223 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881405 ],
            "CLK": [  ],
            "D": [ 3881174 ],
            "C": [ 3881417 ],
            "B": [ 3881169 ],
            "A": [ 3881231 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881417 ],
            "CLK": [  ],
            "D": [ 3881231 ],
            "C": [ 3881227 ],
            "B": [ 3881223 ],
            "A": [ 3881219 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881231 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881434 ],
            "B": [ 3881432 ],
            "A": [ 3881430 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881223 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881434 ],
            "B": [ 3881437 ],
            "A": [ 3881436 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881160 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881434 ],
            "B": [ 3881446 ],
            "A": [ 3881447 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_LUT3_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881398 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881460 ],
            "A": [ 3881459 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881462 ],
            "CLK": [  ],
            "D": [ 3881477 ],
            "C": [ 3881473 ],
            "B": [ 3881471 ],
            "A": [ 3881467 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881463 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881477 ],
            "A": [ 3881473 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881219 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881434 ],
            "B": [ 3881453 ],
            "A": [ 3881455 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881432 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881459 ],
            "B": [ 3881485 ],
            "A": [ 3881483 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883054 ],
            "CLK": [  ],
            "D": [ 3881325 ],
            "C": [ 3881330 ],
            "B": [ 3878338 ],
            "A": [ 3881334 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881487 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881491 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT5_O_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881488 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881496 ],
            "B": [ 3881495 ],
            "A": [ 3881493 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883053 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881508 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881509 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881513 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881514 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883049 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881521 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881522 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883048 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881526 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881527 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881537 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881538 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881542 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881543 ],
            "CLK": [  ],
            "D": [ 3881546 ],
            "C": [ 3881473 ],
            "B": [ 3881467 ],
            "A": [ 3881471 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883041 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881325 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881551 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881552 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881546 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883040 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881556 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881557 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881546 ],
            "A": [ 3881473 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882758 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881565 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881566 ],
            "CLK": [  ],
            "D": [ 3881582 ],
            "C": [ 3878327 ],
            "B": [ 3881578 ],
            "A": [ 3881574 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883036 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881586 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881587 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881582 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883035 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881602 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880903 ],
            "A": [ 3880897 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881603 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880903 ],
            "A": [ 3880897 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882759 ],
            "CLK": [  ],
            "D": [ 3882742 ],
            "C": [ 3878296 ],
            "B": [ 3882738 ],
            "A": [ 3882734 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881607 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881608 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881615 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880903 ],
            "A": [ 3880897 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881616 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880903 ],
            "A": [ 3880897 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111110001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881620 ],
            "CLK": [  ],
            "D": [ 3880903 ],
            "C": [ 3880897 ],
            "B": [ 3880907 ],
            "A": [ 3880915 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881621 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881631 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C28_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881632 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880903 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883024 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881636 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C28_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881637 ],
            "CLK": [  ],
            "D": [ 3880903 ],
            "C": [ 3880911 ],
            "B": [ 3880907 ],
            "A": [ 3880915 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111110001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883023 ],
            "CLK": [  ],
            "D": [ 3881325 ],
            "C": [ 3881318 ],
            "B": [ 3878338 ],
            "A": [ 3881334 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881648 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881649 ],
            "CLK": [  ],
            "D": [ 3880911 ],
            "C": [ 3880915 ],
            "B": [ 3880907 ],
            "A": [ 3880903 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882820 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881653 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881654 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880911 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883019 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881325 ],
            "A": [ 3881318 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881662 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881663 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883018 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881325 ],
            "A": [ 3881318 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881671 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881674 ],
            "A": [ 3880813 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001110111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881672 ],
            "CLK": [  ],
            "D": [ 3881680 ],
            "C": [ 3881674 ],
            "B": [ 3880813 ],
            "A": [ 3881677 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881680 ],
            "CLK": [  ],
            "D": [ 3881677 ],
            "C": [ 3881710 ],
            "B": [ 3881707 ],
            "A": [ 3881704 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1_ALU_SUM_2_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881722 ],
            "CLK": [  ],
            "D": [ 3881665 ],
            "C": [ 3881680 ],
            "B": [ 3881674 ],
            "A": [ 3881677 ]
          }
        },
        "display_inst.anodo_o_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881725 ],
            "CLK": [  ],
            "D": [ 3881727 ],
            "C": [ 3881726 ],
            "B": [ 3877489 ],
            "A": [ 3878284 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881729 ],
            "CLK": [  ],
            "D": [ 3880813 ],
            "C": [ 3877471 ],
            "B": [ 3881692 ],
            "A": [ 3881716 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881731 ],
            "CLK": [  ],
            "D": [ 3880813 ],
            "C": [ 3877471 ],
            "B": [ 3881696 ],
            "A": [ 3881720 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882763 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881789 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881790 ],
            "CLK": [  ],
            "D": [ 3881710 ],
            "C": [ 3881677 ],
            "B": [ 3881707 ],
            "A": [ 3881704 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881794 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881795 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881710 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883011 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C26_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881806 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C26_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881807 ],
            "CLK": [  ],
            "D": [ 3880907 ],
            "C": [ 3880911 ],
            "B": [ 3880915 ],
            "A": [ 3880903 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883010 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C26_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881811 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881812 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880907 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882764 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882742 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881822 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881823 ],
            "CLK": [  ],
            "D": [ 3881707 ],
            "C": [ 3881677 ],
            "B": [ 3881710 ],
            "A": [ 3881704 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883006 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881325 ],
            "A": [ 3881318 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881827 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881828 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881707 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883005 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881325 ],
            "A": [ 3881318 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881832 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881833 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881704 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882819 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881837 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881838 ],
            "CLK": [  ],
            "D": [ 3881704 ],
            "C": [ 3881677 ],
            "B": [ 3881710 ],
            "A": [ 3881707 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881677 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881855 ],
            "B": [ 3881148 ],
            "A": [ 3881854 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881707 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881855 ],
            "B": [ 3881858 ],
            "A": [ 3881857 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881696 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881855 ],
            "B": [ 3881143 ],
            "A": [ 3881866 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C23_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881875 ],
            "CLK": [  ],
            "D": [ 3881067 ],
            "C": [ 3881057 ],
            "B": [ 3881061 ],
            "A": [ 3881063 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C23_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881876 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881067 ],
            "A": [ 3881057 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881704 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881855 ],
            "B": [ 3881152 ],
            "A": [ 3881872 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881143 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881161 ],
            "B": [ 3881398 ],
            "A": [ 3881411 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881148 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881161 ],
            "B": [ 3881160 ],
            "A": [ 3881158 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883422 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877566 ],
            "A": [ 3883449 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881892 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881893 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882995 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882567 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881897 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881898 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882994 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881905 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881906 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882768 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881910 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881911 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882990 ],
            "CLK": [  ],
            "D": [ 3882567 ],
            "C": [ 3878307 ],
            "B": [ 3882571 ],
            "A": [ 3882563 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881920 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881921 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881157 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882989 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881925 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881926 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881157 ],
            "A": [ 3881057 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882769 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882734 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881934 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881935 ],
            "CLK": [  ],
            "D": [ 3880973 ],
            "C": [ 3880965 ],
            "B": [ 3880969 ],
            "A": [ 3880956 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881939 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881940 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880973 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881692 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881415 ],
            "A": [ 3881161 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882982 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882981 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881955 ],
            "CLK": [  ],
            "D": [ 3881748 ],
            "C": [ 3881761 ],
            "B": [ 3881771 ],
            "A": [ 3881755 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881956 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882977 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881961 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881962 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882976 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881968 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881973 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881969 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882773 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881976 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881977 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881987 ],
            "CLK": [  ],
            "D": [ 3881973 ],
            "C": [ 3878273 ],
            "B": [ 3881994 ],
            "A": [ 3881992 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881988 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881999 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882000 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C20_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882966 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882702 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882006 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881761 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882007 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882965 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882702 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882012 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882013 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882774 ],
            "CLK": [  ],
            "D": [ 3882734 ],
            "C": [ 3878296 ],
            "B": [ 3882738 ],
            "A": [ 3882742 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882019 ],
            "CLK": [  ],
            "D": [ 3881761 ],
            "C": [ 3881748 ],
            "B": [ 3881771 ],
            "A": [ 3881755 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882020 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882961 ],
            "CLK": [  ],
            "D": [ 3882702 ],
            "C": [ 3882680 ],
            "B": [ 3878264 ],
            "A": [ 3882699 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882025 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882026 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881951 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881952 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882960 ],
            "CLK": [  ],
            "D": [ 3882702 ],
            "C": [ 3882680 ],
            "B": [ 3878264 ],
            "A": [ 3882699 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882034 ],
            "CLK": [  ],
            "D": [ 3881771 ],
            "C": [ 3881748 ],
            "B": [ 3881761 ],
            "A": [ 3881755 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882035 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882040 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882041 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882048 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880848 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882049 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C20_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882953 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882054 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882055 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882952 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882062 ],
            "CLK": [  ],
            "D": [ 3880848 ],
            "C": [ 3880826 ],
            "B": [ 3880821 ],
            "A": [ 3880839 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882063 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882068 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882069 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882948 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882076 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881748 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882077 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882947 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882082 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882083 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881947 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881771 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881948 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882101 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880844 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882102 ],
            "CLK": [  ],
            "D": [ 3880826 ],
            "C": [ 3880844 ],
            "B": [ 3880821 ],
            "A": [ 3880828 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882106 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882107 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883189 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877566 ],
            "A": [ 3883279 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C26_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882115 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882118 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C26_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882116 ],
            "CLK": [  ],
            "D": [ 3878273 ],
            "C": [ 3882118 ],
            "B": [ 3881994 ],
            "A": [ 3882121 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882937 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C26_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882123 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882124 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C21_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882936 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882128 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882131 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882129 ],
            "CLK": [  ],
            "D": [ 3881994 ],
            "C": [ 3882131 ],
            "B": [ 3882121 ],
            "A": [ 3878273 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882138 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882139 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883279 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883285 ],
            "B": [ 3883284 ],
            "A": [ 3883283 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C21_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882932 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882160 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882161 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881992 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882931 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882165 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882166 ],
            "CLK": [  ],
            "D": [ 3881992 ],
            "C": [ 3878273 ],
            "B": [ 3881994 ],
            "A": [ 3881973 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C27_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883285 ],
            "CLK": [  ],
            "D": [ 3883201 ],
            "C": [ 3883258 ],
            "B": [ 3883261 ],
            "A": [ 3883232 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882789 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882189 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882190 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880873 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882194 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882195 ],
            "CLK": [  ],
            "D": [ 3880873 ],
            "C": [ 3878371 ],
            "B": [ 3880881 ],
            "A": [ 3880877 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C28_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883284 ],
            "CLK": [  ],
            "D": [ 3883198 ],
            "C": [ 3883240 ],
            "B": [ 3883245 ],
            "A": [ 3883250 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882924 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882209 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882210 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C21_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882923 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882215 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880867 ],
            "A": [ 3880877 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882216 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880867 ],
            "A": [ 3880877 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883283 ],
            "CLK": [  ],
            "D": [ 3883289 ],
            "C": [ 3883266 ],
            "B": [ 3883218 ],
            "A": [ 3883188 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882790 ],
            "CLK": [  ],
            "D": [ 3882738 ],
            "C": [ 3878296 ],
            "B": [ 3882742 ],
            "A": [ 3882734 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882223 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880867 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882224 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882919 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882228 ],
            "CLK": [  ],
            "D": [ 3880867 ],
            "C": [ 3880877 ],
            "B": [ 3880881 ],
            "A": [ 3880873 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882229 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880867 ],
            "A": [ 3880877 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_2_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883289 ],
            "CLK": [  ],
            "D": [ 3883226 ],
            "C": [ 3883192 ],
            "B": [ 3883195 ],
            "A": [ 3883210 ]
          }
        },
        "display_inst.en_conmutador_DFFR_Q_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883280 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882918 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882239 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882240 ],
            "CLK": [  ],
            "D": [ 3880877 ],
            "C": [ 3878371 ],
            "B": [ 3880881 ],
            "A": [ 3880873 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882244 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882245 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880877 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C23_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882249 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882250 ],
            "CLK": [  ],
            "D": [ 3878371 ],
            "C": [ 3880877 ],
            "B": [ 3880881 ],
            "A": [ 3880873 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882254 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882255 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878371 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882279 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882280 ],
            "CLK": [  ],
            "D": [ 3878360 ],
            "C": [ 3880999 ],
            "B": [ 3881003 ],
            "A": [ 3880995 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882905 ],
            "CLK": [  ],
            "D": [ 3882699 ],
            "C": [ 3882680 ],
            "B": [ 3878264 ],
            "A": [ 3882702 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882284 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882285 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878360 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882904 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882296 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C21_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882297 ],
            "CLK": [  ],
            "D": [ 3880999 ],
            "C": [ 3878360 ],
            "B": [ 3881003 ],
            "A": [ 3880995 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881957 ],
            "SEL": [ 3877476 ],
            "I1": [ 3881956 ],
            "I0": [ 3881955 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882095 ],
            "SEL": [ 3877483 ],
            "I1": [ 3882094 ],
            "I0": [ 3882093 ]
          }
        },
        "catodo_po_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R14C47_IOBB",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877501 ],
            "PAD": [  ]
          }
        },
        "control_inst.key_value_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3877926 ],
            "SEL": [ 3878813 ],
            "I1": [ 3878830 ],
            "I0": [ 3878829 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882202 ],
            "SEL": [ 3878371 ],
            "I1": [ 3882207 ],
            "I0": [ 3882206 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C26_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882113 ],
            "SEL": [ 3877489 ],
            "I1": [ 3882112 ],
            "I0": [ 3882111 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881994 ],
            "SEL": [ 3882187 ],
            "I1": [ 3882186 ],
            "I0": [ 3882185 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C23_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880956 ],
            "SEL": [ 3881106 ],
            "I1": [ 3881105 ],
            "I0": [ 3881104 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882152 ],
            "SEL": [ 3882158 ],
            "I1": [ 3882157 ],
            "I0": [ 3882156 ]
          }
        },
        "control_inst.B_DFFCE_Q_11_D_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001110101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878044 ],
            "CLK": [  ],
            "D": [ 3878055 ],
            "C": [ 3878053 ],
            "B": [ 3878049 ],
            "A": [ 3878047 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881738 ],
            "SEL": [ 3881983 ],
            "I1": [ 3881989 ],
            "I0": [ 3882001 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881549 ],
            "SEL": [ 3881453 ],
            "I1": [ 3881557 ],
            "I0": [ 3881556 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C20_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882941 ],
            "SEL": [ 3882855 ],
            "I1": [ 3882945 ],
            "I0": [ 3882944 ]
          }
        },
        "catodo_po_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C47_IOBB",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877498 ],
            "PAD": [  ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C24_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878584 ],
            "SEL": [ 3878603 ],
            "I1": [ 3878672 ],
            "I0": [ 3878671 ]
          }
        },
        "anodo_po_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C8_IOBB",
            "src": "../design/module_top.v:7.24-7.32",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877483 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C26_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881761 ],
            "SEL": [ 3881804 ],
            "I1": [ 3881803 ],
            "I0": [ 3881802 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880857 ],
            "SEL": [ 3880897 ],
            "I1": [ 3880920 ],
            "I0": [ 3880919 ]
          }
        },
        "catodo_po_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R14C47_IOBA",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877504 ],
            "PAD": [  ]
          }
        },
        "control_inst.B_DFFCE_Q_11_D_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100011111101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878043 ],
            "CLK": [  ],
            "D": [ 3878055 ],
            "C": [ 3878053 ],
            "B": [ 3878049 ],
            "A": [ 3878047 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880856 ],
            "SEL": [ 3880897 ],
            "I1": [ 3880895 ],
            "I0": [ 3880894 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C24_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880861 ],
            "SEL": [ 3880867 ],
            "I1": [ 3880886 ],
            "I0": [ 3880885 ]
          }
        },
        "catodo_po_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R15C47_IOBA",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877495 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881748 ],
            "SEL": [ 3881787 ],
            "I1": [ 3881786 ],
            "I0": [ 3881785 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880939 ],
            "SEL": [ 3880950 ],
            "I1": [ 3881031 ],
            "I0": [ 3881030 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100001100110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C46_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877495 ],
            "CLK": [  ],
            "D": [ 3883156 ],
            "C": [ 3883155 ],
            "B": [ 3883154 ],
            "A": [ 3883153 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881017 ],
            "SEL": [ 3880950 ],
            "I1": [ 3881026 ],
            "I0": [ 3881025 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880943 ],
            "SEL": [ 3880950 ],
            "I1": [ 3880948 ],
            "I0": [ 3880947 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881016 ],
            "SEL": [ 3880950 ],
            "I1": [ 3881021 ],
            "I0": [ 3881020 ]
          }
        },
        "control_inst.B_DFFCE_Q_11_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878037 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880944 ],
            "SEL": [ 3880950 ],
            "I1": [ 3880961 ],
            "I0": [ 3880960 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881771 ],
            "SEL": [ 3881783 ],
            "I1": [ 3881782 ],
            "I0": [ 3881781 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881613 ],
            "SEL": [ 3880929 ],
            "I1": [ 3881621 ],
            "I0": [ 3881620 ]
          }
        },
        "control_inst.B_DFFCE_Q_10_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878014 ],
            "CE": [ 3878004 ],
            "Q": [ 3878017 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878035 ],
            "A": [ 3877578 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881739 ],
            "SEL": [ 3881983 ],
            "I1": [ 3881970 ],
            "I0": [ 3881978 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881205 ],
            "SEL": [ 3881174 ],
            "I1": [ 3881238 ],
            "I0": [ 3881237 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880903 ],
            "SEL": [ 3881018 ],
            "I1": [ 3881017 ],
            "I0": [ 3881016 ]
          }
        },
        "control_inst.B_DFFCE_Q_10_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C26_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878014 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881660 ],
            "SEL": [ 3880812 ],
            "I1": [ 3881659 ],
            "I0": [ 3881658 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C21_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880973 ],
            "SEL": [ 3881074 ],
            "I1": [ 3881073 ],
            "I0": [ 3881072 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877976 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877671 ],
            "A": [ 3877584 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881733 ],
            "SEL": [ 3881767 ],
            "I1": [ 3881957 ],
            "I0": [ 3881963 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877971 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877660 ],
            "A": [ 3877559 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C21_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877966 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877649 ],
            "A": [ 3877671 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C12_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883458 ],
            "SEL": [ 3883470 ],
            "I1": [ 3883469 ],
            "I0": [ 3883468 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C20_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881348 ],
            "SEL": [ 3881174 ],
            "I1": [ 3881356 ],
            "I0": [ 3881355 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881077 ],
            "SEL": [ 3881082 ],
            "I1": [ 3881100 ],
            "I0": [ 3881099 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881167 ],
            "SEL": [ 3881174 ],
            "I1": [ 3881192 ],
            "I0": [ 3881191 ]
          }
        },
        "col_out_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C13_IOBB",
            "src": "../design/module_top.v:5.24-5.31",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877522 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881166 ],
            "SEL": [ 3881174 ],
            "I1": [ 3881172 ],
            "I0": [ 3881171 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C23_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880915 ],
            "SEL": [ 3880984 ],
            "I1": [ 3880983 ],
            "I0": [ 3880982 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C22_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877961 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877638 ],
            "A": [ 3877660 ]
          }
        },
        "anodo_po_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C33_IOBB",
            "src": "../design/module_top.v:7.24-7.32",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877489 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881063 ],
            "SEL": [ 3881313 ],
            "I1": [ 3881312 ],
            "I0": [ 3881311 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881682 ],
            "SEL": [ 3881767 ],
            "I1": [ 3882021 ],
            "I0": [ 3882027 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881057 ],
            "SEL": [ 3881309 ],
            "I1": [ 3881308 ],
            "I0": [ 3881307 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881269 ],
            "SEL": [ 3881227 ],
            "I1": [ 3881287 ],
            "I0": [ 3881286 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880969 ],
            "SEL": [ 3881078 ],
            "I1": [ 3881077 ],
            "I0": [ 3881076 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881734 ],
            "SEL": [ 3881767 ],
            "I1": [ 3882078 ],
            "I0": [ 3882084 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881502 ],
            "SEL": [ 3881477 ],
            "I1": [ 3881506 ],
            "I0": [ 3881505 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881076 ],
            "SEL": [ 3881082 ],
            "I1": [ 3881081 ],
            "I0": [ 3881080 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C22_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877956 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877628 ],
            "A": [ 3877649 ]
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R24C47_IOBB",
            "src": "../design/module_top.v:4.23-4.29",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3880322 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C22_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877948 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877619 ],
            "A": [ 3877638 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C23_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880965 ],
            "SEL": [ 3881054 ],
            "I1": [ 3881053 ],
            "I0": [ 3881052 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880940 ],
            "SEL": [ 3880950 ],
            "I1": [ 3881036 ],
            "I0": [ 3881035 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C23_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881105 ],
            "SEL": [ 3881067 ],
            "I1": [ 3881118 ],
            "I0": [ 3881117 ]
          }
        },
        "catodo_po_OBUF_O_4$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R13C47_IOBA",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877507 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C21_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881072 ],
            "SEL": [ 3881067 ],
            "I1": [ 3881123 ],
            "I0": [ 3881122 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881113 ],
            "SEL": [ 3881277 ],
            "I1": [ 3881364 ],
            "I0": [ 3881363 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C23_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877943 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877610 ],
            "A": [ 3877628 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C20_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881115 ],
            "SEL": [ 3881270 ],
            "I1": [ 3881348 ],
            "I0": [ 3881347 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877985 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877600 ],
            "A": [ 3877619 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881446 ],
            "SEL": [ 3881459 ],
            "I1": [ 3881488 ],
            "I0": [ 3881487 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_8_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877980 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877671 ],
            "A": [ 3877584 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877975 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877660 ],
            "A": [ 3877559 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881710 ],
            "SEL": [ 3881932 ],
            "I1": [ 3881931 ],
            "I0": [ 3881930 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C24_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880860 ],
            "SEL": [ 3880867 ],
            "I1": [ 3880865 ],
            "I0": [ 3880864 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881460 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C21_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877970 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877649 ],
            "A": [ 3877671 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881531 ],
            "SEL": [ 3881477 ],
            "I1": [ 3881535 ],
            "I0": [ 3881534 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881518 ],
            "SEL": [ 3881453 ],
            "I1": [ 3881522 ],
            "I0": [ 3881521 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881532 ],
            "SEL": [ 3881477 ],
            "I1": [ 3881549 ],
            "I0": [ 3881548 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C22_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877965 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877638 ],
            "A": [ 3877660 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881473 ],
            "SEL": [ 3882618 ],
            "I1": [ 3882617 ],
            "I0": [ 3882616 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881503 ],
            "SEL": [ 3881477 ],
            "I1": [ 3881519 ],
            "I0": [ 3881518 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C28_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880848 ],
            "SEL": [ 3881597 ],
            "I1": [ 3881629 ],
            "I0": [ 3881628 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881595 ],
            "SEL": [ 3880911 ],
            "I1": [ 3881600 ],
            "I0": [ 3881599 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881596 ],
            "SEL": [ 3880911 ],
            "I1": [ 3881613 ],
            "I0": [ 3881612 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C26_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878561 ],
            "SEL": [ 3878539 ],
            "I1": [ 3878560 ],
            "I0": [ 3878559 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881887 ],
            "SEL": [ 3881067 ],
            "I1": [ 3881903 ],
            "I0": [ 3881902 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880839 ],
            "SEL": [ 3880929 ],
            "I1": [ 3881646 ],
            "I0": [ 3881645 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C22_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877960 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877628 ],
            "A": [ 3877649 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881204 ],
            "SEL": [ 3881174 ],
            "I1": [ 3881208 ],
            "I0": [ 3881207 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C22_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877955 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877619 ],
            "A": [ 3877638 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877947 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877610 ],
            "A": [ 3877628 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_O_MUX2_LUT6_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882091 ],
            "SEL": [ 3881767 ],
            "I1": [ 3881949 ],
            "I0": [ 3881953 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C22_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877942 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877600 ],
            "A": [ 3877619 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882050 ],
            "SEL": [ 3877476 ],
            "I1": [ 3882049 ],
            "I0": [ 3882048 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C21_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882293 ],
            "SEL": [ 3880989 ],
            "I1": [ 3882302 ],
            "I0": [ 3882301 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882042 ],
            "SEL": [ 3877471 ],
            "I1": [ 3882041 ],
            "I0": [ 3882040 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C21_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882292 ],
            "SEL": [ 3880989 ],
            "I1": [ 3882297 ],
            "I0": [ 3882296 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882276 ],
            "SEL": [ 3880989 ],
            "I1": [ 3882285 ],
            "I0": [ 3882284 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882275 ],
            "SEL": [ 3880989 ],
            "I1": [ 3882280 ],
            "I0": [ 3882279 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C22_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882272 ],
            "SEL": [ 3880989 ],
            "I1": [ 3882312 ],
            "I0": [ 3882311 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C23_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882234 ],
            "SEL": [ 3880867 ],
            "I1": [ 3882255 ],
            "I0": [ 3882254 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882221 ],
            "SEL": [ 3882211 ],
            "I1": [ 3882229 ],
            "I0": [ 3882228 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882220 ],
            "SEL": [ 3882211 ],
            "I1": [ 3882224 ],
            "I0": [ 3882223 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882207 ],
            "SEL": [ 3882211 ],
            "I1": [ 3882216 ],
            "I0": [ 3882215 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882206 ],
            "SEL": [ 3882211 ],
            "I1": [ 3882210 ],
            "I0": [ 3882209 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882186 ],
            "SEL": [ 3880867 ],
            "I1": [ 3882195 ],
            "I0": [ 3882194 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882185 ],
            "SEL": [ 3880867 ],
            "I1": [ 3882190 ],
            "I0": [ 3882189 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882157 ],
            "SEL": [ 3881983 ],
            "I1": [ 3882166 ],
            "I0": [ 3882165 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882156 ],
            "SEL": [ 3881983 ],
            "I1": [ 3882161 ],
            "I0": [ 3882160 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882094 ],
            "SEL": [ 3881983 ],
            "I1": [ 3882139 ],
            "I0": [ 3882138 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882093 ],
            "SEL": [ 3881983 ],
            "I1": [ 3882129 ],
            "I0": [ 3882128 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C23_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882233 ],
            "SEL": [ 3880867 ],
            "I1": [ 3882250 ],
            "I0": [ 3882249 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C22_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882271 ],
            "SEL": [ 3880989 ],
            "I1": [ 3882307 ],
            "I0": [ 3882306 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C26_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882112 ],
            "SEL": [ 3881983 ],
            "I1": [ 3882124 ],
            "I0": [ 3882123 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C26_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882111 ],
            "SEL": [ 3881983 ],
            "I1": [ 3882116 ],
            "I0": [ 3882115 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882098 ],
            "SEL": [ 3880818 ],
            "I1": [ 3882107 ],
            "I0": [ 3882106 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882097 ],
            "SEL": [ 3880818 ],
            "I1": [ 3882102 ],
            "I0": [ 3882101 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882084 ],
            "SEL": [ 3877476 ],
            "I1": [ 3882083 ],
            "I0": [ 3882082 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882078 ],
            "SEL": [ 3877476 ],
            "I1": [ 3882077 ],
            "I0": [ 3882076 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882070 ],
            "SEL": [ 3877476 ],
            "I1": [ 3882069 ],
            "I0": [ 3882068 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882064 ],
            "SEL": [ 3877476 ],
            "I1": [ 3882063 ],
            "I0": [ 3882062 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882056 ],
            "SEL": [ 3877476 ],
            "I1": [ 3882055 ],
            "I0": [ 3882054 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882237 ],
            "SEL": [ 3880867 ],
            "I1": [ 3882245 ],
            "I0": [ 3882244 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882236 ],
            "SEL": [ 3880867 ],
            "I1": [ 3882240 ],
            "I0": [ 3882239 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882036 ],
            "SEL": [ 3877471 ],
            "I1": [ 3882035 ],
            "I0": [ 3882034 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C23_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881104 ],
            "SEL": [ 3881067 ],
            "I1": [ 3881109 ],
            "I0": [ 3881108 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877984 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877554 ],
            "A": [ 3877610 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C20_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882795 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882738 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0010101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882332 ],
            "CLK": [  ],
            "D": [ 3881094 ],
            "C": [ 3881090 ],
            "B": [ 3878349 ],
            "A": [ 3881085 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882333 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881094 ],
            "A": [ 3881085 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882328 ],
            "CLK": [  ],
            "D": [ 3881094 ],
            "C": [ 3878349 ],
            "B": [ 3881085 ],
            "A": [ 3881090 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C23_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880983 ],
            "SEL": [ 3880989 ],
            "I1": [ 3881008 ],
            "I0": [ 3881007 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_I3_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C21_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878540 ],
            "SEL": [ 3878065 ],
            "I1": [ 3878543 ],
            "I0": [ 3878542 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881506 ],
            "SEL": [ 3881453 ],
            "I1": [ 3881514 ],
            "I0": [ 3881513 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882046 ],
            "SEL": [ 3881767 ],
            "I1": [ 3882036 ],
            "I0": [ 3882042 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882329 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881094 ],
            "A": [ 3878349 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881886 ],
            "SEL": [ 3881067 ],
            "I1": [ 3881890 ],
            "I0": [ 3881889 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C21_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882301 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881535 ],
            "SEL": [ 3881453 ],
            "I1": [ 3881543 ],
            "I0": [ 3881542 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881534 ],
            "SEL": [ 3881453 ],
            "I1": [ 3881538 ],
            "I0": [ 3881537 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881519 ],
            "SEL": [ 3881453 ],
            "I1": [ 3881527 ],
            "I0": [ 3881526 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C17_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881561 ],
            "SEL": [ 3881568 ],
            "I1": [ 3881566 ],
            "I0": [ 3881565 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C17_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881562 ],
            "SEL": [ 3881568 ],
            "I1": [ 3881587 ],
            "I0": [ 3881586 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882302 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880999 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C23_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880982 ],
            "SEL": [ 3880989 ],
            "I1": [ 3880987 ],
            "I0": [ 3880986 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880911 ],
            "SEL": [ 3880941 ],
            "I1": [ 3880940 ],
            "I0": [ 3880939 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882900 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3882699 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C22_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882306 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C22_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882307 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880995 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881364 ],
            "SEL": [ 3881174 ],
            "I1": [ 3881372 ],
            "I0": [ 3881371 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882899 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880907 ],
            "SEL": [ 3880945 ],
            "I1": [ 3880944 ],
            "I0": [ 3880943 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C19_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882683 ],
            "SEL": [ 3878264 ],
            "I1": [ 3882690 ],
            "I0": [ 3882689 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880995 ],
            "SEL": [ 3882334 ],
            "I1": [ 3882333 ],
            "I0": [ 3882332 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880999 ],
            "SEL": [ 3882330 ],
            "I1": [ 3882329 ],
            "I0": [ 3882328 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882617 ],
            "SEL": [ 3882518 ],
            "I1": [ 3882643 ],
            "I0": [ 3882642 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882616 ],
            "SEL": [ 3882518 ],
            "I1": [ 3882638 ],
            "I0": [ 3882637 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882621 ],
            "SEL": [ 3882518 ],
            "I1": [ 3882630 ],
            "I0": [ 3882629 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882721 ],
            "SEL": [ 3882728 ],
            "I1": [ 3882726 ],
            "I0": [ 3882725 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882577 ],
            "SEL": [ 3882526 ],
            "I1": [ 3882581 ],
            "I0": [ 3882580 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882620 ],
            "SEL": [ 3882518 ],
            "I1": [ 3882625 ],
            "I0": [ 3882624 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882552 ],
            "SEL": [ 3882526 ],
            "I1": [ 3882560 ],
            "I0": [ 3882559 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882551 ],
            "SEL": [ 3882526 ],
            "I1": [ 3882555 ],
            "I0": [ 3882554 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882536 ],
            "SEL": [ 3882526 ],
            "I1": [ 3882544 ],
            "I0": [ 3882543 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882535 ],
            "SEL": [ 3882526 ],
            "I1": [ 3882539 ],
            "I0": [ 3882538 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882516 ],
            "SEL": [ 3882526 ],
            "I1": [ 3882531 ],
            "I0": [ 3882530 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882515 ],
            "SEL": [ 3882526 ],
            "I1": [ 3882524 ],
            "I0": [ 3882523 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882462 ],
            "SEL": [ 3881477 ],
            "I1": [ 3882487 ],
            "I0": [ 3882486 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882461 ],
            "SEL": [ 3881477 ],
            "I1": [ 3882482 ],
            "I0": [ 3882481 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882466 ],
            "SEL": [ 3881477 ],
            "I1": [ 3882477 ],
            "I0": [ 3882476 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C19_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882684 ],
            "SEL": [ 3878264 ],
            "I1": [ 3882695 ],
            "I0": [ 3882694 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882595 ],
            "SEL": [ 3882518 ],
            "I1": [ 3882604 ],
            "I0": [ 3882603 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882465 ],
            "SEL": [ 3881477 ],
            "I1": [ 3882470 ],
            "I0": [ 3882469 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881574 ],
            "SEL": [ 3882457 ],
            "I1": [ 3882456 ],
            "I0": [ 3882455 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882399 ],
            "SEL": [ 3881568 ],
            "I1": [ 3882439 ],
            "I0": [ 3882438 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882398 ],
            "SEL": [ 3881568 ],
            "I1": [ 3882434 ],
            "I0": [ 3882433 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882420 ],
            "SEL": [ 3881568 ],
            "I1": [ 3882429 ],
            "I0": [ 3882428 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882419 ],
            "SEL": [ 3881568 ],
            "I1": [ 3882424 ],
            "I0": [ 3882423 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C15_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882403 ],
            "SEL": [ 3881568 ],
            "I1": [ 3882412 ],
            "I0": [ 3882411 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C15_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882402 ],
            "SEL": [ 3881568 ],
            "I1": [ 3882407 ],
            "I0": [ 3882406 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882369 ],
            "SEL": [ 3881318 ],
            "I1": [ 3882378 ],
            "I0": [ 3882377 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882368 ],
            "SEL": [ 3881318 ],
            "I1": [ 3882373 ],
            "I0": [ 3882372 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882594 ],
            "SEL": [ 3882518 ],
            "I1": [ 3882599 ],
            "I0": [ 3882598 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882578 ],
            "SEL": [ 3882526 ],
            "I1": [ 3882586 ],
            "I0": [ 3882585 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C24_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880821 ],
            "SEL": [ 3880862 ],
            "I1": [ 3880861 ],
            "I0": [ 3880860 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C13_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882348 ],
            "SEL": [ 3882388 ],
            "I1": [ 3883059 ],
            "I0": [ 3883058 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C22_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882311 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "catodo_po_OBUF_O_5$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C41_IOBA",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877510 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881582 ],
            "SEL": [ 3882463 ],
            "I1": [ 3882462 ],
            "I0": [ 3882461 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881548 ],
            "SEL": [ 3881453 ],
            "I1": [ 3881552 ],
            "I0": [ 3881551 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881505 ],
            "SEL": [ 3881453 ],
            "I1": [ 3881509 ],
            "I0": [ 3881508 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881755 ],
            "SEL": [ 3881820 ],
            "I1": [ 3881819 ],
            "I0": [ 3881818 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881915 ],
            "SEL": [ 3881067 ],
            "I1": [ 3881918 ],
            "I0": [ 3881917 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C26_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878519 ],
            "SEL": [ 3878523 ],
            "I1": [ 3878522 ],
            "I0": [ 3878521 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881363 ],
            "SEL": [ 3881174 ],
            "I1": [ 3881367 ],
            "I0": [ 3881366 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C20_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882942 ],
            "SEL": [ 3882855 ],
            "I1": [ 3882958 ],
            "I0": [ 3882957 ]
          }
        },
        "control_inst.B_DFFCE_Q_11_D_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C15_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878045 ],
            "SEL": [ 3877522 ],
            "I1": [ 3878044 ],
            "I0": [ 3878043 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C22_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880881 ],
            "SEL": [ 3882273 ],
            "I1": [ 3882272 ],
            "I0": [ 3882271 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881307 ],
            "SEL": [ 3881174 ],
            "I1": [ 3881377 ],
            "I0": [ 3881376 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881600 ],
            "SEL": [ 3880929 ],
            "I1": [ 3881608 ],
            "I0": [ 3881607 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881612 ],
            "SEL": [ 3880929 ],
            "I1": [ 3881616 ],
            "I0": [ 3881615 ]
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R24C47_IOBA",
            "src": "../design/module_top.v:4.23-4.29",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3879839 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C17_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881227 ],
            "SEL": [ 3881563 ],
            "I1": [ 3881562 ],
            "I0": [ 3881561 ]
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C15_IOBA",
            "src": "../design/module_top.v:4.23-4.29",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3879354 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C15_IOBB",
            "src": "../design/module_top.v:4.23-4.29",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878848 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881599 ],
            "SEL": [ 3880929 ],
            "I1": [ 3881603 ],
            "I0": [ 3881602 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C28_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881629 ],
            "SEL": [ 3880897 ],
            "I1": [ 3881637 ],
            "I0": [ 3881636 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881645 ],
            "SEL": [ 3880897 ],
            "I1": [ 3881649 ],
            "I0": [ 3881648 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C28_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881628 ],
            "SEL": [ 3880897 ],
            "I1": [ 3881632 ],
            "I0": [ 3881631 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882794 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881683 ],
            "SEL": [ 3881767 ],
            "I1": [ 3882008 ],
            "I0": [ 3882014 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C22_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882312 ],
            "CLK": [  ],
            "D": [ 3880995 ],
            "C": [ 3878360 ],
            "B": [ 3881003 ],
            "A": [ 3880999 ]
          }
        },
        "control_inst.rst_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C2_IOBA",
            "src": "../design/module_top.v:3.17-3.20",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877566 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881992 ],
            "SEL": [ 3882211 ],
            "I1": [ 3882237 ],
            "I0": [ 3882236 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882203 ],
            "SEL": [ 3878371 ],
            "I1": [ 3882221 ],
            "I0": [ 3882220 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881085 ],
            "SEL": [ 3882370 ],
            "I1": [ 3882369 ],
            "I0": [ 3882368 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880877 ],
            "SEL": [ 3882277 ],
            "I1": [ 3882276 ],
            "I0": [ 3882275 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C21_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880873 ],
            "SEL": [ 3882294 ],
            "I1": [ 3882293 ],
            "I0": [ 3882292 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C22_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877539 ],
            "CE": [ 3877538 ],
            "Q": [ 3877548 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877684 ],
            "A": [ 3877578 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880826 ],
            "SEL": [ 3880858 ],
            "I1": [ 3880857 ],
            "I0": [ 3880856 ]
          }
        },
        "control_inst.A_DFFCE_Q_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C22_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877539 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C26_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878750 ],
            "SEL": [ 3878561 ],
            "I1": [ 3878749 ],
            "I0": [ 3878748 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882074 ],
            "SEL": [ 3880818 ],
            "I1": [ 3882064 ],
            "I0": [ 3882070 ]
          }
        },
        "control_inst.A_DFFCE_Q_9_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877668 ],
            "CE": [ 3877538 ],
            "Q": [ 3877671 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877681 ],
            "A": [ 3877578 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_O_MUX2_LUT6_I0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882060 ],
            "SEL": [ 3880818 ],
            "I1": [ 3882050 ],
            "I0": [ 3882056 ]
          }
        },
        "control_inst.clk_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "../design/module_top.v:2.17-2.20",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877541 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881325 ],
            "SEL": [ 3882421 ],
            "I1": [ 3882420 ],
            "I0": [ 3882419 ]
          }
        },
        "control_inst.A_DFFCE_Q_9_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C22_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877668 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882014 ],
            "SEL": [ 3877476 ],
            "I1": [ 3882013 ],
            "I0": [ 3882012 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882099 ],
            "SEL": [ 3877483 ],
            "I1": [ 3882098 ],
            "I0": [ 3882097 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881658 ],
            "SEL": [ 3881665 ],
            "I1": [ 3881663 ],
            "I0": [ 3881662 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882008 ],
            "SEL": [ 3877476 ],
            "I1": [ 3882007 ],
            "I0": [ 3882006 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881646 ],
            "SEL": [ 3880897 ],
            "I1": [ 3881654 ],
            "I0": [ 3881653 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882001 ],
            "SEL": [ 3877489 ],
            "I1": [ 3882000 ],
            "I0": [ 3881999 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882027 ],
            "SEL": [ 3877476 ],
            "I1": [ 3882026 ],
            "I0": [ 3882025 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881989 ],
            "SEL": [ 3877489 ],
            "I1": [ 3881988 ],
            "I0": [ 3881987 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881953 ],
            "SEL": [ 3877471 ],
            "I1": [ 3881952 ],
            "I0": [ 3881951 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881949 ],
            "SEL": [ 3877471 ],
            "I1": [ 3881948 ],
            "I0": [ 3881947 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881978 ],
            "SEL": [ 3877489 ],
            "I1": [ 3881977 ],
            "I0": [ 3881976 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881931 ],
            "SEL": [ 3880950 ],
            "I1": [ 3881940 ],
            "I0": [ 3881939 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881918 ],
            "SEL": [ 3881152 ],
            "I1": [ 3881926 ],
            "I0": [ 3881925 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881930 ],
            "SEL": [ 3880950 ],
            "I1": [ 3881935 ],
            "I0": [ 3881934 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881917 ],
            "SEL": [ 3881152 ],
            "I1": [ 3881921 ],
            "I0": [ 3881920 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881902 ],
            "SEL": [ 3881152 ],
            "I1": [ 3881906 ],
            "I0": [ 3881905 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881903 ],
            "SEL": [ 3881152 ],
            "I1": [ 3881911 ],
            "I0": [ 3881910 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C23_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881973 ],
            "SEL": [ 3882204 ],
            "I1": [ 3882234 ],
            "I0": [ 3882233 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881890 ],
            "SEL": [ 3881152 ],
            "I1": [ 3881898 ],
            "I0": [ 3881897 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881889 ],
            "SEL": [ 3881152 ],
            "I1": [ 3881893 ],
            "I0": [ 3881892 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882021 ],
            "SEL": [ 3877476 ],
            "I1": [ 3882020 ],
            "I0": [ 3882019 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881970 ],
            "SEL": [ 3877489 ],
            "I1": [ 3881969 ],
            "I0": [ 3881968 ]
          }
        },
        "control_inst.A_DFFCE_Q_8_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C23_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877657 ],
            "CE": [ 3877538 ],
            "Q": [ 3877660 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877666 ],
            "A": [ 3877578 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C23_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881858 ],
            "SEL": [ 3881138 ],
            "I1": [ 3881876 ],
            "I0": [ 3881875 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881782 ],
            "SEL": [ 3881665 ],
            "I1": [ 3881838 ],
            "I0": [ 3881837 ]
          }
        },
        "catodo_po_OBUF_O_6$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C41_IOBB",
            "src": "../design/module_top.v:6.24-6.33",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877513 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881781 ],
            "SEL": [ 3881665 ],
            "I1": [ 3881833 ],
            "I0": [ 3881832 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C15_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881330 ],
            "SEL": [ 3882404 ],
            "I1": [ 3882403 ],
            "I0": [ 3882402 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881334 ],
            "SEL": [ 3882400 ],
            "I1": [ 3882399 ],
            "I0": [ 3882398 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882511 ],
            "SEL": [ 3882518 ],
            "I1": [ 3882536 ],
            "I0": [ 3882535 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881578 ],
            "SEL": [ 3882467 ],
            "I1": [ 3882466 ],
            "I0": [ 3882465 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882510 ],
            "SEL": [ 3882518 ],
            "I1": [ 3882516 ],
            "I0": [ 3882515 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881311 ],
            "SEL": [ 3881318 ],
            "I1": [ 3881316 ],
            "I0": [ 3881315 ]
          }
        },
        "anodo_po_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBB",
            "src": "../design/module_top.v:7.24-7.32",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877471 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881312 ],
            "SEL": [ 3881318 ],
            "I1": [ 3881339 ],
            "I0": [ 3881338 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881819 ],
            "SEL": [ 3881665 ],
            "I1": [ 3881828 ],
            "I0": [ 3881827 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C26_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881803 ],
            "SEL": [ 3880897 ],
            "I1": [ 3881812 ],
            "I0": [ 3881811 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881818 ],
            "SEL": [ 3881665 ],
            "I1": [ 3881823 ],
            "I0": [ 3881822 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C26_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881802 ],
            "SEL": [ 3880897 ],
            "I1": [ 3881807 ],
            "I0": [ 3881806 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882548 ],
            "SEL": [ 3882518 ],
            "I1": [ 3882552 ],
            "I0": [ 3882551 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881786 ],
            "SEL": [ 3881665 ],
            "I1": [ 3881795 ],
            "I0": [ 3881794 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881172 ],
            "SEL": [ 3881182 ],
            "I1": [ 3881187 ],
            "I0": [ 3881186 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881659 ],
            "SEL": [ 3881665 ],
            "I1": [ 3881672 ],
            "I0": [ 3881671 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881785 ],
            "SEL": [ 3881665 ],
            "I1": [ 3881790 ],
            "I0": [ 3881789 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881963 ],
            "SEL": [ 3877476 ],
            "I1": [ 3881962 ],
            "I0": [ 3881961 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C20_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877681 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3877933 ],
            "A": [ 3877930 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C20_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877579 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3877900 ],
            "A": [ 3877897 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C20_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877666 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3877928 ],
            "A": [ 3877926 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C20_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877644 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3877916 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C20_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877655 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3877920 ],
            "A": [ 3883504 ]
          }
        },
        "col_out_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C13_IOBA",
            "src": "../design/module_top.v:5.24-5.31",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877517 ],
            "PAD": [  ]
          }
        },
        "control_inst.A_DFFCE_Q_8_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C26_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877657 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C21_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877633 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3877912 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882755 ],
            "SEL": [ 3882728 ],
            "I1": [ 3882764 ],
            "I0": [ 3882763 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883015 ],
            "SEL": [ 3882388 ],
            "I1": [ 3883019 ],
            "I0": [ 3883018 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882754 ],
            "SEL": [ 3882728 ],
            "I1": [ 3882759 ],
            "I0": [ 3882758 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883003 ],
            "SEL": [ 3882388 ],
            "I1": [ 3883011 ],
            "I0": [ 3883010 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883002 ],
            "SEL": [ 3882388 ],
            "I1": [ 3883006 ],
            "I0": [ 3883005 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882987 ],
            "SEL": [ 3882518 ],
            "I1": [ 3882995 ],
            "I0": [ 3882994 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883032 ],
            "SEL": [ 3881094 ],
            "I1": [ 3883036 ],
            "I0": [ 3883035 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882986 ],
            "SEL": [ 3882518 ],
            "I1": [ 3882990 ],
            "I0": [ 3882989 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C20_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882957 ],
            "SEL": [ 3878257 ],
            "I1": [ 3882961 ],
            "I0": [ 3882960 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C20_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882945 ],
            "SEL": [ 3878257 ],
            "I1": [ 3882953 ],
            "I0": [ 3882952 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C20_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882944 ],
            "SEL": [ 3878257 ],
            "I1": [ 3882948 ],
            "I0": [ 3882947 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C21_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882929 ],
            "SEL": [ 3878257 ],
            "I1": [ 3882937 ],
            "I0": [ 3882936 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C21_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882928 ],
            "SEL": [ 3878257 ],
            "I1": [ 3882932 ],
            "I0": [ 3882931 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C21_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882916 ],
            "SEL": [ 3878257 ],
            "I1": [ 3882924 ],
            "I0": [ 3882923 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C21_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882915 ],
            "SEL": [ 3878257 ],
            "I1": [ 3882919 ],
            "I0": [ 3882918 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882897 ],
            "SEL": [ 3882686 ],
            "I1": [ 3882905 ],
            "I0": [ 3882904 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882896 ],
            "SEL": [ 3882686 ],
            "I1": [ 3882900 ],
            "I0": [ 3882899 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882884 ],
            "SEL": [ 3882686 ],
            "I1": [ 3882892 ],
            "I0": [ 3882891 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882974 ],
            "SEL": [ 3882518 ],
            "I1": [ 3882982 ],
            "I0": [ 3882981 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883016 ],
            "SEL": [ 3882388 ],
            "I1": [ 3883024 ],
            "I0": [ 3883023 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882883 ],
            "SEL": [ 3882686 ],
            "I1": [ 3882887 ],
            "I0": [ 3882886 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882830 ],
            "SEL": [ 3878264 ],
            "I1": [ 3882838 ],
            "I0": [ 3882837 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882829 ],
            "SEL": [ 3878264 ],
            "I1": [ 3882833 ],
            "I0": [ 3882832 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882817 ],
            "SEL": [ 3878264 ],
            "I1": [ 3882825 ],
            "I0": [ 3882824 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882816 ],
            "SEL": [ 3878264 ],
            "I1": [ 3882820 ],
            "I0": [ 3882819 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C20_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882787 ],
            "SEL": [ 3882728 ],
            "I1": [ 3882795 ],
            "I0": [ 3882794 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C20_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882786 ],
            "SEL": [ 3882728 ],
            "I1": [ 3882790 ],
            "I0": [ 3882789 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C19_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882718 ],
            "SEL": [ 3882728 ],
            "I1": [ 3882774 ],
            "I0": [ 3882773 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C19_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882717 ],
            "SEL": [ 3882728 ],
            "I1": [ 3882769 ],
            "I0": [ 3882768 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882973 ],
            "SEL": [ 3882518 ],
            "I1": [ 3882977 ],
            "I0": [ 3882976 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C20_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882958 ],
            "SEL": [ 3878257 ],
            "I1": [ 3882966 ],
            "I0": [ 3882965 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882722 ],
            "SEL": [ 3882728 ],
            "I1": [ 3882747 ],
            "I0": [ 3882746 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C21_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877623 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3877908 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C21_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877614 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3877904 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.A_DFFCE_Q_7_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C22_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877646 ],
            "CE": [ 3877538 ],
            "Q": [ 3877649 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877655 ],
            "A": [ 3877578 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C21_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877605 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3877893 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C21_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877595 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3877859 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C21_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877684 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3877936 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_10_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C20_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C20_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877900 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3877584 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C20_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877933 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3877559 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C20_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877928 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3877980 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C20_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877920 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3877976 ],
            "A": [ 3877975 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C20_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877916 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3877971 ],
            "A": [ 3877970 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C21_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877912 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3877966 ],
            "A": [ 3877965 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C21_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877908 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3877961 ],
            "A": [ 3877960 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C21_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877904 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3877956 ],
            "A": [ 3877955 ]
          }
        },
        "control_inst.A_DFFCE_Q_7_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C22_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877646 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C21_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877893 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3877948 ],
            "A": [ 3877947 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881434 ],
            "SEL": [ 3881500 ],
            "I1": [ 3881499 ],
            "I0": [ 3881498 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883045 ],
            "SEL": [ 3881094 ],
            "I1": [ 3883049 ],
            "I0": [ 3883048 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883033 ],
            "SEL": [ 3881094 ],
            "I1": [ 3883041 ],
            "I0": [ 3883040 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881453 ],
            "SEL": [ 3881459 ],
            "I1": [ 3882508 ],
            "I0": [ 3882507 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881855 ],
            "SEL": [ 3881141 ],
            "I1": [ 3881884 ],
            "I0": [ 3881883 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C20_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882734 ],
            "SEL": [ 3882677 ],
            "I1": [ 3882910 ],
            "I0": [ 3882909 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883099 ],
            "SEL": [ 3877483 ],
            "I1": [ 3883098 ],
            "I0": [ 3883097 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C21_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877859 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3877943 ],
            "A": [ 3877942 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C21_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877936 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3877985 ],
            "A": [ 3877984 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881308 ],
            "SEL": [ 3881174 ],
            "I1": [ 3881382 ],
            "I0": [ 3881381 ]
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_10_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C20_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.catodo_o_LUT4_F_I0_MUX2_LUT5_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C27_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883155 ],
            "SEL": [ 3881684 ],
            "I1": [ 3883169 ],
            "I0": [ 3883168 ]
          }
        },
        "display_inst.catodo_o_LUT4_F_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883153 ],
            "SEL": [ 3882095 ],
            "I1": [ 3883166 ],
            "I0": [ 3881725 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883141 ],
            "SEL": [ 3881767 ],
            "I1": [ 3883149 ],
            "I0": [ 3883148 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883140 ],
            "SEL": [ 3881767 ],
            "I1": [ 3883144 ],
            "I0": [ 3883143 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883128 ],
            "SEL": [ 3881767 ],
            "I1": [ 3883136 ],
            "I0": [ 3883135 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883127 ],
            "SEL": [ 3881767 ],
            "I1": [ 3883131 ],
            "I0": [ 3883130 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883115 ],
            "SEL": [ 3880818 ],
            "I1": [ 3883123 ],
            "I0": [ 3883122 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881082 ],
            "SEL": [ 3882360 ],
            "I1": [ 3883030 ],
            "I0": [ 3883029 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881287 ],
            "SEL": [ 3881277 ],
            "I1": [ 3881295 ],
            "I0": [ 3881294 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883114 ],
            "SEL": [ 3880818 ],
            "I1": [ 3883118 ],
            "I0": [ 3883117 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883102 ],
            "SEL": [ 3880818 ],
            "I1": [ 3883110 ],
            "I0": [ 3883109 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883101 ],
            "SEL": [ 3880818 ],
            "I1": [ 3883105 ],
            "I0": [ 3883104 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883085 ],
            "SEL": [ 3881983 ],
            "I1": [ 3883093 ],
            "I0": [ 3883092 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883084 ],
            "SEL": [ 3881983 ],
            "I1": [ 3883088 ],
            "I0": [ 3883087 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883072 ],
            "SEL": [ 3881094 ],
            "I1": [ 3883080 ],
            "I0": [ 3883079 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883071 ],
            "SEL": [ 3881094 ],
            "I1": [ 3883075 ],
            "I0": [ 3883074 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C13_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883059 ],
            "SEL": [ 3881318 ],
            "I1": [ 3883067 ],
            "I0": [ 3883066 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C13_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883058 ],
            "SEL": [ 3881318 ],
            "I1": [ 3883062 ],
            "I0": [ 3883061 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883046 ],
            "SEL": [ 3881094 ],
            "I1": [ 3883054 ],
            "I0": [ 3883053 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881261 ],
            "SEL": [ 3881067 ],
            "I1": [ 3881257 ],
            "I0": [ 3881260 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C19_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878035 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878156 ],
            "A": [ 3877897 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C19_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878139 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878182 ],
            "A": [ 3877930 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C19_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878125 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878176 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C19_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878118 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878172 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C20_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878091 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878164 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C20_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878099 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878168 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C20_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878082 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878160 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C20_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878060 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878148 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C20_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878069 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878152 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C20_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878142 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878185 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C19_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878156 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3878039 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_10_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C19_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C19_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878182 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3878017 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C19_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878176 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878225 ],
            "A": [ 3878224 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C19_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878180 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3878229 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C19_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878172 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878220 ],
            "A": [ 3878219 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C20_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878164 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878210 ],
            "A": [ 3878209 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C20_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878168 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878215 ],
            "A": [ 3878214 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C20_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878160 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878205 ],
            "A": [ 3878204 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C20_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878148 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878192 ],
            "A": [ 3878191 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C20_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878152 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878197 ],
            "A": [ 3878196 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C20_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878185 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878234 ],
            "A": [ 3878233 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C19_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878282 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3878400 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C19_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878271 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3878787 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C19_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878358 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3878773 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C19_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878369 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3878782 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C19_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878347 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3878745 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C20_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878325 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878721 ],
            "A": [ 3878743 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C20_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878336 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878731 ],
            "A": [ 3878737 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_10_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C19_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C20_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878316 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878728 ],
            "A": [ 3878741 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C20_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878294 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878385 ],
            "A": [ 3878384 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C20_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878262 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878395 ],
            "A": [ 3878394 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_9_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C21_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C21_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878255 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878734 ],
            "A": [ 3878750 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C19_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878968 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878893 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879016 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878892 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879034 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878894 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879024 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878904 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879028 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878902 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879020 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878905 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878972 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878895 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879014 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878903 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878924 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878908 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879010 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878898 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878920 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878897 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879008 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878907 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879000 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878909 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879004 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878899 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878996 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878910 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878988 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878882 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878992 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878900 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878984 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878883 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878976 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878885 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878980 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878884 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878962 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878887 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878954 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878889 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878958 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878888 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878950 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878890 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878942 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878873 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878946 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878872 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C20_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878305 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878390 ],
            "A": [ 3878389 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878938 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878874 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878930 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878877 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879036 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878878 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878914 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878880 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879032 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878879 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878858 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879206 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878892 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879199 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878893 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879181 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878902 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879187 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878894 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879175 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878904 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879163 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878903 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879169 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878905 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879157 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878895 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879145 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878897 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879151 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878908 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879139 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878898 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879121 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878899 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879133 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878907 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879115 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878909 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879103 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878900 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879109 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878910 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879097 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878882 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879085 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878884 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879091 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878883 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879079 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878885 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879067 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878888 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879073 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878887 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879245 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878889 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879233 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878872 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879239 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878890 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878934 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3878875 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C19_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878132 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878180 ],
            "A": [ 3877926 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879227 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878873 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879221 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878874 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879215 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878875 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881471 ],
            "SEL": [ 3878318 ],
            "I1": [ 3882971 ],
            "I0": [ 3882970 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881884 ],
            "SEL": [ 3881138 ],
            "I1": [ 3881915 ],
            "I0": [ 3881261 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881090 ],
            "SEL": [ 3882360 ],
            "I1": [ 3883000 ],
            "I0": [ 3882999 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C23_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881883 ],
            "SEL": [ 3881138 ],
            "I1": [ 3881887 ],
            "I0": [ 3881886 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881272 ],
            "SEL": [ 3881277 ],
            "I1": [ 3881276 ],
            "I0": [ 3881275 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882150 ],
            "SEL": [ 3877476 ],
            "I1": [ 3882149 ],
            "I0": [ 3882148 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879209 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878877 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879190 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878878 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879124 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878879 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882742 ],
            "SEL": [ 3882814 ],
            "I1": [ 3882813 ],
            "I0": [ 3882812 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882738 ],
            "SEL": [ 3882677 ],
            "I1": [ 3882810 ],
            "I0": [ 3882809 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882508 ],
            "SEL": [ 3882513 ],
            "I1": [ 3882549 ],
            "I0": [ 3882548 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881273 ],
            "SEL": [ 3881277 ],
            "I1": [ 3881282 ],
            "I0": [ 3881281 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881286 ],
            "SEL": [ 3881277 ],
            "I1": [ 3881290 ],
            "I0": [ 3881289 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879248 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878880 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_31_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C3_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881268 ],
            "SEL": [ 3881227 ],
            "I1": [ 3881273 ],
            "I0": [ 3881272 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879494 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879493 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879433 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879432 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879517 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879516 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879509 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879508 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C21_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882909 ],
            "SEL": [ 3882686 ],
            "I1": [ 3882913 ],
            "I0": [ 3882912 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879504 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879503 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879499 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879498 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879491 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879490 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879438 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879437 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879379 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879378 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879374 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879373 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879486 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879485 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879483 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879482 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_MUX2_LUT80"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881152 ],
            "SEL": [ 3881161 ],
            "I1": [ 3881164 ],
            "I0": [ 3881163 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879478 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879477 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879473 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879472 ],
            "A": [ 3883506 ]
          }
        },
        "control_inst.A_DFFCE_Q_6_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877635 ],
            "CE": [ 3877538 ],
            "Q": [ 3877638 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877644 ],
            "A": [ 3877578 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879468 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879467 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879463 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879462 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.A_DFFCE_Q_6_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C23_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877635 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879458 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879457 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879453 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879452 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879448 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879447 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882507 ],
            "SEL": [ 3882513 ],
            "I1": [ 3882511 ],
            "I0": [ 3882510 ]
          }
        },
        "anodo_po_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C29_IOBA",
            "src": "../design/module_top.v:7.24-7.32",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877476 ],
            "PAD": [  ]
          }
        },
        "col_out_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C23_IOBB",
            "src": "../design/module_top.v:5.24-5.31",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877533 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881238 ],
            "SEL": [ 3881182 ],
            "I1": [ 3881246 ],
            "I0": [ 3881245 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881499 ],
            "SEL": [ 3881464 ],
            "I1": [ 3881532 ],
            "I0": [ 3881531 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879443 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879442 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881164 ],
            "SEL": [ 3881169 ],
            "I1": [ 3881205 ],
            "I0": [ 3881204 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879426 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879425 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881257 ],
            "SEL": [ 3881152 ],
            "I1": [ 3881254 ],
            "I0": [ 3881256 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881735 ],
            "SEL": [ 3881736 ],
            "I1": [ 3881734 ],
            "I0": [ 3881733 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879421 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879420 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879416 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879415 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C26_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881740 ],
            "SEL": [ 3881741 ],
            "I1": [ 3881739 ],
            "I0": [ 3881738 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879411 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879410 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879406 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879405 ],
            "A": [ 3883504 ]
          }
        },
        "col_out_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C23_IOBA",
            "src": "../design/module_top.v:5.24-5.31",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877527 ],
            "PAD": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881498 ],
            "SEL": [ 3881464 ],
            "I1": [ 3881503 ],
            "I0": [ 3881502 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879401 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879400 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881260 ],
            "SEL": [ 3881152 ],
            "I1": [ 3881264 ],
            "I0": [ 3881263 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881061 ],
            "SEL": [ 3881270 ],
            "I1": [ 3881269 ],
            "I0": [ 3881268 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879396 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879395 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C8_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879391 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879390 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882154 ],
            "SEL": [ 3877489 ],
            "I1": [ 3882153 ],
            "I0": [ 3882152 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C8_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879386 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879385 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879520 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879519 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C20_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881347 ],
            "SEL": [ 3881174 ],
            "I1": [ 3881351 ],
            "I0": [ 3881350 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882121 ],
            "SEL": [ 3882204 ],
            "I1": [ 3882203 ],
            "I0": [ 3882202 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879514 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879513 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879367 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879366 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881684 ],
            "SEL": [ 3881685 ],
            "I1": [ 3881683 ],
            "I0": [ 3881682 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879361 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879673 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879493 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879667 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879432 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879649 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879508 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879655 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879516 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879643 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879503 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879631 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879490 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879637 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879498 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879625 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879437 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879613 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879373 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879619 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879378 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C5_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879607 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879485 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879589 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879477 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879601 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879482 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879583 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879472 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879571 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879462 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879577 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879467 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C6_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879565 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879457 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879553 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879447 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879559 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879452 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879547 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879442 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879535 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879420 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879712 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879415 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879700 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879405 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879706 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879410 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879694 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879400 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C8_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879682 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879390 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879688 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879395 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879541 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879425 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C8_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879676 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879385 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879592 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879513 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879715 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879366 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_31_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879979 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879978 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880002 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880001 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879918 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879917 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879994 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879993 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879984 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879983 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879989 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879988 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879976 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879975 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879864 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879863 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879923 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879922 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C12_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879859 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879858 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C13_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879968 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879967 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C12_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879971 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879970 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C13_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879963 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879962 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C13_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879953 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879952 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C13_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879958 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879957 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C13_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879948 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879947 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C14_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879938 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879937 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C13_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879943 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879942 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C14_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879933 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879932 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C14_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879911 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879910 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C14_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879928 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879927 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C14_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879906 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879905 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C15_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879896 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879895 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C14_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879901 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879900 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C15_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879891 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879890 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C15_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879881 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879880 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C15_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879886 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879885 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879658 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879519 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C15_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879876 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879875 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880005 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880004 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879999 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879998 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879846 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C16_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879852 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879851 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C11_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C11_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880150 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879917 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C11_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880156 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879978 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C11_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880138 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880001 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C11_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880126 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879988 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C11_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880132 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879993 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880120 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879983 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880108 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879922 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880114 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879975 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880102 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879863 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880090 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879970 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C12_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880096 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879858 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C13_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880084 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879967 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C13_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880066 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879957 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C13_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880072 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879962 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C13_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880060 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879952 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C13_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880048 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879942 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C13_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880054 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879947 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880042 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879937 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880030 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879927 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880036 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879932 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880024 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879910 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880195 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879900 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C14_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880018 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879905 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880189 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879895 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880177 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879885 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880183 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879890 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R6C15_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879871 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3879870 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C4_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880171 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879880 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880165 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879875 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C15_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880159 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879870 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880141 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880004 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880075 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879998 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880198 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3879851 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C16_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881726 ],
            "SEL": [ 3882143 ],
            "I1": [ 3882091 ],
            "I0": [ 3882046 ]
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_31_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R7C11_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881727 ],
            "SEL": [ 3881643 ],
            "I1": [ 3882060 ],
            "I0": [ 3882074 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880487 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880363 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880439 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880364 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880505 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880365 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880499 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880373 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880495 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880374 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C24_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882153 ],
            "SEL": [ 3882158 ],
            "I1": [ 3883085 ],
            "I0": [ 3883084 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881003 ],
            "SEL": [ 3882349 ],
            "I1": [ 3883072 ],
            "I0": [ 3883071 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880491 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880375 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880485 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880376 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880443 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880366 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_MUX2_LUT52"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881208 ],
            "SEL": [ 3881182 ],
            "I1": [ 3881216 ],
            "I0": [ 3881215 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881237 ],
            "SEL": [ 3881182 ],
            "I1": [ 3881241 ],
            "I0": [ 3881240 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883098 ],
            "SEL": [ 3880841 ],
            "I1": [ 3883115 ],
            "I0": [ 3883114 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880395 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880378 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880391 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880368 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883030 ],
            "SEL": [ 3881318 ],
            "I1": [ 3883046 ],
            "I0": [ 3883045 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C21_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881073 ],
            "SEL": [ 3881067 ],
            "I1": [ 3881128 ],
            "I0": [ 3881127 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882148 ],
            "SEL": [ 3881758 ],
            "I1": [ 3883128 ],
            "I0": [ 3883127 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880481 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880369 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880479 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880379 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882149 ],
            "SEL": [ 3881758 ],
            "I1": [ 3883141 ],
            "I0": [ 3883140 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880475 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880370 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880471 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880380 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881163 ],
            "SEL": [ 3881169 ],
            "I1": [ 3881167 ],
            "I0": [ 3881166 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880467 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880381 ],
            "A": [ 3883506 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880463 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880371 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883029 ],
            "SEL": [ 3881318 ],
            "I1": [ 3883033 ],
            "I0": [ 3883032 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883097 ],
            "SEL": [ 3880841 ],
            "I1": [ 3883102 ],
            "I0": [ 3883101 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C28_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3880828 ],
            "SEL": [ 3881597 ],
            "I1": [ 3881596 ],
            "I0": [ 3881595 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C9_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880459 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880353 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880455 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880354 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880451 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880355 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880447 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880356 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880433 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880358 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880429 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880359 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C10_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880425 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880360 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880421 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880361 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880417 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880343 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880413 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880344 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880409 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880345 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880405 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880346 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.A_DFFCE_Q_5_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C23_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877625 ],
            "CE": [ 3877538 ],
            "Q": [ 3877628 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877633 ],
            "A": [ 3877578 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C11_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880401 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880348 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880507 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880349 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880503 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880350 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880385 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880351 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880329 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM_ALU_SUM_30_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_31_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880659 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880363 ],
            "A": [ 3883506 ]
          }
        },
        "control_inst.A_DFFCE_Q_5_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877625 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880653 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880364 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880641 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880365 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.A_DFFCE_Q_4_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877616 ],
            "CE": [ 3877538 ],
            "Q": [ 3877619 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877623 ],
            "A": [ 3877578 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880635 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880373 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880629 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880374 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880623 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880375 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880617 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880376 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880611 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880366 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880605 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880378 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880599 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880368 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_30_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C9_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880593 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880369 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_29_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880587 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880379 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_28_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880575 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880370 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_27_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880569 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880380 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_26_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880563 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880381 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880551 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880353 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_25_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C10_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880557 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880371 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880545 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880354 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880539 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880355 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880533 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880356 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880526 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880358 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880520 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880359 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880698 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880360 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880692 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880361 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880686 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880343 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880680 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880344 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880674 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880345 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880668 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880346 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3883000 ],
            "SEL": [ 3881330 ],
            "I1": [ 3883016 ],
            "I0": [ 3883015 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881207 ],
            "SEL": [ 3881182 ],
            "I1": [ 3881211 ],
            "I0": [ 3881210 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880662 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880348 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880644 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880349 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880578 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880350 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880701 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880351 ],
            "A": [ 3883504 ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_31_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C20_MUX2_LUT70"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882910 ],
            "SEL": [ 3882686 ],
            "I1": [ 3882942 ],
            "I0": [ 3882941 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880829 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880821 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880844 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880826 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880841 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880839 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881643 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880848 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C25_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880854 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880826 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C25_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880852 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880839 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C25_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880849 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880848 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C25_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880818 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C25_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C25_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880858 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880915 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880929 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880911 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881597 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880903 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881804 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880907 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_S0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880937 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880911 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880935 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880903 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880932 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880907 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880897 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C27_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882715 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3882567 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882713 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3882563 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882710 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3882571 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882518 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_24_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C9_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883386 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883385 ],
            "A": [ 3883506 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C9_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883328 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883327 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C9_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883409 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883408 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C9_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883406 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883405 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C9_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883401 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883400 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C10_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883396 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883395 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C10_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883391 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883390 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C10_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883364 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883363 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C10_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883303 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883302 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C10_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883298 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883297 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_23_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C10_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883383 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883382 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_22_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C11_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883380 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883379 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_21_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C11_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883375 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883374 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_20_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C11_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883370 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883369 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_19_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C11_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883359 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883358 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_18_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C11_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883353 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883352 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_17_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C11_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883348 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883347 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_16_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C12_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883343 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883342 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_15_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C12_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883338 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883337 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C12_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883333 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883332 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C12_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883321 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883320 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C12_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883316 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883315 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C12_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883311 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883310 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C13_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883420 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883419 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C13_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883416 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883415 ],
            "A": [ 3883504 ]
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_24_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C9_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880941 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880969 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881018 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880965 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880945 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880956 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881932 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880973 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C23_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881050 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880965 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C23_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881048 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880956 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C23_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881045 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880973 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C23_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880950 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C23_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C23_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C22_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881155 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881152 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C22_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881149 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881148 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C22_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881144 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881143 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C22_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881141 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C22_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C22_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C22_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881054 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881063 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C22_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881106 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881115 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C22_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881074 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881113 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C22_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881138 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881057 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C22_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C22_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C23_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881305 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881115 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C23_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881303 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881113 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C23_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881300 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881057 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C23_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881067 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C23_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C23_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C19_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881270 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881227 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C19_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881277 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881223 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C19_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881309 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881219 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C19_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881169 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881231 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C19_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C19_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C19_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882723 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878296 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C19_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882756 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3882742 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C19_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882719 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3882734 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C19_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882784 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3882738 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C19_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C19_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C21_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881401 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881160 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C21_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881399 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881398 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C21_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881394 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C21_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881161 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C21_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C21_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C21_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881182 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881405 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C21_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881158 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881160 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C21_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881411 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881398 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C21_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881415 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C21_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C21_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C18_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881427 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881223 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C18_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881425 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881219 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C18_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881422 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881231 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C18_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881174 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C18_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C18_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881436 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881437 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881455 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881453 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881430 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881432 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881447 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881446 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882807 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3882742 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882805 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3882734 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882802 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3882738 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882728 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881697 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881696 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881693 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881692 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881688 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880813 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880814 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881722 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881720 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881696 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881716 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881692 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1_ALU_SUM_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C24_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881685 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881761 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C24_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881736 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881748 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C24_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881758 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881755 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C24_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882143 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881771 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_S0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C24_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C24_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881779 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881748 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881777 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881755 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881774 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881771 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881767 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_14_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C27_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883233 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883506 ],
            "A": [ 3883232 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_8_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C27_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883262 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883261 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_7_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C27_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883259 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883258 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_6_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C27_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883200 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883201 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_5_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C27_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883251 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883250 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_4_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883246 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883245 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_3_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883241 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883240 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883197 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883198 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883211 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883210 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883194 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883195 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_13_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883191 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883192 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_12_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883227 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883226 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_11_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883186 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883188 ]
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_1_F_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C23_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3878618 ],
            "SEL": [ 3878603 ],
            "I1": [ 3878617 ],
            "I0": [ 3878616 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_10_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883219 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883218 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_9_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883267 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883266 ]
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_14_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C27_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881787 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881710 ],
            "A": [ 3883506 ]
          }
        },
        "control_inst.A_DFFCE_Q_4_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C23_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877616 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881820 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881707 ],
            "A": [ 3883506 ]
          }
        },
        "control_inst.A_DFFCE_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877607 ],
            "CE": [ 3877538 ],
            "Q": [ 3877610 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877614 ],
            "A": [ 3877578 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881783 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881704 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.A_DFFCE_Q_3_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C23_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877607 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881674 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881677 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.A_DFFCE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877597 ],
            "CE": [ 3877538 ],
            "Q": [ 3877600 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877605 ],
            "A": [ 3877578 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "control_inst.A_DFFCE_Q_2_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877597 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "control_inst.A_DFFCE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877551 ],
            "CE": [ 3877538 ],
            "Q": [ 3877554 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877595 ],
            "A": [ 3877578 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C25_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881852 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881707 ],
            "A": [ 3883504 ]
          }
        },
        "control_inst.A_DFFCE_Q_1_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C24_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877551 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C25_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881850 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881704 ],
            "A": [ 3883506 ]
          }
        },
        "control_inst.A_DFFCE_Q_11_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877581 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C25_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881847 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881677 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C25_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881665 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "control_inst.A_DFFCE_Q_10_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFCE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C22_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877556 ],
            "CE": [ 3877538 ],
            "Q": [ 3877559 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877579 ],
            "A": [ 3877578 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C25_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "control_inst.A_DFFCE_Q_10_CLEAR_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C22_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877556 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883479 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "registro_inst.col_shift_reg_DFFSE_Q_SET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883488 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C25_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C24_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881857 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881858 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C24_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881872 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881152 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C24_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881854 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881148 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C24_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881866 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881143 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C24_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C24_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C25_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882118 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878273 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C25_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881741 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881973 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C25_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882158 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881992 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C25_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882131 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881994 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C25_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C25_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C25_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882183 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881973 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C25_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882181 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881992 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C25_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882178 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881994 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C25_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881983 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C25_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C25_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C23_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882204 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878371 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C21_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882912 ],
            "SEL": [ 3882855 ],
            "I1": [ 3882916 ],
            "I0": [ 3882915 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C21_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882913 ],
            "SEL": [ 3882855 ],
            "I1": [ 3882929 ],
            "I0": [ 3882928 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882999 ],
            "SEL": [ 3881330 ],
            "I1": [ 3883003 ],
            "I0": [ 3883002 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882971 ],
            "SEL": [ 3882596 ],
            "I1": [ 3882987 ],
            "I0": [ 3882986 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882970 ],
            "SEL": [ 3882596 ],
            "I1": [ 3882974 ],
            "I0": [ 3882973 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C23_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882211 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880877 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_MUX2_LUT50"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881192 ],
            "SEL": [ 3881182 ],
            "I1": [ 3881200 ],
            "I0": [ 3881199 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881437 ],
            "SEL": [ 3881464 ],
            "I1": [ 3881463 ],
            "I0": [ 3881462 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C23_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882187 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880873 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882810 ],
            "SEL": [ 3882852 ],
            "I1": [ 3882897 ],
            "I0": [ 3882896 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882812 ],
            "SEL": [ 3882686 ],
            "I1": [ 3882817 ],
            "I0": [ 3882816 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C23_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880862 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880881 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C23_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882809 ],
            "SEL": [ 3882852 ],
            "I1": [ 3882884 ],
            "I0": [ 3882883 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882813 ],
            "SEL": [ 3882686 ],
            "I1": [ 3882830 ],
            "I0": [ 3882829 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_MUX2_LUT51"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881191 ],
            "SEL": [ 3881182 ],
            "I1": [ 3881195 ],
            "I0": [ 3881194 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882563 ],
            "SEL": [ 3882756 ],
            "I1": [ 3882755 ],
            "I0": [ 3882754 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C23_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C22_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882269 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880877 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C22_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882267 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880873 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C22_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880867 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C22_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C22_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882277 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878360 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C22_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C22_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882294 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880999 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C22_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880984 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881003 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C22_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882273 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3880995 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C22_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C21_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882326 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880999 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C22_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C21_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882324 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880995 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C21_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880989 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C21_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882321 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881003 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C21_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882330 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878349 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C21_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882334 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881085 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881078 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3882353 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882349 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3882348 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882366 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881085 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882364 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3882348 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881094 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882354 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3882353 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882370 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878338 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882388 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881330 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882360 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881325 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881313 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881334 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883468 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882394 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881325 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882396 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881330 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C22_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882264 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3880881 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882391 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881334 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881318 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C16_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882404 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878327 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C16_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882421 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881578 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C16_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882400 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881574 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C16_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881563 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881582 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C16_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C16_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C17_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882453 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881578 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C17_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882451 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881574 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C17_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882448 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881582 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C17_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881568 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C17_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C17_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C21_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882702 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883506 ],
            "A": [ 3878257 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C20_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881485 ],
            "SEL": [ 3882784 ],
            "I1": [ 3882787 ],
            "I0": [ 3882786 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C19_MUX2_LUT61"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881496 ],
            "SEL": [ 3882686 ],
            "I1": [ 3882684 ],
            "I0": [ 3882683 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881467 ],
            "SEL": [ 3882622 ],
            "I1": [ 3882621 ],
            "I0": [ 3882620 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C21_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882699 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883506 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_MUX2_LUT53"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3881171 ],
            "SEL": [ 3881182 ],
            "I1": [ 3881180 ],
            "I0": [ 3881179 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C21_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882680 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C21_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882871 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883506 ],
            "A": [ 3878257 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C19_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882571 ],
            "SEL": [ 3882719 ],
            "I1": [ 3882718 ],
            "I0": [ 3882717 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882869 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C18_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882567 ],
            "SEL": [ 3882723 ],
            "I1": [ 3882722 ],
            "I0": [ 3882721 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882549 ],
            "SEL": [ 3882518 ],
            "I1": [ 3882578 ],
            "I0": [ 3882577 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882858 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883506 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882677 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882504 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881453 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882502 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881432 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882499 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881446 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881500 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_LC": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_MUX2_LUT60"
          },
          "port_directions": {
            "OF": "output",
            "SEL": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "OF": [ 3882474 ],
            "SEL": [ 3882596 ],
            "I1": [ 3882595 ],
            "I0": [ 3882594 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C20_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882864 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3882851 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C20_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882861 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881495 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C20_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C20_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882686 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C20_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882457 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881467 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882467 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878318 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882463 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3882474 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881464 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881473 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882855 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3882854 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882814 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878264 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882852 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3882851 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881493 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881495 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882612 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3882474 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882614 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881467 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882609 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881473 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881477 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C15_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882596 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3882567 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882622 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3878307 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882618 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3882563 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883463 ],
            "CLK": [  ],
            "D": [ 3883395 ],
            "C": [ 3883390 ],
            "B": [ 3883302 ],
            "A": [ 3883379 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882662 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3881485 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882655 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3883504 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882660 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3882659 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882513 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3882571 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C20_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882866 ],
            "CLK": [  ],
            "D": [ 3883504 ],
            "C": [ 3883506 ],
            "B": [ 3882854 ],
            "A": [ 3883504 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_2_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883484 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3883455 ],
            "CE": [ 3883449 ],
            "Q": [ 3883454 ],
            "F": [  ],
            "CLK": [ 3877541 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3883454 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE4"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881459 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "ONE2C",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE1"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3882526 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3882666 ],
            "A": [ 3883506 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_1_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE2"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881483 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3881485 ],
            "A": [ 3883506 ]
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_1_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883481 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877566 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE3"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881491 ],
            "CLK": [  ],
            "D": [ 3883506 ],
            "C": [ 3883506 ],
            "B": [ 3882659 ],
            "A": [ 3883504 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE5"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [  ]
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3883460 ],
            "CLK": [  ],
            "D": [ 3883382 ],
            "C": [ 3883297 ],
            "B": [ 3883363 ],
            "A": [ 3883405 ]
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "ALU_MODE": "C2L",
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE0"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [  ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3883506 ],
            "B": [  ],
            "A": [  ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3883504 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3883506 ]
          }
        }
      },
      "netnames": {
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883110 ] ,
          "attributes": {
            "ROUTING": "R16C28_F5;;1;R16C28_I1MUX4;R16C28_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883109 ] ,
          "attributes": {
            "ROUTING": "R16C28_F4;;1;R16C28_I0MUX4;R16C28_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883105 ] ,
          "attributes": {
            "ROUTING": "R16C28_F7;;1;R16C28_I1MUX6;R16C28_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883104 ] ,
          "attributes": {
            "ROUTING": "R16C28_F6;;1;R16C28_I0MUX6;R16C28_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883102 ] ,
          "attributes": {
            "ROUTING": "R16C28_OF4;;1;R16C28_I1MUX5;R16C28_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883101 ] ,
          "attributes": {
            "ROUTING": "R16C28_OF6;;1;R16C28_I0MUX5;R16C28_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3883099 ] ,
          "attributes": {
            "ROUTING": "R16C28_OF3;;1;R16C28_EW10;R16C28_OF3_EW10;1;R16C27_N21;R16C27_W111_N210;1;R15C27_A7;R15C27_N211_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1": {
          "hide_name": 0,
          "bits": [ 3883098 ] ,
          "attributes": {
            "ROUTING": "R16C28_OF1;;1;R16C28_I1MUX3;R16C28_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I0": {
          "hide_name": 0,
          "bits": [ 3883097 ] ,
          "attributes": {
            "ROUTING": "R16C28_OF5;;1;R16C28_I0MUX3;R16C28_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883093 ] ,
          "attributes": {
            "ROUTING": "R18C24_F1;;1;R18C24_I1MUX0;R18C24_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883092 ] ,
          "attributes": {
            "ROUTING": "R18C24_F0;;1;R18C24_I0MUX0;R18C24_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883088 ] ,
          "attributes": {
            "ROUTING": "R18C24_F3;;1;R18C24_I1MUX2;R18C24_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883087 ] ,
          "attributes": {
            "ROUTING": "R18C24_F2;;1;R18C24_I0MUX2;R18C24_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883085 ] ,
          "attributes": {
            "ROUTING": "R18C24_OF0;;1;R18C24_I1MUX1;R18C24_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883084 ] ,
          "attributes": {
            "ROUTING": "R18C24_OF2;;1;R18C24_I0MUX1;R18C24_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883080 ] ,
          "attributes": {
            "ROUTING": "R15C20_F1;;1;R15C20_I1MUX0;R15C20_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883079 ] ,
          "attributes": {
            "ROUTING": "R15C20_F0;;1;R15C20_I0MUX0;R15C20_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883075 ] ,
          "attributes": {
            "ROUTING": "R15C20_F3;;1;R15C20_I1MUX2;R15C20_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883074 ] ,
          "attributes": {
            "ROUTING": "R15C20_F2;;1;R15C20_I0MUX2;R15C20_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883072 ] ,
          "attributes": {
            "ROUTING": "R15C20_OF0;;1;R15C20_I1MUX1;R15C20_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883071 ] ,
          "attributes": {
            "ROUTING": "R15C20_OF2;;1;R15C20_I0MUX1;R15C20_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883067 ] ,
          "attributes": {
            "ROUTING": "R16C13_F1;;1;R16C13_I1MUX0;R16C13_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883066 ] ,
          "attributes": {
            "ROUTING": "R16C13_F0;;1;R16C13_I0MUX0;R16C13_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883062 ] ,
          "attributes": {
            "ROUTING": "R16C13_F3;;1;R16C13_I1MUX2;R16C13_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883061 ] ,
          "attributes": {
            "ROUTING": "R16C13_F2;;1;R16C13_I0MUX2;R16C13_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883059 ] ,
          "attributes": {
            "ROUTING": "R16C13_OF0;;1;R16C13_I1MUX1;R16C13_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883058 ] ,
          "attributes": {
            "ROUTING": "R16C13_OF2;;1;R16C13_I0MUX1;R16C13_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883054 ] ,
          "attributes": {
            "ROUTING": "R17C15_F1;;1;R17C15_I1MUX0;R17C15_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883053 ] ,
          "attributes": {
            "ROUTING": "R17C15_F0;;1;R17C15_I0MUX0;R17C15_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883049 ] ,
          "attributes": {
            "ROUTING": "R17C15_F3;;1;R17C15_I1MUX2;R17C15_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883048 ] ,
          "attributes": {
            "ROUTING": "R17C15_F2;;1;R17C15_I0MUX2;R17C15_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883046 ] ,
          "attributes": {
            "ROUTING": "R17C15_OF0;;1;R17C15_I1MUX1;R17C15_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883045 ] ,
          "attributes": {
            "ROUTING": "R17C15_OF2;;1;R17C15_I0MUX1;R17C15_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883041 ] ,
          "attributes": {
            "ROUTING": "R17C15_F5;;1;R17C15_I1MUX4;R17C15_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883040 ] ,
          "attributes": {
            "ROUTING": "R17C15_F4;;1;R17C15_I0MUX4;R17C15_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883036 ] ,
          "attributes": {
            "ROUTING": "R17C15_F7;;1;R17C15_I1MUX6;R17C15_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883035 ] ,
          "attributes": {
            "ROUTING": "R17C15_F6;;1;R17C15_I0MUX6;R17C15_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883033 ] ,
          "attributes": {
            "ROUTING": "R17C15_OF4;;1;R17C15_I1MUX5;R17C15_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883032 ] ,
          "attributes": {
            "ROUTING": "R17C15_OF6;;1;R17C15_I0MUX5;R17C15_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 3883030 ] ,
          "attributes": {
            "ROUTING": "R17C15_OF1;;1;R17C15_I1MUX3;R17C15_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 3883029 ] ,
          "attributes": {
            "ROUTING": "R17C15_OF5;;1;R17C15_I0MUX3;R17C15_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883024 ] ,
          "attributes": {
            "ROUTING": "R17C14_F1;;1;R17C14_I1MUX0;R17C14_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883023 ] ,
          "attributes": {
            "ROUTING": "R17C14_F0;;1;R17C14_I0MUX0;R17C14_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883019 ] ,
          "attributes": {
            "ROUTING": "R17C14_F3;;1;R17C14_I1MUX2;R17C14_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883018 ] ,
          "attributes": {
            "ROUTING": "R17C14_F2;;1;R17C14_I0MUX2;R17C14_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883016 ] ,
          "attributes": {
            "ROUTING": "R17C14_OF0;;1;R17C14_I1MUX1;R17C14_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883015 ] ,
          "attributes": {
            "ROUTING": "R17C14_OF2;;1;R17C14_I0MUX1;R17C14_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883011 ] ,
          "attributes": {
            "ROUTING": "R17C14_F5;;1;R17C14_I1MUX4;R17C14_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883010 ] ,
          "attributes": {
            "ROUTING": "R17C14_F4;;1;R17C14_I0MUX4;R17C14_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883006 ] ,
          "attributes": {
            "ROUTING": "R17C14_F7;;1;R17C14_I1MUX6;R17C14_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883005 ] ,
          "attributes": {
            "ROUTING": "R17C14_F6;;1;R17C14_I0MUX6;R17C14_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883003 ] ,
          "attributes": {
            "ROUTING": "R17C14_OF4;;1;R17C14_I1MUX5;R17C14_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883002 ] ,
          "attributes": {
            "ROUTING": "R17C14_OF6;;1;R17C14_I0MUX5;R17C14_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3883000 ] ,
          "attributes": {
            "ROUTING": "R17C14_OF1;;1;R17C14_I1MUX3;R17C14_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3882999 ] ,
          "attributes": {
            "ROUTING": "R17C14_OF5;;1;R17C14_I0MUX3;R17C14_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882995 ] ,
          "attributes": {
            "ROUTING": "R15C17_F1;;1;R15C17_I1MUX0;R15C17_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882994 ] ,
          "attributes": {
            "ROUTING": "R15C17_F0;;1;R15C17_I0MUX0;R15C17_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882990 ] ,
          "attributes": {
            "ROUTING": "R15C17_F3;;1;R15C17_I1MUX2;R15C17_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882989 ] ,
          "attributes": {
            "ROUTING": "R15C17_F2;;1;R15C17_I0MUX2;R15C17_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882987 ] ,
          "attributes": {
            "ROUTING": "R15C17_OF0;;1;R15C17_I1MUX1;R15C17_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882986 ] ,
          "attributes": {
            "ROUTING": "R15C17_OF2;;1;R15C17_I0MUX1;R15C17_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882982 ] ,
          "attributes": {
            "ROUTING": "R15C17_F5;;1;R15C17_I1MUX4;R15C17_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882981 ] ,
          "attributes": {
            "ROUTING": "R15C17_F4;;1;R15C17_I0MUX4;R15C17_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882977 ] ,
          "attributes": {
            "ROUTING": "R15C17_F7;;1;R15C17_I1MUX6;R15C17_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882976 ] ,
          "attributes": {
            "ROUTING": "R15C17_F6;;1;R15C17_I0MUX6;R15C17_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882974 ] ,
          "attributes": {
            "ROUTING": "R15C17_OF4;;1;R15C17_I1MUX5;R15C17_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882973 ] ,
          "attributes": {
            "ROUTING": "R15C17_OF6;;1;R15C17_I0MUX5;R15C17_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3882971 ] ,
          "attributes": {
            "ROUTING": "R15C17_OF1;;1;R15C17_I1MUX3;R15C17_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3882970 ] ,
          "attributes": {
            "ROUTING": "R15C17_OF5;;1;R15C17_I0MUX3;R15C17_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882966 ] ,
          "attributes": {
            "ROUTING": "R17C20_F1;;1;R17C20_I1MUX0;R17C20_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882965 ] ,
          "attributes": {
            "ROUTING": "R17C20_F0;;1;R17C20_I0MUX0;R17C20_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882961 ] ,
          "attributes": {
            "ROUTING": "R17C20_F3;;1;R17C20_I1MUX2;R17C20_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882960 ] ,
          "attributes": {
            "ROUTING": "R17C20_F2;;1;R17C20_I0MUX2;R17C20_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882958 ] ,
          "attributes": {
            "ROUTING": "R17C20_OF0;;1;R17C20_I1MUX1;R17C20_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882957 ] ,
          "attributes": {
            "ROUTING": "R17C20_OF2;;1;R17C20_I0MUX1;R17C20_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882953 ] ,
          "attributes": {
            "ROUTING": "R17C20_F5;;1;R17C20_I1MUX4;R17C20_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882952 ] ,
          "attributes": {
            "ROUTING": "R17C20_F4;;1;R17C20_I0MUX4;R17C20_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882948 ] ,
          "attributes": {
            "ROUTING": "R17C20_F7;;1;R17C20_I1MUX6;R17C20_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882947 ] ,
          "attributes": {
            "ROUTING": "R17C20_F6;;1;R17C20_I0MUX6;R17C20_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882945 ] ,
          "attributes": {
            "ROUTING": "R17C20_OF4;;1;R17C20_I1MUX5;R17C20_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882944 ] ,
          "attributes": {
            "ROUTING": "R17C20_OF6;;1;R17C20_I0MUX5;R17C20_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3882942 ] ,
          "attributes": {
            "ROUTING": "R17C20_OF1;;1;R17C20_I1MUX3;R17C20_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3882941 ] ,
          "attributes": {
            "ROUTING": "R17C20_OF5;;1;R17C20_I0MUX3;R17C20_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882937 ] ,
          "attributes": {
            "ROUTING": "R17C21_F1;;1;R17C21_I1MUX0;R17C21_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882936 ] ,
          "attributes": {
            "ROUTING": "R17C21_F0;;1;R17C21_I0MUX0;R17C21_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882932 ] ,
          "attributes": {
            "ROUTING": "R17C21_F3;;1;R17C21_I1MUX2;R17C21_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882931 ] ,
          "attributes": {
            "ROUTING": "R17C21_F2;;1;R17C21_I0MUX2;R17C21_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882929 ] ,
          "attributes": {
            "ROUTING": "R17C21_OF0;;1;R17C21_I1MUX1;R17C21_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882928 ] ,
          "attributes": {
            "ROUTING": "R17C21_OF2;;1;R17C21_I0MUX1;R17C21_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882924 ] ,
          "attributes": {
            "ROUTING": "R17C21_F5;;1;R17C21_I1MUX4;R17C21_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882923 ] ,
          "attributes": {
            "ROUTING": "R17C21_F4;;1;R17C21_I0MUX4;R17C21_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882919 ] ,
          "attributes": {
            "ROUTING": "R17C21_F7;;1;R17C21_I1MUX6;R17C21_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882918 ] ,
          "attributes": {
            "ROUTING": "R17C21_F6;;1;R17C21_I0MUX6;R17C21_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882916 ] ,
          "attributes": {
            "ROUTING": "R17C21_OF4;;1;R17C21_I1MUX5;R17C21_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882915 ] ,
          "attributes": {
            "ROUTING": "R17C21_OF6;;1;R17C21_I0MUX5;R17C21_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3882913 ] ,
          "attributes": {
            "ROUTING": "R17C21_OF1;;1;R17C21_I1MUX3;R17C21_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3882912 ] ,
          "attributes": {
            "ROUTING": "R17C21_OF5;;1;R17C21_I0MUX3;R17C21_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3882910 ] ,
          "attributes": {
            "ROUTING": "R17C20_OF3;;1;R17C20_I1MUX7;R17C20_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3882909 ] ,
          "attributes": {
            "ROUTING": "R17C21_OF3;;1;R17C20_I0MUX7;R17C20_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882905 ] ,
          "attributes": {
            "ROUTING": "R16C21_F1;;1;R16C21_I1MUX0;R16C21_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882904 ] ,
          "attributes": {
            "ROUTING": "R16C21_F0;;1;R16C21_I0MUX0;R16C21_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882900 ] ,
          "attributes": {
            "ROUTING": "R16C21_F3;;1;R16C21_I1MUX2;R16C21_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882899 ] ,
          "attributes": {
            "ROUTING": "R16C21_F2;;1;R16C21_I0MUX2;R16C21_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882897 ] ,
          "attributes": {
            "ROUTING": "R16C21_OF0;;1;R16C21_I1MUX1;R16C21_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882896 ] ,
          "attributes": {
            "ROUTING": "R16C21_OF2;;1;R16C21_I0MUX1;R16C21_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882892 ] ,
          "attributes": {
            "ROUTING": "R16C21_F5;;1;R16C21_I1MUX4;R16C21_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882891 ] ,
          "attributes": {
            "ROUTING": "R16C21_F4;;1;R16C21_I0MUX4;R16C21_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882887 ] ,
          "attributes": {
            "ROUTING": "R16C21_F7;;1;R16C21_I1MUX6;R16C21_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882886 ] ,
          "attributes": {
            "ROUTING": "R16C21_F6;;1;R16C21_I0MUX6;R16C21_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882884 ] ,
          "attributes": {
            "ROUTING": "R16C21_OF4;;1;R16C21_I1MUX5;R16C21_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882883 ] ,
          "attributes": {
            "ROUTING": "R16C21_OF6;;1;R16C21_I0MUX5;R16C21_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882878 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882875 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_2_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882874 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3882871 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3882869 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882868 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3882866 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3882864 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882863 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3882861 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_1_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882860 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3882858 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882857 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_1_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3882855 ] ,
          "attributes": {
            "ROUTING": "R17C20_SEL5;R17C20_X01_SEL5;1;R17C21_SEL5;R17C21_X01_SEL5;1;R16C20_SN20;R16C20_F2_SN20;1;R17C20_E22;R17C20_S121_E220;1;R17C21_X01;R17C21_E221_X01;1;R17C21_SEL1;R17C21_X01_SEL1;1;R16C20_F2;;1;R16C20_S22;R16C20_F2_S220;1;R17C20_X01;R17C20_S221_X01;1;R17C20_SEL1;R17C20_X01_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_I1[0]": {
          "hide_name": 0,
          "bits": [ 3882854 ] ,
          "attributes": {
            "ROUTING": "R16C20_X04;R16C20_F7_X04;1;R16C20_B2;R16C20_X04_B2;1;R16C20_F7;;1;R16C20_N27;R16C20_F7_N270;1;R14C20_X04;R14C20_N272_X04;1;R14C20_B1;R14C20_X04_B1;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3882852 ] ,
          "attributes": {
            "ROUTING": "R16C21_SEL1;R16C21_X02_SEL1;1;R16C20_F3;;1;R16C20_E23;R16C20_F3_E230;1;R16C21_X02;R16C21_E231_X02;1;R16C21_SEL5;R16C21_X02_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_COUT_I1[1]": {
          "hide_name": 0,
          "bits": [ 3882851 ] ,
          "attributes": {
            "ROUTING": "R16C20_S13;R16C20_F6_S130;1;R16C20_B3;R16C20_S130_B3;1;R16C20_F6;;1;R16C20_N26;R16C20_F6_N260;1;R14C20_X01;R14C20_N262_X01;1;R14C20_B2;R14C20_X01_B2;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882850 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT_ALU_CIN_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3882847 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3882846 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882843 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882838 ] ,
          "attributes": {
            "ROUTING": "R16C19_F1;;1;R16C19_I1MUX0;R16C19_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882837 ] ,
          "attributes": {
            "ROUTING": "R16C19_F0;;1;R16C19_I0MUX0;R16C19_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882833 ] ,
          "attributes": {
            "ROUTING": "R16C19_F3;;1;R16C19_I1MUX2;R16C19_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882832 ] ,
          "attributes": {
            "ROUTING": "R16C19_F2;;1;R16C19_I0MUX2;R16C19_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882830 ] ,
          "attributes": {
            "ROUTING": "R16C19_OF0;;1;R16C19_I1MUX1;R16C19_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882829 ] ,
          "attributes": {
            "ROUTING": "R16C19_OF2;;1;R16C19_I0MUX1;R16C19_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882825 ] ,
          "attributes": {
            "ROUTING": "R16C19_F5;;1;R16C19_I1MUX4;R16C19_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882824 ] ,
          "attributes": {
            "ROUTING": "R16C19_F4;;1;R16C19_I0MUX4;R16C19_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882820 ] ,
          "attributes": {
            "ROUTING": "R16C19_F7;;1;R16C19_I1MUX6;R16C19_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882819 ] ,
          "attributes": {
            "ROUTING": "R16C19_F6;;1;R16C19_I0MUX6;R16C19_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882817 ] ,
          "attributes": {
            "ROUTING": "R16C19_OF4;;1;R16C19_I1MUX5;R16C19_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882816 ] ,
          "attributes": {
            "ROUTING": "R16C19_OF6;;1;R16C19_I0MUX5;R16C19_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[6]": {
          "hide_name": 0,
          "bits": [ 3882814 ] ,
          "attributes": {
            "ROUTING": "R16C20_F1;;1;R16C20_W21;R16C20_F1_W210;1;R16C19_X02;R16C19_W211_X02;1;R16C19_SEL3;R16C19_X02_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3882813 ] ,
          "attributes": {
            "ROUTING": "R16C19_OF1;;1;R16C19_I1MUX3;R16C19_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3882812 ] ,
          "attributes": {
            "ROUTING": "R16C19_OF5;;1;R16C19_I0MUX3;R16C19_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3882810 ] ,
          "attributes": {
            "ROUTING": "R16C21_OF1;;1;R16C21_I1MUX3;R16C21_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3882809 ] ,
          "attributes": {
            "ROUTING": "R16C21_OF5;;1;R16C21_I0MUX3;R16C21_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3882807 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3882805 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882804 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3882802 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882801 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882795 ] ,
          "attributes": {
            "ROUTING": "R18C20_F1;;1;R18C20_I1MUX0;R18C20_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882794 ] ,
          "attributes": {
            "ROUTING": "R18C20_F0;;1;R18C20_I0MUX0;R18C20_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882790 ] ,
          "attributes": {
            "ROUTING": "R18C20_F3;;1;R18C20_I1MUX2;R18C20_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882789 ] ,
          "attributes": {
            "ROUTING": "R18C20_F2;;1;R18C20_I0MUX2;R18C20_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 3882787 ] ,
          "attributes": {
            "ROUTING": "R18C20_OF0;;1;R18C20_I1MUX1;R18C20_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 3882786 ] ,
          "attributes": {
            "ROUTING": "R18C20_OF2;;1;R18C20_I0MUX1;R18C20_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3882784 ] ,
          "attributes": {
            "ROUTING": "R18C19_F4;;1;R18C19_E24;R18C19_F4_E240;1;R18C20_X03;R18C20_E241_X03;1;R18C20_SEL1;R18C20_X03_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3882783 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3882781 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882779 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882774 ] ,
          "attributes": {
            "ROUTING": "R17C19_F1;;1;R17C19_I1MUX0;R17C19_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882773 ] ,
          "attributes": {
            "ROUTING": "R17C19_F0;;1;R17C19_I0MUX0;R17C19_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882769 ] ,
          "attributes": {
            "ROUTING": "R17C19_F3;;1;R17C19_I1MUX2;R17C19_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882768 ] ,
          "attributes": {
            "ROUTING": "R17C19_F2;;1;R17C19_I0MUX2;R17C19_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882764 ] ,
          "attributes": {
            "ROUTING": "R18C18_F1;;1;R18C18_I1MUX0;R18C18_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882763 ] ,
          "attributes": {
            "ROUTING": "R18C18_F0;;1;R18C18_I0MUX0;R18C18_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882759 ] ,
          "attributes": {
            "ROUTING": "R18C18_F3;;1;R18C18_I1MUX2;R18C18_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882758 ] ,
          "attributes": {
            "ROUTING": "R18C18_F2;;1;R18C18_I0MUX2;R18C18_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3882756 ] ,
          "attributes": {
            "ROUTING": "R18C19_F2;;1;R18C19_W22;R18C19_F2_W220;1;R18C18_X01;R18C18_W221_X01;1;R18C18_SEL1;R18C18_X01_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3882755 ] ,
          "attributes": {
            "ROUTING": "R18C18_OF0;;1;R18C18_I1MUX1;R18C18_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3882754 ] ,
          "attributes": {
            "ROUTING": "R18C18_OF2;;1;R18C18_I0MUX1;R18C18_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882752 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882747 ] ,
          "attributes": {
            "ROUTING": "R17C18_F1;;1;R17C18_I1MUX0;R17C18_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882746 ] ,
          "attributes": {
            "ROUTING": "R17C18_F0;;1;R17C18_I0MUX0;R17C18_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[2]": {
          "hide_name": 0,
          "bits": [ 3882742 ] ,
          "attributes": {
            "ROUTING": "R18C18_X02;R18C18_W231_X02;1;R18C18_A1;R18C18_X02_A1;1;R17C19_W23;R17C19_S231_W230;1;R17C18_X02;R17C18_W231_X02;1;R17C18_C3;R17C18_X02_C3;1;R18C19_B2;R18C19_S232_B2;1;R18C18_X06;R18C18_W231_X06;1;R18C18_D3;R18C18_X06_D3;1;R18C19_E23;R18C19_S232_E230;1;R18C20_B3;R18C20_E231_B3;1;R17C19_X02;R17C19_S231_X02;1;R17C19_A1;R17C19_X02_A1;1;R16C19_OF3;;1;R16C19_S23;R16C19_OF3_S230;1;R18C19_W23;R18C19_S232_W230;1;R18C17_B1;R18C17_W232_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[1]": {
          "hide_name": 0,
          "bits": [ 3882738 ] ,
          "attributes": {
            "ROUTING": "R17C17_S21;R17C17_W212_S210;1;R18C17_B3;R18C17_S211_B3;1;R17C18_S21;R17C18_W211_S210;1;R18C18_B3;R18C18_S211_B3;1;R17C20_S20;R17C20_W201_S200;1;R18C20_D3;R18C20_S201_D3;1;R17C19_W21;R17C19_W202_W210;1;R17C18_B3;R17C18_W211_B3;1;R18C19_B4;R18C19_W232_B4;1;R16C21_S10;R16C21_OF3_S100;1;R17C21_W20;R17C21_S101_W200;1;R17C19_X05;R17C19_W202_X05;1;R17C19_B1;R17C19_X05_B1;1;R16C21_OF3;;1;R16C21_S23;R16C21_OF3_S230;1;R18C21_W23;R18C21_S232_W230;1;R18C20_X02;R18C20_W231_X02;1;R18C20_A1;R18C20_X02_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[0]": {
          "hide_name": 0,
          "bits": [ 3882734 ] ,
          "attributes": {
            "ROUTING": "R18C20_W27;R18C20_S271_W270;1;R18C18_A3;R18C18_W272_A3;1;R17C20_W27;R17C20_OF7_W270;1;R17C19_X08;R17C19_W271_X08;1;R17C19_D1;R17C19_X08_D1;1;R17C19_A3;R17C19_W131_A3;1;R17C17_S27;R17C17_W272_S270;1;R18C17_X04;R18C17_S271_X04;1;R18C17_B2;R18C17_X04_B2;1;R17C19_W27;R17C19_W131_W270;1;R17C18_A3;R17C18_W271_A3;1;R17C20_S27;R17C20_OF7_S270;1;R18C20_A3;R18C20_S271_A3;1;R17C20_OF7;;1;R17C20_W13;R17C20_OF7_W130;1;R17C19_S23;R17C19_W131_S230;1;R18C19_B3;R18C19_S231_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 3882728 ] ,
          "attributes": {
            "ROUTING": "R18C20_SEL2;R18C20_X05_SEL2;1;R17C19_SEL2;R17C19_E262_SEL2;1;R18C17_EW20;R18C17_F4_EW20;1;R18C18_E22;R18C18_E121_E220;1;R18C20_X05;R18C20_E222_X05;1;R18C20_SEL0;R18C20_X05_SEL0;1;R18C17_SN20;R18C17_F4_SN20;1;R17C17_E26;R17C17_N121_E260;1;R17C19_SEL0;R17C19_E262_SEL0;1;R17C18_X07;R17C18_E241_X07;1;R17C18_SEL0;R17C18_X07_SEL0;1;R18C17_N10;R18C17_F4_N100;1;R17C17_E24;R17C17_N101_E240;1;R18C18_SEL2;R18C18_X07_SEL2;1;R17C18_SEL2;R17C18_X07_SEL2;1;R18C17_F4;;1;R18C17_E24;R18C17_F4_E240;1;R18C18_X07;R18C18_E241_X07;1;R18C18_SEL0;R18C18_X07_SEL0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882726 ] ,
          "attributes": {
            "ROUTING": "R17C18_F3;;1;R17C18_I1MUX2;R17C18_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882725 ] ,
          "attributes": {
            "ROUTING": "R17C18_F2;;1;R17C18_I0MUX2;R17C18_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[5]": {
          "hide_name": 0,
          "bits": [ 3882723 ] ,
          "attributes": {
            "ROUTING": "R18C19_F1;;1;R18C19_EW20;R18C19_F1_EW20;1;R18C18_N26;R18C18_W121_N260;1;R17C18_SEL1;R17C18_N261_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3882722 ] ,
          "attributes": {
            "ROUTING": "R17C18_OF0;;1;R17C18_I1MUX1;R17C18_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3882721 ] ,
          "attributes": {
            "ROUTING": "R17C18_OF2;;1;R17C18_I0MUX1;R17C18_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3882719 ] ,
          "attributes": {
            "ROUTING": "R18C19_F3;;1;R18C19_E13;R18C19_F3_E130;1;R18C19_N26;R18C19_E130_N260;1;R17C19_SEL1;R17C19_N261_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882718 ] ,
          "attributes": {
            "ROUTING": "R17C19_OF0;;1;R17C19_I1MUX1;R17C19_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882717 ] ,
          "attributes": {
            "ROUTING": "R17C19_OF2;;1;R17C19_I0MUX1;R17C19_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3882715 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3882713 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882712 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3882710 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882709 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3882705 ] ,
          "attributes": {
            "ROUTING": "R13C18_F7;;1;R13C18_N13;R13C18_F7_N130;1;R13C18_C6;R13C18_N130_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[2]": {
          "hide_name": 0,
          "bits": [ 3882702 ] ,
          "attributes": {
            "ROUTING": "R17C21_W27;R17C21_N131_W270;1;R17C19_N27;R17C19_W272_N270;1;R16C19_X06;R16C19_N271_X06;1;R16C19_C5;R16C19_X06_C5;1;R17C20_A0;R17C20_W251_A0;1;R18C21_N13;R18C21_F1_N130;1;R17C21_N27;R17C21_N131_N270;1;R16C21_A1;R16C21_N271_A1;1;R17C19_X06;R17C19_W212_X06;1;R17C19_C5;R17C19_X06_C5;1;R16C20_A7;R16C20_N211_A7;1;R17C20_D2;R17C20_X08_D2;1;R17C20_X08;R17C20_W251_X08;1;R17C20_D3;R17C20_X08_D3;1;R17C20_A1;R17C20_W251_A1;1;R18C21_F1;;1;R18C21_SN10;R18C21_F1_SN10;1;R17C21_W25;R17C21_N111_W250;1;R17C21_W21;R17C21_N111_W210;1;R17C20_N21;R17C20_W211_N210;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[0]": {
          "hide_name": 0,
          "bits": [ 3882699 ] ,
          "attributes": {
            "ROUTING": "R17C20_A2;R17C20_X07_A2;1;R16C21_X07;R16C21_N222_X07;1;R16C21_A3;R16C21_X07_A3;1;R16C20_W20;R16C20_N202_W200;1;R16C19_X05;R16C19_W201_X05;1;R16C19_A5;R16C19_X05_A5;1;R17C20_X07;R17C20_N201_X07;1;R17C20_A3;R17C20_X07_A3;1;R18C21_N22;R18C21_F2_N220;1;R16C21_D1;R16C21_N222_D1;1;R17C20_W20;R17C20_N201_W200;1;R17C19_S20;R17C19_W201_S200;1;R17C19_A5;R17C19_S200_A5;1;R18C21_F2;;1;R18C21_W10;R18C21_F2_W100;1;R18C20_N20;R18C20_W101_N200;1;R16C20_X07;R16C20_N202_X07;1;R16C20_B6;R16C20_X07_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882695 ] ,
          "attributes": {
            "ROUTING": "R17C19_F5;;1;R17C19_I1MUX4;R17C19_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882694 ] ,
          "attributes": {
            "ROUTING": "R17C19_F4;;1;R17C19_I0MUX4;R17C19_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882690 ] ,
          "attributes": {
            "ROUTING": "R17C19_F7;;1;R17C19_I1MUX6;R17C19_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882689 ] ,
          "attributes": {
            "ROUTING": "R17C19_F6;;1;R17C19_I0MUX6;R17C19_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[5]": {
          "hide_name": 0,
          "bits": [ 3882686 ] ,
          "attributes": {
            "ROUTING": "R16C21_SEL2;R16C21_X06_SEL2;1;R16C21_SEL0;R16C21_X06_SEL0;1;R16C21_SEL6;R16C21_X06_SEL6;1;R16C19_X03;R16C19_W241_X03;1;R16C19_SEL5;R16C19_X03_SEL5;1;R14C20_SN10;R14C20_F4_SN10;1;R15C20_S21;R15C20_S111_S210;1;R17C20_X02;R17C20_S212_X02;1;R17C20_SEL3;R17C20_X02_SEL3;1;R16C20_E21;R16C20_S211_E210;1;R16C20_W24;R16C20_S242_W240;1;R17C20_W24;R17C20_S241_W240;1;R17C19_X03;R17C19_W241_X03;1;R17C19_SEL5;R17C19_X03_SEL5;1;R16C21_SEL4;R16C21_X06_SEL4;1;R16C19_SEL1;R16C19_X03_SEL1;1;R16C21_X06;R16C21_E211_X06;1;R14C20_F4;;1;R14C20_S24;R14C20_F4_S240;1;R16C20_S24;R16C20_S242_S240;1;R17C20_E24;R17C20_S241_E240;1;R17C21_SEL3;R17C21_E241_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882684 ] ,
          "attributes": {
            "ROUTING": "R17C19_OF4;;1;R17C19_I1MUX5;R17C19_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882683 ] ,
          "attributes": {
            "ROUTING": "R17C19_OF6;;1;R17C19_I0MUX5;R17C19_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[3]": {
          "hide_name": 0,
          "bits": [ 3882680 ] ,
          "attributes": {
            "ROUTING": "R17C20_C2;R17C20_W241_C2;1;R16C21_C1;R16C21_N241_C1;1;R17C21_N24;R17C21_N101_N240;1;R15C21_X03;R15C21_N242_X03;1;R15C21_B5;R15C21_X03_B5;1;R16C19_D5;R16C19_N241_D5;1;R17C21_W24;R17C21_N101_W240;1;R17C19_X07;R17C19_W242_X07;1;R17C19_D5;R17C19_X07_D5;1;R18C21_N10;R18C21_F3_N100;1;R17C20_C3;R17C20_W241_C3;1;R18C21_F3;;1;R17C19_N24;R17C19_W242_N240;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_1_S0[1]": {
          "hide_name": 0,
          "bits": [ 3882677 ] ,
          "attributes": {
            "ROUTING": "R16C21_X04;R16C21_E252_X04;1;R16C21_SEL3;R16C21_X04_SEL3;1;R16C19_S25;R16C19_E111_S250;1;R17C19_B5;R17C19_S251_B5;1;R16C19_B5;R16C19_E250_B5;1;R16C20_C7;R16C20_X06_C7;1;R16C19_E25;R16C19_E111_E250;1;R16C20_S25;R16C20_E251_S250;1;R17C20_X04;R17C20_S251_X04;1;R17C20_SEL7;R17C20_X04_SEL7;1;R16C20_X06;R16C20_E211_X06;1;R16C20_A6;R16C20_X06_A6;1;R16C18_F4;;1;R16C18_EW10;R16C18_F4_EW10;1;R16C19_E21;R16C19_E111_E210;1;R16C21_N21;R16C21_E212_N210;1;R15C21_A5;R15C21_N211_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3882674 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3882671 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882669 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1[0]": {
          "hide_name": 0,
          "bits": [ 3882666 ] ,
          "attributes": {
            "ROUTING": "R13C18_F6;;1;R13C18_X07;R13C18_F6_X07;1;R13C18_B1;R13C18_X07_B1;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882665 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3882662 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3882660 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1[2]": {
          "hide_name": 0,
          "bits": [ 3882659 ] ,
          "attributes": {
            "ROUTING": "R14C19_W23;R14C19_N131_W230;1;R14C18_N23;R14C18_W231_N230;1;R13C18_B3;R13C18_N231_B3;1;R15C19_F6;;1;R15C19_N13;R15C19_F6_N130;1;R14C19_B2;R14C19_N131_B2;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882657 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3882655 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882654 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3882652 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3882650 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882648 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882643 ] ,
          "attributes": {
            "ROUTING": "R14C17_F1;;1;R14C17_I1MUX0;R14C17_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882642 ] ,
          "attributes": {
            "ROUTING": "R14C17_F0;;1;R14C17_I0MUX0;R14C17_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882638 ] ,
          "attributes": {
            "ROUTING": "R14C17_F3;;1;R14C17_I1MUX2;R14C17_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882637 ] ,
          "attributes": {
            "ROUTING": "R14C17_F2;;1;R14C17_I0MUX2;R14C17_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882635 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882630 ] ,
          "attributes": {
            "ROUTING": "R13C16_F1;;1;R13C16_I1MUX0;R13C16_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882629 ] ,
          "attributes": {
            "ROUTING": "R13C16_F0;;1;R13C16_I0MUX0;R13C16_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882625 ] ,
          "attributes": {
            "ROUTING": "R13C16_F3;;1;R13C16_I1MUX2;R13C16_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882624 ] ,
          "attributes": {
            "ROUTING": "R13C16_F2;;1;R13C16_I0MUX2;R13C16_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[5]": {
          "hide_name": 0,
          "bits": [ 3882622 ] ,
          "attributes": {
            "ROUTING": "R13C17_F1;;1;R13C17_N13;R13C17_F1_N130;1;R13C17_W24;R13C17_N130_W240;1;R13C16_X03;R13C16_W241_X03;1;R13C16_SEL1;R13C16_X03_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3882621 ] ,
          "attributes": {
            "ROUTING": "R13C16_OF0;;1;R13C16_I1MUX1;R13C16_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3882620 ] ,
          "attributes": {
            "ROUTING": "R13C16_OF2;;1;R13C16_I0MUX1;R13C16_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3882618 ] ,
          "attributes": {
            "ROUTING": "R13C17_F3;;1;R13C17_S23;R13C17_F3_S230;1;R14C17_X02;R14C17_S231_X02;1;R14C17_SEL1;R14C17_X02_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882617 ] ,
          "attributes": {
            "ROUTING": "R14C17_OF0;;1;R14C17_I1MUX1;R14C17_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882616 ] ,
          "attributes": {
            "ROUTING": "R14C17_OF2;;1;R14C17_I0MUX1;R14C17_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3882614 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3882612 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882611 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3882609 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882608 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882604 ] ,
          "attributes": {
            "ROUTING": "R14C18_F1;;1;R14C18_I1MUX0;R14C18_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882603 ] ,
          "attributes": {
            "ROUTING": "R14C18_F0;;1;R14C18_I0MUX0;R14C18_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882599 ] ,
          "attributes": {
            "ROUTING": "R14C18_F3;;1;R14C18_I1MUX2;R14C18_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882598 ] ,
          "attributes": {
            "ROUTING": "R14C18_F2;;1;R14C18_I0MUX2;R14C18_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3882596 ] ,
          "attributes": {
            "ROUTING": "R15C17_SEL5;R15C17_S261_SEL5;1;R14C18_X01;R14C18_E221_X01;1;R14C18_SEL1;R14C18_X01_SEL1;1;R14C17_E22;R14C17_S121_E220;1;R13C17_F2;;1;R14C17_S26;R14C17_S121_S260;1;R13C17_SN20;R13C17_F2_SN20;1;R15C17_SEL1;R15C17_S261_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882595 ] ,
          "attributes": {
            "ROUTING": "R14C18_OF0;;1;R14C18_I1MUX1;R14C18_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882594 ] ,
          "attributes": {
            "ROUTING": "R14C18_OF2;;1;R14C18_I0MUX1;R14C18_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882591 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882586 ] ,
          "attributes": {
            "ROUTING": "R12C17_F1;;1;R12C17_I1MUX0;R12C17_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882585 ] ,
          "attributes": {
            "ROUTING": "R12C17_F0;;1;R12C17_I0MUX0;R12C17_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882581 ] ,
          "attributes": {
            "ROUTING": "R12C17_F3;;1;R12C17_I1MUX2;R12C17_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882580 ] ,
          "attributes": {
            "ROUTING": "R12C17_F2;;1;R12C17_I0MUX2;R12C17_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882578 ] ,
          "attributes": {
            "ROUTING": "R12C17_OF0;;1;R12C17_I1MUX1;R12C17_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882577 ] ,
          "attributes": {
            "ROUTING": "R12C17_OF2;;1;R12C17_I0MUX1;R12C17_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[1]": {
          "hide_name": 0,
          "bits": [ 3882571 ] ,
          "attributes": {
            "ROUTING": "R13C18_C7;R13C18_X06_C7;1;R15C17_N21;R15C17_W212_N210;1;R13C17_W21;R13C17_N212_W210;1;R13C16_B3;R13C16_W211_B3;1;R13C18_X06;R13C18_W211_X06;1;R13C18_A6;R13C18_X06_A6;1;R15C19_W21;R15C19_N212_W210;1;R15C17_B3;R15C17_W212_B3;1;R12C17_A0;R12C17_X02_A0;1;R12C17_W21;R12C17_W212_W210;1;R12C16_B3;R12C16_W211_B3;1;R12C17_D4;R12C17_X02_D4;1;R14C17_B1;R14C17_W212_B1;1;R12C17_A1;R12C17_X02_A1;1;R13C19_W21;R13C19_N212_W210;1;R13C17_B4;R13C17_W212_B4;1;R13C19_N21;R13C19_N212_N210;1;R12C19_W21;R12C19_N211_W210;1;R12C17_X02;R12C17_W212_X02;1;R12C17_D5;R12C17_X02_D5;1;R17C19_OF1;;1;R17C19_N21;R17C19_OF1_N210;1;R15C19_N21;R15C19_N212_N210;1;R14C19_W21;R14C19_N211_W210;1;R14C18_B3;R14C18_W211_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[2]": {
          "hide_name": 0,
          "bits": [ 3882567 ] ,
          "attributes": {
            "ROUTING": "R15C17_D3;R15C17_X03_D3;1;R17C18_W10;R17C18_OF1_W100;1;R17C17_N24;R17C17_W101_N240;1;R15C17_X03;R15C17_N242_X03;1;R15C17_A1;R15C17_X03_A1;1;R14C18_X08;R14C18_N211_X08;1;R14C18_D3;R14C18_X08_D3;1;R13C18_X05;R13C18_N242_X05;1;R13C18_B7;R13C18_X05_B7;1;R13C18_W24;R13C18_N242_W240;1;R13C16_C3;R13C16_W242_C3;1;R14C18_X03;R14C18_N241_X03;1;R14C18_A1;R14C18_X03_A1;1;R13C16_N21;R13C16_W212_N210;1;R12C16_B1;R12C16_N211_B1;1;R15C18_N24;R15C18_N212_N240;1;R14C18_W24;R14C18_N241_W240;1;R14C17_X03;R14C17_W241_X03;1;R14C17_A1;R14C17_X03_A1;1;R13C18_W21;R13C18_N212_W210;1;R13C17_B2;R13C17_W211_B2;1;R12C17_C4;R12C17_W241_C4;1;R17C18_OF1;;1;R17C18_N21;R17C18_OF1_N210;1;R15C18_N21;R15C18_N212_N210;1;R13C18_N24;R13C18_N212_N240;1;R12C18_W24;R12C18_N241_W240;1;R12C17_C5;R12C17_W241_C5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[0]": {
          "hide_name": 0,
          "bits": [ 3882563 ] ,
          "attributes": {
            "ROUTING": "R15C18_W21;R15C18_N211_W210;1;R15C17_X02;R15C17_W211_X02;1;R15C17_A3;R15C17_X02_A3;1;R12C17_A4;R12C17_N212_A4;1;R12C17_A5;R12C17_N212_A5;1;R14C17_X06;R14C17_W211_X06;1;R14C17_D1;R14C17_X06_D1;1;R14C17_A3;R14C17_N210_A3;1;R13C16_X02;R13C16_N211_X02;1;R13C16_A3;R13C16_X02_A3;1;R14C16_N21;R14C16_W212_N210;1;R12C16_B2;R12C16_N212_B2;1;R14C18_N21;R14C18_N212_N210;1;R13C18_A7;R13C18_N211_A7;1;R14C18_X02;R14C18_N212_X02;1;R14C18_A3;R14C18_X02_A3;1;R18C18_OF1;;1;R18C18_N21;R18C18_OF1_N210;1;R16C18_N21;R16C18_N212_N210;1;R14C18_W21;R14C18_N212_W210;1;R14C17_N21;R14C17_W211_N210;1;R13C17_B3;R13C17_N211_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882560 ] ,
          "attributes": {
            "ROUTING": "R12C17_F5;;1;R12C17_I1MUX4;R12C17_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882559 ] ,
          "attributes": {
            "ROUTING": "R12C17_F4;;1;R12C17_I0MUX4;R12C17_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882555 ] ,
          "attributes": {
            "ROUTING": "R12C17_F7;;1;R12C17_I1MUX6;R12C17_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882554 ] ,
          "attributes": {
            "ROUTING": "R12C17_F6;;1;R12C17_I0MUX6;R12C17_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882552 ] ,
          "attributes": {
            "ROUTING": "R12C17_OF4;;1;R12C17_I1MUX5;R12C17_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882551 ] ,
          "attributes": {
            "ROUTING": "R12C17_OF6;;1;R12C17_I0MUX5;R12C17_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3882549 ] ,
          "attributes": {
            "ROUTING": "R12C17_OF1;;1;R12C17_I1MUX3;R12C17_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3882548 ] ,
          "attributes": {
            "ROUTING": "R12C17_OF5;;1;R12C17_I0MUX3;R12C17_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882544 ] ,
          "attributes": {
            "ROUTING": "R12C18_F1;;1;R12C18_I1MUX0;R12C18_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882543 ] ,
          "attributes": {
            "ROUTING": "R12C18_F0;;1;R12C18_I0MUX0;R12C18_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882539 ] ,
          "attributes": {
            "ROUTING": "R12C18_F3;;1;R12C18_I1MUX2;R12C18_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882538 ] ,
          "attributes": {
            "ROUTING": "R12C18_F2;;1;R12C18_I0MUX2;R12C18_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882536 ] ,
          "attributes": {
            "ROUTING": "R12C18_OF0;;1;R12C18_I1MUX1;R12C18_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882535 ] ,
          "attributes": {
            "ROUTING": "R12C18_OF2;;1;R12C18_I0MUX1;R12C18_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882531 ] ,
          "attributes": {
            "ROUTING": "R12C18_F5;;1;R12C18_I1MUX4;R12C18_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882530 ] ,
          "attributes": {
            "ROUTING": "R12C18_F4;;1;R12C18_I0MUX4;R12C18_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3882526 ] ,
          "attributes": {
            "ROUTING": "R12C17_SEL4;R12C17_X06_SEL4;1;R12C17_SEL6;R12C17_X06_SEL6;1;R12C18_SEL0;R12C18_X08_SEL0;1;R12C17_SEL2;R12C17_X06_SEL2;1;R12C18_SEL2;R12C18_X08_SEL2;1;R13C18_EW10;R13C18_F1_EW10;1;R13C17_N25;R13C17_W111_N250;1;R12C17_X06;R12C17_N251_X06;1;R12C17_SEL0;R12C17_X06_SEL0;1;R12C18_SEL4;R12C18_X08_SEL4;1;R13C18_F1;;1;R13C18_N21;R13C18_F1_N210;1;R12C18_X08;R12C18_N211_X08;1;R12C18_SEL6;R12C18_X08_SEL6;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882524 ] ,
          "attributes": {
            "ROUTING": "R12C18_F7;;1;R12C18_I1MUX6;R12C18_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882523 ] ,
          "attributes": {
            "ROUTING": "R12C18_F6;;1;R12C18_I0MUX6;R12C18_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 3882518 ] ,
          "attributes": {
            "ROUTING": "R13C16_SEL2;R13C16_X05_SEL2;1;R12C18_SEL1;R12C18_X03_SEL1;1;R15C17_SEL2;R15C17_X05_SEL2;1;R14C17_SEL2;R14C17_X05_SEL2;1;R12C17_SEL1;R12C17_X03_SEL1;1;R12C18_S24;R12C18_E242_S240;1;R13C18_D6;R13C18_S241_D6;1;R14C18_SEL0;R14C18_X07_SEL0;1;R12C16_S24;R12C16_F4_S240;1;R13C16_X05;R13C16_S241_X05;1;R13C16_SEL0;R13C16_X05_SEL0;1;R12C18_X03;R12C18_E242_X03;1;R12C18_SEL5;R12C18_X03_SEL5;1;R15C17_SEL0;R15C17_X05_SEL0;1;R14C17_X05;R14C17_S242_X05;1;R14C17_SEL0;R14C17_X05_SEL0;1;R15C17_SEL6;R15C17_X05_SEL6;1;R14C17_E24;R14C17_S242_E240;1;R14C18_X07;R14C18_E241_X07;1;R14C18_SEL2;R14C18_X07_SEL2;1;R12C16_E10;R12C16_F4_E100;1;R12C17_S24;R12C17_E101_S240;1;R14C17_S24;R14C17_S242_S240;1;R15C17_X05;R15C17_S241_X05;1;R15C17_SEL4;R15C17_X05_SEL4;1;R12C16_F4;;1;R12C16_E24;R12C16_F4_E240;1;R12C17_X03;R12C17_E241_X03;1;R12C17_SEL5;R12C17_X03_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882516 ] ,
          "attributes": {
            "ROUTING": "R12C18_OF4;;1;R12C18_I1MUX5;R12C18_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882515 ] ,
          "attributes": {
            "ROUTING": "R12C18_OF6;;1;R12C18_I0MUX5;R12C18_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3882513 ] ,
          "attributes": {
            "ROUTING": "R13C17_N24;R13C17_F4_N240;1;R12C17_SEL3;R12C17_N241_SEL3;1;R13C17_E13;R13C17_F4_E130;1;R13C18_B6;R13C18_E131_B6;1;R13C17_F4;;1;R13C17_N10;R13C17_F4_N100;1;R12C17_E24;R12C17_N101_E240;1;R12C18_SEL3;R12C18_E241_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3882511 ] ,
          "attributes": {
            "ROUTING": "R12C18_OF1;;1;R12C18_I1MUX3;R12C18_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3882510 ] ,
          "attributes": {
            "ROUTING": "R12C18_OF5;;1;R12C18_I0MUX3;R12C18_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3882508 ] ,
          "attributes": {
            "ROUTING": "R12C17_OF3;;1;R12C17_I1MUX7;R12C17_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3882507 ] ,
          "attributes": {
            "ROUTING": "R12C18_OF3;;1;R12C17_I0MUX7;R12C17_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3882504 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3882502 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882501 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3882499 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882498 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3882496 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3882494 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882492 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882487 ] ,
          "attributes": {
            "ROUTING": "R15C15_F1;;1;R15C15_I1MUX0;R15C15_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882486 ] ,
          "attributes": {
            "ROUTING": "R15C15_F0;;1;R15C15_I0MUX0;R15C15_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882482 ] ,
          "attributes": {
            "ROUTING": "R15C15_F3;;1;R15C15_I1MUX2;R15C15_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882481 ] ,
          "attributes": {
            "ROUTING": "R15C15_F2;;1;R15C15_I0MUX2;R15C15_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882477 ] ,
          "attributes": {
            "ROUTING": "R16C16_F1;;1;R16C16_I1MUX0;R16C16_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882476 ] ,
          "attributes": {
            "ROUTING": "R16C16_F0;;1;R16C16_I0MUX0;R16C16_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3882474 ] ,
          "attributes": {
            "ROUTING": "R15C16_X04;R15C16_W252_X04;1;R15C16_B3;R15C16_X04_B3;1;R15C16_W25;R15C16_W252_W250;1;R15C15_A3;R15C15_W251_A3;1;R15C18_S25;R15C18_S111_S250;1;R16C18_W25;R16C18_S251_W250;1;R14C18_SN10;R14C18_OF1_SN10;1;R15C18_W25;R15C18_S111_W250;1;R15C16_W20;R15C16_W252_W200;1;R15C15_D1;R15C15_W201_D1;1;R16C16_A3;R16C16_W252_A3;1;R14C18_OF1;;1;R14C18_S21;R14C18_OF1_S210;1;R16C18_W21;R16C18_S212_W210;1;R16C16_W21;R16C16_W212_W210;1;R16C15_B2;R16C15_W211_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882470 ] ,
          "attributes": {
            "ROUTING": "R16C16_F3;;1;R16C16_I1MUX2;R16C16_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882469 ] ,
          "attributes": {
            "ROUTING": "R16C16_F2;;1;R16C16_I0MUX2;R16C16_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3882467 ] ,
          "attributes": {
            "ROUTING": "R15C16_F1;;1;R15C16_S21;R15C16_F1_S210;1;R16C16_X02;R16C16_S211_X02;1;R16C16_SEL1;R16C16_X02_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3882466 ] ,
          "attributes": {
            "ROUTING": "R16C16_OF0;;1;R16C16_I1MUX1;R16C16_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3882465 ] ,
          "attributes": {
            "ROUTING": "R16C16_OF2;;1;R16C16_I0MUX1;R16C16_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3882463 ] ,
          "attributes": {
            "ROUTING": "R15C16_F3;;1;R15C16_W23;R15C16_F3_W230;1;R15C15_X02;R15C15_W231_X02;1;R15C15_SEL1;R15C15_X02_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882462 ] ,
          "attributes": {
            "ROUTING": "R15C15_OF0;;1;R15C15_I1MUX1;R15C15_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882461 ] ,
          "attributes": {
            "ROUTING": "R15C15_OF2;;1;R15C15_I0MUX1;R15C15_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3882457 ] ,
          "attributes": {
            "ROUTING": "R15C16_F2;;1;R15C16_S22;R15C16_F2_S220;1;R16C16_X07;R16C16_S221_X07;1;R16C16_SEL4;R16C16_X07_SEL4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882456 ] ,
          "attributes": {
            "ROUTING": "R16C16_F5;;1;R16C16_I1MUX4;R16C16_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882455 ] ,
          "attributes": {
            "ROUTING": "R16C16_F4;;1;R16C16_I0MUX4;R16C16_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3882453 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3882451 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882450 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3882448 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882447 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882444 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882439 ] ,
          "attributes": {
            "ROUTING": "R17C16_F1;;1;R17C16_I1MUX0;R17C16_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882438 ] ,
          "attributes": {
            "ROUTING": "R17C16_F0;;1;R17C16_I0MUX0;R17C16_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882434 ] ,
          "attributes": {
            "ROUTING": "R17C16_F3;;1;R17C16_I1MUX2;R17C16_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882433 ] ,
          "attributes": {
            "ROUTING": "R17C16_F2;;1;R17C16_I0MUX2;R17C16_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882429 ] ,
          "attributes": {
            "ROUTING": "R18C15_F1;;1;R18C15_I1MUX0;R18C15_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882428 ] ,
          "attributes": {
            "ROUTING": "R18C15_F0;;1;R18C15_I0MUX0;R18C15_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882424 ] ,
          "attributes": {
            "ROUTING": "R18C15_F3;;1;R18C15_I1MUX2;R18C15_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882423 ] ,
          "attributes": {
            "ROUTING": "R18C15_F2;;1;R18C15_I0MUX2;R18C15_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3882421 ] ,
          "attributes": {
            "ROUTING": "R18C16_F2;;1;R18C16_W22;R18C16_F2_W220;1;R18C15_X01;R18C15_W221_X01;1;R18C15_SEL1;R18C15_X01_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3882420 ] ,
          "attributes": {
            "ROUTING": "R18C15_OF0;;1;R18C15_I1MUX1;R18C15_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3882419 ] ,
          "attributes": {
            "ROUTING": "R18C15_OF2;;1;R18C15_I0MUX1;R18C15_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3882417 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882412 ] ,
          "attributes": {
            "ROUTING": "R20C15_F1;;1;R20C15_I1MUX0;R20C15_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882411 ] ,
          "attributes": {
            "ROUTING": "R20C15_F0;;1;R20C15_I0MUX0;R20C15_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882407 ] ,
          "attributes": {
            "ROUTING": "R20C15_F3;;1;R20C15_I1MUX2;R20C15_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882406 ] ,
          "attributes": {
            "ROUTING": "R20C15_F2;;1;R20C15_I0MUX2;R20C15_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[5]": {
          "hide_name": 0,
          "bits": [ 3882404 ] ,
          "attributes": {
            "ROUTING": "R18C16_F1;;1;R18C16_EW20;R18C16_F1_EW20;1;R18C15_S22;R18C15_W121_S220;1;R20C15_X03;R20C15_S222_X03;1;R20C15_SEL1;R20C15_X03_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3882403 ] ,
          "attributes": {
            "ROUTING": "R20C15_OF0;;1;R20C15_I1MUX1;R20C15_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3882402 ] ,
          "attributes": {
            "ROUTING": "R20C15_OF2;;1;R20C15_I0MUX1;R20C15_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3882400 ] ,
          "attributes": {
            "ROUTING": "R18C16_F3;;1;R18C16_N23;R18C16_F3_N230;1;R17C16_X02;R17C16_N231_X02;1;R17C16_SEL1;R17C16_X02_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882399 ] ,
          "attributes": {
            "ROUTING": "R17C16_OF0;;1;R17C16_I1MUX1;R17C16_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882398 ] ,
          "attributes": {
            "ROUTING": "R17C16_OF2;;1;R17C16_I0MUX1;R17C16_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3882396 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3882394 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882393 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3882391 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882390 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3882388 ] ,
          "attributes": {
            "ROUTING": "R17C14_SEL6;R17C14_X07_SEL6;1;R17C14_SEL2;R17C14_X07_SEL2;1;R17C14_SEL0;R17C14_X07_SEL0;1;R16C14_S22;R16C14_F2_S220;1;R17C14_X07;R17C14_S221_X07;1;R17C14_SEL4;R17C14_X07_SEL4;1;R16C14_F2;;1;R16C14_W22;R16C14_F2_W220;1;R16C13_X01;R16C13_W221_X01;1;R16C13_SEL1;R16C13_X01_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882386 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3882383 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882378 ] ,
          "attributes": {
            "ROUTING": "R15C15_F5;;1;R15C15_I1MUX4;R15C15_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882377 ] ,
          "attributes": {
            "ROUTING": "R15C15_F4;;1;R15C15_I0MUX4;R15C15_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882373 ] ,
          "attributes": {
            "ROUTING": "R15C15_F7;;1;R15C15_I1MUX6;R15C15_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882372 ] ,
          "attributes": {
            "ROUTING": "R15C15_F6;;1;R15C15_I0MUX6;R15C15_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3882370 ] ,
          "attributes": {
            "ROUTING": "R16C14_F1;;1;R16C14_EW20;R16C14_F1_EW20;1;R16C15_N26;R16C15_E121_N260;1;R15C15_SEL5;R15C15_N261_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882369 ] ,
          "attributes": {
            "ROUTING": "R15C15_OF4;;1;R15C15_I1MUX5;R15C15_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882368 ] ,
          "attributes": {
            "ROUTING": "R15C15_OF6;;1;R15C15_I0MUX5;R15C15_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3882366 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3882364 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882363 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3882360 ] ,
          "attributes": {
            "ROUTING": "R16C14_W10;R16C14_F3_W100;1;R16C13_S24;R16C13_W101_S240;1;R17C13_E24;R17C13_S241_E240;1;R17C14_SEL3;R17C14_E241_SEL3;1;R17C15_X01;R17C15_S201_X01;1;R16C15_S20;R16C15_E101_S200;1;R17C15_SEL3;R17C15_X01_SEL3;1;R16C14_F3;;1;R16C14_E10;R16C14_F3_E100;1;R16C15_D6;R16C15_E101_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3882358 ] ,
          "attributes": {
            "ROUTING": "R16C15_F7;;1;R16C15_X08;R16C15_F7_X08;1;R16C15_B6;R16C15_X08_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3882356 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3882354 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1[2]": {
          "hide_name": 0,
          "bits": [ 3882353 ] ,
          "attributes": {
            "ROUTING": "R16C17_X03;R16C17_E262_X03;1;R16C17_B3;R16C17_X03_B3;1;R16C15_F6;;1;R16C15_E26;R16C15_F6_E260;1;R16C17_E26;R16C17_E262_E260;1;R16C19_N26;R16C19_E262_N260;1;R15C19_X03;R15C19_N261_X03;1;R15C19_B4;R15C19_X03_B4;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882352 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3882349 ] ,
          "attributes": {
            "ROUTING": "R15C19_F3;;1;R15C19_E23;R15C19_F3_E230;1;R15C20_X02;R15C20_E231_X02;1;R15C20_SEL1;R15C20_X02_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1[1]": {
          "hide_name": 0,
          "bits": [ 3882348 ] ,
          "attributes": {
            "ROUTING": "R16C15_E21;R16C15_E212_E210;1;R16C17_B2;R16C17_E212_B2;1;R15C19_W24;R15C19_N241_W240;1;R15C19_B3;R15C19_W240_B3;1;R16C17_E24;R16C17_E242_E240;1;R16C19_N24;R16C19_E242_N240;1;R15C20_X07;R15C20_N201_X07;1;R15C20_A3;R15C20_X07_A3;1;R16C13_OF1;;1;R16C13_E21;R16C13_OF1_E210;1;R16C15_E24;R16C15_E212_E240;1;R16C17_E25;R16C17_E242_E250;1;R16C19_E20;R16C19_E252_E200;1;R16C20_N20;R16C20_E201_N200;1;R15C20_D1;R15C20_N201_D1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3882346 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882344 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882341 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3882334 ] ,
          "attributes": {
            "ROUTING": "R15C19_F2;;1;R15C19_E22;R15C19_F2_E220;1;R15C20_X05;R15C20_E221_X05;1;R15C20_SEL4;R15C20_X05_SEL4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3882333 ] ,
          "attributes": {
            "ROUTING": "R15C20_F5;;1;R15C20_I1MUX4;R15C20_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3882332 ] ,
          "attributes": {
            "ROUTING": "R15C20_F4;;1;R15C20_I0MUX4;R15C20_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3882330 ] ,
          "attributes": {
            "ROUTING": "R15C19_F1;;1;R15C19_E13;R15C19_F1_E130;1;R15C19_E26;R15C19_E130_E260;1;R15C20_SEL6;R15C20_E261_SEL6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882329 ] ,
          "attributes": {
            "ROUTING": "R15C20_F7;;1;R15C20_I1MUX6;R15C20_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882328 ] ,
          "attributes": {
            "ROUTING": "R15C20_F6;;1;R15C20_I0MUX6;R15C20_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3882326 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3882324 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882323 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3882321 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882320 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882317 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882312 ] ,
          "attributes": {
            "ROUTING": "R16C22_F1;;1;R16C22_I1MUX0;R16C22_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882311 ] ,
          "attributes": {
            "ROUTING": "R16C22_F0;;1;R16C22_I0MUX0;R16C22_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882307 ] ,
          "attributes": {
            "ROUTING": "R16C22_F3;;1;R16C22_I1MUX2;R16C22_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882306 ] ,
          "attributes": {
            "ROUTING": "R16C22_F2;;1;R16C22_I0MUX2;R16C22_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882302 ] ,
          "attributes": {
            "ROUTING": "R15C21_F1;;1;R15C21_I1MUX0;R15C21_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882301 ] ,
          "attributes": {
            "ROUTING": "R15C21_F0;;1;R15C21_I0MUX0;R15C21_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882297 ] ,
          "attributes": {
            "ROUTING": "R15C21_F3;;1;R15C21_I1MUX2;R15C21_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882296 ] ,
          "attributes": {
            "ROUTING": "R15C21_F2;;1;R15C21_I0MUX2;R15C21_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3882294 ] ,
          "attributes": {
            "ROUTING": "R15C22_F2;;1;R15C22_W22;R15C22_F2_W220;1;R15C21_X01;R15C21_W221_X01;1;R15C21_SEL1;R15C21_X01_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3882293 ] ,
          "attributes": {
            "ROUTING": "R15C21_OF0;;1;R15C21_I1MUX1;R15C21_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3882292 ] ,
          "attributes": {
            "ROUTING": "R15C21_OF2;;1;R15C21_I0MUX1;R15C21_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0_ALU_SUM_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3882290 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882285 ] ,
          "attributes": {
            "ROUTING": "R14C22_F1;;1;R14C22_I1MUX0;R14C22_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882284 ] ,
          "attributes": {
            "ROUTING": "R14C22_F0;;1;R14C22_I0MUX0;R14C22_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882280 ] ,
          "attributes": {
            "ROUTING": "R14C22_F3;;1;R14C22_I1MUX2;R14C22_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882279 ] ,
          "attributes": {
            "ROUTING": "R14C22_F2;;1;R14C22_I0MUX2;R14C22_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[5]": {
          "hide_name": 0,
          "bits": [ 3882277 ] ,
          "attributes": {
            "ROUTING": "R15C22_F1;;1;R15C22_N21;R15C22_F1_N210;1;R14C22_X02;R14C22_N211_X02;1;R14C22_SEL1;R14C22_X02_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3882276 ] ,
          "attributes": {
            "ROUTING": "R14C22_OF0;;1;R14C22_I1MUX1;R14C22_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3882275 ] ,
          "attributes": {
            "ROUTING": "R14C22_OF2;;1;R14C22_I0MUX1;R14C22_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3882273 ] ,
          "attributes": {
            "ROUTING": "R15C22_F3;;1;R15C22_S23;R15C22_F3_S230;1;R16C22_X02;R16C22_S231_X02;1;R16C22_SEL1;R16C22_X02_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882272 ] ,
          "attributes": {
            "ROUTING": "R16C22_OF0;;1;R16C22_I1MUX1;R16C22_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882271 ] ,
          "attributes": {
            "ROUTING": "R16C22_OF2;;1;R16C22_I0MUX1;R16C22_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3882269 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3882267 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882266 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3882264 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882263 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3882260 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882255 ] ,
          "attributes": {
            "ROUTING": "R18C23_F1;;1;R18C23_I1MUX0;R18C23_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882254 ] ,
          "attributes": {
            "ROUTING": "R18C23_F0;;1;R18C23_I0MUX0;R18C23_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882250 ] ,
          "attributes": {
            "ROUTING": "R18C23_F3;;1;R18C23_I1MUX2;R18C23_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882249 ] ,
          "attributes": {
            "ROUTING": "R18C23_F2;;1;R18C23_I0MUX2;R18C23_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882245 ] ,
          "attributes": {
            "ROUTING": "R17C24_F1;;1;R17C24_I1MUX0;R17C24_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882244 ] ,
          "attributes": {
            "ROUTING": "R17C24_F0;;1;R17C24_I0MUX0;R17C24_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882240 ] ,
          "attributes": {
            "ROUTING": "R17C24_F3;;1;R17C24_I1MUX2;R17C24_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882239 ] ,
          "attributes": {
            "ROUTING": "R17C24_F2;;1;R17C24_I0MUX2;R17C24_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3882237 ] ,
          "attributes": {
            "ROUTING": "R17C24_OF0;;1;R17C24_I1MUX1;R17C24_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3882236 ] ,
          "attributes": {
            "ROUTING": "R17C24_OF2;;1;R17C24_I0MUX1;R17C24_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882234 ] ,
          "attributes": {
            "ROUTING": "R18C23_OF0;;1;R18C23_I1MUX1;R18C23_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882233 ] ,
          "attributes": {
            "ROUTING": "R18C23_OF2;;1;R18C23_I0MUX1;R18C23_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882229 ] ,
          "attributes": {
            "ROUTING": "R17C23_F1;;1;R17C23_I1MUX0;R17C23_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882228 ] ,
          "attributes": {
            "ROUTING": "R17C23_F0;;1;R17C23_I0MUX0;R17C23_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882224 ] ,
          "attributes": {
            "ROUTING": "R17C23_F3;;1;R17C23_I1MUX2;R17C23_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882223 ] ,
          "attributes": {
            "ROUTING": "R17C23_F2;;1;R17C23_I0MUX2;R17C23_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882221 ] ,
          "attributes": {
            "ROUTING": "R17C23_OF0;;1;R17C23_I1MUX1;R17C23_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882220 ] ,
          "attributes": {
            "ROUTING": "R17C23_OF2;;1;R17C23_I0MUX1;R17C23_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882216 ] ,
          "attributes": {
            "ROUTING": "R17C23_F5;;1;R17C23_I1MUX4;R17C23_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882215 ] ,
          "attributes": {
            "ROUTING": "R17C23_F4;;1;R17C23_I0MUX4;R17C23_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3882211 ] ,
          "attributes": {
            "ROUTING": "R17C23_SEL2;R17C23_X07_SEL2;1;R16C23_SN20;R16C23_F2_SN20;1;R17C23_E22;R17C23_S121_E220;1;R17C24_X01;R17C24_E221_X01;1;R17C24_SEL1;R17C24_X01_SEL1;1;R17C23_SEL4;R17C23_X07_SEL4;1;R17C23_SEL6;R17C23_X07_SEL6;1;R16C23_F2;;1;R16C23_S22;R16C23_F2_S220;1;R17C23_X07;R17C23_S221_X07;1;R17C23_SEL0;R17C23_X07_SEL0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882210 ] ,
          "attributes": {
            "ROUTING": "R17C23_F7;;1;R17C23_I1MUX6;R17C23_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882209 ] ,
          "attributes": {
            "ROUTING": "R17C23_F6;;1;R17C23_I0MUX6;R17C23_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882207 ] ,
          "attributes": {
            "ROUTING": "R17C23_OF4;;1;R17C23_I1MUX5;R17C23_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882206 ] ,
          "attributes": {
            "ROUTING": "R17C23_OF6;;1;R17C23_I0MUX5;R17C23_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3882204 ] ,
          "attributes": {
            "ROUTING": "R17C23_X02;R17C23_S211_X02;1;R17C23_SEL3;R17C23_X02_SEL3;1;R16C23_F1;;1;R16C23_S21;R16C23_F1_S210;1;R18C23_X04;R18C23_S212_X04;1;R18C23_SEL1;R18C23_X04_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3882203 ] ,
          "attributes": {
            "ROUTING": "R17C23_OF1;;1;R17C23_I1MUX3;R17C23_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3882202 ] ,
          "attributes": {
            "ROUTING": "R17C23_OF5;;1;R17C23_I0MUX3;R17C23_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882200 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882195 ] ,
          "attributes": {
            "ROUTING": "R17C24_F5;;1;R17C24_I1MUX4;R17C24_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882194 ] ,
          "attributes": {
            "ROUTING": "R17C24_F4;;1;R17C24_I0MUX4;R17C24_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882190 ] ,
          "attributes": {
            "ROUTING": "R17C24_F7;;1;R17C24_I1MUX6;R17C24_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882189 ] ,
          "attributes": {
            "ROUTING": "R17C24_F6;;1;R17C24_I0MUX6;R17C24_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3882187 ] ,
          "attributes": {
            "ROUTING": "R16C23_F3;;1;R16C23_EW20;R16C23_F3_EW20;1;R16C24_S26;R16C24_E121_S260;1;R17C24_SEL5;R17C24_S261_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882186 ] ,
          "attributes": {
            "ROUTING": "R17C24_OF4;;1;R17C24_I1MUX5;R17C24_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882185 ] ,
          "attributes": {
            "ROUTING": "R17C24_OF6;;1;R17C24_I0MUX5;R17C24_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3882183 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3882181 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882180 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3882178 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882177 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3882174 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3882171 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882166 ] ,
          "attributes": {
            "ROUTING": "R18C24_F5;;1;R18C24_I1MUX4;R18C24_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882165 ] ,
          "attributes": {
            "ROUTING": "R18C24_F4;;1;R18C24_I0MUX4;R18C24_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882161 ] ,
          "attributes": {
            "ROUTING": "R18C24_F7;;1;R18C24_I1MUX6;R18C24_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882160 ] ,
          "attributes": {
            "ROUTING": "R18C24_F6;;1;R18C24_I0MUX6;R18C24_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3882158 ] ,
          "attributes": {
            "ROUTING": "R18C24_SEL1;R18C24_X02_SEL1;1;R18C25_F3;;1;R18C25_W23;R18C25_F3_W230;1;R18C24_X02;R18C24_W231_X02;1;R18C24_SEL5;R18C24_X02_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3882157 ] ,
          "attributes": {
            "ROUTING": "R18C24_OF4;;1;R18C24_I1MUX5;R18C24_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3882156 ] ,
          "attributes": {
            "ROUTING": "R18C24_OF6;;1;R18C24_I0MUX5;R18C24_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3882154 ] ,
          "attributes": {
            "ROUTING": "R18C24_OF3;;1;R18C24_EW10;R18C24_OF3_EW10;1;R18C25_E25;R18C25_E111_E250;1;R18C27_N25;R18C27_E252_N250;1;R16C27_N25;R16C27_N252_N250;1;R15C27_B7;R15C27_N251_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3882153 ] ,
          "attributes": {
            "ROUTING": "R18C24_OF1;;1;R18C24_I1MUX3;R18C24_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3882152 ] ,
          "attributes": {
            "ROUTING": "R18C24_OF5;;1;R18C24_I0MUX3;R18C24_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3882150 ] ,
          "attributes": {
            "ROUTING": "R14C25_OF3;;1;R14C25_S23;R14C25_OF3_S230;1;R15C25_E23;R15C25_S231_E230;1;R15C27_S23;R15C27_E232_S230;1;R15C27_C7;R15C27_S230_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 3882149 ] ,
          "attributes": {
            "ROUTING": "R14C25_OF1;;1;R14C25_I1MUX3;R14C25_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 3882148 ] ,
          "attributes": {
            "ROUTING": "R14C25_OF5;;1;R14C25_I0MUX3;R14C25_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3882146 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_S0[6]": {
          "hide_name": 0,
          "bits": [ 3882143 ] ,
          "attributes": {
            "ROUTING": "R14C24_F4;;1;R14C24_N10;R14C24_F4_N100;1;R14C24_S20;R14C24_N100_S200;1;R15C24_X01;R15C24_S201_X01;1;R15C24_SEL3;R15C24_X01_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882139 ] ,
          "attributes": {
            "ROUTING": "R17C25_F1;;1;R17C25_I1MUX0;R17C25_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882138 ] ,
          "attributes": {
            "ROUTING": "R17C25_F0;;1;R17C25_I0MUX0;R17C25_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3882135 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3882134 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3882131 ] ,
          "attributes": {
            "ROUTING": "R18C25_SN10;R18C25_F4_SN10;1;R17C25_A2;R17C25_N111_A2;1;R18C25_F4;;1;R18C25_SN20;R18C25_F4_SN20;1;R17C25_C3;R17C25_N121_C3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882129 ] ,
          "attributes": {
            "ROUTING": "R17C25_F3;;1;R17C25_I1MUX2;R17C25_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882128 ] ,
          "attributes": {
            "ROUTING": "R17C25_F2;;1;R17C25_I0MUX2;R17C25_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882124 ] ,
          "attributes": {
            "ROUTING": "R17C26_F1;;1;R17C26_I1MUX0;R17C26_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882123 ] ,
          "attributes": {
            "ROUTING": "R17C26_F0;;1;R17C26_I0MUX0;R17C26_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3882121 ] ,
          "attributes": {
            "ROUTING": "R17C25_B3;R17C25_E211_B3;1;R17C23_OF3;;1;R17C23_EW10;R17C23_OF3_EW10;1;R17C24_E21;R17C24_E111_E210;1;R17C26_X02;R17C26_E212_X02;1;R17C26_A3;R17C26_X02_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3882118 ] ,
          "attributes": {
            "ROUTING": "R17C26_X04;R17C26_N251_X04;1;R17C26_C3;R17C26_X04_C3;1;R18C25_F1;;1;R18C25_EW10;R18C25_F1_EW10;1;R18C26_N25;R18C26_E111_N250;1;R17C26_A2;R17C26_N251_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882116 ] ,
          "attributes": {
            "ROUTING": "R17C26_F3;;1;R17C26_I1MUX2;R17C26_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882115 ] ,
          "attributes": {
            "ROUTING": "R17C26_F2;;1;R17C26_I0MUX2;R17C26_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F[3]": {
          "hide_name": 0,
          "bits": [ 3882113 ] ,
          "attributes": {
            "ROUTING": "R17C26_OF1;;1;R17C26_E10;R17C26_OF1_E100;1;R17C27_D4;R17C27_E101_D4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I1": {
          "hide_name": 0,
          "bits": [ 3882112 ] ,
          "attributes": {
            "ROUTING": "R17C26_OF0;;1;R17C26_I1MUX1;R17C26_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_2_I0": {
          "hide_name": 0,
          "bits": [ 3882111 ] ,
          "attributes": {
            "ROUTING": "R17C26_OF2;;1;R17C26_I0MUX1;R17C26_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882107 ] ,
          "attributes": {
            "ROUTING": "R17C27_F1;;1;R17C27_I1MUX0;R17C27_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882106 ] ,
          "attributes": {
            "ROUTING": "R17C27_F0;;1;R17C27_I0MUX0;R17C27_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3882102 ] ,
          "attributes": {
            "ROUTING": "R17C27_F3;;1;R17C27_I1MUX2;R17C27_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3882101 ] ,
          "attributes": {
            "ROUTING": "R17C27_F2;;1;R17C27_I0MUX2;R17C27_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F[0]": {
          "hide_name": 0,
          "bits": [ 3882099 ] ,
          "attributes": {
            "ROUTING": "R17C27_OF1;;1;R17C27_N21;R17C27_OF1_N210;1;R15C27_A4;R15C27_N212_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3882098 ] ,
          "attributes": {
            "ROUTING": "R17C27_OF0;;1;R17C27_I1MUX1;R17C27_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3882097 ] ,
          "attributes": {
            "ROUTING": "R17C27_OF2;;1;R17C27_I0MUX1;R17C27_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O[4]": {
          "hide_name": 0,
          "bits": [ 3882095 ] ,
          "attributes": {
            "ROUTING": "R17C25_OF1;;1;R17C25_W10;R17C25_OF1_W100;1;R17C24_N24;R17C24_W101_N240;1;R16C24_E24;R16C24_N241_E240;1;R16C25_S24;R16C25_E241_S240;1;R17C25_X05;R17C25_S241_X05;1;R17C25_SEL4;R17C25_X05_SEL4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 3882094 ] ,
          "attributes": {
            "ROUTING": "R17C25_OF0;;1;R17C25_I1MUX1;R17C25_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 3882093 ] ,
          "attributes": {
            "ROUTING": "R17C25_OF2;;1;R17C25_I0MUX1;R17C25_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3882091 ] ,
          "attributes": {
            "ROUTING": "R15C24_OF1;;1;R15C24_I1MUX3;R15C24_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_O": {
          "hide_name": 0,
          "bits": [ 3882084 ] ,
          "attributes": {
            "ROUTING": "R14C26_OF2;;1;R14C26_I0MUX1;R14C26_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_I1": {
          "hide_name": 0,
          "bits": [ 3882083 ] ,
          "attributes": {
            "ROUTING": "R14C26_F3;;1;R14C26_I1MUX2;R14C26_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_9_I0": {
          "hide_name": 0,
          "bits": [ 3882082 ] ,
          "attributes": {
            "ROUTING": "R14C26_F2;;1;R14C26_I0MUX2;R14C26_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_O": {
          "hide_name": 0,
          "bits": [ 3882078 ] ,
          "attributes": {
            "ROUTING": "R14C26_OF0;;1;R14C26_I1MUX1;R14C26_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_I1": {
          "hide_name": 0,
          "bits": [ 3882077 ] ,
          "attributes": {
            "ROUTING": "R14C26_F1;;1;R14C26_I1MUX0;R14C26_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_8_I0": {
          "hide_name": 0,
          "bits": [ 3882076 ] ,
          "attributes": {
            "ROUTING": "R14C26_F0;;1;R14C26_I0MUX0;R14C26_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3882074 ] ,
          "attributes": {
            "ROUTING": "R16C26_OF5;;1;R16C26_I0MUX3;R16C26_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_O": {
          "hide_name": 0,
          "bits": [ 3882070 ] ,
          "attributes": {
            "ROUTING": "R16C26_OF6;;1;R16C26_I0MUX5;R16C26_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_I1": {
          "hide_name": 0,
          "bits": [ 3882069 ] ,
          "attributes": {
            "ROUTING": "R16C26_F7;;1;R16C26_I1MUX6;R16C26_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_7_I0": {
          "hide_name": 0,
          "bits": [ 3882068 ] ,
          "attributes": {
            "ROUTING": "R16C26_F6;;1;R16C26_I0MUX6;R16C26_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_O": {
          "hide_name": 0,
          "bits": [ 3882064 ] ,
          "attributes": {
            "ROUTING": "R16C26_OF4;;1;R16C26_I1MUX5;R16C26_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_I1": {
          "hide_name": 0,
          "bits": [ 3882063 ] ,
          "attributes": {
            "ROUTING": "R16C26_F5;;1;R16C26_I1MUX4;R16C26_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_6_I0": {
          "hide_name": 0,
          "bits": [ 3882062 ] ,
          "attributes": {
            "ROUTING": "R16C26_F4;;1;R16C26_I0MUX4;R16C26_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3882060 ] ,
          "attributes": {
            "ROUTING": "R16C26_OF1;;1;R16C26_I1MUX3;R16C26_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_O": {
          "hide_name": 0,
          "bits": [ 3882056 ] ,
          "attributes": {
            "ROUTING": "R16C26_OF2;;1;R16C26_I0MUX1;R16C26_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_I1": {
          "hide_name": 0,
          "bits": [ 3882055 ] ,
          "attributes": {
            "ROUTING": "R16C26_F3;;1;R16C26_I1MUX2;R16C26_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_5_I0": {
          "hide_name": 0,
          "bits": [ 3882054 ] ,
          "attributes": {
            "ROUTING": "R16C26_F2;;1;R16C26_I0MUX2;R16C26_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_O": {
          "hide_name": 0,
          "bits": [ 3882050 ] ,
          "attributes": {
            "ROUTING": "R16C26_OF0;;1;R16C26_I1MUX1;R16C26_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_I1": {
          "hide_name": 0,
          "bits": [ 3882049 ] ,
          "attributes": {
            "ROUTING": "R16C26_F1;;1;R16C26_I1MUX0;R16C26_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_4_I0": {
          "hide_name": 0,
          "bits": [ 3882048 ] ,
          "attributes": {
            "ROUTING": "R16C26_F0;;1;R16C26_I0MUX0;R16C26_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3882046 ] ,
          "attributes": {
            "ROUTING": "R15C24_OF5;;1;R15C24_I0MUX3;R15C24_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_O": {
          "hide_name": 0,
          "bits": [ 3882042 ] ,
          "attributes": {
            "ROUTING": "R15C24_OF6;;1;R15C24_I0MUX5;R15C24_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_I1": {
          "hide_name": 0,
          "bits": [ 3882041 ] ,
          "attributes": {
            "ROUTING": "R15C24_F7;;1;R15C24_I1MUX6;R15C24_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_3_I0": {
          "hide_name": 0,
          "bits": [ 3882040 ] ,
          "attributes": {
            "ROUTING": "R15C24_F6;;1;R15C24_I0MUX6;R15C24_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_O": {
          "hide_name": 0,
          "bits": [ 3882036 ] ,
          "attributes": {
            "ROUTING": "R15C24_OF4;;1;R15C24_I1MUX5;R15C24_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_I1": {
          "hide_name": 0,
          "bits": [ 3882035 ] ,
          "attributes": {
            "ROUTING": "R15C24_F5;;1;R15C24_I1MUX4;R15C24_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_2_I0": {
          "hide_name": 0,
          "bits": [ 3882034 ] ,
          "attributes": {
            "ROUTING": "R15C24_F4;;1;R15C24_I0MUX4;R15C24_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_O": {
          "hide_name": 0,
          "bits": [ 3882027 ] ,
          "attributes": {
            "ROUTING": "R15C25_OF6;;1;R15C25_I0MUX5;R15C25_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_I1": {
          "hide_name": 0,
          "bits": [ 3882026 ] ,
          "attributes": {
            "ROUTING": "R15C25_F7;;1;R15C25_I1MUX6;R15C25_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_19_I0": {
          "hide_name": 0,
          "bits": [ 3882025 ] ,
          "attributes": {
            "ROUTING": "R15C25_F6;;1;R15C25_I0MUX6;R15C25_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_O": {
          "hide_name": 0,
          "bits": [ 3882021 ] ,
          "attributes": {
            "ROUTING": "R15C25_OF4;;1;R15C25_I1MUX5;R15C25_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_I1": {
          "hide_name": 0,
          "bits": [ 3882020 ] ,
          "attributes": {
            "ROUTING": "R15C25_F5;;1;R15C25_I1MUX4;R15C25_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_18_I0": {
          "hide_name": 0,
          "bits": [ 3882019 ] ,
          "attributes": {
            "ROUTING": "R15C25_F4;;1;R15C25_I0MUX4;R15C25_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_O": {
          "hide_name": 0,
          "bits": [ 3882014 ] ,
          "attributes": {
            "ROUTING": "R15C25_OF2;;1;R15C25_I0MUX1;R15C25_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_I1": {
          "hide_name": 0,
          "bits": [ 3882013 ] ,
          "attributes": {
            "ROUTING": "R15C25_F3;;1;R15C25_I1MUX2;R15C25_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_17_I0": {
          "hide_name": 0,
          "bits": [ 3882012 ] ,
          "attributes": {
            "ROUTING": "R15C25_F2;;1;R15C25_I0MUX2;R15C25_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_O": {
          "hide_name": 0,
          "bits": [ 3882008 ] ,
          "attributes": {
            "ROUTING": "R15C25_OF0;;1;R15C25_I1MUX1;R15C25_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_I1": {
          "hide_name": 0,
          "bits": [ 3882007 ] ,
          "attributes": {
            "ROUTING": "R15C25_F1;;1;R15C25_I1MUX0;R15C25_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_16_I0": {
          "hide_name": 0,
          "bits": [ 3882006 ] ,
          "attributes": {
            "ROUTING": "R15C25_F0;;1;R15C25_I0MUX0;R15C25_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_O": {
          "hide_name": 0,
          "bits": [ 3882001 ] ,
          "attributes": {
            "ROUTING": "R18C26_OF6;;1;R18C26_I0MUX5;R18C26_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_I1": {
          "hide_name": 0,
          "bits": [ 3882000 ] ,
          "attributes": {
            "ROUTING": "R18C26_F7;;1;R18C26_I1MUX6;R18C26_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_15_I0": {
          "hide_name": 0,
          "bits": [ 3881999 ] ,
          "attributes": {
            "ROUTING": "R18C26_F6;;1;R18C26_I0MUX6;R18C26_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3881994 ] ,
          "attributes": {
            "ROUTING": "R17C26_B3;R17C26_S250_B3;1;R17C26_S25;R17C26_E252_S250;1;R18C26_B4;R18C26_S251_B4;1;R19C25_S20;R19C25_S252_S200;1;R20C25_X01;R20C25_S201_X01;1;R20C25_B3;R20C25_X01_B3;1;R17C25_S25;R17C25_E251_S250;1;R18C25_B4;R18C25_S251_B4;1;R17C24_S25;R17C24_OF5_S250;1;R18C24_B5;R18C24_S251_B5;1;R17C24_OF5;;1;R17C24_E25;R17C24_OF5_E250;1;R17C25_X08;R17C25_E251_X08;1;R17C25_D3;R17C25_X08_D3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3881992 ] ,
          "attributes": {
            "ROUTING": "R18C24_D5;R18C24_S111_D5;1;R20C24_E21;R20C24_S212_E210;1;R20C25_B2;R20C25_E211_B2;1;R18C26_X06;R18C26_E212_X06;1;R18C26_A4;R18C26_X06_A4;1;R18C24_S21;R18C24_S111_S210;1;R18C24_A7;R18C24_S210_A7;1;R17C24_OF1;;1;R17C24_SN10;R17C24_OF1_SN10;1;R18C24_E21;R18C24_S111_E210;1;R18C25_B3;R18C25_E211_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_O": {
          "hide_name": 0,
          "bits": [ 3881989 ] ,
          "attributes": {
            "ROUTING": "R18C26_OF4;;1;R18C26_I1MUX5;R18C26_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_I1": {
          "hide_name": 0,
          "bits": [ 3881988 ] ,
          "attributes": {
            "ROUTING": "R18C26_F5;;1;R18C26_I1MUX4;R18C26_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_14_I0": {
          "hide_name": 0,
          "bits": [ 3881987 ] ,
          "attributes": {
            "ROUTING": "R18C26_F4;;1;R18C26_I0MUX4;R18C26_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 3881983 ] ,
          "attributes": {
            "ROUTING": "R18C24_SEL2;R18C24_X07_SEL2;1;R18C24_SEL6;R18C24_X07_SEL6;1;R17C25_SEL2;R17C25_X06_SEL2;1;R20C26_N26;R20C26_E121_N260;1;R18C26_SEL1;R18C26_N262_SEL1;1;R18C26_SEL5;R18C26_X02_SEL5;1;R18C25_E23;R18C25_N231_E230;1;R18C26_X02;R18C26_E231_X02;1;R17C26_SEL0;R17C26_X06_SEL0;1;R17C25_E23;R17C25_N232_E230;1;R17C26_X06;R17C26_E231_X06;1;R20C25_N13;R20C25_F4_N130;1;R19C25_N23;R19C25_N131_N230;1;R17C25_X06;R17C25_N232_X06;1;R17C25_SEL0;R17C25_X06_SEL0;1;R18C24_SEL4;R18C24_X07_SEL4;1;R20C26_N22;R20C26_E121_N220;1;R18C26_N23;R18C26_N222_N230;1;R17C26_X08;R17C26_N231_X08;1;R17C26_SEL2;R17C26_X08_SEL2;1;R20C25_F4;;1;R20C25_EW20;R20C25_F4_EW20;1;R20C24_N26;R20C24_W121_N260;1;R18C24_X07;R18C24_N262_X07;1;R18C24_SEL0;R18C24_X07_SEL0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_O": {
          "hide_name": 0,
          "bits": [ 3881978 ] ,
          "attributes": {
            "ROUTING": "R18C26_OF2;;1;R18C26_I0MUX1;R18C26_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_I1": {
          "hide_name": 0,
          "bits": [ 3881977 ] ,
          "attributes": {
            "ROUTING": "R18C26_F3;;1;R18C26_I1MUX2;R18C26_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_13_I0": {
          "hide_name": 0,
          "bits": [ 3881976 ] ,
          "attributes": {
            "ROUTING": "R18C26_F2;;1;R18C26_I0MUX2;R18C26_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3881973 ] ,
          "attributes": {
            "ROUTING": "R18C24_X06;R18C24_E211_X06;1;R18C24_A5;R18C24_X06_A5;1;R18C26_X07;R18C26_E242_X07;1;R18C26_D4;R18C26_X07_D4;1;R18C23_E10;R18C23_OF1_E100;1;R18C24_E24;R18C24_E101_E240;1;R18C26_X03;R18C26_E242_X03;1;R18C26_A0;R18C26_X03_A0;1;R18C25_B2;R18C25_E212_B2;1;R18C23_OF1;;1;R18C23_E21;R18C23_OF1_E210;1;R18C25_S21;R18C25_E212_S210;1;R20C25_B1;R20C25_S212_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_O": {
          "hide_name": 0,
          "bits": [ 3881970 ] ,
          "attributes": {
            "ROUTING": "R18C26_OF0;;1;R18C26_I1MUX1;R18C26_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_I1": {
          "hide_name": 0,
          "bits": [ 3881969 ] ,
          "attributes": {
            "ROUTING": "R18C26_F1;;1;R18C26_I1MUX0;R18C26_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_12_I0": {
          "hide_name": 0,
          "bits": [ 3881968 ] ,
          "attributes": {
            "ROUTING": "R18C26_F0;;1;R18C26_I0MUX0;R18C26_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_O": {
          "hide_name": 0,
          "bits": [ 3881963 ] ,
          "attributes": {
            "ROUTING": "R14C26_OF6;;1;R14C26_I0MUX5;R14C26_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_I1": {
          "hide_name": 0,
          "bits": [ 3881962 ] ,
          "attributes": {
            "ROUTING": "R14C26_F7;;1;R14C26_I1MUX6;R14C26_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_11_I0": {
          "hide_name": 0,
          "bits": [ 3881961 ] ,
          "attributes": {
            "ROUTING": "R14C26_F6;;1;R14C26_I0MUX6;R14C26_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_O": {
          "hide_name": 0,
          "bits": [ 3881957 ] ,
          "attributes": {
            "ROUTING": "R14C26_OF4;;1;R14C26_I1MUX5;R14C26_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_I1": {
          "hide_name": 0,
          "bits": [ 3881956 ] ,
          "attributes": {
            "ROUTING": "R14C26_F5;;1;R14C26_I1MUX4;R14C26_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_10_I0": {
          "hide_name": 0,
          "bits": [ 3881955 ] ,
          "attributes": {
            "ROUTING": "R14C26_F4;;1;R14C26_I0MUX4;R14C26_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_O": {
          "hide_name": 0,
          "bits": [ 3881953 ] ,
          "attributes": {
            "ROUTING": "R15C24_OF2;;1;R15C24_I0MUX1;R15C24_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 3881952 ] ,
          "attributes": {
            "ROUTING": "R15C24_F3;;1;R15C24_I1MUX2;R15C24_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 3881951 ] ,
          "attributes": {
            "ROUTING": "R15C24_F2;;1;R15C24_I0MUX2;R15C24_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 3881949 ] ,
          "attributes": {
            "ROUTING": "R15C24_OF0;;1;R15C24_I1MUX1;R15C24_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 3881948 ] ,
          "attributes": {
            "ROUTING": "R15C24_F1;;1;R15C24_I1MUX0;R15C24_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 3881947 ] ,
          "attributes": {
            "ROUTING": "R15C24_F0;;1;R15C24_I0MUX0;R15C24_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881944 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881940 ] ,
          "attributes": {
            "ROUTING": "R12C24_F1;;1;R12C24_I1MUX0;R12C24_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881939 ] ,
          "attributes": {
            "ROUTING": "R12C24_F0;;1;R12C24_I0MUX0;R12C24_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881935 ] ,
          "attributes": {
            "ROUTING": "R12C24_F3;;1;R12C24_I1MUX2;R12C24_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881934 ] ,
          "attributes": {
            "ROUTING": "R12C24_F2;;1;R12C24_I0MUX2;R12C24_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3881932 ] ,
          "attributes": {
            "ROUTING": "R13C24_F4;;1;R13C24_E13;R13C24_F4_E130;1;R13C24_N26;R13C24_E130_N260;1;R12C24_SEL1;R12C24_N261_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881931 ] ,
          "attributes": {
            "ROUTING": "R12C24_OF0;;1;R12C24_I1MUX1;R12C24_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881930 ] ,
          "attributes": {
            "ROUTING": "R12C24_OF2;;1;R12C24_I0MUX1;R12C24_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881926 ] ,
          "attributes": {
            "ROUTING": "R13C22_F1;;1;R13C22_I1MUX0;R13C22_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881925 ] ,
          "attributes": {
            "ROUTING": "R13C22_F0;;1;R13C22_I0MUX0;R13C22_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881921 ] ,
          "attributes": {
            "ROUTING": "R13C22_F3;;1;R13C22_I1MUX2;R13C22_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881920 ] ,
          "attributes": {
            "ROUTING": "R13C22_F2;;1;R13C22_I0MUX2;R13C22_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881918 ] ,
          "attributes": {
            "ROUTING": "R13C22_OF0;;1;R13C22_I1MUX1;R13C22_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881917 ] ,
          "attributes": {
            "ROUTING": "R13C22_OF2;;1;R13C22_I0MUX1;R13C22_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881915 ] ,
          "attributes": {
            "ROUTING": "R13C22_OF1;;1;R13C22_I1MUX3;R13C22_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881911 ] ,
          "attributes": {
            "ROUTING": "R13C23_F1;;1;R13C23_I1MUX0;R13C23_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881910 ] ,
          "attributes": {
            "ROUTING": "R13C23_F0;;1;R13C23_I0MUX0;R13C23_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881906 ] ,
          "attributes": {
            "ROUTING": "R13C23_F3;;1;R13C23_I1MUX2;R13C23_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881905 ] ,
          "attributes": {
            "ROUTING": "R13C23_F2;;1;R13C23_I0MUX2;R13C23_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881903 ] ,
          "attributes": {
            "ROUTING": "R13C23_OF0;;1;R13C23_I1MUX1;R13C23_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881902 ] ,
          "attributes": {
            "ROUTING": "R13C23_OF2;;1;R13C23_I0MUX1;R13C23_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881898 ] ,
          "attributes": {
            "ROUTING": "R13C23_F5;;1;R13C23_I1MUX4;R13C23_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881897 ] ,
          "attributes": {
            "ROUTING": "R13C23_F4;;1;R13C23_I0MUX4;R13C23_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881893 ] ,
          "attributes": {
            "ROUTING": "R13C23_F7;;1;R13C23_I1MUX6;R13C23_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881892 ] ,
          "attributes": {
            "ROUTING": "R13C23_F6;;1;R13C23_I0MUX6;R13C23_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881890 ] ,
          "attributes": {
            "ROUTING": "R13C23_OF4;;1;R13C23_I1MUX5;R13C23_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881889 ] ,
          "attributes": {
            "ROUTING": "R13C23_OF6;;1;R13C23_I0MUX5;R13C23_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881887 ] ,
          "attributes": {
            "ROUTING": "R13C23_OF1;;1;R13C23_I1MUX3;R13C23_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881886 ] ,
          "attributes": {
            "ROUTING": "R13C23_OF5;;1;R13C23_I0MUX3;R13C23_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3881884 ] ,
          "attributes": {
            "ROUTING": "R13C22_OF3;;1;R13C22_I1MUX7;R13C22_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3881883 ] ,
          "attributes": {
            "ROUTING": "R13C23_OF3;;1;R13C22_I0MUX7;R13C22_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881876 ] ,
          "attributes": {
            "ROUTING": "R12C23_F5;;1;R12C23_I1MUX4;R12C23_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881875 ] ,
          "attributes": {
            "ROUTING": "R12C23_F4;;1;R12C23_I0MUX4;R12C23_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3881872 ] ,
          "attributes": {
            "ROUTING": "R11C24_F2;;1;R11C24_X01;R11C24_F2_X01;1;R11C24_A7;R11C24_X01_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881869 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3881866 ] ,
          "attributes": {
            "ROUTING": "R11C24_F4;;1;R11C24_S24;R11C24_F4_S240;1;R12C24_X03;R12C24_S241_X03;1;R12C24_A6;R12C24_X03_A6;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881865 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881864 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881861 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 3881858 ] ,
          "attributes": {
            "ROUTING": "R12C24_N24;R12C24_E241_N240;1;R11C24_X05;R11C24_N241_X05;1;R11C24_B1;R11C24_X05_B1;1;R12C23_OF4;;1;R12C23_E24;R12C23_OF4_E240;1;R12C24_X07;R12C24_E241_X07;1;R12C24_B7;R12C24_X07_B7;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3881857 ] ,
          "attributes": {
            "ROUTING": "R11C24_F1;;1;R11C24_SN10;R11C24_F1_SN10;1;R12C24_S21;R12C24_S111_S210;1;R12C24_A7;R12C24_S210_A7;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881855 ] ,
          "attributes": {
            "ROUTING": "R12C24_C7;R12C24_X06_C7;1;R13C24_N27;R13C24_E272_N270;1;R12C24_X06;R12C24_N271_X06;1;R12C24_C6;R12C24_X06_C6;1;R11C22_E26;R11C22_N261_E260;1;R11C24_C7;R11C24_E262_C7;1;R13C22_E27;R13C22_OF7_E270;1;R13C22_OF7;;1;R13C22_SN20;R13C22_OF7_SN20;1;R12C22_N26;R12C22_N121_N260;1;R11C24_C6;R11C24_E262_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3881854 ] ,
          "attributes": {
            "ROUTING": "R11C24_F3;;1;R11C24_X06;R11C24_F3_X06;1;R11C24_A6;R11C24_X06_A6;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3881852 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3881850 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881849 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3881847 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881846 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881843 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881838 ] ,
          "attributes": {
            "ROUTING": "R11C26_F5;;1;R11C26_I1MUX4;R11C26_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881837 ] ,
          "attributes": {
            "ROUTING": "R11C26_F4;;1;R11C26_I0MUX4;R11C26_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881833 ] ,
          "attributes": {
            "ROUTING": "R11C26_F7;;1;R11C26_I1MUX6;R11C26_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881832 ] ,
          "attributes": {
            "ROUTING": "R11C26_F6;;1;R11C26_I0MUX6;R11C26_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881828 ] ,
          "attributes": {
            "ROUTING": "R12C25_F5;;1;R12C25_I1MUX4;R12C25_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881827 ] ,
          "attributes": {
            "ROUTING": "R12C25_F4;;1;R12C25_I0MUX4;R12C25_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881823 ] ,
          "attributes": {
            "ROUTING": "R12C25_F7;;1;R12C25_I1MUX6;R12C25_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881822 ] ,
          "attributes": {
            "ROUTING": "R12C25_F6;;1;R12C25_I0MUX6;R12C25_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3881820 ] ,
          "attributes": {
            "ROUTING": "R12C26_F2;;1;R12C26_W22;R12C26_F2_W220;1;R12C25_X01;R12C25_W221_X01;1;R12C25_SEL5;R12C25_X01_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I1": {
          "hide_name": 0,
          "bits": [ 3881819 ] ,
          "attributes": {
            "ROUTING": "R12C25_OF4;;1;R12C25_I1MUX5;R12C25_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_3_I0": {
          "hide_name": 0,
          "bits": [ 3881818 ] ,
          "attributes": {
            "ROUTING": "R12C25_OF6;;1;R12C25_I0MUX5;R12C25_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881816 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881812 ] ,
          "attributes": {
            "ROUTING": "R15C26_F1;;1;R15C26_I1MUX0;R15C26_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881811 ] ,
          "attributes": {
            "ROUTING": "R15C26_F0;;1;R15C26_I0MUX0;R15C26_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881807 ] ,
          "attributes": {
            "ROUTING": "R15C26_F3;;1;R15C26_I1MUX2;R15C26_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881806 ] ,
          "attributes": {
            "ROUTING": "R15C26_F2;;1;R15C26_I0MUX2;R15C26_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_S0[5]": {
          "hide_name": 0,
          "bits": [ 3881804 ] ,
          "attributes": {
            "ROUTING": "R15C28_F4;;1;R15C28_W24;R15C28_F4_W240;1;R15C26_X03;R15C26_W242_X03;1;R15C26_SEL1;R15C26_X03_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3881803 ] ,
          "attributes": {
            "ROUTING": "R15C26_OF0;;1;R15C26_I1MUX1;R15C26_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3881802 ] ,
          "attributes": {
            "ROUTING": "R15C26_OF2;;1;R15C26_I0MUX1;R15C26_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3881800 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881795 ] ,
          "attributes": {
            "ROUTING": "R11C26_F1;;1;R11C26_I1MUX0;R11C26_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881794 ] ,
          "attributes": {
            "ROUTING": "R11C26_F0;;1;R11C26_I0MUX0;R11C26_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881790 ] ,
          "attributes": {
            "ROUTING": "R11C26_F3;;1;R11C26_I1MUX2;R11C26_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881789 ] ,
          "attributes": {
            "ROUTING": "R11C26_F2;;1;R11C26_I0MUX2;R11C26_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0[5]": {
          "hide_name": 0,
          "bits": [ 3881787 ] ,
          "attributes": {
            "ROUTING": "R12C26_F1;;1;R12C26_E13;R12C26_F1_E130;1;R12C26_N26;R12C26_E130_N260;1;R11C26_SEL1;R11C26_N261_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3881786 ] ,
          "attributes": {
            "ROUTING": "R11C26_OF0;;1;R11C26_I1MUX1;R11C26_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3881785 ] ,
          "attributes": {
            "ROUTING": "R11C26_OF2;;1;R11C26_I0MUX1;R11C26_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3881783 ] ,
          "attributes": {
            "ROUTING": "R12C26_F3;;1;R12C26_N23;R12C26_F3_N230;1;R11C26_X02;R11C26_N231_X02;1;R11C26_SEL5;R11C26_X02_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881782 ] ,
          "attributes": {
            "ROUTING": "R11C26_OF4;;1;R11C26_I1MUX5;R11C26_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881781 ] ,
          "attributes": {
            "ROUTING": "R11C26_OF6;;1;R11C26_I0MUX5;R11C26_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3881779 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3881777 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881776 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3881774 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3881771 ] ,
          "attributes": {
            "ROUTING": "R15C25_X08;R15C25_W251_X08;1;R15C25_B4;R15C25_X08_B4;1;R15C24_A0;R15C24_S252_A0;1;R13C26_W25;R13C26_S252_W250;1;R13C24_S25;R13C24_W252_S250;1;R14C24_B4;R14C24_S251_B4;1;R13C26_B3;R13C26_S250_B3;1;R15C26_W25;R15C26_S252_W250;1;R15C24_X04;R15C24_W252_X04;1;R15C24_D4;R15C24_X04_D4;1;R14C26_W25;R14C26_S251_W250;1;R14C25_X08;R14C25_W251_X08;1;R14C25_C5;R14C25_X08_C5;1;R11C26_OF5;;1;R11C26_S25;R11C26_OF5_S250;1;R13C26_S25;R13C26_S252_S250;1;R14C26_B4;R14C26_S251_B4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3881767 ] ,
          "attributes": {
            "ROUTING": "R14C25_SEL2;R14C25_X07_SEL2;1;R15C25_SEL5;R15C25_X03_SEL5;1;R14C25_SEL0;R14C25_X07_SEL0;1;R14C25_SEL6;R14C25_X07_SEL6;1;R14C26_SEL5;R14C26_X03_SEL5;1;R15C25_X03;R15C25_W241_X03;1;R15C25_SEL1;R15C25_X03_SEL1;1;R15C24_SEL1;R15C24_X03_SEL1;1;R13C26_S10;R13C26_F4_S100;1;R14C26_W24;R14C26_S101_W240;1;R14C25_X07;R14C25_W241_X07;1;R14C25_SEL4;R14C25_X07_SEL4;1;R14C26_X03;R14C26_S241_X03;1;R14C26_SEL1;R14C26_X03_SEL1;1;R13C26_F4;;1;R13C26_S24;R13C26_F4_S240;1;R15C26_W24;R15C26_S242_W240;1;R15C24_X03;R15C24_W242_X03;1;R15C24_SEL5;R15C24_X03_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881765 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 3881761 ] ,
          "attributes": {
            "ROUTING": "R14C24_X05;R14C24_N241_X05;1;R14C24_B1;R14C24_X05_B1;1;R15C25_D4;R15C25_W221_D4;1;R15C24_N24;R15C24_W241_N240;1;R15C24_B4;R15C24_N240_B4;1;R15C25_N24;R15C25_W101_N240;1;R14C25_X05;R14C25_N241_X05;1;R14C25_A5;R14C25_X05_A5;1;R15C26_W10;R15C26_OF1_W100;1;R15C26_E10;R15C26_OF1_E100;1;R15C26_W22;R15C26_E100_W220;1;R15C25_A0;R15C25_N200_A0;1;R15C25_N20;R15C25_W101_N200;1;R15C25_W24;R15C25_W101_W240;1;R15C26_OF1;;1;R15C26_SN10;R15C26_OF1_SN10;1;R14C26_C4;R14C26_N111_C4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3881758 ] ,
          "attributes": {
            "ROUTING": "R14C25_SEL1;R14C25_X03_SEL1;1;R14C24_F3;;1;R14C24_N13;R14C24_F3_N130;1;R14C24_E24;R14C24_N130_E240;1;R14C25_X03;R14C25_E241_X03;1;R14C25_SEL5;R14C25_X03_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3881755 ] ,
          "attributes": {
            "ROUTING": "R14C25_S20;R14C25_S252_S200;1;R15C25_X07;R15C25_S201_X07;1;R15C25_A4;R15C25_X07_A4;1;R14C25_S25;R14C25_S252_S250;1;R15C25_W25;R15C25_S251_W250;1;R15C24_A4;R15C24_W251_A4;1;R13C26_S23;R13C26_E231_S230;1;R14C26_A4;R14C26_S231_A4;1;R14C25_X04;R14C25_S252_X04;1;R14C25_D5;R14C25_X04_D5;1;R12C25_S13;R12C25_OF5_S130;1;R13C25_E23;R13C25_S131_E230;1;R13C26_B2;R13C26_E231_B2;1;R14C25_W25;R14C25_S252_W250;1;R14C24_S25;R14C24_W251_S250;1;R14C24_B3;R14C24_S250_B3;1;R12C25_OF5;;1;R12C25_S25;R12C25_OF5_S250;1;R14C25_X06;R14C25_S252_X06;1;R14C25_A7;R14C25_X06_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881753 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3881748 ] ,
          "attributes": {
            "ROUTING": "R14C26_D4;R14C26_X02_D4;1;R15C26_W21;R15C26_S212_W210;1;R15C25_X06;R15C25_W211_X06;1;R15C25_C4;R15C25_X06_C4;1;R14C26_X02;R14C26_S211_X02;1;R14C26_A0;R14C26_X02_A0;1;R13C26_S21;R13C26_S212_S210;1;R14C26_W21;R14C26_S211_W210;1;R14C25_B5;R14C25_W211_B5;1;R11C26_S21;R11C26_OF1_S210;1;R13C26_B1;R13C26_S212_B1;1;R13C24_S21;R13C24_S212_S210;1;R14C24_B2;R14C24_S211_B2;1;R11C26_OF1;;1;R11C26_W21;R11C26_OF1_W210;1;R11C24_S21;R11C24_W212_S210;1;R13C24_S24;R13C24_S212_S240;1;R15C24_X05;R15C24_S242_X05;1;R15C24_C4;R15C24_X05_C4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881746 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881744 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3881741 ] ,
          "attributes": {
            "ROUTING": "R18C25_F2;;1;R18C25_E22;R18C25_F2_E220;1;R18C26_X01;R18C26_E221_X01;1;R18C26_SEL3;R18C26_X01_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3881740 ] ,
          "attributes": {
            "ROUTING": "R18C26_OF3;;1;R18C26_N10;R18C26_OF3_N100;1;R17C26_N24;R17C26_N101_N240;1;R15C26_E24;R15C26_N242_E240;1;R15C27_X03;R15C27_E241_X03;1;R15C27_B4;R15C27_X03_B4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3881739 ] ,
          "attributes": {
            "ROUTING": "R18C26_OF1;;1;R18C26_I1MUX3;R18C26_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3881738 ] ,
          "attributes": {
            "ROUTING": "R18C26_OF5;;1;R18C26_I0MUX3;R18C26_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0[6]": {
          "hide_name": 0,
          "bits": [ 3881736 ] ,
          "attributes": {
            "ROUTING": "R14C24_F2;;1;R14C24_E22;R14C24_F2_E220;1;R14C26_X01;R14C26_E222_X01;1;R14C26_SEL3;R14C26_X01_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3881735 ] ,
          "attributes": {
            "ROUTING": "R14C26_OF3;;1;R14C26_EW10;R14C26_OF3_EW10;1;R14C27_S25;R14C27_E111_S250;1;R15C27_X06;R15C27_S251_X06;1;R15C27_C4;R15C27_X06_C4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881734 ] ,
          "attributes": {
            "ROUTING": "R14C26_OF1;;1;R14C26_I1MUX3;R14C26_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881733 ] ,
          "attributes": {
            "ROUTING": "R14C26_OF5;;1;R14C26_I0MUX3;R14C26_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F[3]": {
          "hide_name": 0,
          "bits": [ 3881731 ] ,
          "attributes": {
            "ROUTING": "R14C27_F7;;1;R14C27_SN10;R14C27_F7_SN10;1;R15C27_D4;R15C27_S111_D4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 3881729 ] ,
          "attributes": {
            "ROUTING": "R14C27_F6;;1;R14C27_S26;R14C27_F6_S260;1;R15C27_D7;R15C27_S261_D7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 3881727 ] ,
          "attributes": {
            "ROUTING": "R16C26_OF3;;1;R16C26_S10;R16C26_OF3_S100;1;R17C26_W20;R17C26_S101_W200;1;R17C25_D4;R17C25_W201_D4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT6_S0_O[2]": {
          "hide_name": 0,
          "bits": [ 3881726 ] ,
          "attributes": {
            "ROUTING": "R15C24_OF3;;1;R15C24_S10;R15C24_OF3_S100;1;R16C24_S24;R16C24_S101_S240;1;R17C24_E24;R17C24_S241_E240;1;R17C25_C4;R17C25_E241_C4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 3881725 ] ,
          "attributes": {
            "ROUTING": "R17C25_F4;;1;R17C25_I0MUX4;R17C25_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1_ALU_SUM_2_I1[0]": {
          "hide_name": 0,
          "bits": [ 3881722 ] ,
          "attributes": {
            "ROUTING": "R13C27_F6;;1;R13C27_S26;R13C27_F6_S260;1;R14C27_X05;R14C27_S261_X05;1;R14C27_B1;R14C27_X05_B1;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:21.30-21.47|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881720 ] ,
          "attributes": {
            "ROUTING": "R14C27_F2;;1;R14C27_E13;R14C27_F2_E130;1;R14C27_A7;R14C27_E130_A7;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:21.30-21.47|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1_ALU_SUM_2_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881719 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:21.30-21.47|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881716 ] ,
          "attributes": {
            "ROUTING": "R14C27_F3;;1;R14C27_X06;R14C27_F3_X06;1;R14C27_A6;R14C27_X06_A6;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:21.30-21.47|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881715 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:21.30-21.47|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1_ALU_SUM_2_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881714 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:21.30-21.47|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0[3]": {
          "hide_name": 0,
          "bits": [ 3881710 ] ,
          "attributes": {
            "ROUTING": "R12C26_B1;R12C26_E212_B1;1;R11C26_B5;R11C26_X08_B5;1;R11C26_A1;R11C26_E252_A1;1;R12C26_X06;R12C26_E212_X06;1;R12C26_C7;R12C26_X06_C7;1;R12C24_E21;R12C24_OF1_E210;1;R12C25_B7;R12C25_E211_B7;1;R12C24_OF1;;1;R12C24_SN10;R12C24_OF1_SN10;1;R11C24_E25;R11C24_N111_E250;1;R11C26_X08;R11C26_E252_X08;1;R11C26_D3;R11C26_X08_D3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0[1]": {
          "hide_name": 0,
          "bits": [ 3881707 ] ,
          "attributes": {
            "ROUTING": "R12C24_EW10;R12C24_F7_EW10;1;R12C25_E21;R12C25_E111_E210;1;R12C26_B7;R12C26_E211_B7;1;R12C25_N24;R12C25_E101_N240;1;R11C25_X05;R11C25_N241_X05;1;R11C25_B1;R11C25_X05_B1;1;R12C24_E10;R12C24_F7_E100;1;R12C25_D7;R12C25_E101_D7;1;R12C26_X04;R12C26_E272_X04;1;R12C26_B2;R12C26_X04_B2;1;R11C26_X06;R11C26_N271_X06;1;R11C26_A5;R11C26_X06_A5;1;R12C25_A5;R12C25_E271_A5;1;R12C24_F7;;1;R12C24_E27;R12C24_F7_E270;1;R12C26_N27;R12C26_E272_N270;1;R11C26_X04;R11C26_N271_X04;1;R11C26_B3;R11C26_X04_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0[0]": {
          "hide_name": 0,
          "bits": [ 3881704 ] ,
          "attributes": {
            "ROUTING": "R11C24_E13;R11C24_F7_E130;1;R11C25_B2;R11C25_E131_B2;1;R11C26_X01;R11C26_E201_X01;1;R11C26_A7;R11C26_X01_A7;1;R12C26_A7;R12C26_X01_A7;1;R11C26_A3;R11C26_E272_A3;1;R11C24_E10;R11C24_F7_E100;1;R11C25_E20;R11C25_E101_E200;1;R11C26_D5;R11C26_E201_D5;1;R11C25_S27;R11C25_E271_S270;1;R12C25_X06;R12C25_S271_X06;1;R12C25_A7;R12C25_X06_A7;1;R11C24_F7;;1;R11C24_E27;R11C24_F7_E270;1;R12C26_X01;R12C26_S201_X01;1;R11C26_S20;R11C26_E201_S200;1;R12C26_B3;R12C26_X01_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881701 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881700 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3881697 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:20.17-20.32|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1_ALU_SUM_2_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881696 ] ,
          "attributes": {
            "ROUTING": "R12C28_E22;R12C28_E272_E220;1;R12C29_S22;R12C29_E221_S220;1;R14C29_X07;R14C29_S222_X07;1;R14C29_B1;R14C29_X07_B1;1;R14C27_X04;R14C27_S272_X04;1;R14C27_B2;R14C27_X04_B2;1;R12C24_F6;;1;R12C24_E26;R12C24_F6_E260;1;R12C26_E27;R12C26_E262_E270;1;R12C27_S27;R12C27_E271_S270;1;R14C27_B7;R14C27_S272_B7;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:20.17-20.32|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3881693 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:20.17-20.32|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1_ALU_SUM_2_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881692 ] ,
          "attributes": {
            "ROUTING": "R14C25_E27;R14C25_E272_E270;1;R14C27_X08;R14C27_E272_X08;1;R14C27_B6;R14C27_X08_B6;1;R14C27_X01;R14C27_E222_X01;1;R14C27_B3;R14C27_X01_B3;1;R12C21_F6;;1;R12C21_S26;R12C21_F6_S260;1;R14C21_E26;R14C21_S262_E260;1;R14C23_E27;R14C23_E262_E270;1;R14C25_E22;R14C25_E272_E220;1;R14C27_E23;R14C27_E222_E230;1;R14C29_B2;R14C29_E232_B2;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:20.17-20.32|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881690 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:20.17-20.32|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3881688 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:20.17-20.32|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_F_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881687 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:20.17-20.32|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3881685 ] ,
          "attributes": {
            "ROUTING": "R14C24_F1;;1;R14C24_SN20;R14C24_F1_SN20;1;R15C24_E22;R15C24_S121_E220;1;R15C25_X01;R15C25_E221_X01;1;R15C25_SEL3;R15C25_X01_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F[4]": {
          "hide_name": 0,
          "bits": [ 3881684 ] ,
          "attributes": {
            "ROUTING": "R15C25_OF3;;1;R15C25_N10;R15C25_OF3_N100;1;R15C25_E20;R15C25_N100_E200;1;R15C27_S20;R15C27_E202_S200;1;R17C27_X07;R17C27_S202_X07;1;R17C27_SEL4;R17C27_X07_SEL4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881683 ] ,
          "attributes": {
            "ROUTING": "R15C25_OF1;;1;R15C25_I1MUX3;R15C25_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881682 ] ,
          "attributes": {
            "ROUTING": "R15C25_OF5;;1;R15C25_I0MUX3;R15C25_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 3881680 ] ,
          "attributes": {
            "ROUTING": "R13C27_X05;R13C27_E221_X05;1;R13C27_C6;R13C27_X05_C6;1;R12C26_F7;;1;R12C26_SN20;R12C26_F7_SN20;1;R13C26_E22;R13C26_S121_E220;1;R13C27_D1;R13C27_E221_D1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3881677 ] ,
          "attributes": {
            "ROUTING": "R11C26_C5;R11C26_E262_C5;1;R11C25_X03;R11C25_E261_X03;1;R11C25_B3;R11C25_X03_B3;1;R13C27_A1;R13C27_S251_A1;1;R12C26_E25;R12C26_E242_E250;1;R12C27_S25;R12C27_E251_S250;1;R13C27_X06;R13C27_S251_X06;1;R13C27_A6;R13C27_X06_A6;1;R12C25_C7;R12C25_E241_C7;1;R12C26_X07;R12C26_E242_X07;1;R12C26_D7;R12C26_X07_D7;1;R11C24_E26;R11C24_F6_E260;1;R11C26_C3;R11C26_E262_C3;1;R11C24_F6;;1;R11C24_S10;R11C24_F6_S100;1;R12C24_E24;R12C24_S101_E240;1;R12C26_X03;R12C26_E242_X03;1;R12C26_B4;R12C26_X03_B4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3881674 ] ,
          "attributes": {
            "ROUTING": "R13C27_X02;R13C27_E231_X02;1;R13C27_C1;R13C27_X02_C1;1;R13C27_B6;R13C27_E231_B6;1;R12C26_F4;;1;R12C26_S13;R12C26_F4_S130;1;R13C26_E23;R13C26_S131_E230;1;R13C27_B0;R13C27_E231_B0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881672 ] ,
          "attributes": {
            "ROUTING": "R13C27_F1;;1;R13C27_I1MUX0;R13C27_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881671 ] ,
          "attributes": {
            "ROUTING": "R13C27_F0;;1;R13C27_I0MUX0;R13C27_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 3881665 ] ,
          "attributes": {
            "ROUTING": "R11C26_SEL2;R11C26_X07_SEL2;1;R13C27_SEL2;R13C27_X07_SEL2;1;R12C25_SEL6;R12C25_X05_SEL6;1;R11C25_S24;R11C25_F4_S240;1;R12C25_X05;R12C25_S241_X05;1;R12C25_SEL4;R12C25_X05_SEL4;1;R13C27_X07;R13C27_S242_X07;1;R13C27_SEL0;R13C27_X07_SEL0;1;R11C26_SEL4;R11C26_X07_SEL4;1;R11C26_SEL6;R11C26_X07_SEL6;1;R11C26_X07;R11C26_E241_X07;1;R11C26_SEL0;R11C26_X07_SEL0;1;R11C25_F4;;1;R11C25_E24;R11C25_F4_E240;1;R11C27_S24;R11C27_E242_S240;1;R13C27_D6;R13C27_S242_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881663 ] ,
          "attributes": {
            "ROUTING": "R13C27_F3;;1;R13C27_I1MUX2;R13C27_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881662 ] ,
          "attributes": {
            "ROUTING": "R13C27_F2;;1;R13C27_I0MUX2;R13C27_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3881660 ] ,
          "attributes": {
            "ROUTING": "R13C27_OF1;;1;R13C27_S21;R13C27_OF1_S210;1;R15C27_S24;R15C27_S212_S240;1;R17C27_X05;R17C27_S242_X05;1;R17C27_C4;R17C27_X05_C4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881659 ] ,
          "attributes": {
            "ROUTING": "R13C27_OF0;;1;R13C27_I1MUX1;R13C27_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881658 ] ,
          "attributes": {
            "ROUTING": "R13C27_OF2;;1;R13C27_I0MUX1;R13C27_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881654 ] ,
          "attributes": {
            "ROUTING": "R15C27_F1;;1;R15C27_I1MUX0;R15C27_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881653 ] ,
          "attributes": {
            "ROUTING": "R15C27_F0;;1;R15C27_I0MUX0;R15C27_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881649 ] ,
          "attributes": {
            "ROUTING": "R15C27_F3;;1;R15C27_I1MUX2;R15C27_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881648 ] ,
          "attributes": {
            "ROUTING": "R15C27_F2;;1;R15C27_I0MUX2;R15C27_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881646 ] ,
          "attributes": {
            "ROUTING": "R15C27_OF0;;1;R15C27_I1MUX1;R15C27_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881645 ] ,
          "attributes": {
            "ROUTING": "R15C27_OF2;;1;R15C27_I0MUX1;R15C27_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3881643 ] ,
          "attributes": {
            "ROUTING": "R16C27_F4;;1;R16C27_N10;R16C27_F4_N100;1;R16C27_W20;R16C27_N100_W200;1;R16C26_X01;R16C26_W201_X01;1;R16C26_SEL3;R16C26_X01_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881641 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881637 ] ,
          "attributes": {
            "ROUTING": "R18C28_F1;;1;R18C28_I1MUX0;R18C28_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881636 ] ,
          "attributes": {
            "ROUTING": "R18C28_F0;;1;R18C28_I0MUX0;R18C28_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881632 ] ,
          "attributes": {
            "ROUTING": "R18C28_F3;;1;R18C28_I1MUX2;R18C28_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881631 ] ,
          "attributes": {
            "ROUTING": "R18C28_F2;;1;R18C28_I0MUX2;R18C28_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 3881629 ] ,
          "attributes": {
            "ROUTING": "R18C28_OF0;;1;R18C28_I1MUX1;R18C28_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 3881628 ] ,
          "attributes": {
            "ROUTING": "R18C28_OF2;;1;R18C28_I0MUX1;R18C28_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881626 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881621 ] ,
          "attributes": {
            "ROUTING": "R17C28_F1;;1;R17C28_I1MUX0;R17C28_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881620 ] ,
          "attributes": {
            "ROUTING": "R17C28_F0;;1;R17C28_I0MUX0;R17C28_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881616 ] ,
          "attributes": {
            "ROUTING": "R17C28_F3;;1;R17C28_I1MUX2;R17C28_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881615 ] ,
          "attributes": {
            "ROUTING": "R17C28_F2;;1;R17C28_I0MUX2;R17C28_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881613 ] ,
          "attributes": {
            "ROUTING": "R17C28_OF0;;1;R17C28_I1MUX1;R17C28_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881612 ] ,
          "attributes": {
            "ROUTING": "R17C28_OF2;;1;R17C28_I0MUX1;R17C28_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881608 ] ,
          "attributes": {
            "ROUTING": "R17C28_F5;;1;R17C28_I1MUX4;R17C28_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881607 ] ,
          "attributes": {
            "ROUTING": "R17C28_F4;;1;R17C28_I0MUX4;R17C28_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881603 ] ,
          "attributes": {
            "ROUTING": "R17C28_F7;;1;R17C28_I1MUX6;R17C28_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881602 ] ,
          "attributes": {
            "ROUTING": "R17C28_F6;;1;R17C28_I0MUX6;R17C28_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881600 ] ,
          "attributes": {
            "ROUTING": "R17C28_OF4;;1;R17C28_I1MUX5;R17C28_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881599 ] ,
          "attributes": {
            "ROUTING": "R17C28_OF6;;1;R17C28_I0MUX5;R17C28_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3881597 ] ,
          "attributes": {
            "ROUTING": "R17C28_X04;R17C28_S232_X04;1;R17C28_SEL3;R17C28_X04_SEL3;1;R15C28_F3;;1;R15C28_S23;R15C28_F3_S230;1;R17C28_S26;R17C28_S232_S260;1;R18C28_SEL1;R18C28_S261_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881596 ] ,
          "attributes": {
            "ROUTING": "R17C28_OF1;;1;R17C28_I1MUX3;R17C28_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881595 ] ,
          "attributes": {
            "ROUTING": "R17C28_OF5;;1;R17C28_I0MUX3;R17C28_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881593 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881592 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881587 ] ,
          "attributes": {
            "ROUTING": "R17C17_F1;;1;R17C17_I1MUX0;R17C17_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881586 ] ,
          "attributes": {
            "ROUTING": "R17C17_F0;;1;R17C17_I0MUX0;R17C17_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3881582 ] ,
          "attributes": {
            "ROUTING": "R18C15_B3;R18C15_S211_B3;1;R17C17_X06;R17C17_E212_X06;1;R17C17_D3;R17C17_X06_D3;1;R18C15_E21;R18C15_S211_E210;1;R18C16_B4;R18C16_E211_B4;1;R17C16_B1;R17C16_E211_B1;1;R17C15_E21;R17C15_S212_E210;1;R17C17_X02;R17C17_E212_X02;1;R17C17_A1;R17C17_X02_A1;1;R20C15_E21;R20C15_S211_E210;1;R20C17_B3;R20C17_E212_B3;1;R15C15_OF1;;1;R15C15_S21;R15C15_OF1_S210;1;R17C15_S21;R17C15_S212_S210;1;R19C15_S21;R19C15_S212_S210;1;R20C15_B3;R20C15_S211_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3881578 ] ,
          "attributes": {
            "ROUTING": "R18C15_X02;R18C15_W211_X02;1;R18C15_A1;R18C15_X02_A1;1;R17C16_A1;R17C16_E210_A1;1;R16C16_SN10;R16C16_OF1_SN10;1;R17C16_E21;R17C16_S111_E210;1;R17C17_B3;R17C17_E211_B3;1;R18C16_B2;R18C16_S212_B2;1;R18C16_W21;R18C16_S212_W210;1;R18C15_X06;R18C15_W211_X06;1;R18C15_D3;R18C15_X06_D3;1;R20C16_W21;R20C16_S212_W210;1;R20C15_X02;R20C15_W211_X02;1;R20C15_C3;R20C15_X02_C3;1;R16C16_OF1;;1;R16C16_S21;R16C16_OF1_S210;1;R18C16_S21;R18C16_S212_S210;1;R20C16_E21;R20C16_S212_E210;1;R20C17_B1;R20C17_E211_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3881574 ] ,
          "attributes": {
            "ROUTING": "R17C16_D1;R17C16_E270_D1;1;R17C16_S23;R17C16_S131_S230;1;R18C16_B3;R18C16_S231_B3;1;R18C16_W27;R18C16_S271_W270;1;R18C15_A3;R18C15_W271_A3;1;R19C16_S22;R19C16_S272_S220;1;R20C16_E22;R20C16_S221_E220;1;R20C17_X01;R20C17_E221_X01;1;R20C17_B2;R20C17_X01_B2;1;R17C16_A3;R17C16_S131_A3;1;R17C16_S27;R17C16_S131_S270;1;R19C16_W27;R19C16_S272_W270;1;R19C15_S27;R19C15_W271_S270;1;R20C15_A3;R20C15_S271_A3;1;R16C16_OF4;;1;R16C16_S13;R16C16_OF4_S130;1;R17C16_E27;R17C16_S131_E270;1;R17C17_A3;R17C17_E271_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3881568 ] ,
          "attributes": {
            "ROUTING": "R17C16_SEL2;R17C16_X07_SEL2;1;R20C15_N24;R20C15_W242_N240;1;R18C15_X05;R18C15_N242_X05;1;R18C15_SEL2;R18C15_X05_SEL2;1;R17C17_W24;R17C17_N241_W240;1;R17C16_X07;R17C16_W241_X07;1;R17C16_SEL0;R17C16_X07_SEL0;1;R17C17_SEL0;R17C17_X05_SEL0;1;R20C15_SEL2;R20C15_X07_SEL2;1;R20C17_W24;R20C17_F4_W240;1;R20C15_X07;R20C15_W242_X07;1;R20C15_SEL0;R20C15_X07_SEL0;1;R18C17_N24;R18C17_N242_N240;1;R17C17_X05;R17C17_N241_X05;1;R17C17_SEL2;R17C17_X05_SEL2;1;R20C17_F4;;1;R20C17_N24;R20C17_F4_N240;1;R18C17_W24;R18C17_N242_W240;1;R18C15_X07;R18C15_W242_X07;1;R18C15_SEL0;R18C15_X07_SEL0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881566 ] ,
          "attributes": {
            "ROUTING": "R17C17_F3;;1;R17C17_I1MUX2;R17C17_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881565 ] ,
          "attributes": {
            "ROUTING": "R17C17_F2;;1;R17C17_I0MUX2;R17C17_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3881563 ] ,
          "attributes": {
            "ROUTING": "R18C16_F4;;1;R18C16_N10;R18C16_F4_N100;1;R17C16_E24;R17C16_N101_E240;1;R17C17_X03;R17C17_E241_X03;1;R17C17_SEL1;R17C17_X03_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881562 ] ,
          "attributes": {
            "ROUTING": "R17C17_OF0;;1;R17C17_I1MUX1;R17C17_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881561 ] ,
          "attributes": {
            "ROUTING": "R17C17_OF2;;1;R17C17_I0MUX1;R17C17_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881557 ] ,
          "attributes": {
            "ROUTING": "R14C15_F1;;1;R14C15_I1MUX0;R14C15_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881556 ] ,
          "attributes": {
            "ROUTING": "R14C15_F0;;1;R14C15_I0MUX0;R14C15_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881552 ] ,
          "attributes": {
            "ROUTING": "R14C15_F3;;1;R14C15_I1MUX2;R14C15_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881551 ] ,
          "attributes": {
            "ROUTING": "R14C15_F2;;1;R14C15_I0MUX2;R14C15_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881549 ] ,
          "attributes": {
            "ROUTING": "R14C15_OF0;;1;R14C15_I1MUX1;R14C15_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881548 ] ,
          "attributes": {
            "ROUTING": "R14C15_OF2;;1;R14C15_I0MUX1;R14C15_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3881546 ] ,
          "attributes": {
            "ROUTING": "R14C15_D5;R14C15_X07_D5;1;R14C15_A3;R14C15_X07_A3;1;R13C17_F7;;1;R13C17_S10;R13C17_F7_S100;1;R14C17_W24;R14C17_S101_W240;1;R14C15_X07;R14C15_W242_X07;1;R14C15_B1;R14C15_X07_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881543 ] ,
          "attributes": {
            "ROUTING": "R14C15_F5;;1;R14C15_I1MUX4;R14C15_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881542 ] ,
          "attributes": {
            "ROUTING": "R14C15_F4;;1;R14C15_I0MUX4;R14C15_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881538 ] ,
          "attributes": {
            "ROUTING": "R14C15_F7;;1;R14C15_I1MUX6;R14C15_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881537 ] ,
          "attributes": {
            "ROUTING": "R14C15_F6;;1;R14C15_I0MUX6;R14C15_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881535 ] ,
          "attributes": {
            "ROUTING": "R14C15_OF4;;1;R14C15_I1MUX5;R14C15_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881534 ] ,
          "attributes": {
            "ROUTING": "R14C15_OF6;;1;R14C15_I0MUX5;R14C15_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881532 ] ,
          "attributes": {
            "ROUTING": "R14C15_OF1;;1;R14C15_I1MUX3;R14C15_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881531 ] ,
          "attributes": {
            "ROUTING": "R14C15_OF5;;1;R14C15_I0MUX3;R14C15_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881527 ] ,
          "attributes": {
            "ROUTING": "R14C16_F1;;1;R14C16_I1MUX0;R14C16_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881526 ] ,
          "attributes": {
            "ROUTING": "R14C16_F0;;1;R14C16_I0MUX0;R14C16_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881522 ] ,
          "attributes": {
            "ROUTING": "R14C16_F3;;1;R14C16_I1MUX2;R14C16_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881521 ] ,
          "attributes": {
            "ROUTING": "R14C16_F2;;1;R14C16_I0MUX2;R14C16_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881519 ] ,
          "attributes": {
            "ROUTING": "R14C16_OF0;;1;R14C16_I1MUX1;R14C16_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881518 ] ,
          "attributes": {
            "ROUTING": "R14C16_OF2;;1;R14C16_I0MUX1;R14C16_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881514 ] ,
          "attributes": {
            "ROUTING": "R14C16_F5;;1;R14C16_I1MUX4;R14C16_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881513 ] ,
          "attributes": {
            "ROUTING": "R14C16_F4;;1;R14C16_I0MUX4;R14C16_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881509 ] ,
          "attributes": {
            "ROUTING": "R14C16_F7;;1;R14C16_I1MUX6;R14C16_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881508 ] ,
          "attributes": {
            "ROUTING": "R14C16_F6;;1;R14C16_I0MUX6;R14C16_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881506 ] ,
          "attributes": {
            "ROUTING": "R14C16_OF4;;1;R14C16_I1MUX5;R14C16_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881505 ] ,
          "attributes": {
            "ROUTING": "R14C16_OF6;;1;R14C16_I0MUX5;R14C16_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881503 ] ,
          "attributes": {
            "ROUTING": "R14C16_OF1;;1;R14C16_I1MUX3;R14C16_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881502 ] ,
          "attributes": {
            "ROUTING": "R14C16_OF5;;1;R14C16_I0MUX3;R14C16_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3881500 ] ,
          "attributes": {
            "ROUTING": "R13C15_F4;;1;R13C15_S24;R13C15_F4_S240;1;R14C15_SEL7;R14C15_S241_SEL7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3881499 ] ,
          "attributes": {
            "ROUTING": "R14C15_OF3;;1;R14C15_I1MUX7;R14C15_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3881498 ] ,
          "attributes": {
            "ROUTING": "R14C16_OF3;;1;R14C15_I0MUX7;R14C15_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3881496 ] ,
          "attributes": {
            "ROUTING": "R15C19_N20;R15C19_N252_N200;1;R14C19_C7;R14C19_N201_C7;1;R17C19_OF5;;1;R17C19_N25;R17C19_OF5_N250;1;R15C19_X08;R15C19_N252_X08;1;R15C19_C6;R15C19_X08_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3881495 ] ,
          "attributes": {
            "ROUTING": "R14C19_B7;R14C19_W212_B7;1;R15C21_SN10;R15C21_F5_SN10;1;R14C21_W21;R14C21_N111_W210;1;R14C20_B3;R14C20_W211_B3;1;R15C20_W21;R15C20_W111_W210;1;R15C19_B6;R15C19_W211_B6;1;R15C21_F5;;1;R15C21_EW10;R15C21_F5_EW10;1;R15C20_S25;R15C20_W111_S250;1;R16C20_B4;R16C20_S251_B4;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:14.17-14.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3881493 ] ,
          "attributes": {
            "ROUTING": "R14C19_A7;R14C19_N232_A7;1;R16C20_F4;;1;R16C20_W13;R16C20_F4_W130;1;R16C19_N23;R16C19_W131_N230;1;R15C19_A6;R15C19_N231_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3881491 ] ,
          "attributes": {
            "ROUTING": "R13C18_F3;;1;R13C18_S13;R13C18_F3_S130;1;R14C18_E27;R14C18_S131_E270;1;R14C19_A6;R14C19_E271_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881488 ] ,
          "attributes": {
            "ROUTING": "R14C19_F7;;1;R14C19_I1MUX6;R14C19_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881487 ] ,
          "attributes": {
            "ROUTING": "R14C19_F6;;1;R14C19_I0MUX6;R14C19_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881485 ] ,
          "attributes": {
            "ROUTING": "R13C17_B6;R13C17_N251_B6;1;R14C19_S24;R14C19_W241_S240;1;R14C19_B1;R14C19_S240_B1;1;R14C18_N24;R14C18_W242_N240;1;R13C18_X03;R13C18_N241_X03;1;R13C18_B2;R13C18_X03_B2;1;R18C20_OF1;;1;R18C20_N21;R18C20_OF1_N210;1;R16C20_N24;R16C20_N212_N240;1;R14C20_W24;R14C20_N242_W240;1;R14C18_W25;R14C18_W242_W250;1;R14C17_N25;R14C17_W251_N250;1;R13C17_B7;R13C17_N251_B7;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3881483 ] ,
          "attributes": {
            "ROUTING": "R13C17_A7;R13C17_W131_A7;1;R13C18_F2;;1;R13C18_W13;R13C18_F2_W130;1;R13C17_A6;R13C17_W131_A6;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3881477 ] ,
          "attributes": {
            "ROUTING": "R16C16_SEL2;R16C16_X06_SEL2;1;R14C16_SEL5;R14C16_X01_SEL5;1;R16C15_W10;R16C15_F4_W100;1;R16C15_E23;R16C15_W100_E230;1;R16C16_X06;R16C16_E231_X06;1;R16C16_SEL0;R16C16_X06_SEL0;1;R14C16_X01;R14C16_N242_X01;1;R14C16_SEL1;R14C16_X01_SEL1;1;R14C15_SEL5;R14C15_X03_SEL5;1;R14C15_X03;R14C15_N242_X03;1;R14C15_SEL1;R14C15_X03_SEL1;1;R15C15_SEL2;R15C15_X05_SEL2;1;R15C16_X05;R15C16_N241_X05;1;R15C16_B7;R15C16_X05_B7;1;R16C15_N24;R16C15_F4_N240;1;R15C15_X05;R15C15_N241_X05;1;R15C15_SEL0;R15C15_X05_SEL0;1;R16C16_B5;R16C16_N240_B5;1;R16C16_N24;R16C16_E101_N240;1;R15C16_D6;R15C16_N241_D6;1;R16C15_F4;;1;R16C15_E10;R16C15_F4_E100;1;R16C16_D4;R16C16_E101_D4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3881473 ] ,
          "attributes": {
            "ROUTING": "R15C15_W25;R15C15_W252_W250;1;R15C15_B1;R15C15_W250_B1;1;R16C16_B4;R16C16_S251_B4;1;R14C15_X06;R14C15_W212_X06;1;R14C15_C5;R14C15_X06_C5;1;R15C16_S25;R15C16_W251_S250;1;R16C16_X04;R16C16_S251_X04;1;R16C16_B3;R16C16_X04_B3;1;R15C16_C6;R15C16_X08_C6;1;R14C17_W21;R14C17_OF1_W210;1;R14C15_X02;R14C15_W212_X02;1;R14C15_A1;R14C15_X02_A1;1;R15C15_S25;R15C15_W252_S250;1;R16C15_X04;R16C15_S251_X04;1;R16C15_B3;R16C15_X04_B3;1;R15C16_X08;R15C16_W251_X08;1;R15C16_B4;R15C16_X08_B4;1;R14C17_OF1;;1;R14C17_SN10;R14C17_OF1_SN10;1;R15C17_W25;R15C17_S111_W250;1;R15C16_A7;R15C16_W251_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3881471 ] ,
          "attributes": {
            "ROUTING": "R15C16_B6;R15C16_W231_B6;1;R15C16_S23;R15C16_W231_S230;1;R16C16_A4;R16C16_S231_A4;1;R15C17_OF3;;1;R15C17_W23;R15C17_OF3_W230;1;R15C15_N23;R15C15_W232_N230;1;R14C15_A5;R14C15_N231_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3881467 ] ,
          "attributes": {
            "ROUTING": "R16C16_C3;R16C16_S241_C3;1;R15C15_X03;R15C15_S202_X03;1;R15C15_A1;R15C15_X03_A1;1;R14C15_X01;R14C15_S201_X01;1;R14C15_B5;R14C15_X01_B5;1;R15C16_A6;R15C16_S212_A6;1;R13C16_W10;R13C16_OF1_W100;1;R13C15_S20;R13C15_W101_S200;1;R15C16_B2;R15C16_S212_B2;1;R16C16_A5;R16C16_X05_A5;1;R16C16_X05;R16C16_S241_X05;1;R16C16_C4;R16C16_X05_C4;1;R13C16_OF1;;1;R13C16_S21;R13C16_OF1_S210;1;R15C16_S24;R15C16_S212_S240;1;R16C16_W24;R16C16_S241_W240;1;R16C15_X07;R16C15_W241_X07;1;R16C15_B1;R16C15_X07_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3881464 ] ,
          "attributes": {
            "ROUTING": "R15C16_N24;R15C16_F4_N240;1;R14C16_SEL3;R14C16_N241_SEL3;1;R15C16_W10;R15C16_F4_W100;1;R15C15_N24;R15C15_W101_N240;1;R14C15_SEL3;R14C15_N241_SEL3;1;R15C16_F4;;1;R15C16_X07;R15C16_F4_X07;1;R15C16_SEL6;R15C16_X07_SEL6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881463 ] ,
          "attributes": {
            "ROUTING": "R15C16_F7;;1;R15C16_I1MUX6;R15C16_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881462 ] ,
          "attributes": {
            "ROUTING": "R15C16_F6;;1;R15C16_I0MUX6;R15C16_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_1_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3881460 ] ,
          "attributes": {
            "ROUTING": "R13C18_F4;;1;R13C18_E13;R13C18_F4_E130;1;R13C19_B7;R13C19_E131_B7;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3881459 ] ,
          "attributes": {
            "ROUTING": "R14C19_X07;R14C19_F4_X07;1;R14C19_SEL6;R14C19_X07_SEL6;1;R13C17_C6;R13C17_W262_C6;1;R13C19_W26;R13C19_N121_W260;1;R13C17_C7;R13C17_W262_C7;1;R13C19_W22;R13C19_N121_W220;1;R13C17_N22;R13C17_W222_N220;1;R12C17_X01;R12C17_N221_X01;1;R12C17_SEL7;R12C17_X01_SEL7;1;R14C19_F4;;1;R14C19_SN20;R14C19_F4_SN20;1;R13C19_A7;R13C19_N121_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3881455 ] ,
          "attributes": {
            "ROUTING": "R11C16_F2;;1;R11C16_EW10;R11C16_F2_EW10;1;R11C17_A3;R11C17_E111_A3;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881453 ] ,
          "attributes": {
            "ROUTING": "R12C16_S23;R12C16_W131_S230;1;R13C16_W23;R13C16_S231_W230;1;R13C15_B1;R13C15_W231_B1;1;R14C16_SEL0;R14C16_X08_SEL0;1;R14C16_SEL2;R14C16_X08_SEL2;1;R12C17_W13;R12C17_OF7_W130;1;R12C16_N23;R12C16_W131_N230;1;R11C16_B2;R11C16_N231_B2;1;R14C15_SEL4;R14C15_X08_SEL4;1;R14C16_SEL6;R14C16_X08_SEL6;1;R14C15_SEL6;R14C15_X08_SEL6;1;R14C15_SEL0;R14C15_X08_SEL0;1;R14C15_X08;R14C15_W272_X08;1;R14C15_SEL2;R14C15_X08_SEL2;1;R12C17_N27;R12C17_OF7_N270;1;R11C17_X04;R11C17_N271_X04;1;R11C17_B3;R11C17_X04_B3;1;R12C17_OF7;;1;R12C17_S27;R12C17_OF7_S270;1;R14C17_W27;R14C17_S272_W270;1;R14C16_X08;R14C16_W271_X08;1;R14C16_SEL4;R14C16_X08_SEL4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881450 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3881447 ] ,
          "attributes": {
            "ROUTING": "R11C16_F4;;1;R11C16_E24;R11C16_F4_E240;1;R11C17_X07;R11C17_E241_X07;1;R11C17_A2;R11C17_X07_A2;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 3881446 ] ,
          "attributes": {
            "ROUTING": "R14C15_N26;R14C15_W262_N260;1;R13C15_X03;R13C15_N261_X03;1;R13C15_B3;R13C15_X03_B3;1;R14C17_W26;R14C17_W262_W260;1;R14C16_N26;R14C16_W261_N260;1;R12C16_N27;R12C16_N262_N270;1;R11C16_B4;R11C16_N271_B4;1;R13C17_D7;R13C17_N261_D7;1;R14C19_OF6;;1;R14C19_W26;R14C19_OF6_W260;1;R14C17_N26;R14C17_W262_N260;1;R12C17_N26;R12C17_N262_N260;1;R11C17_X03;R11C17_N261_X03;1;R11C17_B2;R11C17_X03_B2;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881444 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881443 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881440 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 3881437 ] ,
          "attributes": {
            "ROUTING": "R11C16_B6;R11C16_X07_B6;1;R15C16_OF6;;1;R15C16_N26;R15C16_OF6_N260;1;R13C16_N26;R13C16_N262_N260;1;R11C16_X07;R11C16_N262_X07;1;R11C16_B1;R11C16_X07_B1;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3881436 ] ,
          "attributes": {
            "ROUTING": "R11C16_F1;;1;R11C16_X06;R11C16_F1_X06;1;R11C16_A6;R11C16_X06_A6;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881434 ] ,
          "attributes": {
            "ROUTING": "R11C17_X05;R11C17_E222_X05;1;R11C17_C5;R11C17_X05_C5;1;R11C16_X05;R11C16_E221_X05;1;R11C16_C6;R11C16_X05_C6;1;R11C17_C2;R11C17_X01_C2;1;R14C15_OF7;;1;R14C15_N27;R14C15_OF7_N270;1;R12C15_N22;R12C15_N272_N220;1;R11C15_E22;R11C15_N221_E220;1;R11C17_X01;R11C17_E222_X01;1;R11C17_C3;R11C17_X01_C3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881432 ] ,
          "attributes": {
            "ROUTING": "R13C17_SN10;R13C17_F6_SN10;1;R12C17_N25;R12C17_N111_N250;1;R11C17_B5;R11C17_N251_B5;1;R13C16_N25;R13C16_W111_N250;1;R11C16_X04;R11C16_N252_X04;1;R11C16_B3;R11C16_X04_B3;1;R13C17_F6;;1;R13C17_EW10;R13C17_F6_EW10;1;R13C16_W21;R13C16_W111_W210;1;R13C15_B2;R13C15_W211_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1_ALU_I1_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3881430 ] ,
          "attributes": {
            "ROUTING": "R11C16_F3;;1;R11C16_E23;R11C16_F3_E230;1;R11C17_X06;R11C17_E231_X06;1;R11C17_A5;R11C17_X06_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3881427 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3881425 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881424 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3881422 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881421 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881417 ] ,
          "attributes": {
            "ROUTING": "R11C20_F4;;1;R11C20_C6;R11C20_F4_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3881415 ] ,
          "attributes": {
            "ROUTING": "R11C21_F4;;1;R11C21_SN20;R11C21_F4_SN20;1;R12C21_B6;R12C21_S121_B6;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881414 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3881411 ] ,
          "attributes": {
            "ROUTING": "R11C21_F3;;1;R11C21_S10;R11C21_F3_S100;1;R12C21_A7;R12C21_S101_A7;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881410 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881408 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1[0]": {
          "hide_name": 0,
          "bits": [ 3881405 ] ,
          "attributes": {
            "ROUTING": "R11C20_F6;;1;R11C20_E13;R11C20_F6_E130;1;R11C21_B1;R11C21_E131_B1;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881404 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3881401 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3881399 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881398 ] ,
          "attributes": {
            "ROUTING": "R11C21_N27;R11C21_N272_N270;1;R9C21_X04;R9C21_N272_X04;1;R9C21_B2;R9C21_X04_B2;1;R11C21_X04;R11C21_N272_X04;1;R11C21_B3;R11C21_X04_B3;1;R13C19_F7;;1;R13C19_E27;R13C19_F7_E270;1;R13C21_N27;R13C21_E272_N270;1;R12C21_B7;R12C21_N271_B7;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881396 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3881394 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881393 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881391 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881389 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881387 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881382 ] ,
          "attributes": {
            "ROUTING": "R13C19_F1;;1;R13C19_I1MUX0;R13C19_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881381 ] ,
          "attributes": {
            "ROUTING": "R13C19_F0;;1;R13C19_I0MUX0;R13C19_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881377 ] ,
          "attributes": {
            "ROUTING": "R13C19_F3;;1;R13C19_I1MUX2;R13C19_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881376 ] ,
          "attributes": {
            "ROUTING": "R13C19_F2;;1;R13C19_I0MUX2;R13C19_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881372 ] ,
          "attributes": {
            "ROUTING": "R11C19_F1;;1;R11C19_I1MUX0;R11C19_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881371 ] ,
          "attributes": {
            "ROUTING": "R11C19_F0;;1;R11C19_I0MUX0;R11C19_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881367 ] ,
          "attributes": {
            "ROUTING": "R11C19_F3;;1;R11C19_I1MUX2;R11C19_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881366 ] ,
          "attributes": {
            "ROUTING": "R11C19_F2;;1;R11C19_I0MUX2;R11C19_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1": {
          "hide_name": 0,
          "bits": [ 3881364 ] ,
          "attributes": {
            "ROUTING": "R11C19_OF0;;1;R11C19_I1MUX1;R11C19_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0": {
          "hide_name": 0,
          "bits": [ 3881363 ] ,
          "attributes": {
            "ROUTING": "R11C19_OF2;;1;R11C19_I0MUX1;R11C19_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881361 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881356 ] ,
          "attributes": {
            "ROUTING": "R11C20_F1;;1;R11C20_I1MUX0;R11C20_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881355 ] ,
          "attributes": {
            "ROUTING": "R11C20_F0;;1;R11C20_I0MUX0;R11C20_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881351 ] ,
          "attributes": {
            "ROUTING": "R11C20_F3;;1;R11C20_I1MUX2;R11C20_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881350 ] ,
          "attributes": {
            "ROUTING": "R11C20_F2;;1;R11C20_I0MUX2;R11C20_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3881348 ] ,
          "attributes": {
            "ROUTING": "R11C20_OF0;;1;R11C20_I1MUX1;R11C20_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3881347 ] ,
          "attributes": {
            "ROUTING": "R11C20_OF2;;1;R11C20_I0MUX1;R11C20_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881345 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881344 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881339 ] ,
          "attributes": {
            "ROUTING": "R15C14_F1;;1;R15C14_I1MUX0;R15C14_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881338 ] ,
          "attributes": {
            "ROUTING": "R15C14_F0;;1;R15C14_I0MUX0;R15C14_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[3]": {
          "hide_name": 0,
          "bits": [ 3881334 ] ,
          "attributes": {
            "ROUTING": "R15C14_N20;R15C14_N202_N200;1;R15C14_A1;R15C14_N200_A1;1;R17C15_X02;R17C15_W211_X02;1;R17C15_A1;R17C15_X02_A1;1;R17C13_N20;R17C13_W202_N200;1;R15C13_X03;R15C13_N202_X03;1;R15C13_B3;R15C13_X03_B3;1;R17C16_W10;R17C16_OF1_W100;1;R17C15_W20;R17C15_W101_W200;1;R17C14_N20;R17C14_W201_N200;1;R16C14_X01;R16C14_N201_X01;1;R16C14_B4;R16C14_X01_B4;1;R17C14_X02;R17C14_W212_X02;1;R17C14_A0;R17C14_X02_A0;1;R17C15_N21;R17C15_W211_N210;1;R15C15_X08;R15C15_N212_X08;1;R15C15_B7;R15C15_X08_B7;1;R16C14_E21;R16C14_N211_E210;1;R16C15_B7;R16C15_E211_B7;1;R15C14_X06;R15C14_N212_X06;1;R15C14_D3;R15C14_X06_D3;1;R17C16_OF1;;1;R17C16_W21;R17C16_OF1_W210;1;R17C14_N21;R17C14_W212_N210;1;R16C14_W21;R16C14_N211_W210;1;R16C13_B3;R16C13_W211_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[1]": {
          "hide_name": 0,
          "bits": [ 3881330 ] ,
          "attributes": {
            "ROUTING": "R15C14_X01;R15C14_N242_X01;1;R15C14_B3;R15C14_X01_B3;1;R16C15_X01;R16C15_N242_X01;1;R16C15_A7;R16C15_X01_A7;1;R19C13_N21;R19C13_W212_N210;1;R17C13_N21;R17C13_N212_N210;1;R15C13_B1;R15C13_N212_B1;1;R17C15_C1;R17C15_N241_C1;1;R17C14_N24;R17C14_N212_N240;1;R16C14_W24;R16C14_N241_W240;1;R16C14_B2;R16C14_W240_B2;1;R17C14_SEL1;R17C14_X04_SEL1;1;R20C15_SN10;R20C15_OF1_SN10;1;R19C15_W21;R19C15_N111_W210;1;R19C14_N21;R19C14_W211_N210;1;R17C14_X04;R17C14_N212_X04;1;R17C14_SEL5;R17C14_X04_SEL5;1;R16C13_A1;R16C13_X03_A1;1;R16C15_W24;R16C15_N242_W240;1;R16C13_X03;R16C13_W242_X03;1;R16C13_D3;R16C13_X03_D3;1;R20C15_OF1;;1;R20C15_N21;R20C15_OF1_N210;1;R18C15_N24;R18C15_N212_N240;1;R16C15_N25;R16C15_N242_N250;1;R15C15_X06;R15C15_N251_X06;1;R15C15_C7;R15C15_X06_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[0]": {
          "hide_name": 0,
          "bits": [ 3881325 ] ,
          "attributes": {
            "ROUTING": "R15C15_W21;R15C15_N211_W210;1;R15C14_X02;R15C14_W211_X02;1;R15C14_A3;R15C14_X02_A3;1;R16C13_A3;R16C13_N210_A3;1;R17C14_B2;R17C14_W211_B2;1;R17C15_X08;R17C15_N211_X08;1;R17C15_D1;R17C15_X08_D1;1;R17C14_X06;R17C14_W211_X06;1;R17C14_D0;R17C14_X06_D0;1;R16C13_N21;R16C13_W212_N210;1;R15C13_B2;R15C13_N211_B2;1;R17C14_B6;R17C14_W211_B6;1;R16C15_N21;R16C15_N212_N210;1;R15C15_A7;R15C15_N211_A7;1;R17C15_A5;R17C15_N211_A5;1;R17C14_B7;R17C14_W211_B7;1;R16C15_W21;R16C15_N212_W210;1;R16C14_B3;R16C14_W211_B3;1;R17C15_W21;R17C15_N211_W210;1;R17C14_B3;R17C14_W211_B3;1;R18C15_OF1;;1;R18C15_N21;R18C15_OF1_N210;1;R16C15_A6;R16C15_N212_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 3881318 ] ,
          "attributes": {
            "ROUTING": "R17C15_SEL5;R17C15_S262_SEL5;1;R16C13_SEL2;R16C13_X05_SEL2;1;R16C14_E20;R16C14_S201_E200;1;R16C15_X05;R16C15_E201_X05;1;R16C15_C6;R16C15_X05_C6;1;R15C15_S26;R15C15_E261_S260;1;R17C15_SEL1;R17C15_S262_SEL1;1;R15C15_SEL6;R15C15_E261_SEL6;1;R15C14_SEL2;R15C14_X07_SEL2;1;R17C14_A3;R17C14_X05_A3;1;R15C13_E24;R15C13_F4_E240;1;R15C14_X07;R15C14_E241_X07;1;R15C14_SEL0;R15C14_X07_SEL0;1;R15C13_EW20;R15C13_F4_EW20;1;R15C14_E26;R15C14_E121_E260;1;R15C15_SEL4;R15C15_E261_SEL4;1;R17C14_X05;R17C14_S202_X05;1;R17C14_A2;R17C14_X05_A2;1;R17C14_X01;R17C14_S202_X01;1;R17C14_C0;R17C14_X01_C0;1;R17C14_A7;R17C14_X03_A7;1;R15C13_S24;R15C13_F4_S240;1;R16C13_X05;R16C13_S241_X05;1;R16C13_SEL0;R16C13_X05_SEL0;1;R15C13_F4;;1;R15C13_E10;R15C13_F4_E100;1;R15C14_S20;R15C14_E101_S200;1;R17C14_X03;R17C14_S202_X03;1;R17C14_A6;R17C14_X03_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881316 ] ,
          "attributes": {
            "ROUTING": "R15C14_F3;;1;R15C14_I1MUX2;R15C14_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881315 ] ,
          "attributes": {
            "ROUTING": "R15C14_F2;;1;R15C14_I0MUX2;R15C14_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[5]": {
          "hide_name": 0,
          "bits": [ 3881313 ] ,
          "attributes": {
            "ROUTING": "R16C14_F4;;1;R16C14_N24;R16C14_F4_N240;1;R15C14_X03;R15C14_N241_X03;1;R15C14_SEL1;R15C14_X03_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3881312 ] ,
          "attributes": {
            "ROUTING": "R15C14_OF0;;1;R15C14_I1MUX1;R15C14_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3881311 ] ,
          "attributes": {
            "ROUTING": "R15C14_OF2;;1;R15C14_I0MUX1;R15C14_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3881309 ] ,
          "attributes": {
            "ROUTING": "R12C19_F3;;1;R12C19_E10;R12C19_F3_E100;1;R12C19_S22;R12C19_E100_S220;1;R13C19_X01;R13C19_S221_X01;1;R13C19_SEL1;R13C19_X01_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881308 ] ,
          "attributes": {
            "ROUTING": "R13C19_OF0;;1;R13C19_I1MUX1;R13C19_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881307 ] ,
          "attributes": {
            "ROUTING": "R13C19_OF2;;1;R13C19_I0MUX1;R13C19_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3881305 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3881303 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881302 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3881300 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881299 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881295 ] ,
          "attributes": {
            "ROUTING": "R12C20_F1;;1;R12C20_I1MUX0;R12C20_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881294 ] ,
          "attributes": {
            "ROUTING": "R12C20_F0;;1;R12C20_I0MUX0;R12C20_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881290 ] ,
          "attributes": {
            "ROUTING": "R12C20_F3;;1;R12C20_I1MUX2;R12C20_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881289 ] ,
          "attributes": {
            "ROUTING": "R12C20_F2;;1;R12C20_I0MUX2;R12C20_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881287 ] ,
          "attributes": {
            "ROUTING": "R12C20_OF0;;1;R12C20_I1MUX1;R12C20_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881286 ] ,
          "attributes": {
            "ROUTING": "R12C20_OF2;;1;R12C20_I0MUX1;R12C20_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881282 ] ,
          "attributes": {
            "ROUTING": "R12C20_F5;;1;R12C20_I1MUX4;R12C20_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881281 ] ,
          "attributes": {
            "ROUTING": "R12C20_F4;;1;R12C20_I0MUX4;R12C20_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3881277 ] ,
          "attributes": {
            "ROUTING": "R12C20_SEL0;R12C20_E261_SEL0;1;R12C19_N26;R12C19_E130_N260;1;R11C19_SEL1;R11C19_N261_SEL1;1;R12C20_SEL4;R12C20_E261_SEL4;1;R12C20_SEL6;R12C20_E261_SEL6;1;R12C19_F2;;1;R12C19_E13;R12C19_F2_E130;1;R12C19_E26;R12C19_E130_E260;1;R12C20_SEL2;R12C20_E261_SEL2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881276 ] ,
          "attributes": {
            "ROUTING": "R12C20_F7;;1;R12C20_I1MUX6;R12C20_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881275 ] ,
          "attributes": {
            "ROUTING": "R12C20_F6;;1;R12C20_I0MUX6;R12C20_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881273 ] ,
          "attributes": {
            "ROUTING": "R12C20_OF4;;1;R12C20_I1MUX5;R12C20_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881272 ] ,
          "attributes": {
            "ROUTING": "R12C20_OF6;;1;R12C20_I0MUX5;R12C20_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0[5]": {
          "hide_name": 0,
          "bits": [ 3881270 ] ,
          "attributes": {
            "ROUTING": "R12C19_E21;R12C19_F1_E210;1;R12C20_X02;R12C20_E211_X02;1;R12C20_SEL3;R12C20_X02_SEL3;1;R12C19_F1;;1;R12C19_EW20;R12C19_F1_EW20;1;R12C20_N26;R12C20_E121_N260;1;R11C20_SEL1;R11C20_N261_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881269 ] ,
          "attributes": {
            "ROUTING": "R12C20_OF1;;1;R12C20_I1MUX3;R12C20_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881268 ] ,
          "attributes": {
            "ROUTING": "R12C20_OF5;;1;R12C20_I0MUX3;R12C20_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881264 ] ,
          "attributes": {
            "ROUTING": "R13C22_F7;;1;R13C22_I1MUX6;R13C22_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881263 ] ,
          "attributes": {
            "ROUTING": "R13C22_F6;;1;R13C22_I0MUX6;R13C22_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_I2_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881261 ] ,
          "attributes": {
            "ROUTING": "R13C22_OF5;;1;R13C22_I0MUX3;R13C22_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_O_MUX2_LUT6_I1_I0": {
          "hide_name": 0,
          "bits": [ 3881260 ] ,
          "attributes": {
            "ROUTING": "R13C22_OF6;;1;R13C22_I0MUX5;R13C22_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_O": {
          "hide_name": 0,
          "bits": [ 3881257 ] ,
          "attributes": {
            "ROUTING": "R13C22_OF4;;1;R13C22_I1MUX5;R13C22_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F_MUX2_LUT5_I1_I0": {
          "hide_name": 0,
          "bits": [ 3881256 ] ,
          "attributes": {
            "ROUTING": "R13C22_F4;;1;R13C22_I0MUX4;R13C22_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 3881254 ] ,
          "attributes": {
            "ROUTING": "R13C22_F5;;1;R13C22_I1MUX4;R13C22_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881251 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881246 ] ,
          "attributes": {
            "ROUTING": "R13C20_F1;;1;R13C20_I1MUX0;R13C20_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881245 ] ,
          "attributes": {
            "ROUTING": "R13C20_F0;;1;R13C20_I0MUX0;R13C20_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881241 ] ,
          "attributes": {
            "ROUTING": "R13C20_F3;;1;R13C20_I1MUX2;R13C20_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881240 ] ,
          "attributes": {
            "ROUTING": "R13C20_F2;;1;R13C20_I0MUX2;R13C20_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881238 ] ,
          "attributes": {
            "ROUTING": "R13C20_OF0;;1;R13C20_I1MUX1;R13C20_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881237 ] ,
          "attributes": {
            "ROUTING": "R13C20_OF2;;1;R13C20_I0MUX1;R13C20_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0[2]": {
          "hide_name": 0,
          "bits": [ 3881231 ] ,
          "attributes": {
            "ROUTING": "R11C17_E13;R11C17_F5_E130;1;R11C18_B3;R11C18_E131_B3;1;R13C20_D5;R13C20_X04_D5;1;R13C20_X04;R13C20_E251_X04;1;R11C20_A6;R11C20_E251_A6;1;R12C19_E25;R12C19_S251_E250;1;R12C20_X04;R12C20_E251_X04;1;R12C20_B0;R12C20_X04_B0;1;R13C20_A0;R13C20_E251_A0;1;R11C20_X04;R11C20_E251_X04;1;R11C20_C3;R11C20_X04_C3;1;R13C19_E25;R13C19_S252_E250;1;R13C20_A1;R13C20_E251_A1;1;R11C19_E25;R11C19_E252_E250;1;R12C19_B4;R12C19_S251_B4;1;R13C20_D4;R13C20_X04_D4;1;R11C20_D4;R11C20_X04_D4;1;R11C19_S25;R11C19_E252_S250;1;R13C19_X04;R13C19_S252_X04;1;R13C19_C1;R13C19_X04_C1;1;R11C17_F5;;1;R11C17_E25;R11C17_F5_E250;1;R11C19_X04;R11C19_E252_X04;1;R11C19_C3;R11C19_X04_C3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0[3]": {
          "hide_name": 0,
          "bits": [ 3881227 ] ,
          "attributes": {
            "ROUTING": "R13C19_X07;R13C19_E242_X07;1;R13C19_B1;R13C19_X07_B1;1;R11C20_C4;R11C20_E241_C4;1;R13C20_C5;R13C20_E241_C5;1;R11C20_X03;R11C20_E241_X03;1;R11C20_A1;R11C20_X03_A1;1;R11C20_D3;R11C20_X03_D3;1;R11C19_X03;R11C19_N242_X03;1;R11C19_B3;R11C19_X03_B3;1;R13C19_E24;R13C19_E242_E240;1;R13C20_C4;R13C20_E241_C4;1;R12C20_X03;R12C20_E241_X03;1;R12C20_SEL1;R12C20_X03_SEL1;1;R13C19_N24;R13C19_E242_N240;1;R12C19_X05;R12C19_N241_X05;1;R12C19_B1;R12C19_X05_B1;1;R17C17_OF1;;1;R17C17_N21;R17C17_OF1_N210;1;R15C17_N24;R15C17_N212_N240;1;R13C17_E24;R13C17_N242_E240;1;R11C19_E24;R11C19_N242_E240;1;R12C19_E24;R12C19_N241_E240;1;R12C20_SEL5;R12C20_X03_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0[1]": {
          "hide_name": 0,
          "bits": [ 3881223 ] ,
          "attributes": {
            "ROUTING": "R13C18_E24;R13C18_S242_E240;1;R13C20_E25;R13C20_E242_E250;1;R13C20_B4;R13C20_E250_B4;1;R13C19_E20;R13C19_S202_E200;1;R13C20_X01;R13C20_E201_X01;1;R13C20_B5;R13C20_X01_B5;1;R12C20_N20;R12C20_E201_N200;1;R12C20_A1;R12C20_N200_A1;1;R12C19_X01;R12C19_S201_X01;1;R12C19_B2;R12C19_X01_B2;1;R11C20_B4;R11C20_X01_B4;1;R11C18_B1;R11C18_S240_B1;1;R12C20_A5;R12C20_S200_A5;1;R11C17_E24;R11C17_E101_E240;1;R11C18_S24;R11C18_E241_S240;1;R12C18_E24;R12C18_S241_E240;1;R12C20_C0;R12C20_E242_C0;1;R11C19_E20;R11C19_E202_E200;1;R11C20_X01;R11C20_E201_X01;1;R11C20_B3;R11C20_X01_B3;1;R13C19_X03;R13C19_S202_X03;1;R13C19_A1;R13C19_X03_A1;1;R11C19_S20;R11C19_E202_S200;1;R12C19_E20;R12C19_S201_E200;1;R12C20_S20;R12C20_E201_S200;1;R12C20_A4;R12C20_S200_A4;1;R11C19_X01;R11C19_E202_X01;1;R11C19_A1;R11C19_X01_A1;1;R11C16_F6;;1;R11C16_E10;R11C16_F6_E100;1;R11C17_E20;R11C17_E101_E200;1;R11C19_D3;R11C19_E202_D3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0[0]": {
          "hide_name": 0,
          "bits": [ 3881219 ] ,
          "attributes": {
            "ROUTING": "R13C20_A4;R13C20_X06_A4;1;R11C19_S23;R11C19_E232_S230;1;R12C19_B3;R12C19_S231_B3;1;R13C20_X06;R13C20_S252_X06;1;R13C20_A5;R13C20_X06_A5;1;R13C19_X02;R13C19_E232_X02;1;R13C19_A3;R13C19_X02_A3;1;R11C20_A3;R11C20_E252_A3;1;R11C20_A4;R11C20_E252_A4;1;R13C19_X06;R13C19_E232_X06;1;R13C19_D1;R13C19_X06_D1;1;R11C17_EW10;R11C17_F3_EW10;1;R11C18_B2;R11C18_E231_B2;1;R11C18_E25;R11C18_E111_E250;1;R11C17_E23;R11C17_F3_E230;1;R11C19_X02;R11C19_E232_X02;1;R11C19_A3;R11C19_X02_A3;1;R11C17_F3;;1;R11C17_S23;R11C17_F3_S230;1;R13C17_E23;R13C17_S232_E230;1;R11C20_S25;R11C20_E252_S250;1;R12C20_A0;R12C20_S251_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881216 ] ,
          "attributes": {
            "ROUTING": "R13C20_F5;;1;R13C20_I1MUX4;R13C20_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881215 ] ,
          "attributes": {
            "ROUTING": "R13C20_F4;;1;R13C20_I0MUX4;R13C20_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881211 ] ,
          "attributes": {
            "ROUTING": "R13C20_F7;;1;R13C20_I1MUX6;R13C20_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881210 ] ,
          "attributes": {
            "ROUTING": "R13C20_F6;;1;R13C20_I0MUX6;R13C20_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881208 ] ,
          "attributes": {
            "ROUTING": "R13C20_OF4;;1;R13C20_I1MUX5;R13C20_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881207 ] ,
          "attributes": {
            "ROUTING": "R13C20_OF6;;1;R13C20_I0MUX5;R13C20_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881205 ] ,
          "attributes": {
            "ROUTING": "R13C20_OF1;;1;R13C20_I1MUX3;R13C20_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881204 ] ,
          "attributes": {
            "ROUTING": "R13C20_OF5;;1;R13C20_I0MUX3;R13C20_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881200 ] ,
          "attributes": {
            "ROUTING": "R13C21_F1;;1;R13C21_I1MUX0;R13C21_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881199 ] ,
          "attributes": {
            "ROUTING": "R13C21_F0;;1;R13C21_I0MUX0;R13C21_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881195 ] ,
          "attributes": {
            "ROUTING": "R13C21_F3;;1;R13C21_I1MUX2;R13C21_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881194 ] ,
          "attributes": {
            "ROUTING": "R13C21_F2;;1;R13C21_I0MUX2;R13C21_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881192 ] ,
          "attributes": {
            "ROUTING": "R13C21_OF0;;1;R13C21_I1MUX1;R13C21_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881191 ] ,
          "attributes": {
            "ROUTING": "R13C21_OF2;;1;R13C21_I0MUX1;R13C21_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881187 ] ,
          "attributes": {
            "ROUTING": "R13C21_F5;;1;R13C21_I1MUX4;R13C21_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881186 ] ,
          "attributes": {
            "ROUTING": "R13C21_F4;;1;R13C21_I0MUX4;R13C21_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3881182 ] ,
          "attributes": {
            "ROUTING": "R13C20_SEL2;R13C20_X07_SEL2;1;R13C21_SEL6;R13C21_X06_SEL6;1;R13C21_SEL4;R13C21_X06_SEL4;1;R13C21_SEL0;R13C21_X06_SEL0;1;R13C20_SEL6;R13C20_X07_SEL6;1;R13C20_SEL4;R13C20_X07_SEL4;1;R11C21_S21;R11C21_F1_S210;1;R13C21_X06;R13C21_S212_X06;1;R13C21_SEL2;R13C21_X06_SEL2;1;R11C21_F1;;1;R11C21_W10;R11C21_F1_W100;1;R11C20_S20;R11C20_W101_S200;1;R13C20_X07;R13C20_S202_X07;1;R13C20_SEL0;R13C20_X07_SEL0;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881180 ] ,
          "attributes": {
            "ROUTING": "R13C21_F7;;1;R13C21_I1MUX6;R13C21_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881179 ] ,
          "attributes": {
            "ROUTING": "R13C21_F6;;1;R13C21_I0MUX6;R13C21_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0[4]": {
          "hide_name": 0,
          "bits": [ 3881174 ] ,
          "attributes": {
            "ROUTING": "R13C19_SEL0;R13C19_X05_SEL0;1;R12C20_B4;R12C20_X01_B4;1;R11C20_D6;R11C20_X07_D6;1;R12C20_E22;R12C20_E222_E220;1;R12C21_S22;R12C21_E221_S220;1;R13C21_X01;R13C21_S221_X01;1;R13C21_SEL5;R13C21_X01_SEL5;1;R13C19_SEL2;R13C19_X05_SEL2;1;R12C20_X01;R12C20_E222_X01;1;R12C20_B5;R12C20_X01_B5;1;R11C18_SN20;R11C18_F4_SN20;1;R12C18_E22;R12C18_S121_E220;1;R12C20_D0;R12C20_E222_D0;1;R11C19_SEL2;R11C19_X07_SEL2;1;R11C20_SEL2;R11C20_X07_SEL2;1;R11C20_SEL0;R11C20_X07_SEL0;1;R13C20_SEL1;R13C20_X03_SEL1;1;R13C21_SEL1;R13C21_X01_SEL1;1;R11C20_X07;R11C20_E242_X07;1;R12C20_A2;R12C20_X05_A2;1;R11C19_X07;R11C19_E241_X07;1;R11C19_SEL0;R11C19_X07_SEL0;1;R13C20_X03;R13C20_S242_X03;1;R13C20_SEL5;R13C20_X03_SEL5;1;R11C18_E10;R11C18_F4_E100;1;R11C19_S24;R11C19_E101_S240;1;R13C19_X05;R13C19_S242_X05;1;R11C18_F4;;1;R11C18_E24;R11C18_F4_E240;1;R11C20_S24;R11C20_E242_S240;1;R12C20_X05;R12C20_S241_X05;1;R12C20_B1;R12C20_X05_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881172 ] ,
          "attributes": {
            "ROUTING": "R13C21_OF4;;1;R13C21_I1MUX5;R13C21_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881171 ] ,
          "attributes": {
            "ROUTING": "R13C21_OF6;;1;R13C21_I0MUX5;R13C21_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3881169 ] ,
          "attributes": {
            "ROUTING": "R12C19_EW10;R12C19_F4_EW10;1;R12C20_N25;R12C20_E111_N250;1;R11C20_B6;R11C20_N251_B6;1;R13C20_X02;R13C20_E231_X02;1;R13C20_SEL3;R13C20_X02_SEL3;1;R12C19_F4;;1;R12C19_S13;R12C19_F4_S130;1;R13C19_E23;R13C19_S131_E230;1;R13C21_X02;R13C21_E232_X02;1;R13C21_SEL3;R13C21_X02_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 3881167 ] ,
          "attributes": {
            "ROUTING": "R13C21_OF1;;1;R13C21_I1MUX3;R13C21_OF1_DUMMY_I1MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 3881166 ] ,
          "attributes": {
            "ROUTING": "R13C21_OF5;;1;R13C21_I0MUX3;R13C21_OF5_DUMMY_I0MUX3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 3881164 ] ,
          "attributes": {
            "ROUTING": "R13C20_OF3;;1;R13C20_I1MUX7;R13C20_OF3_DUMMY_I1MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 3881163 ] ,
          "attributes": {
            "ROUTING": "R13C21_OF3;;1;R13C20_I0MUX7;R13C20_OF3_DUMMY_I0MUX7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3881161 ] ,
          "attributes": {
            "ROUTING": "R11C21_C7;R11C21_X05_C7;1;R12C21_X05;R12C21_S241_X05;1;R12C21_C7;R12C21_X05_C7;1;R13C21_W24;R13C21_S242_W240;1;R13C20_SEL7;R13C20_W241_SEL7;1;R11C21_S24;R11C21_S242_S240;1;R12C21_X03;R12C21_S241_X03;1;R12C21_A6;R12C21_X03_A6;1;R9C21_F4;;1;R9C21_S24;R9C21_F4_S240;1;R11C21_X05;R11C21_S242_X05;1;R11C21_C6;R11C21_X05_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881160 ] ,
          "attributes": {
            "ROUTING": "R11C21_N23;R11C21_E232_N230;1;R9C21_B1;R9C21_N232_B1;1;R11C21_B7;R11C21_E232_B7;1;R11C21_B2;R11C21_E232_B2;1;R11C17_F2;;1;R11C17_E22;R11C17_F2_E220;1;R11C19_E23;R11C19_E222_E230;1;R11C21_B6;R11C21_E232_B6;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3881158 ] ,
          "attributes": {
            "ROUTING": "R11C21_A7;R11C21_X01_A7;1;R11C21_F2;;1;R11C21_X01;R11C21_F2_X01;1;R11C21_A6;R11C21_X01_A6;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:19.29-19.45|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3881157 ] ,
          "attributes": {
            "ROUTING": "R13C22_B1;R13C22_X07_B1;1;R13C22_A3;R13C22_X07_A3;1;R11C21_F6;;1;R11C21_S26;R11C21_F6_S260;1;R13C21_E26;R13C21_S262_E260;1;R13C22_X07;R13C22_E261_X07;1;R13C22_D5;R13C22_X07_D5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3881155 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3881152 ] ,
          "attributes": {
            "ROUTING": "R13C22_SEL2;R13C22_X08_SEL2;1;R13C22_SEL0;R13C22_X08_SEL0;1;R13C22_SEL6;R13C22_X08_SEL6;1;R13C22_N27;R13C22_E272_N270;1;R11C22_X04;R11C22_N272_X04;1;R11C22_B1;R11C22_X04_B1;1;R13C23_SEL0;R13C23_X05_SEL0;1;R11C24_X03;R11C24_N222_X03;1;R11C24_B2;R11C24_X03_B2;1;R13C22_X08;R13C22_E272_X08;1;R13C22_SEL4;R13C22_X08_SEL4;1;R13C23_SEL4;R13C23_X05_SEL4;1;R13C23_SEL2;R13C23_X05_SEL2;1;R13C24_N22;R13C24_E222_N220;1;R11C24_X07;R11C24_N222_X07;1;R11C24_B7;R11C24_X07_B7;1;R13C20_OF7;;1;R13C20_E27;R13C20_OF7_E270;1;R13C22_E22;R13C22_E272_E220;1;R13C23_X05;R13C23_E221_X05;1;R13C23_SEL6;R13C23_X05_SEL6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3881149 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881148 ] ,
          "attributes": {
            "ROUTING": "R11C24_B6;R11C24_E232_B6;1;R11C22_E23;R11C22_E131_E230;1;R11C24_B3;R11C24_E232_B3;1;R11C21_F7;;1;R11C21_E13;R11C21_F7_E130;1;R11C22_B2;R11C22_E131_B2;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881146 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3881144 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT4_I2_1_F_MUX2_LUT7_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 3881143 ] ,
          "attributes": {
            "ROUTING": "R12C21_E13;R12C21_F7_E130;1;R12C22_E27;R12C22_E131_E270;1;R12C24_X08;R12C24_E272_X08;1;R12C24_B6;R12C24_X08_B6;1;R11C23_E23;R11C23_E232_E230;1;R11C24_B4;R11C24_E231_B4;1;R12C21_F7;;1;R11C22_B3;R11C22_E231_B3;1;R12C21_N13;R12C21_F7_N130;1;R11C21_D6;R11C21_N131_D6;1;R11C21_E23;R11C21_N131_E230;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3881141 ] ,
          "attributes": {
            "ROUTING": "R11C22_F4;;1;R11C22_S24;R11C22_F4_S240;1;R13C22_SEL7;R13C22_S242_SEL7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881140 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:18.17-18.31|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3881138 ] ,
          "attributes": {
            "ROUTING": "R12C22_E24;R12C22_F4_E240;1;R12C23_X07;R12C23_E241_X07;1;R12C23_SEL4;R12C23_X07_SEL4;1;R12C22_S10;R12C22_F4_S100;1;R13C22_E24;R13C22_S101_E240;1;R13C23_SEL3;R13C23_E241_SEL3;1;R12C22_F4;;1;R12C22_S13;R12C22_F4_S130;1;R12C22_S25;R12C22_S130_S250;1;R13C22_X04;R13C22_S251_X04;1;R13C22_SEL3;R13C22_X04_SEL3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881137 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881135 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881133 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881128 ] ,
          "attributes": {
            "ROUTING": "R12C21_F1;;1;R12C21_I1MUX0;R12C21_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881127 ] ,
          "attributes": {
            "ROUTING": "R12C21_F0;;1;R12C21_I0MUX0;R12C21_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881123 ] ,
          "attributes": {
            "ROUTING": "R12C21_F3;;1;R12C21_I1MUX2;R12C21_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881122 ] ,
          "attributes": {
            "ROUTING": "R12C21_F2;;1;R12C21_I0MUX2;R12C21_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881118 ] ,
          "attributes": {
            "ROUTING": "R12C23_F1;;1;R12C23_I1MUX0;R12C23_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881117 ] ,
          "attributes": {
            "ROUTING": "R12C23_F0;;1;R12C23_I0MUX0;R12C23_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3881115 ] ,
          "attributes": {
            "ROUTING": "R12C22_X04;R12C22_E252_X04;1;R12C22_B2;R12C22_X04_B2;1;R12C22_E25;R12C22_E252_E250;1;R12C23_A1;R12C23_E251_A1;1;R12C21_A1;R12C21_E251_A1;1;R12C23_X08;R12C23_S211_X08;1;R12C23_D3;R12C23_X08_D3;1;R11C23_S21;R11C23_E211_S210;1;R11C20_SN10;R11C20_OF1_SN10;1;R12C20_E25;R12C20_S111_E250;1;R11C20_OF1;;1;R11C20_E21;R11C20_OF1_E210;1;R11C22_E21;R11C22_E212_E210;1;R11C23_B1;R11C23_E211_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3881113 ] ,
          "attributes": {
            "ROUTING": "R12C21_D1;R12C21_S201_D1;1;R11C19_E10;R11C19_OF1_E100;1;R11C20_E20;R11C20_E101_E200;1;R11C21_S20;R11C21_E201_S200;1;R12C21_X07;R12C21_S201_X07;1;R12C21_A3;R12C21_X07_A3;1;R11C23_S24;R11C23_E242_S240;1;R12C23_X05;R12C23_S241_X05;1;R12C23_A3;R12C23_X05_A3;1;R11C21_E21;R11C21_E212_E210;1;R11C22_S21;R11C22_E211_S210;1;R12C22_B3;R12C22_S211_B3;1;R11C19_OF1;;1;R11C19_E21;R11C19_OF1_E210;1;R11C21_E24;R11C21_E212_E240;1;R11C23_X03;R11C23_E242_X03;1;R11C23_B2;R11C23_X03_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881109 ] ,
          "attributes": {
            "ROUTING": "R12C23_F3;;1;R12C23_I1MUX2;R12C23_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881108 ] ,
          "attributes": {
            "ROUTING": "R12C23_F2;;1;R12C23_I0MUX2;R12C23_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3881106 ] ,
          "attributes": {
            "ROUTING": "R12C22_F2;;1;R12C22_E22;R12C22_F2_E220;1;R12C23_X01;R12C23_E221_X01;1;R12C23_SEL1;R12C23_X01_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3881105 ] ,
          "attributes": {
            "ROUTING": "R12C23_OF0;;1;R12C23_I1MUX1;R12C23_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3881104 ] ,
          "attributes": {
            "ROUTING": "R12C23_OF2;;1;R12C23_I0MUX1;R12C23_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881100 ] ,
          "attributes": {
            "ROUTING": "R15C18_F1;;1;R15C18_I1MUX0;R15C18_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881099 ] ,
          "attributes": {
            "ROUTING": "R15C18_F0;;1;R15C18_I0MUX0;R15C18_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3881094 ] ,
          "attributes": {
            "ROUTING": "R17C15_SEL0;R17C15_X06_SEL0;1;R15C20_D6;R15C20_X04_D6;1;R15C20_SEL2;R15C20_X08_SEL2;1;R15C18_X03;R15C18_E241_X03;1;R15C18_D2;R15C18_X03_D2;1;R17C15_SEL2;R17C15_X06_SEL2;1;R17C15_SEL6;R17C15_X06_SEL6;1;R15C20_B7;R15C20_X08_B7;1;R15C20_X04;R15C20_E251_X04;1;R15C20_D4;R15C20_X04_D4;1;R16C17_S13;R16C17_F4_S130;1;R17C17_W23;R17C17_S131_W230;1;R17C15_X06;R17C15_W232_X06;1;R17C15_SEL4;R17C15_X06_SEL4;1;R15C20_B5;R15C20_X08_B5;1;R16C17_F4;;1;R16C17_N10;R16C17_F4_N100;1;R15C17_E24;R15C17_N101_E240;1;R15C19_E25;R15C19_E242_E250;1;R15C20_X08;R15C20_E251_X08;1;R15C20_SEL0;R15C20_X08_SEL0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3881090 ] ,
          "attributes": {
            "ROUTING": "R15C20_C4;R15C20_X06_C4;1;R15C18_X02;R15C18_E232_X02;1;R15C18_C2;R15C18_X02_C2;1;R15C20_B1;R15C20_E232_B1;1;R17C14_OF3;;1;R17C14_E23;R17C14_OF3_E230;1;R17C16_N23;R17C16_E232_N230;1;R15C16_E23;R15C16_N232_E230;1;R15C18_E23;R15C18_E232_E230;1;R15C20_X06;R15C20_E232_X06;1;R15C20_A6;R15C20_X06_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3881085 ] ,
          "attributes": {
            "ROUTING": "R15C20_A5;R15C20_S200_A5;1;R15C19_E21;R15C19_E202_E210;1;R15C20_B6;R15C20_E211_B6;1;R15C20_A4;R15C20_S200_A4;1;R15C18_X05;R15C18_E201_X05;1;R15C18_A2;R15C18_X05_A2;1;R15C20_S20;R15C20_E201_S200;1;R15C19_E20;R15C19_E202_E200;1;R15C20_N20;R15C20_E201_N200;1;R15C20_A1;R15C20_N200_A1;1;R15C17_E20;R15C17_E252_E200;1;R15C19_X01;R15C19_E202_X01;1;R15C19_B2;R15C19_X01_B2;1;R15C15_OF5;;1;R15C15_E25;R15C15_OF5_E250;1;R15C17_S25;R15C17_E252_S250;1;R16C17_X04;R16C17_S251_X04;1;R16C17_B1;R16C17_X04_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3881082 ] ,
          "attributes": {
            "ROUTING": "R15C18_SEL2;R15C18_X06_SEL2;1;R17C15_OF3;;1;R17C15_E23;R17C15_OF3_E230;1;R17C17_N23;R17C17_E232_N230;1;R15C17_E23;R15C17_N232_E230;1;R15C18_X06;R15C18_E231_X06;1;R15C18_SEL0;R15C18_X06_SEL0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881081 ] ,
          "attributes": {
            "ROUTING": "R15C18_F3;;1;R15C18_I1MUX2;R15C18_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881080 ] ,
          "attributes": {
            "ROUTING": "R15C18_F2;;1;R15C18_I0MUX2;R15C18_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_I1_ALU_I1_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3881078 ] ,
          "attributes": {
            "ROUTING": "R15C19_F4;;1;R15C19_S13;R15C19_F4_S130;1;R15C19_W25;R15C19_S130_W250;1;R15C18_X04;R15C18_W251_X04;1;R15C18_SEL1;R15C18_X04_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3881077 ] ,
          "attributes": {
            "ROUTING": "R15C18_OF0;;1;R15C18_I1MUX1;R15C18_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3881076 ] ,
          "attributes": {
            "ROUTING": "R15C18_OF2;;1;R15C18_I0MUX1;R15C18_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3881074 ] ,
          "attributes": {
            "ROUTING": "R12C22_F3;;1;R12C22_W13;R12C22_F3_W130;1;R12C22_W27;R12C22_W130_W270;1;R12C21_X04;R12C21_W271_X04;1;R12C21_SEL1;R12C21_X04_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3881073 ] ,
          "attributes": {
            "ROUTING": "R12C21_OF0;;1;R12C21_I1MUX1;R12C21_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3881072 ] ,
          "attributes": {
            "ROUTING": "R12C21_OF2;;1;R12C21_I0MUX1;R12C21_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3881067 ] ,
          "attributes": {
            "ROUTING": "R13C22_SEL1;R13C22_X01_SEL1;1;R13C23_SEL5;R13C23_X04_SEL5;1;R11C23_SN20;R11C23_F4_SN20;1;R12C23_B7;R12C23_S121_B7;1;R12C21_SEL2;R12C21_X08_SEL2;1;R12C24_W26;R12C24_S261_W260;1;R11C23_EW20;R11C23_F4_EW20;1;R11C24_S26;R11C24_E121_S260;1;R12C23_D4;R12C23_S111_D4;1;R13C23_SEL1;R13C23_X04_SEL1;1;R11C23_W10;R11C23_F4_W100;1;R11C22_S20;R11C22_W101_S200;1;R13C22_X01;R13C22_S202_X01;1;R13C22_SEL5;R13C22_X01_SEL5;1;R12C21_SEL0;R12C21_X08_SEL0;1;R12C23_B5;R12C23_S121_B5;1;R12C23_S25;R12C23_S111_S250;1;R13C23_X04;R13C23_S251_X04;1;R12C23_W25;R12C23_S111_W250;1;R12C23_SEL0;R12C23_W261_SEL0;1;R12C23_SEL2;R12C23_W261_SEL2;1;R12C21_X08;R12C21_W252_X08;1;R11C23_F4;;1;R11C23_SN10;R11C23_F4_SN10;1;R12C23_D6;R12C23_S111_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3881063 ] ,
          "attributes": {
            "ROUTING": "R13C22_E25;R13C22_E242_E250;1;R13C24_N25;R13C24_E252_N250;1;R12C24_W25;R12C24_N251_W250;1;R12C23_A4;R12C23_W251_A4;1;R13C21_N24;R13C21_E241_N240;1;R12C21_E24;R12C21_N241_E240;1;R12C23_C6;R12C23_E242_C6;1;R13C22_B5;R13C22_N240_B5;1;R13C20_E24;R13C20_E212_E240;1;R13C22_N24;R13C22_E242_N240;1;R12C20_E21;R12C20_N211_E210;1;R12C21_B1;R12C21_E211_B1;1;R12C22_B1;R12C22_E212_B1;1;R12C23_X03;R12C23_E242_X03;1;R12C23_A7;R12C23_X03_A7;1;R15C14_OF1;;1;R15C14_N21;R15C14_OF1_N210;1;R13C14_E21;R13C14_N212_E210;1;R13C16_E21;R13C16_E212_E210;1;R13C18_E21;R13C18_E212_E210;1;R12C23_B3;R12C23_E211_B3;1;R13C20_N21;R13C20_E212_N210;1;R12C22_E21;R12C22_E212_E210;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3881061 ] ,
          "attributes": {
            "ROUTING": "R12C22_S23;R12C22_E232_S230;1;R13C22_A5;R13C22_S231_A5;1;R12C23_B6;R12C23_E231_B6;1;R12C20_OF3;;1;R12C20_E23;R12C20_OF3_E230;1;R12C22_E23;R12C22_E232_E230;1;R12C23_B4;R12C23_E231_B4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 3881057 ] ,
          "attributes": {
            "ROUTING": "R13C22_X03;R13C22_E241_X03;1;R13C22_A1;R13C22_X03_A1;1;R12C21_X02;R12C21_N211_X02;1;R12C21_C1;R12C21_X02_C1;1;R13C21_E24;R13C21_E212_E240;1;R13C22_C5;R13C22_E241_C5;1;R12C23_C4;R12C23_X06_C4;1;R12C23_X02;R12C23_E212_X02;1;R12C23_C3;R12C23_X02_C3;1;R12C23_A6;R12C23_X06_A6;1;R12C23_X06;R12C23_E212_X06;1;R12C23_A5;R12C23_X06_A5;1;R12C23_N21;R12C23_E212_N210;1;R11C23_B3;R11C23_N211_B3;1;R13C19_OF1;;1;R13C19_E21;R13C19_OF1_E210;1;R13C21_N21;R13C21_E212_N210;1;R12C21_E21;R12C21_N211_E210;1;R12C22_B4;R12C22_E211_B4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_1_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3881054 ] ,
          "attributes": {
            "ROUTING": "R12C22_F1;;1;R12C22_E13;R12C22_F1_E130;1;R12C22_E26;R12C22_E130_E260;1;R12C23_SEL6;R12C23_E261_SEL6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881053 ] ,
          "attributes": {
            "ROUTING": "R12C23_F7;;1;R12C23_I1MUX6;R12C23_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881052 ] ,
          "attributes": {
            "ROUTING": "R12C23_F6;;1;R12C23_I0MUX6;R12C23_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3881050 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3881048 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881047 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3881045 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881044 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3881041 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881036 ] ,
          "attributes": {
            "ROUTING": "R13C25_F5;;1;R13C25_I1MUX4;R13C25_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881035 ] ,
          "attributes": {
            "ROUTING": "R13C25_F4;;1;R13C25_I0MUX4;R13C25_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881031 ] ,
          "attributes": {
            "ROUTING": "R13C25_F7;;1;R13C25_I1MUX6;R13C25_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881030 ] ,
          "attributes": {
            "ROUTING": "R13C25_F6;;1;R13C25_I0MUX6;R13C25_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881026 ] ,
          "attributes": {
            "ROUTING": "R12C25_F1;;1;R12C25_I1MUX0;R12C25_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881025 ] ,
          "attributes": {
            "ROUTING": "R12C25_F0;;1;R12C25_I0MUX0;R12C25_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881021 ] ,
          "attributes": {
            "ROUTING": "R12C25_F3;;1;R12C25_I1MUX2;R12C25_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881020 ] ,
          "attributes": {
            "ROUTING": "R12C25_F2;;1;R12C25_I0MUX2;R12C25_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3881018 ] ,
          "attributes": {
            "ROUTING": "R13C24_F2;;1;R13C24_EW20;R13C24_F2_EW20;1;R13C25_N26;R13C25_E121_N260;1;R12C25_SEL1;R12C25_N261_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I1": {
          "hide_name": 0,
          "bits": [ 3881017 ] ,
          "attributes": {
            "ROUTING": "R12C25_OF0;;1;R12C25_I1MUX1;R12C25_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_3_I0": {
          "hide_name": 0,
          "bits": [ 3881016 ] ,
          "attributes": {
            "ROUTING": "R12C25_OF2;;1;R12C25_I0MUX1;R12C25_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3881014 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3881013 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3881008 ] ,
          "attributes": {
            "ROUTING": "R15C23_F1;;1;R15C23_I1MUX0;R15C23_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3881007 ] ,
          "attributes": {
            "ROUTING": "R15C23_F0;;1;R15C23_I0MUX0;R15C23_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0[3]": {
          "hide_name": 0,
          "bits": [ 3881003 ] ,
          "attributes": {
            "ROUTING": "R15C23_X06;R15C23_E211_X06;1;R15C23_D3;R15C23_X06_D3;1;R15C22_E21;R15C22_E212_E210;1;R15C23_X02;R15C23_E211_X02;1;R15C23_A1;R15C23_X02_A1;1;R15C20_SN10;R15C20_OF1_SN10;1;R14C20_E25;R14C20_N111_E250;1;R14C22_X04;R14C22_E252_X04;1;R14C22_B3;R14C22_X04_B3;1;R15C22_S21;R15C22_E212_S210;1;R16C22_B1;R16C22_S211_B1;1;R15C22_B4;R15C22_E212_B4;1;R15C21_N21;R15C21_E211_N210;1;R14C21_B3;R14C21_N211_B3;1;R15C20_OF1;;1;R15C20_E21;R15C20_OF1_E210;1;R15C21_B3;R15C21_E211_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0[1]": {
          "hide_name": 0,
          "bits": [ 3880999 ] ,
          "attributes": {
            "ROUTING": "R15C23_B3;R15C23_E232_B3;1;R15C21_D3;R15C21_S270_D3;1;R15C22_B2;R15C22_E231_B2;1;R16C22_X01;R16C22_E222_X01;1;R16C22_A1;R16C22_X01_A1;1;R15C20_E27;R15C20_W130_E270;1;R15C20_W13;R15C20_OF6_W130;1;R15C21_A1;R15C21_E271_A1;1;R15C21_N26;R15C21_E261_N260;1;R14C21_X05;R14C21_N261_X05;1;R14C21_B1;R14C21_X05_B1;1;R15C20_SN20;R15C20_OF6_SN20;1;R15C21_E23;R15C21_E131_E230;1;R16C20_E22;R16C20_S121_E220;1;R15C20_E13;R15C20_OF6_E130;1;R15C21_S27;R15C21_E131_S270;1;R15C20_OF6;;1;R15C20_E26;R15C20_OF6_E260;1;R15C22_N26;R15C22_E262_N260;1;R14C22_C3;R14C22_N261_C3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0[0]": {
          "hide_name": 0,
          "bits": [ 3880995 ] ,
          "attributes": {
            "ROUTING": "R16C22_X03;R16C22_S241_X03;1;R16C22_D1;R16C22_X03_D1;1;R15C22_E25;R15C22_E242_E250;1;R15C23_A3;R15C23_E251_A3;1;R15C22_N24;R15C22_E242_N240;1;R14C22_X05;R14C22_N241_X05;1;R14C22_A3;R14C22_X05_A3;1;R15C22_X03;R15C22_E242_X03;1;R15C22_B3;R15C22_X03_B3;1;R15C21_X07;R15C21_E241_X07;1;R15C21_A3;R15C21_X07_A3;1;R15C21_N24;R15C21_E241_N240;1;R14C21_X03;R14C21_N241_X03;1;R14C21_B2;R14C21_X03_B2;1;R15C20_OF4;;1;R15C20_E24;R15C20_OF4_E240;1;R15C22_S24;R15C22_E242_S240;1;R16C22_X05;R16C22_S241_X05;1;R16C22_A3;R16C22_X05_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0[4]": {
          "hide_name": 0,
          "bits": [ 3880989 ] ,
          "attributes": {
            "ROUTING": "R14C22_SEL0;R14C22_X07_SEL0;1;R15C23_SEL0;R15C23_X07_SEL0;1;R14C21_E24;R14C21_F4_E240;1;R14C22_X07;R14C22_E241_X07;1;R14C22_SEL2;R14C22_X07_SEL2;1;R15C21_SEL2;R15C21_X05_SEL2;1;R14C21_S10;R14C21_F4_S100;1;R15C21_E24;R15C21_S101_E240;1;R15C23_X07;R15C23_E242_X07;1;R15C23_SEL2;R15C23_X07_SEL2;1;R16C22_SEL2;R16C22_X07_SEL2;1;R16C21_E24;R16C21_S242_E240;1;R16C22_X07;R16C22_E241_X07;1;R16C22_SEL0;R16C22_X07_SEL0;1;R14C21_F4;;1;R14C21_S24;R14C21_F4_S240;1;R15C21_X05;R15C21_S241_X05;1;R15C21_SEL0;R15C21_X05_SEL0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880987 ] ,
          "attributes": {
            "ROUTING": "R15C23_F3;;1;R15C23_I1MUX2;R15C23_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880986 ] ,
          "attributes": {
            "ROUTING": "R15C23_F2;;1;R15C23_I0MUX2;R15C23_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_S0[5]": {
          "hide_name": 0,
          "bits": [ 3880984 ] ,
          "attributes": {
            "ROUTING": "R15C22_F4;;1;R15C22_E24;R15C22_F4_E240;1;R15C23_X03;R15C23_E241_X03;1;R15C23_SEL1;R15C23_X03_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I1": {
          "hide_name": 0,
          "bits": [ 3880983 ] ,
          "attributes": {
            "ROUTING": "R15C23_OF0;;1;R15C23_I1MUX1;R15C23_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_2_I0": {
          "hide_name": 0,
          "bits": [ 3880982 ] ,
          "attributes": {
            "ROUTING": "R15C23_OF2;;1;R15C23_I0MUX1;R15C23_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880980 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880978 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[2]": {
          "hide_name": 0,
          "bits": [ 3880973 ] ,
          "attributes": {
            "ROUTING": "R12C21_E22;R12C21_E100_E220;1;R12C23_E23;R12C23_E222_E230;1;R12C25_N23;R12C25_E232_N230;1;R12C25_C3;R12C25_N230_C3;1;R12C23_S20;R12C23_E201_S200;1;R14C23_X03;R14C23_S202_X03;1;R14C23_B3;R14C23_X03_B3;1;R13C25_X01;R13C25_S201_X01;1;R13C25_C1;R13C25_X01_C1;1;R12C24_S20;R12C24_E202_S200;1;R13C24_X01;R13C24_S201_X01;1;R13C24_B4;R13C24_X01_B4;1;R12C24_X01;R12C24_E202_X01;1;R12C24_A1;R12C24_X01_A1;1;R12C24_E20;R12C24_E202_E200;1;R12C25_S20;R12C25_E201_S200;1;R13C25_C7;R13C25_S201_C7;1;R12C21_OF1;;1;R12C21_E10;R12C21_OF1_E100;1;R12C22_E20;R12C22_E101_E200;1;R12C24_D3;R12C24_E202_D3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[1]": {
          "hide_name": 0,
          "bits": [ 3880969 ] ,
          "attributes": {
            "ROUTING": "R13C25_N21;R13C25_E211_N210;1;R12C25_B3;R12C25_N211_B3;1;R13C24_B1;R13C24_E212_B1;1;R13C20_E21;R13C20_N212_E210;1;R13C22_E21;R13C22_E212_E210;1;R13C24_E21;R13C24_E212_E210;1;R13C24_N21;R13C24_E212_N210;1;R12C24_B3;R12C24_N211_B3;1;R15C18_OF1;;1;R15C18_E21;R15C18_OF1_E210;1;R15C20_N21;R15C20_E212_N210;1;R13C24_E24;R13C24_E212_E240;1;R13C25_X07;R13C25_E241_X07;1;R13C25_X06;R13C25_E211_X06;1;R13C25_D7;R13C25_X07_D7;1;R13C25_B1;R13C25_E211_B1;1;R13C25_A5;R13C25_X06_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[0]": {
          "hide_name": 0,
          "bits": [ 3880965 ] ,
          "attributes": {
            "ROUTING": "R12C23_W13;R12C23_OF6_W130;1;R12C23_E27;R12C23_W130_E270;1;R12C25_S27;R12C25_E272_S270;1;R13C25_B7;R13C25_S271_B7;1;R13C25_X03;R13C25_E262_X03;1;R13C25_A1;R13C25_X03_A1;1;R12C24_S23;R12C24_E131_S230;1;R13C24_B2;R13C24_S231_B2;1;R14C23_X05;R14C23_S262_X05;1;R14C23_B1;R14C23_X05_B1;1;R12C23_S26;R12C23_OF6_S260;1;R12C23_E13;R12C23_OF6_E130;1;R12C23_E26;R12C23_OF6_E260;1;R12C25_X03;R12C25_E262_X03;1;R12C25_D3;R12C25_X03_D3;1;R12C23_OF6;;1;R12C23_SN20;R12C23_OF6_SN20;1;R12C24_C3;R12C24_E261_C3;1;R13C23_E26;R13C23_S121_E260;1;R12C25_A1;R12C25_X03_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880961 ] ,
          "attributes": {
            "ROUTING": "R13C25_F1;;1;R13C25_I1MUX0;R13C25_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880960 ] ,
          "attributes": {
            "ROUTING": "R13C25_F0;;1;R13C25_I0MUX0;R13C25_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[3]": {
          "hide_name": 0,
          "bits": [ 3880956 ] ,
          "attributes": {
            "ROUTING": "R13C25_A3;R13C25_E252_A3;1;R13C23_E25;R13C23_S111_E250;1;R13C25_X08;R13C25_E252_X08;1;R13C25_D1;R13C25_X08_D1;1;R13C25_S21;R13C25_E212_S210;1;R13C25_A7;R13C25_S210_A7;1;R12C23_SN10;R12C23_OF1_SN10;1;R13C23_E21;R13C23_S111_E210;1;R13C24_B3;R13C24_E211_B3;1;R12C25_X02;R12C25_E212_X02;1;R12C25_A3;R12C25_X02_A3;1;R12C23_S21;R12C23_OF1_S210;1;R14C23_B2;R14C23_S212_B2;1;R12C23_OF1;;1;R12C23_E21;R12C23_OF1_E210;1;R12C24_X02;R12C24_E211_X02;1;R12C24_A3;R12C24_X02_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 3880950 ] ,
          "attributes": {
            "ROUTING": "R13C25_SEL6;R13C25_X05_SEL6;1;R13C25_SEL0;R13C25_X05_SEL0;1;R12C25_SEL0;R12C25_X07_SEL0;1;R13C23_E20;R13C23_N101_E200;1;R13C25_N20;R13C25_E202_N200;1;R12C24_SEL2;R12C24_X05_SEL2;1;R13C25_X05;R13C25_E202_X05;1;R12C25_X07;R12C25_N201_X07;1;R13C24_N24;R13C24_E241_N240;1;R12C24_X05;R12C24_N241_X05;1;R12C24_SEL0;R12C24_X05_SEL0;1;R13C25_SEL4;R13C25_X05_SEL4;1;R14C23_F4;;1;R14C23_N10;R14C23_F4_N100;1;R13C23_E24;R13C23_N101_E240;1;R12C25_SEL2;R12C25_X07_SEL2;1;R13C25_SEL2;R13C25_X05_SEL2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880948 ] ,
          "attributes": {
            "ROUTING": "R13C25_F3;;1;R13C25_I1MUX2;R13C25_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880947 ] ,
          "attributes": {
            "ROUTING": "R13C25_F2;;1;R13C25_I0MUX2;R13C25_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_S0[5]": {
          "hide_name": 0,
          "bits": [ 3880945 ] ,
          "attributes": {
            "ROUTING": "R13C24_F3;;1;R13C24_E23;R13C24_F3_E230;1;R13C25_X02;R13C25_E231_X02;1;R13C25_SEL1;R13C25_X02_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3880944 ] ,
          "attributes": {
            "ROUTING": "R13C25_OF0;;1;R13C25_I1MUX1;R13C25_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3880943 ] ,
          "attributes": {
            "ROUTING": "R13C25_OF2;;1;R13C25_I0MUX1;R13C25_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3880941 ] ,
          "attributes": {
            "ROUTING": "R13C24_F1;;1;R13C24_S13;R13C24_F1_S130;1;R13C24_E25;R13C24_S130_E250;1;R13C25_X04;R13C25_E251_X04;1;R13C25_SEL5;R13C25_X04_SEL5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880940 ] ,
          "attributes": {
            "ROUTING": "R13C25_OF4;;1;R13C25_I1MUX5;R13C25_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880939 ] ,
          "attributes": {
            "ROUTING": "R13C25_OF6;;1;R13C25_I0MUX5;R13C25_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880937 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880935 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880934 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880932 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880931 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3880929 ] ,
          "attributes": {
            "ROUTING": "R17C28_SEL0;R17C28_X05_SEL0;1;R15C28_SN20;R15C28_F2_SN20;1;R16C28_W26;R16C28_S121_W260;1;R16C27_N26;R16C27_W261_N260;1;R15C27_SEL1;R15C27_N261_SEL1;1;R17C28_SEL6;R17C28_X05_SEL6;1;R17C28_SEL4;R17C28_X05_SEL4;1;R15C28_F2;;1;R15C28_S22;R15C28_F2_S220;1;R17C28_X05;R17C28_S222_X05;1;R17C28_SEL2;R17C28_X05_SEL2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880928 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880925 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880920 ] ,
          "attributes": {
            "ROUTING": "R14C28_F1;;1;R14C28_I1MUX0;R14C28_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880919 ] ,
          "attributes": {
            "ROUTING": "R14C28_F0;;1;R14C28_I0MUX0;R14C28_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3880915 ] ,
          "attributes": {
            "ROUTING": "R15C28_S25;R15C28_E252_S250;1;R17C28_A0;R17C28_S252_A0;1;R15C25_E21;R15C25_E212_E210;1;R15C26_B3;R15C26_E211_B3;1;R15C28_B1;R15C28_X04_B1;1;R15C28_N25;R15C28_E252_N250;1;R14C28_A1;R14C28_N251_A1;1;R14C28_D3;R14C28_X06_D3;1;R14C28_X06;R14C28_N251_X06;1;R15C28_X04;R15C28_E252_X04;1;R15C27_C3;R15C27_X04_C3;1;R15C23_E10;R15C23_OF1_E100;1;R15C24_E24;R15C24_E101_E240;1;R15C26_E25;R15C26_E242_E250;1;R15C27_X04;R15C27_E251_X04;1;R15C23_OF1;;1;R15C23_E21;R15C23_OF1_E210;1;R15C25_S21;R15C25_E212_S210;1;R17C25_S24;R17C25_S212_S240;1;R18C25_E24;R18C25_S241_E240;1;R18C27_E25;R18C27_E242_E250;1;R18C28_A1;R18C28_E251_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 3880911 ] ,
          "attributes": {
            "ROUTING": "R15C28_X01;R15C28_E201_X01;1;R15C28_B2;R15C28_X01_B2;1;R18C27_W25;R18C27_S251_W250;1;R18C27_B1;R18C27_W250_B1;1;R15C26_C3;R15C26_X04_C3;1;R15C26_X04;R15C26_E251_X04;1;R17C27_S25;R17C27_S252_S250;1;R14C28_X04;R14C28_E251_X04;1;R14C28_C3;R14C28_X04_C3;1;R15C27_X08;R15C27_E252_X08;1;R15C27_D3;R15C27_X08_D3;1;R17C28_SEL1;R17C28_X01_SEL1;1;R17C28_SEL5;R17C28_X01_SEL5;1;R14C27_E25;R14C27_E252_E250;1;R14C25_E25;R14C25_S251_E250;1;R15C28_S20;R15C28_E201_S200;1;R15C27_E20;R15C27_E252_E200;1;R17C28_X01;R17C28_S202_X01;1;R15C27_A1;R15C27_E252_A1;1;R13C25_OF5;;1;R13C25_S25;R13C25_OF5_S250;1;R15C25_E25;R15C25_S252_E250;1;R15C27_S25;R15C27_E252_S250;1;R17C27_S20;R17C27_S252_S200;1;R18C27_E20;R18C27_S201_E200;1;R18C28_X01;R18C28_E201_X01;1;R18C28_C1;R18C28_X01_C1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 3880907 ] ,
          "attributes": {
            "ROUTING": "R13C26_E24;R13C26_E101_E240;1;R13C28_S24;R13C28_E242_S240;1;R15C28_X03;R15C28_S242_X03;1;R15C28_B4;R15C28_X03_B4;1;R17C28_S21;R17C28_E212_S210;1;R18C28_B1;R18C28_S211_B1;1;R15C26_X01;R15C26_S202_X01;1;R15C26_A1;R15C26_X01_A1;1;R17C26_E21;R17C26_S212_E210;1;R17C28_B0;R17C28_E212_B0;1;R14C28_B3;R14C28_X01_B3;1;R15C26_S21;R15C26_S202_S210;1;R17C26_S21;R17C26_S212_S210;1;R18C26_E21;R18C26_S211_E210;1;R18C27_B3;R18C27_E211_B3;1;R13C25_E10;R13C25_OF1_E100;1;R13C26_S20;R13C26_E101_S200;1;R15C26_D3;R15C26_S202_D3;1;R13C25_OF1;;1;R15C27_X01;R15C27_E201_X01;1;R15C27_B3;R15C27_X01_B3;1;R14C26_E20;R14C26_S201_E200;1;R15C26_E20;R15C26_S202_E200;1;R14C28_X01;R14C28_E202_X01;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 3880903 ] ,
          "attributes": {
            "ROUTING": "R15C27_E21;R15C27_S211_E210;1;R15C28_B3;R15C28_E211_B3;1;R16C27_S24;R16C27_S212_S240;1;R17C27_E24;R17C27_S241_E240;1;R17C28_X03;R17C28_E241_X03;1;R17C28_D0;R17C28_X03_D0;1;R14C27_S21;R14C27_E212_S210;1;R15C27_X02;R15C27_S211_X02;1;R15C27_A3;R15C27_X02_A3;1;R15C26_A3;R15C26_X02_A3;1;R18C28_X02;R18C28_E211_X02;1;R18C28_A3;R18C28_X02_A3;1;R14C25_E21;R14C25_S212_E210;1;R14C27_E24;R14C27_E212_E240;1;R14C28_X07;R14C28_E241_X07;1;R14C28_A3;R14C28_X07_A3;1;R18C27_E21;R18C27_E212_E210;1;R18C25_E21;R18C25_S212_E210;1;R17C28_B3;R17C28_E211_B3;1;R14C26_S21;R14C26_E211_S210;1;R15C26_X02;R15C26_S211_X02;1;R14C25_S21;R14C25_S212_S210;1;R18C28_X06;R18C28_E211_X06;1;R18C28_D1;R18C28_X06_D1;1;R17C28_B6;R17C28_E211_B6;1;R12C25_OF1;;1;R12C25_S21;R12C25_OF1_S210;1;R17C28_B7;R17C28_E211_B7;1;R18C27_B2;R18C27_E212_B2;1;R17C28_B2;R17C28_E211_B2;1;R16C25_S21;R16C25_S212_S210;1;R17C25_E21;R17C25_S211_E210;1;R17C27_E21;R17C27_E212_E210;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3880897 ] ,
          "attributes": {
            "ROUTING": "R17C28_A6;R17C28_N231_A6;1;R15C27_SEL2;R15C27_X05_SEL2;1;R15C26_SEL2;R15C26_X05_SEL2;1;R17C28_A7;R17C28_N231_A7;1;R17C27_N22;R17C27_N121_N220;1;R15C27_W22;R15C27_N222_W220;1;R15C26_X05;R15C26_W221_X05;1;R15C26_SEL0;R15C26_X05_SEL0;1;R18C28_SEL0;R18C28_X07_SEL0;1;R18C27_E24;R18C27_F4_E240;1;R18C28_X07;R18C28_E241_X07;1;R18C28_SEL2;R18C28_X07_SEL2;1;R15C27_N26;R15C27_N262_N260;1;R14C27_E26;R14C27_N261_E260;1;R14C28_SEL2;R14C28_E261_SEL2;1;R17C28_A2;R17C28_X02_A2;1;R18C27_SN20;R18C27_F4_SN20;1;R17C27_N26;R17C27_N121_N260;1;R15C27_X05;R15C27_N262_X05;1;R15C27_SEL0;R15C27_X05_SEL0;1;R16C28_N22;R16C28_N272_N220;1;R14C28_X05;R14C28_N222_X05;1;R14C28_SEL0;R14C28_X05_SEL0;1;R18C28_N23;R18C28_E131_N230;1;R17C28_X02;R17C28_N231_X02;1;R17C28_C0;R17C28_X02_C0;1;R18C27_F4;;1;R18C27_E13;R18C27_F4_E130;1;R18C28_N27;R18C28_E131_N270;1;R17C28_A3;R17C28_N271_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880895 ] ,
          "attributes": {
            "ROUTING": "R14C28_F3;;1;R14C28_I1MUX2;R14C28_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880894 ] ,
          "attributes": {
            "ROUTING": "R14C28_F2;;1;R14C28_I0MUX2;R14C28_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880892 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880891 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:15.28-15.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880886 ] ,
          "attributes": {
            "ROUTING": "R16C24_F1;;1;R16C24_I1MUX0;R16C24_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880885 ] ,
          "attributes": {
            "ROUTING": "R16C24_F0;;1;R16C24_I0MUX0;R16C24_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0[3]": {
          "hide_name": 0,
          "bits": [ 3880881 ] ,
          "attributes": {
            "ROUTING": "R17C24_B5;R17C24_E212_B5;1;R17C23_S21;R17C23_E211_S210;1;R18C23_B3;R18C23_S211_B3;1;R16C24_X06;R16C24_E212_X06;1;R16C24_D3;R16C24_X06_D3;1;R17C22_E21;R17C22_S111_E210;1;R17C23_B0;R17C23_E211_B0;1;R16C22_SN10;R16C22_OF1_SN10;1;R17C22_B3;R17C22_S111_B3;1;R16C24_X02;R16C24_E212_X02;1;R16C24_A1;R16C24_X02_A1;1;R16C24_S21;R16C24_E212_S210;1;R17C24_B3;R17C24_S211_B3;1;R16C22_OF1;;1;R16C22_E21;R16C22_OF1_E210;1;R16C23_B4;R16C23_E211_B4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0[1]": {
          "hide_name": 0,
          "bits": [ 3880877 ] ,
          "attributes": {
            "ROUTING": "R17C23_C0;R17C23_E241_C0;1;R14C23_S21;R14C23_E211_S210;1;R16C23_B2;R16C23_S212_B2;1;R17C23_X03;R17C23_E241_X03;1;R17C23_A1;R17C23_X03_A1;1;R17C24_X07;R17C24_E242_X07;1;R17C24_A5;R17C24_X07_A5;1;R18C23_X02;R18C23_E211_X02;1;R18C23_C3;R18C23_X02_C3;1;R17C24_D3;R17C24_X03_D3;1;R17C24_X03;R17C24_E242_X03;1;R17C23_A5;R17C23_N211_A5;1;R18C22_E21;R18C22_S212_E210;1;R18C23_N21;R18C23_E211_N210;1;R17C23_A4;R17C23_N211_A4;1;R16C22_S24;R16C22_S212_S240;1;R17C24_A1;R17C24_X03_A1;1;R17C22_E24;R17C22_S241_E240;1;R14C22_S21;R14C22_OF1_S210;1;R16C22_S21;R16C22_S212_S210;1;R17C22_B1;R17C22_S211_B1;1;R14C22_OF1;;1;R14C22_E21;R14C22_OF1_E210;1;R14C24_S21;R14C24_E212_S210;1;R16C24_B3;R16C24_S212_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0[0]": {
          "hide_name": 0,
          "bits": [ 3880873 ] ,
          "attributes": {
            "ROUTING": "R17C24_S21;R17C24_E211_S210;1;R17C24_A7;R17C24_S210_A7;1;R17C24_X05;R17C24_S242_X05;1;R17C24_A3;R17C24_X05_A3;1;R17C23_E21;R17C23_S212_E210;1;R17C23_A0;R17C23_E210_A0;1;R17C22_B2;R17C22_E211_B2;1;R17C23_S24;R17C23_S212_S240;1;R18C23_X05;R18C23_S241_X05;1;R18C23_A3;R18C23_X05_A3;1;R16C23_B3;R16C23_S211_B3;1;R15C23_S21;R15C23_E212_S210;1;R15C21_S21;R15C21_OF1_S210;1;R17C21_E21;R17C21_S212_E210;1;R17C24_D5;R17C24_S242_D5;1;R15C21_OF1;;1;R15C21_E21;R15C21_OF1_E210;1;R15C23_E24;R15C23_E212_E240;1;R15C24_S24;R15C24_E241_S240;1;R16C24_X05;R16C24_S241_X05;1;R16C24_A3;R16C24_X05_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 3880867 ] ,
          "attributes": {
            "ROUTING": "R16C24_SEL0;R16C24_X08_SEL0;1;R17C23_E27;R17C23_E131_E270;1;R17C23_D0;R17C23_E270_D0;1;R18C23_SEL0;R18C23_X06_SEL0;1;R17C24_SEL0;R17C24_X06_SEL0;1;R17C22_EW10;R17C22_F4_EW10;1;R17C23_A2;R17C23_E111_A2;1;R17C23_S27;R17C23_E131_S270;1;R18C23_X06;R18C23_S271_X06;1;R18C23_SEL2;R18C23_X06_SEL2;1;R17C24_N23;R17C24_E231_N230;1;R16C24_X08;R16C24_N231_X08;1;R16C24_SEL2;R16C24_X08_SEL2;1;R17C23_B1;R17C23_E131_B1;1;R17C24_SEL6;R17C24_X06_SEL6;1;R17C23_B5;R17C23_E131_B5;1;R17C24_SEL2;R17C24_X06_SEL2;1;R17C23_E23;R17C23_E131_E230;1;R17C24_X06;R17C24_E231_X06;1;R17C24_SEL4;R17C24_X06_SEL4;1;R17C22_F4;;1;R17C22_E13;R17C22_F4_E130;1;R17C23_B4;R17C23_E131_B4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3880865 ] ,
          "attributes": {
            "ROUTING": "R16C24_F3;;1;R16C24_I1MUX2;R16C24_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3880864 ] ,
          "attributes": {
            "ROUTING": "R16C24_F2;;1;R16C24_I0MUX2;R16C24_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_S0[5]": {
          "hide_name": 0,
          "bits": [ 3880862 ] ,
          "attributes": {
            "ROUTING": "R16C23_F4;;1;R16C23_E24;R16C23_F4_E240;1;R16C24_X03;R16C24_E241_X03;1;R16C24_SEL1;R16C24_X03_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3880861 ] ,
          "attributes": {
            "ROUTING": "R16C24_OF0;;1;R16C24_I1MUX1;R16C24_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3880860 ] ,
          "attributes": {
            "ROUTING": "R16C24_OF2;;1;R16C24_I0MUX1;R16C24_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 3880858 ] ,
          "attributes": {
            "ROUTING": "R15C28_F1;;1;R15C28_E13;R15C28_F1_E130;1;R15C28_N26;R15C28_E130_N260;1;R14C28_SEL1;R14C28_N261_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3880857 ] ,
          "attributes": {
            "ROUTING": "R14C28_OF0;;1;R14C28_I1MUX1;R14C28_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3880856 ] ,
          "attributes": {
            "ROUTING": "R14C28_OF2;;1;R14C28_I0MUX1;R14C28_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880854 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880852 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880851 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880849 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O[3]": {
          "hide_name": 0,
          "bits": [ 3880848 ] ,
          "attributes": {
            "ROUTING": "R16C27_W24;R16C27_N242_W240;1;R16C25_X03;R16C25_W242_X03;1;R16C25_B3;R16C25_X03_B3;1;R16C27_X01;R16C27_N242_X01;1;R16C27_B4;R16C27_X01_B4;1;R18C28_N21;R18C28_OF1_N210;1;R16C28_X06;R16C28_N212_X06;1;R16C28_C5;R16C28_X06_C5;1;R18C28_W10;R18C28_OF1_W100;1;R18C27_N24;R18C27_W101_N240;1;R16C26_D4;R16C26_X02_D4;1;R18C28_OF1;;1;R18C28_W21;R18C28_OF1_W210;1;R18C26_N21;R18C26_W212_N210;1;R16C26_X02;R16C26_N212_X02;1;R16C26_A0;R16C26_X02_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_ALU_COUT_SUM_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880846 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:16.17-16.30|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 3880844 ] ,
          "attributes": {
            "ROUTING": "R16C27_S13;R16C27_F2_S130;1;R17C27_A2;R17C27_S131_A2;1;R16C27_F2;;1;R16C27_SN20;R16C27_F2_SN20;1;R17C27_W22;R17C27_S121_W220;1;R17C27_C3;R17C27_W220_C3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 3880841 ] ,
          "attributes": {
            "ROUTING": "R16C28_SEL5;R16C28_X02_SEL5;1;R16C27_F3;;1;R16C27_E23;R16C27_F3_E230;1;R16C28_X02;R16C28_E231_X02;1;R16C28_SEL1;R16C28_X02_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_O_S0_MUX2_LUT6_S0_O[0]": {
          "hide_name": 0,
          "bits": [ 3880839 ] ,
          "attributes": {
            "ROUTING": "R16C25_S25;R16C25_W252_S250;1;R16C25_B2;R16C25_S250_B2;1;R16C28_X04;R16C28_E251_X04;1;R16C28_D5;R16C28_X04_D5;1;R16C27_W25;R16C27_S111_W250;1;R16C26_A4;R16C26_W251_A4;1;R16C27_B3;R16C27_S111_B3;1;R15C27_OF1;;1;R15C27_SN10;R15C27_OF1_SN10;1;R16C27_E25;R16C27_S111_E250;1;R16C28_A7;R16C28_E251_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880837 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880835 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880832 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "3",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 3880829 ] ,
          "attributes": {
            "ROUTING": "R16C27_F1;;1;R16C27_SN10;R16C27_F1_SN10;1;R17C27_D6;R17C27_S111_D6;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:17.28-17.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880828 ] ,
          "attributes": {
            "ROUTING": "R17C28_W23;R17C28_OF3_W230;1;R17C27_X02;R17C27_W231_X02;1;R17C27_A3;R17C27_X02_A3;1;R17C28_OF3;;1;R17C28_EW10;R17C28_OF3_EW10;1;R17C27_B6;R17C27_W111_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3880826 ] ,
          "attributes": {
            "ROUTING": "R16C27_B2;R16C27_W211_B2;1;R16C26_W21;R16C26_W212_W210;1;R16C25_B1;R16C25_W211_B1;1;R17C27_X06;R17C27_W211_X06;1;R17C27_D3;R17C27_X06_D3;1;R17C27_S21;R17C27_W211_S210;1;R17C27_A6;R17C27_S210_A6;1;R16C28_S21;R16C28_S212_S210;1;R17C28_W21;R17C28_S211_W210;1;R16C26_X06;R16C26_W212_X06;1;R16C26_C4;R16C26_X06_C4;1;R14C28_OF1;;1;R14C28_S21;R14C28_OF1_S210;1;R16C28_W21;R16C28_S212_W210;1;R16C28_X08;R16C28_S212_X08;1;R16C28_B5;R16C28_X08_B5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880824 ] ,
          "attributes": {
            "ROUTING": "R17C27_F6;;1;R17C27_X03;R17C27_F6_X03;1;R17C27_B4;R17C27_X03_B4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880821 ] ,
          "attributes": {
            "ROUTING": "R17C27_X08;R17C27_S211_X08;1;R17C27_B7;R17C27_X08_B7;1;R16C28_A5;R16C28_X07_A5;1;R16C26_B4;R16C26_E212_B4;1;R17C27_B3;R17C27_S211_B3;1;R16C27_S21;R16C27_E211_S210;1;R16C26_E24;R16C26_E212_E240;1;R16C28_X07;R16C28_E242_X07;1;R16C24_OF1;;1;R16C24_E21;R16C24_OF1_E210;1;R16C26_E21;R16C26_E212_E210;1;R16C27_B1;R16C27_E211_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F_LUT4_F_I3_ALU_SUM_COUT_ALU_COUT_1_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3880818 ] ,
          "attributes": {
            "ROUTING": "R17C27_SEL2;R17C27_E262_SEL2;1;R17C25_E26;R17C25_S121_E260;1;R17C27_SEL0;R17C27_E262_SEL0;1;R16C26_SEL1;R16C26_X03_SEL1;1;R16C26_SEL5;R16C26_X03_SEL5;1;R17C27_W20;R17C27_S201_W200;1;R17C27_A7;R17C27_W200_A7;1;R16C28_SEL2;R16C28_X05_SEL2;1;R16C25_SN20;R16C25_F4_SN20;1;R16C27_S20;R16C27_E201_S200;1;R16C28_SEL6;R16C28_X05_SEL6;1;R16C26_X03;R16C26_E241_X03;1;R16C25_E24;R16C25_F4_E240;1;R16C28_SEL4;R16C28_X05_SEL4;1;R17C27_C6;R17C27_S201_C6;1;R16C25_F4;;1;R16C25_E10;R16C25_F4_E100;1;R16C26_E20;R16C26_E101_E200;1;R16C28_X05;R16C28_E202_X05;1;R16C28_SEL0;R16C28_X05_SEL0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880816 ] ,
          "attributes": {
            "ROUTING": "R17C27_F7;;1;R17C27_A4;R17C27_F7_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880814 ] ,
          "attributes": {
            "ROUTING": "R14C27_F1;;1;R14C27_B4;R14C27_F1_B4;1",
            "src": "../design/module_top.v:84.16-87.6|../design/module_bin_to_bcd.v:21.30-21.47|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3880813 ] ,
          "attributes": {
            "ROUTING": "R14C27_D7;R14C27_W221_D7;1;R13C27_X04;R13C27_N251_X04;1;R13C27_B1;R13C27_X04_B1;1;R14C27_N25;R14C27_W251_N250;1;R13C27_A0;R13C27_N251_A0;1;R14C29_EW10;R14C29_F4_EW10;1;R14C28_W25;R14C28_W111_W250;1;R14C27_A4;R14C27_W251_A4;1;R14C29_F4;;1;R14C29_EW20;R14C29_F4_EW20;1;R14C28_W22;R14C28_W121_W220;1;R14C27_D6;R14C27_W221_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.anodo_o_LUT3_I2_F[5]": {
          "hide_name": 0,
          "bits": [ 3880812 ] ,
          "attributes": {
            "ROUTING": "R14C27_F4;;1;R14C27_N24;R14C27_F4_N240;1;R13C27_X03;R13C27_N241_X03;1;R13C27_SEL1;R13C27_X03_SEL1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.contador_digitos[1]": {
          "hide_name": 0,
          "bits": [ 3880807 ] ,
          "attributes": {
            "ROUTING": "R16C29_X04;R16C29_Q5_X04;1;R16C29_B3;R16C29_X04_B3;1;R16C29_N10;R16C29_Q5_N100;1;R16C29_A0;R16C29_N100_A0;1;R16C29_E13;R16C29_Q5_E130;1;R16C29_A6;R16C29_E130_A6;1;R16C29_N13;R16C29_Q5_N130;1;R16C29_A2;R16C29_N130_A2;1;R16C29_Q5;;1;R16C29_A5;R16C29_Q5_A5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:43.37-43.60|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "display_inst contador_digitos"
          }
        },
        "display_inst.contador_digitos[0]": {
          "hide_name": 0,
          "bits": [ 3880805 ] ,
          "attributes": {
            "ROUTING": "R16C29_B2;R16C29_S111_B2;1;R16C29_B6;R16C29_S121_B6;1;R15C29_SN10;R15C29_Q4_SN10;1;R16C29_B0;R16C29_S111_B0;1;R15C29_S13;R15C29_Q4_S130;1;R16C29_A3;R16C29_S131_A3;1;R15C29_X07;R15C29_Q4_X07;1;R15C29_A4;R15C29_X07_A4;1;R15C29_Q4;;1;R15C29_SN20;R15C29_Q4_SN20;1;R16C29_B5;R16C29_S121_B5;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:16.15-16.31",
            "hdlname": "display_inst contador_digitos"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg": {
          "hide_name": 0,
          "bits": [ 3880801 ] ,
          "attributes": {
            "ROUTING": "R17C12_Q2;;1;R17C12_X01;R17C12_Q2_X01;1;R17C12_B5;R17C12_X01_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:9.9-9.25",
            "hdlname": "debouncer_loop[3].debounce_inst noisy_signal_reg"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880800 ] ,
          "attributes": {
            "ROUTING": "R17C12_F7;;1;R17C12_SN10;R17C12_F7_SN10;1;R18C12_E21;R18C12_S111_E210;1;R18C13_N21;R18C13_E211_N210;1;R17C13_W21;R17C13_N211_W210;1;R17C12_LSR1;R17C12_W211_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[24]": {
          "hide_name": 0,
          "bits": [ 3883416 ] ,
          "attributes": {
            "ROUTING": "R25C13_F1;;1;R25C13_X02;R25C13_F1_X02;1;R25C13_A3;R25C13_X02_A3;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3880794 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3880793 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880790 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880787 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3880784 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3880779 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3880776 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3880773 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3880770 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3880767 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3880764 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3880761 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3880758 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3880755 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3880752 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880749 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3880747 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3880744 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3880741 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3880738 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3880735 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3880732 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3880729 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3880726 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3880723 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3880720 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3880717 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3880714 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3880712 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3880709 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3880706 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3880704 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[31]": {
          "hide_name": 0,
          "bits": [ 3880701 ] ,
          "attributes": {
            "ROUTING": "R12C13_F2;;1;R12C13_SN20;R12C13_F2_SN20;1;R13C13_B4;R13C13_S121_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[22]": {
          "hide_name": 0,
          "bits": [ 3880698 ] ,
          "attributes": {
            "ROUTING": "R12C11_F5;;1;R12C11_E25;R12C11_F5_E250;1;R12C13_N25;R12C13_E252_N250;1;R11C13_X04;R11C13_N251_X04;1;R11C13_B0;R11C13_X04_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3883409 ] ,
          "attributes": {
            "ROUTING": "R25C9_F3;;1;R25C9_W13;R25C9_F3_W130;1;R25C8_A1;R25C8_W131_A1;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880694 ] ,
          "attributes": {
            "ROUTING": "R11C13_F7;;1;R11C13_X08;R11C13_F7_X08;1;R11C13_LSR0;R11C13_X08_LSR0;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[23]": {
          "hide_name": 0,
          "bits": [ 3880692 ] ,
          "attributes": {
            "ROUTING": "R12C12_F0;;1;R12C12_S10;R12C12_F0_S100;1;R13C12_S24;R13C12_S101_S240;1;R13C12_B1;R13C12_S240_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[2]": {
          "hide_name": 0,
          "bits": [ 3883408 ] ,
          "attributes": {
            "ROUTING": "R25C9_B7;R25C9_E131_B7;1;R25C8_Q1;;1;R25C8_E13;R25C8_Q1_E130;1;R25C9_B3;R25C9_E131_B3;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880688 ] ,
          "attributes": {
            "ROUTING": "R13C12_F6;;1;R13C12_X07;R13C12_F6_X07;1;R13C12_LSR0;R13C12_X07_LSR0;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[24]": {
          "hide_name": 0,
          "bits": [ 3880686 ] ,
          "attributes": {
            "ROUTING": "R12C12_F1;;1;R12C12_EW10;R12C12_F1_EW10;1;R12C13_N21;R12C13_E111_N210;1;R11C13_B2;R11C13_N211_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3883406 ] ,
          "attributes": {
            "ROUTING": "R25C9_F4;;1;R25C9_S10;R25C9_F4_S100;1;R26C9_A5;R26C9_S101_A5;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880682 ] ,
          "attributes": {
            "ROUTING": "R11C13_F6;;1;R11C13_X07;R11C13_F6_X07;1;R11C13_LSR1;R11C13_X07_LSR1;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[25]": {
          "hide_name": 0,
          "bits": [ 3880680 ] ,
          "attributes": {
            "ROUTING": "R12C12_F2;;1;R12C12_E22;R12C12_F2_E220;1;R12C14_X05;R12C14_E222_X05;1;R12C14_B0;R12C14_X05_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[3]": {
          "hide_name": 0,
          "bits": [ 3883405 ] ,
          "attributes": {
            "ROUTING": "R26C9_SN10;R26C9_Q5_SN10;1;R25C9_E25;R25C9_N111_E250;1;R25C10_A7;R25C10_E251_A7;1;R26C9_Q5;;1;R26C9_N25;R26C9_Q5_N250;1;R25C9_B4;R25C9_N251_B4;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880676 ] ,
          "attributes": {
            "ROUTING": "R12C14_F7;;1;R12C14_SN10;R12C14_F7_SN10;1;R11C14_E21;R11C14_N111_E210;1;R11C15_S21;R11C15_E211_S210;1;R12C15_W21;R12C15_S211_W210;1;R12C14_LSR0;R12C14_W211_LSR0;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[26]": {
          "hide_name": 0,
          "bits": [ 3880674 ] ,
          "attributes": {
            "ROUTING": "R12C12_F3;;1;R12C12_N13;R12C12_F3_N130;1;R11C12_E23;R11C12_N131_E230;1;R11C13_B5;R11C13_E231_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3883404 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880670 ] ,
          "attributes": {
            "ROUTING": "R11C14_F7;;1;R11C14_E10;R11C14_F7_E100;1;R11C14_W22;R11C14_E100_W220;1;R11C13_X05;R11C13_W221_X05;1;R11C13_LSR2;R11C13_X05_LSR2;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[27]": {
          "hide_name": 0,
          "bits": [ 3880668 ] ,
          "attributes": {
            "ROUTING": "R12C12_F4;;1;R12C12_SN10;R12C12_F4_SN10;1;R13C12_B2;R13C12_S111_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3883401 ] ,
          "attributes": {
            "ROUTING": "R25C9_F5;;1;R25C9_S25;R25C9_F5_S250;1;R26C9_A3;R26C9_S251_A3;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880664 ] ,
          "attributes": {
            "ROUTING": "R13C12_F4;;1;R13C12_W13;R13C12_F4_W130;1;R13C11_S27;R13C11_W131_S270;1;R14C11_E27;R14C11_S271_E270;1;R14C12_N27;R14C12_E271_N270;1;R13C12_LSR1;R13C12_N271_LSR1;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[28]": {
          "hide_name": 0,
          "bits": [ 3880662 ] ,
          "attributes": {
            "ROUTING": "R12C12_F5;;1;R12C12_E13;R12C12_F5_E130;1;R12C13_B5;R12C13_E131_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880659 ] ,
          "attributes": {
            "ROUTING": "R12C8_F1;;1;R12C8_SN20;R12C8_F1_SN20;1;R13C8_B4;R13C8_S121_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3883399 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880655 ] ,
          "attributes": {
            "ROUTING": "R13C8_F2;;1;R13C8_X05;R13C8_F2_X05;1;R13C8_LSR2;R13C8_X05_LSR2;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880653 ] ,
          "attributes": {
            "ROUTING": "R12C8_F2;;1;R12C8_W10;R12C8_F2_W100;1;R12C7_S24;R12C7_W101_S240;1;R12C7_B1;R12C7_S240_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 3883396 ] ,
          "attributes": {
            "ROUTING": "R25C10_F0;;1;R25C10_N10;R25C10_F0_N100;1;R24C10_N20;R24C10_N101_N200;1;R24C10_A1;R24C10_N200_A1;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880649 ] ,
          "attributes": {
            "ROUTING": "R12C7_F7;;1;R12C7_X08;R12C7_F7_X08;1;R12C7_LSR0;R12C7_X08_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter[4]": {
          "hide_name": 0,
          "bits": [ 3883400 ] ,
          "attributes": {
            "ROUTING": "R25C9_W20;R25C9_N101_W200;1;R25C9_A7;R25C9_W200_A7;1;R26C9_Q3;;1;R26C9_N10;R26C9_Q3_N100;1;R25C9_B5;R25C9_N101_B5;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880646 ] ,
          "attributes": {
            "ROUTING": "R12C13_F6;;1;R12C13_X07;R12C13_F6_X07;1;R12C13_LSR2;R12C13_X07_LSR2;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[29]": {
          "hide_name": 0,
          "bits": [ 3880644 ] ,
          "attributes": {
            "ROUTING": "R12C13_F0;;1;R12C13_SN10;R12C13_F0_SN10;1;R13C13_B0;R13C13_S111_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880641 ] ,
          "attributes": {
            "ROUTING": "R12C8_F3;;1;R12C8_SN10;R12C8_F3_SN10;1;R13C8_W21;R13C8_S111_W210;1;R13C7_B0;R13C7_W211_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3883394 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880637 ] ,
          "attributes": {
            "ROUTING": "R13C7_F5;;1;R13C7_X08;R13C7_F5_X08;1;R13C7_LSR0;R13C7_X08_LSR0;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3880635 ] ,
          "attributes": {
            "ROUTING": "R12C8_F4;;1;R12C8_W24;R12C8_F4_W240;1;R12C7_X03;R12C7_W241_X03;1;R12C7_B3;R12C7_X03_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[6]": {
          "hide_name": 0,
          "bits": [ 3883391 ] ,
          "attributes": {
            "ROUTING": "R25C10_F1;;1;R25C10_SN20;R25C10_F1_SN20;1;R24C10_A5;R24C10_N121_A5;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880631 ] ,
          "attributes": {
            "ROUTING": "R12C7_F6;;1;R12C7_X07;R12C7_F6_X07;1;R12C7_LSR1;R12C7_X07_LSR1;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 3880629 ] ,
          "attributes": {
            "ROUTING": "R12C8_F5;;1;R12C8_EW10;R12C8_F5_EW10;1;R12C7_B4;R12C7_W111_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[6]": {
          "hide_name": 0,
          "bits": [ 3883390 ] ,
          "attributes": {
            "ROUTING": "R25C10_X06;R25C10_S251_X06;1;R25C10_C6;R25C10_X06_C6;1;R24C10_Q5;;1;R24C10_S25;R24C10_Q5_S250;1;R25C10_X04;R25C10_S251_X04;1;R25C10_B1;R25C10_X04_B1;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880625 ] ,
          "attributes": {
            "ROUTING": "R12C6_F0;;1;R12C6_S10;R12C6_F0_S100;1;R12C6_E21;R12C6_S100_E210;1;R12C7_LSR2;R12C7_E211_LSR2;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[5]": {
          "hide_name": 0,
          "bits": [ 3880623 ] ,
          "attributes": {
            "ROUTING": "R12C9_F0;;1;R12C9_S13;R12C9_F0_S130;1;R13C9_W23;R13C9_S131_W230;1;R13C8_B1;R13C8_W231_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3883389 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880619 ] ,
          "attributes": {
            "ROUTING": "R13C8_F6;;1;R13C8_X07;R13C8_F6_X07;1;R13C8_LSR0;R13C8_X07_LSR0;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[6]": {
          "hide_name": 0,
          "bits": [ 3880617 ] ,
          "attributes": {
            "ROUTING": "R12C9_F1;;1;R12C9_S21;R12C9_F1_S210;1;R13C9_B0;R13C9_S211_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3883386 ] ,
          "attributes": {
            "ROUTING": "R25C9_F1;;1;R25C9_S21;R25C9_F1_S210;1;R26C9_X02;R26C9_S211_X02;1;R26C9_A1;R26C9_X02_A1;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880613 ] ,
          "attributes": {
            "ROUTING": "R13C8_F7;;1;R13C8_E27;R13C8_F7_E270;1;R13C9_LSR0;R13C9_E271_LSR0;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[7]": {
          "hide_name": 0,
          "bits": [ 3880611 ] ,
          "attributes": {
            "ROUTING": "R12C9_F2;;1;R12C9_EW10;R12C9_F2_EW10;1;R12C10_S21;R12C10_E111_S210;1;R13C10_B1;R13C10_S211_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[0]": {
          "hide_name": 0,
          "bits": [ 3883385 ] ,
          "attributes": {
            "ROUTING": "R25C9_X02;R25C9_N211_X02;1;R25C9_D7;R25C9_X02_D7;1;R26C9_Q1;;1;R26C9_N21;R26C9_Q1_N210;1;R25C9_B1;R25C9_N211_B1;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880607 ] ,
          "attributes": {
            "ROUTING": "R13C10_F7;;1;R13C10_X08;R13C10_F7_X08;1;R13C10_LSR0;R13C10_X08_LSR0;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[8]": {
          "hide_name": 0,
          "bits": [ 3880605 ] ,
          "attributes": {
            "ROUTING": "R12C9_F3;;1;R12C9_SN10;R12C9_F3_SN10;1;R13C9_B2;R13C9_S111_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[10]": {
          "hide_name": 0,
          "bits": [ 3883383 ] ,
          "attributes": {
            "ROUTING": "R25C10_F5;;1;R25C10_S25;R25C10_F5_S250;1;R26C10_A0;R26C10_S251_A0;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880601 ] ,
          "attributes": {
            "ROUTING": "R13C9_F6;;1;R13C9_X07;R13C9_F6_X07;1;R13C9_LSR1;R13C9_X07_LSR1;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[9]": {
          "hide_name": 0,
          "bits": [ 3880599 ] ,
          "attributes": {
            "ROUTING": "R12C9_F4;;1;R12C9_SN20;R12C9_F4_SN20;1;R13C9_B5;R13C9_S121_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[10]": {
          "hide_name": 0,
          "bits": [ 3883382 ] ,
          "attributes": {
            "ROUTING": "R26C10_N20;R26C10_Q0_N200;1;R25C10_X07;R25C10_N201_X07;1;R25C10_D7;R25C10_X07_D7;1;R26C10_Q0;;1;R26C10_N10;R26C10_Q0_N100;1;R25C10_B5;R25C10_N101_B5;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880595 ] ,
          "attributes": {
            "ROUTING": "R13C8_F3;;1;R13C8_S10;R13C8_F3_S100;1;R13C8_E21;R13C8_S100_E210;1;R13C9_LSR2;R13C9_E211_LSR2;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[10]": {
          "hide_name": 0,
          "bits": [ 3880593 ] ,
          "attributes": {
            "ROUTING": "R12C9_F5;;1;R12C9_S25;R12C9_F5_S250;1;R14C9_B5;R14C9_S252_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[11]": {
          "hide_name": 0,
          "bits": [ 3883380 ] ,
          "attributes": {
            "ROUTING": "R25C11_F0;;1;R25C11_SN10;R25C11_F0_SN10;1;R24C11_A2;R24C11_N111_A2;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880589 ] ,
          "attributes": {
            "ROUTING": "R14C9_F1;;1;R14C9_X06;R14C9_F1_X06;1;R14C9_LSR2;R14C9_X06_LSR2;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[11]": {
          "hide_name": 0,
          "bits": [ 3880587 ] ,
          "attributes": {
            "ROUTING": "R12C10_F0;;1;R12C10_S20;R12C10_F0_S200;1;R14C10_X05;R14C10_S202_X05;1;R14C10_B0;R14C10_X05_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[11]": {
          "hide_name": 0,
          "bits": [ 3883379 ] ,
          "attributes": {
            "ROUTING": "R24C11_SN20;R24C11_Q2_SN20;1;R25C11_W22;R25C11_S121_W220;1;R25C10_X01;R25C10_W221_X01;1;R25C10_A6;R25C10_X01_A6;1;R24C11_Q2;;1;R24C11_S22;R24C11_Q2_S220;1;R25C11_X07;R25C11_S221_X07;1;R25C11_B0;R25C11_X07_B0;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880583 ] ,
          "attributes": {
            "ROUTING": "R14C10_F6;;1;R14C10_X07;R14C10_F6_X07;1;R14C10_LSR0;R14C10_X07_LSR0;1"
          }
        },
        "divisor_inst.clk_divider_counter[5]": {
          "hide_name": 0,
          "bits": [ 3883395 ] ,
          "attributes": {
            "ROUTING": "R25C10_X02;R25C10_S211_X02;1;R25C10_D6;R25C10_X02_D6;1;R24C10_Q1;;1;R24C10_S21;R24C10_Q1_S210;1;R25C10_B0;R25C10_S211_B0;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880580 ] ,
          "attributes": {
            "ROUTING": "R13C13_F2;;1;R13C13_X05;R13C13_F2_X05;1;R13C13_LSR0;R13C13_X05_LSR0;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[30]": {
          "hide_name": 0,
          "bits": [ 3880578 ] ,
          "attributes": {
            "ROUTING": "R12C13_F1;;1;R12C13_E13;R12C13_F1_E130;1;R12C14_B3;R12C14_E131_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[12]": {
          "hide_name": 0,
          "bits": [ 3880575 ] ,
          "attributes": {
            "ROUTING": "R12C10_F1;;1;R12C10_S13;R12C10_F1_S130;1;R13C10_E23;R13C10_S131_E230;1;R13C11_B1;R13C11_E231_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[12]": {
          "hide_name": 0,
          "bits": [ 3883375 ] ,
          "attributes": {
            "ROUTING": "R25C11_F1;;1;R25C11_S13;R25C11_F1_S130;1;R26C11_A3;R26C11_S131_A3;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880571 ] ,
          "attributes": {
            "ROUTING": "R13C12_F7;;1;R13C12_W10;R13C12_F7_W100;1;R13C12_W23;R13C12_W100_W230;1;R13C11_X06;R13C11_W231_X06;1;R13C11_LSR0;R13C11_X06_LSR0;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[13]": {
          "hide_name": 0,
          "bits": [ 3880569 ] ,
          "attributes": {
            "ROUTING": "R12C10_F2;;1;R12C10_SN20;R12C10_F2_SN20;1;R13C10_B4;R13C10_S121_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[12]": {
          "hide_name": 0,
          "bits": [ 3883374 ] ,
          "attributes": {
            "ROUTING": "R26C11_E13;R26C11_Q3_E130;1;R26C11_A6;R26C11_E130_A6;1;R26C11_Q3;;1;R26C11_N23;R26C11_Q3_N230;1;R25C11_B1;R25C11_N231_B1;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880565 ] ,
          "attributes": {
            "ROUTING": "R13C10_F6;;1;R13C10_X07;R13C10_F6_X07;1;R13C10_LSR2;R13C10_X07_LSR2;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[14]": {
          "hide_name": 0,
          "bits": [ 3880563 ] ,
          "attributes": {
            "ROUTING": "R12C10_F3;;1;R12C10_SN10;R12C10_F3_SN10;1;R13C10_B3;R13C10_S111_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3883373 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880559 ] ,
          "attributes": {
            "ROUTING": "R12C10_F6;;1;R12C10_S26;R12C10_F6_S260;1;R13C10_X05;R13C10_S261_X05;1;R13C10_LSR1;R13C10_X05_LSR1;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[15]": {
          "hide_name": 0,
          "bits": [ 3880557 ] ,
          "attributes": {
            "ROUTING": "R12C10_F4;;1;R12C10_S24;R12C10_F4_S240;1;R14C10_X01;R14C10_S242_X01;1;R14C10_B3;R14C10_X01_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[13]": {
          "hide_name": 0,
          "bits": [ 3883370 ] ,
          "attributes": {
            "ROUTING": "R25C11_F2;;1;R25C11_SN20;R25C11_F2_SN20;1;R24C11_A5;R24C11_N121_A5;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880553 ] ,
          "attributes": {
            "ROUTING": "R14C10_F7;;1;R14C10_X08;R14C10_F7_X08;1;R14C10_LSR1;R14C10_X08_LSR1;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[16]": {
          "hide_name": 0,
          "bits": [ 3880551 ] ,
          "attributes": {
            "ROUTING": "R12C10_F5;;1;R12C10_S25;R12C10_F5_S250;1;R14C10_B4;R14C10_S252_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[13]": {
          "hide_name": 0,
          "bits": [ 3883369 ] ,
          "attributes": {
            "ROUTING": "R24C11_S13;R24C11_Q5_S130;1;R25C11_C6;R25C11_S131_C6;1;R24C11_Q5;;1;R24C11_SN10;R24C11_Q5_SN10;1;R25C11_B2;R25C11_S111_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880547 ] ,
          "attributes": {
            "ROUTING": "R14C9_F2;;1;R14C9_S10;R14C9_F2_S100;1;R14C9_E21;R14C9_S100_E210;1;R14C10_LSR2;R14C10_E211_LSR2;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[17]": {
          "hide_name": 0,
          "bits": [ 3880545 ] ,
          "attributes": {
            "ROUTING": "R12C11_F0;;1;R12C11_W10;R12C11_F0_W100;1;R12C11_S23;R12C11_W100_S230;1;R14C11_B1;R14C11_S232_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3883367 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880541 ] ,
          "attributes": {
            "ROUTING": "R14C11_F5;;1;R14C11_X08;R14C11_F5_X08;1;R14C11_LSR0;R14C11_X08_LSR0;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[18]": {
          "hide_name": 0,
          "bits": [ 3880539 ] ,
          "attributes": {
            "ROUTING": "R12C11_F1;;1;R12C11_S21;R12C11_F1_S210;1;R14C11_B3;R14C11_S212_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[7]": {
          "hide_name": 0,
          "bits": [ 3883364 ] ,
          "attributes": {
            "ROUTING": "R25C10_F2;;1;R25C10_N22;R25C10_F2_N220;1;R24C10_X01;R24C10_N221_X01;1;R24C10_A0;R24C10_X01_A0;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880535 ] ,
          "attributes": {
            "ROUTING": "R14C11_F4;;1;R14C11_X07;R14C11_F4_X07;1;R14C11_LSR1;R14C11_X07_LSR1;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[19]": {
          "hide_name": 0,
          "bits": [ 3880533 ] ,
          "attributes": {
            "ROUTING": "R12C11_F2;;1;R12C11_SN20;R12C11_F2_SN20;1;R13C11_B5;R13C11_S121_B5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[7]": {
          "hide_name": 0,
          "bits": [ 3883363 ] ,
          "attributes": {
            "ROUTING": "R24C10_SN20;R24C10_Q0_SN20;1;R25C10_B7;R25C10_S121_B7;1;R24C10_Q0;;1;R24C10_SN10;R24C10_Q0_SN10;1;R25C10_B2;R25C10_S111_B2;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880528 ] ,
          "attributes": {
            "ROUTING": "R13C11_F6;;1;R13C11_X07;R13C11_F6_X07;1;R13C11_LSR2;R13C11_X07_LSR2;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[20]": {
          "hide_name": 0,
          "bits": [ 3880526 ] ,
          "attributes": {
            "ROUTING": "R12C11_F3;;1;R12C11_SN10;R12C11_F3_SN10;1;R13C11_B3;R13C11_S111_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3883362 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880522 ] ,
          "attributes": {
            "ROUTING": "R13C11_F7;;1;R13C11_X08;R13C11_F7_X08;1;R13C11_LSR1;R13C11_X08_LSR1;1"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[21]": {
          "hide_name": 0,
          "bits": [ 3880520 ] ,
          "attributes": {
            "ROUTING": "R12C11_F4;;1;R12C11_EW10;R12C11_F4_EW10;1;R12C12_N25;R12C12_E111_N250;1;R11C12_B4;R11C12_N251_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[14]": {
          "hide_name": 0,
          "bits": [ 3883359 ] ,
          "attributes": {
            "ROUTING": "R25C11_F3;;1;R25C11_S23;R25C11_F3_S230;1;R26C11_A5;R26C11_S231_A5;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880516 ] ,
          "attributes": {
            "ROUTING": "R11C12_F7;;1;R11C12_X08;R11C12_F7_X08;1;R11C12_LSR2;R11C12_X08_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3883378 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880513 ] ,
          "attributes": {
            "ROUTING": "R12C14_F5;;1;R12C14_X08;R12C14_F5_X08;1;R12C14_LSR1;R12C14_X08_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3883412 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880510 ] ,
          "attributes": {
            "ROUTING": "R13C13_F3;;1;R13C13_X06;R13C13_F3_X06;1;R13C13_LSR2;R13C13_X06_LSR2;1"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[29]": {
          "hide_name": 0,
          "bits": [ 3880507 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880505 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[30]": {
          "hide_name": 0,
          "bits": [ 3880503 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[29]": {
          "hide_name": 0,
          "bits": [ 3880502 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3880499 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3880498 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3880495 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3880494 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3880491 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 3880490 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3880487 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3880485 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[5]": {
          "hide_name": 0,
          "bits": [ 3880484 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3880481 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3880479 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[10]": {
          "hide_name": 0,
          "bits": [ 3880478 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3880475 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[11]": {
          "hide_name": 0,
          "bits": [ 3880474 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3880471 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[12]": {
          "hide_name": 0,
          "bits": [ 3880470 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3880467 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[13]": {
          "hide_name": 0,
          "bits": [ 3880466 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3880463 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[14]": {
          "hide_name": 0,
          "bits": [ 3880462 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3880459 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[15]": {
          "hide_name": 0,
          "bits": [ 3880458 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3880455 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[16]": {
          "hide_name": 0,
          "bits": [ 3880454 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3880451 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[17]": {
          "hide_name": 0,
          "bits": [ 3880450 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3880447 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[18]": {
          "hide_name": 0,
          "bits": [ 3880446 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3880443 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[6]": {
          "hide_name": 0,
          "bits": [ 3880442 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3880439 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3880438 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3880436 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3880433 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[19]": {
          "hide_name": 0,
          "bits": [ 3880432 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3880429 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[20]": {
          "hide_name": 0,
          "bits": [ 3880428 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3880425 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[21]": {
          "hide_name": 0,
          "bits": [ 3880424 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3880421 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[22]": {
          "hide_name": 0,
          "bits": [ 3880420 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3880417 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[23]": {
          "hide_name": 0,
          "bits": [ 3880416 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3880413 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[24]": {
          "hide_name": 0,
          "bits": [ 3880412 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[26]": {
          "hide_name": 0,
          "bits": [ 3880409 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[25]": {
          "hide_name": 0,
          "bits": [ 3880408 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[27]": {
          "hide_name": 0,
          "bits": [ 3880405 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[26]": {
          "hide_name": 0,
          "bits": [ 3880404 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[28]": {
          "hide_name": 0,
          "bits": [ 3880401 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[28]": {
          "hide_name": 0,
          "bits": [ 3880400 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[27]": {
          "hide_name": 0,
          "bits": [ 3880398 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3880395 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[7]": {
          "hide_name": 0,
          "bits": [ 3880394 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3880391 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[9]": {
          "hide_name": 0,
          "bits": [ 3880390 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[8]": {
          "hide_name": 0,
          "bits": [ 3880388 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[31]": {
          "hide_name": 0,
          "bits": [ 3880385 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[30]": {
          "hide_name": 0,
          "bits": [ 3880384 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[14]": {
          "hide_name": 0,
          "bits": [ 3880381 ] ,
          "attributes": {
            "ROUTING": "R11C10_W23;R11C10_N232_W230;1;R11C9_B3;R11C9_W231_B3;1;R13C10_EW20;R13C10_Q3_EW20;1;R13C9_D7;R13C9_W121_D7;1;R13C10_Q3;;1;R13C10_N23;R13C10_Q3_N230;1;R12C10_B3;R12C10_N231_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[13]": {
          "hide_name": 0,
          "bits": [ 3880380 ] ,
          "attributes": {
            "ROUTING": "R13C10_W10;R13C10_Q4_W100;1;R13C9_C7;R13C9_W101_C7;1;R12C10_W23;R12C10_N131_W230;1;R12C9_N23;R12C9_W231_N230;1;R11C9_B2;R11C9_N231_B2;1;R13C10_Q4;;1;R13C10_N13;R13C10_Q4_N130;1;R12C10_B2;R12C10_N131_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[11]": {
          "hide_name": 0,
          "bits": [ 3880379 ] ,
          "attributes": {
            "ROUTING": "R12C10_N20;R12C10_N202_N200;1;R11C10_W20;R11C10_N201_W200;1;R11C9_X05;R11C9_W201_X05;1;R11C9_B0;R11C9_X05_B0;1;R13C10_W20;R13C10_N201_W200;1;R13C9_X05;R13C9_W201_X05;1;R13C9_B7;R13C9_X05_B7;1;R14C10_Q0;;1;R14C10_N20;R14C10_Q0_N200;1;R12C10_X07;R12C10_N202_X07;1;R12C10_B0;R12C10_X07_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[8]": {
          "hide_name": 0,
          "bits": [ 3880378 ] ,
          "attributes": {
            "ROUTING": "R13C9_X01;R13C9_Q2_X01;1;R13C9_A7;R13C9_X01_A7;1;R11C9_W22;R11C9_N222_W220;1;R11C8_X01;R11C8_W221_X01;1;R11C8_B3;R11C8_X01_B3;1;R13C9_Q2;;1;R13C9_N22;R13C9_Q2_N220;1;R12C9_X01;R12C9_N221_X01;1;R12C9_B3;R12C9_X01_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[6]": {
          "hide_name": 0,
          "bits": [ 3880376 ] ,
          "attributes": {
            "ROUTING": "R12C9_W23;R12C9_N131_W230;1;R12C8_N23;R12C8_W231_N230;1;R11C8_B1;R11C8_N231_B1;1;R12C9_W27;R12C9_N131_W270;1;R12C8_X04;R12C8_W271_X04;1;R12C8_D7;R12C8_X04_D7;1;R13C9_Q0;;1;R13C9_N13;R13C9_Q0_N130;1;R12C9_B1;R12C9_N131_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[5]": {
          "hide_name": 0,
          "bits": [ 3880375 ] ,
          "attributes": {
            "ROUTING": "R12C8_C7;R12C8_N111_C7;1;R12C8_N21;R12C8_N111_N210;1;R11C8_B0;R11C8_N211_B0;1;R13C8_Q1;;1;R13C8_SN10;R13C8_Q1_SN10;1;R12C8_E21;R12C8_N111_E210;1;R12C9_B0;R12C9_E211_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[4]": {
          "hide_name": 0,
          "bits": [ 3880374 ] ,
          "attributes": {
            "ROUTING": "R12C7_N24;R12C7_Q4_N240;1;R11C7_X03;R11C7_N241_X03;1;R11C7_B5;R11C7_X03_B5;1;R12C8_B7;R12C8_E131_B7;1;R12C7_Q4;;1;R12C7_E13;R12C7_Q4_E130;1;R12C8_B5;R12C8_E131_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[3]": {
          "hide_name": 0,
          "bits": [ 3880373 ] ,
          "attributes": {
            "ROUTING": "R12C7_N10;R12C7_Q3_N100;1;R11C7_B4;R11C7_N101_B4;1;R12C8_X06;R12C8_E231_X06;1;R12C8_A7;R12C8_X06_A7;1;R12C7_Q3;;1;R12C7_E23;R12C7_Q3_E230;1;R12C8_B4;R12C8_E231_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[15]": {
          "hide_name": 0,
          "bits": [ 3880371 ] ,
          "attributes": {
            "ROUTING": "R12C9_X04;R12C9_W251_X04;1;R12C9_D7;R12C9_X04_D7;1;R12C10_W25;R12C10_N251_W250;1;R12C9_N25;R12C9_W251_N250;1;R11C9_B4;R11C9_N251_B4;1;R14C10_Q3;;1;R14C10_SN10;R14C10_Q3_SN10;1;R13C10_N25;R13C10_N111_N250;1;R12C10_B4;R12C10_N251_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[12]": {
          "hide_name": 0,
          "bits": [ 3880370 ] ,
          "attributes": {
            "ROUTING": "R11C10_W21;R11C10_N212_W210;1;R11C9_B1;R11C9_W211_B1;1;R12C10_W21;R12C10_N211_W210;1;R12C9_X06;R12C9_W211_X06;1;R12C9_C7;R12C9_X06_C7;1;R13C11_Q1;;1;R13C11_EW10;R13C11_Q1_EW10;1;R13C10_N21;R13C10_W111_N210;1;R12C10_B1;R12C10_N211_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[10]": {
          "hide_name": 0,
          "bits": [ 3880369 ] ,
          "attributes": {
            "ROUTING": "R12C9_B7;R12C9_N252_B7;1;R12C9_W25;R12C9_N252_W250;1;R12C8_N25;R12C8_W251_N250;1;R11C8_B5;R11C8_N251_B5;1;R14C9_Q5;;1;R14C9_N25;R14C9_Q5_N250;1;R12C9_B5;R12C9_N252_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[9]": {
          "hide_name": 0,
          "bits": [ 3880368 ] ,
          "attributes": {
            "ROUTING": "R13C9_W13;R13C9_Q5_W130;1;R13C8_N27;R13C8_W131_N270;1;R11C8_B4;R11C8_N272_B4;1;R12C9_W20;R12C9_N101_W200;1;R12C9_A7;R12C9_W200_A7;1;R13C9_Q5;;1;R13C9_N10;R13C9_Q5_N100;1;R12C9_B4;R12C9_N101_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[7]": {
          "hide_name": 0,
          "bits": [ 3880366 ] ,
          "attributes": {
            "ROUTING": "R11C9_W21;R11C9_N212_W210;1;R11C8_B2;R11C8_W211_B2;1;R13C10_SN20;R13C10_Q1_SN20;1;R12C10_W22;R12C10_N121_W220;1;R12C8_D6;R12C8_W222_D6;1;R13C10_Q1;;1;R13C10_EW10;R13C10_Q1_EW10;1;R13C9_N21;R13C9_W111_N210;1;R12C9_B2;R12C9_N211_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[2]": {
          "hide_name": 0,
          "bits": [ 3880365 ] ,
          "attributes": {
            "ROUTING": "R13C7_N10;R13C7_Q0_N100;1;R12C7_E20;R12C7_N101_E200;1;R12C8_X05;R12C8_E201_X05;1;R12C8_C6;R12C8_X05_C6;1;R13C7_N20;R13C7_Q0_N200;1;R11C7_X01;R11C7_N202_X01;1;R11C7_B3;R11C7_X01_B3;1;R13C7_Q0;;1;R13C7_E13;R13C7_Q0_E130;1;R13C8_N23;R13C8_E131_N230;1;R12C8_B3;R12C8_N231_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[1]": {
          "hide_name": 0,
          "bits": [ 3880364 ] ,
          "attributes": {
            "ROUTING": "R12C7_N13;R12C7_Q1_N130;1;R11C7_B2;R11C7_N131_B2;1;R12C8_B6;R12C8_E211_B6;1;R12C7_Q1;;1;R12C7_E21;R12C7_Q1_E210;1;R12C8_B2;R12C8_E211_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[0]": {
          "hide_name": 0,
          "bits": [ 3880363 ] ,
          "attributes": {
            "ROUTING": "R13C8_SN20;R13C8_Q4_SN20;1;R12C8_A6;R12C8_N121_A6;1;R12C8_W23;R12C8_N131_W230;1;R12C7_N23;R12C7_W231_N230;1;R11C7_B1;R11C7_N231_B1;1;R13C8_Q4;;1;R13C8_N13;R13C8_Q4_N130;1;R12C8_B1;R12C8_N131_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[23]": {
          "hide_name": 0,
          "bits": [ 3880361 ] ,
          "attributes": {
            "ROUTING": "R11C11_B0;R11C11_X04_B0;1;R12C12_W27;R12C12_N131_W270;1;R12C11_N27;R12C11_W271_N270;1;R11C11_X04;R11C11_N271_X04;1;R11C11_D7;R11C11_X04_D7;1;R13C12_Q1;;1;R13C12_N13;R13C12_Q1_N130;1;R12C12_B0;R12C12_N131_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[22]": {
          "hide_name": 0,
          "bits": [ 3880360 ] ,
          "attributes": {
            "ROUTING": "R11C11_W20;R11C11_W202_W200;1;R11C10_X01;R11C10_W201_X01;1;R11C10_B5;R11C10_X01_B5;1;R11C13_W20;R11C13_Q0_W200;1;R11C11_X05;R11C11_W202_X05;1;R11C11_C7;R11C11_X05_C7;1;R11C13_Q0;;1;R11C13_SN20;R11C13_Q0_SN20;1;R12C13_W26;R12C13_S121_W260;1;R12C11_X03;R12C11_W262_X03;1;R12C11_B5;R12C11_X03_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[21]": {
          "hide_name": 0,
          "bits": [ 3880359 ] ,
          "attributes": {
            "ROUTING": "R11C12_EW10;R11C12_Q4_EW10;1;R11C11_S25;R11C11_W111_S250;1;R12C11_B4;R12C11_S251_B4;1;R11C10_X03;R11C10_W242_X03;1;R11C10_B4;R11C10_X03_B4;1;R11C12_Q4;;1;R11C11_X07;R11C11_W241_X07;1;R11C11_B7;R11C11_X07_B7;1;R11C12_W24;R11C12_Q4_W240;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[20]": {
          "hide_name": 0,
          "bits": [ 3880358 ] ,
          "attributes": {
            "ROUTING": "R11C11_W23;R11C11_N232_W230;1;R11C10_B3;R11C10_W231_B3;1;R11C11_A7;R11C11_N232_A7;1;R13C11_Q3;;1;R13C11_N23;R13C11_Q3_N230;1;R12C11_B3;R12C11_N231_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[19]": {
          "hide_name": 0,
          "bits": [ 3880356 ] ,
          "attributes": {
            "ROUTING": "R11C10_B2;R11C10_N231_B2;1;R12C11_W23;R12C11_N131_W230;1;R12C10_N23;R12C10_W231_N230;1;R11C10_X02;R11C10_N231_X02;1;R11C10_D7;R11C10_X02_D7;1;R13C11_Q5;;1;R13C11_N13;R13C11_Q5_N130;1;R12C11_B2;R12C11_N131_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[18]": {
          "hide_name": 0,
          "bits": [ 3880355 ] ,
          "attributes": {
            "ROUTING": "R11C10_X07;R11C10_W261_X07;1;R11C10_B1;R11C10_X07_B1;1;R12C11_N26;R12C11_N232_N260;1;R11C11_W26;R11C11_N261_W260;1;R11C10_C7;R11C10_W261_C7;1;R14C11_Q3;;1;R14C11_N23;R14C11_Q3_N230;1;R12C11_B1;R12C11_N232_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[17]": {
          "hide_name": 0,
          "bits": [ 3880354 ] ,
          "attributes": {
            "ROUTING": "R11C10_B7;R11C10_W211_B7;1;R12C11_N21;R12C11_N212_N210;1;R11C11_W21;R11C11_N211_W210;1;R11C10_B0;R11C10_W211_B0;1;R14C11_Q1;;1;R14C11_N21;R14C11_Q1_N210;1;R12C11_B0;R12C11_N212_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[16]": {
          "hide_name": 0,
          "bits": [ 3880353 ] ,
          "attributes": {
            "ROUTING": "R12C10_N25;R12C10_N242_N250;1;R11C10_X06;R11C10_N251_X06;1;R11C10_A7;R11C10_X06_A7;1;R12C10_W24;R12C10_N242_W240;1;R12C9_N24;R12C9_W241_N240;1;R11C9_X03;R11C9_N241_X03;1;R11C9_B5;R11C9_X03_B5;1;R14C10_Q4;;1;R14C10_N24;R14C10_Q4_N240;1;R12C10_X03;R12C10_N242_X03;1;R12C10_B5;R12C10_X03_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[31]": {
          "hide_name": 0,
          "bits": [ 3880351 ] ,
          "attributes": {
            "ROUTING": "R11C12_X03;R11C12_W241_X03;1;R11C12_B2;R11C12_X03_B2;1;R11C13_W24;R11C13_N242_W240;1;R11C12_X07;R11C12_W241_X07;1;R11C12_D6;R11C12_X07_D6;1;R13C13_Q4;;1;R13C13_N24;R13C13_Q4_N240;1;R12C13_X03;R12C13_N241_X03;1;R12C13_B2;R12C13_X03_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[30]": {
          "hide_name": 0,
          "bits": [ 3880350 ] ,
          "attributes": {
            "ROUTING": "R11C12_S24;R11C12_W242_S240;1;R11C12_B1;R11C12_S240_B1;1;R12C14_N10;R12C14_Q3_N100;1;R11C14_W24;R11C14_N101_W240;1;R11C12_C6;R11C12_W242_C6;1;R12C14_Q3;;1;R12C14_EW10;R12C14_Q3_EW10;1;R12C13_B1;R12C13_W111_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[29]": {
          "hide_name": 0,
          "bits": [ 3880349 ] ,
          "attributes": {
            "ROUTING": "R11C12_B0;R11C12_W231_B0;1;R12C13_N23;R12C13_N131_N230;1;R11C13_W23;R11C13_N231_W230;1;R11C12_B6;R11C12_W231_B6;1;R13C13_Q0;;1;R13C13_N13;R13C13_Q0_N130;1;R12C13_B0;R12C13_N131_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[28]": {
          "hide_name": 0,
          "bits": [ 3880348 ] ,
          "attributes": {
            "ROUTING": "R12C13_W13;R12C13_Q5_W130;1;R12C12_N23;R12C12_W131_N230;1;R11C12_A6;R11C12_N231_A6;1;R12C12_W25;R12C12_W111_W250;1;R12C11_N25;R12C11_W251_N250;1;R11C11_B5;R11C11_N251_B5;1;R12C13_Q5;;1;R12C13_EW10;R12C13_Q5_EW10;1;R12C12_B5;R12C12_W111_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[27]": {
          "hide_name": 0,
          "bits": [ 3880346 ] ,
          "attributes": {
            "ROUTING": "R13C12_EW20;R13C12_Q2_EW20;1;R13C11_N26;R13C11_W121_N260;1;R11C11_X03;R11C11_N262_X03;1;R11C11_B4;R11C11_X03_B4;1;R12C12_W20;R12C12_N101_W200;1;R12C11_D6;R12C11_W201_D6;1;R13C12_Q2;;1;R13C12_N10;R13C12_Q2_N100;1;R12C12_B4;R12C12_N101_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[26]": {
          "hide_name": 0,
          "bits": [ 3880345 ] ,
          "attributes": {
            "ROUTING": "R11C13_S10;R11C13_Q5_S100;1;R12C13_W24;R12C13_S101_W240;1;R12C11_C6;R12C11_W242_C6;1;R11C12_W23;R11C12_W131_W230;1;R11C11_B3;R11C11_W231_B3;1;R11C13_Q5;;1;R11C13_W13;R11C13_Q5_W130;1;R11C12_S23;R11C12_W131_S230;1;R12C12_B3;R12C12_S231_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[25]": {
          "hide_name": 0,
          "bits": [ 3880344 ] ,
          "attributes": {
            "ROUTING": "R12C11_N22;R12C11_W222_N220;1;R11C11_X01;R11C11_N221_X01;1;R11C11_B2;R11C11_X01_B2;1;R12C14_EW20;R12C14_Q0_EW20;1;R12C13_W22;R12C13_W121_W220;1;R12C11_X05;R12C11_W222_X05;1;R12C11_B6;R12C11_X05_B6;1;R12C14_Q0;;1;R12C14_W20;R12C14_Q0_W200;1;R12C12_X01;R12C12_W202_X01;1;R12C12_B2;R12C12_X01_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.counter[24]": {
          "hide_name": 0,
          "bits": [ 3880343 ] ,
          "attributes": {
            "ROUTING": "R11C13_EW10;R11C13_Q2_EW10;1;R11C12_W21;R11C12_W111_W210;1;R11C11_B1;R11C11_W211_B1;1;R12C11_X06;R12C11_W232_X06;1;R12C11_A6;R12C11_X06_A6;1;R11C13_Q2;;1;R11C13_S13;R11C13_Q2_S130;1;R12C13_W23;R12C13_S131_W230;1;R12C12_B1;R12C12_W231_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[3].debounce_inst counter"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3880341 ] ,
          "attributes": {
            "ROUTING": "R12C11_F6;;1;R12C11_N13;R12C11_F6_N130;1;R11C11_D6;R11C11_N131_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880340 ] ,
          "attributes": {
            "ROUTING": "R11C12_F6;;1;R11C12_W10;R11C12_F6_W100;1;R11C11_C6;R11C11_W101_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880339 ] ,
          "attributes": {
            "ROUTING": "R11C10_F7;;1;R11C10_E13;R11C10_F7_E130;1;R11C11_B6;R11C11_E131_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880338 ] ,
          "attributes": {
            "ROUTING": "R11C11_F7;;1;R11C11_A6;R11C11_F7_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3880336 ] ,
          "attributes": {
            "ROUTING": "R12C8_F6;;1;R12C8_E10;R12C8_F6_E100;1;R12C9_D6;R12C9_E101_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880335 ] ,
          "attributes": {
            "ROUTING": "R12C9_F7;;1;R12C9_N13;R12C9_F7_N130;1;R12C9_C6;R12C9_N130_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880334 ] ,
          "attributes": {
            "ROUTING": "R12C8_F7;;1;R12C8_E13;R12C8_F7_E130;1;R12C9_B6;R12C9_E131_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880333 ] ,
          "attributes": {
            "ROUTING": "R13C9_F7;;1;R13C9_SN20;R13C9_F7_SN20;1;R12C9_A6;R12C9_N121_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3880331 ] ,
          "attributes": {
            "ROUTING": "R17C12_X08;R17C12_F5_X08;1;R17C12_CE1;R17C12_X08_CE1;1;R13C12_N20;R13C12_N252_N200;1;R12C12_X07;R12C12_N201_X07;1;R12C12_D7;R12C12_X07_D7;1;R14C11_A1;R14C11_W251_A1;1;R13C12_A2;R13C12_N252_A2;1;R14C11_A3;R14C11_W251_A3;1;R13C12_A1;R13C12_N252_A1;1;R13C13_A4;R13C13_E251_A4;1;R13C11_A1;R13C11_W251_A1;1;R14C10_A3;R14C10_W252_A3;1;R13C11_A3;R13C11_W251_A3;1;R14C10_A0;R14C10_W252_A0;1;R13C12_E25;R13C12_N252_E250;1;R13C13_A0;R13C13_E251_A0;1;R13C11_A5;R13C11_W251_A5;1;R14C10_A4;R14C10_W252_A4;1;R13C10_A3;R13C10_W252_A3;1;R13C10_A1;R13C10_W252_A1;1;R12C13_A5;R12C13_E251_A5;1;R13C10_A4;R13C10_W252_A4;1;R11C12_X06;R11C12_N252_X06;1;R11C12_A4;R11C12_X06_A4;1;R14C12_W25;R14C12_N251_W250;1;R14C10_W25;R14C10_W252_W250;1;R14C9_A5;R14C9_W251_A5;1;R13C9_A2;R13C9_W251_A2;1;R11C13_A0;R11C13_E251_A0;1;R12C14_A3;R12C14_E252_A3;1;R13C9_A5;R13C9_W251_A5;1;R12C12_E25;R12C12_N251_E250;1;R12C14_A0;R12C14_E252_A0;1;R11C13_A5;R11C13_E251_A5;1;R13C9_A0;R13C9_W251_A0;1;R13C12_N25;R13C12_N252_N250;1;R11C12_E25;R11C12_N252_E250;1;R11C13_A2;R11C13_E251_A2;1;R13C8_A1;R13C8_W252_A1;1;R13C8_A4;R13C8_W252_A4;1;R13C7_A0;R13C7_W251_A0;1;R13C8_N25;R13C8_W252_N250;1;R12C8_W25;R12C8_N251_W250;1;R12C7_A4;R12C7_W251_A4;1;R12C7_A1;R12C7_N251_A1;1;R17C12_F5;;1;R17C12_N25;R17C12_F5_N250;1;R15C12_N25;R15C12_N252_N250;1;R13C12_W25;R13C12_N252_W250;1;R13C10_W25;R13C10_W252_W250;1;R13C8_W25;R13C8_W252_W250;1;R13C7_N25;R13C7_W251_N250;1;R12C7_A3;R12C7_N251_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880329 ] ,
          "attributes": {
            "ROUTING": "R11C12_F3;;1;R11C12_S13;R11C12_F3_S130;1;R12C12_C7;R12C12_S131_C7;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880327 ] ,
          "attributes": {
            "ROUTING": "R11C11_F6;;1;R11C11_SN10;R11C11_F6_SN10;1;R12C11_E21;R12C11_S111_E210;1;R12C12_B7;R12C12_E211_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880326 ] ,
          "attributes": {
            "ROUTING": "R12C9_F6;;1;R12C9_E26;R12C9_F6_E260;1;R12C11_E27;R12C11_E262_E270;1;R12C12_A7;R12C12_E271_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 3880324 ] ,
          "attributes": {
            "ROUTING": "R13C8_N21;R13C8_W212_N210;1;R12C8_W21;R12C8_N211_W210;1;R12C7_CE2;R12C7_W211_CE2;1;R13C9_CE1;R13C9_X06_CE1;1;R12C14_CE1;R12C14_X07_CE1;1;R14C11_CE1;R14C11_X05_CE1;1;R14C11_W22;R14C11_W222_W220;1;R14C9_X05;R14C9_W222_X05;1;R14C9_CE2;R14C9_X05_CE2;1;R13C11_CE0;R13C11_W211_CE0;1;R13C8_X08;R13C8_N231_X08;1;R13C8_CE2;R13C8_X08_CE2;1;R13C13_X07;R13C13_N221_X07;1;R13C13_CE2;R13C13_X07_CE2;1;R13C10_W21;R13C10_W212_W210;1;R13C8_CE0;R13C8_W212_CE0;1;R13C13_N21;R13C13_W211_N210;1;R11C13_CE0;R11C13_N212_CE0;1;R12C11_W22;R12C11_N222_W220;1;R12C9_W22;R12C9_W222_W220;1;R12C7_X05;R12C7_W222_X05;1;R12C7_CE1;R12C7_X05_CE1;1;R13C13_CE0;R13C13_W211_CE0;1;R14C11_X05;R14C11_W222_X05;1;R14C11_CE0;R14C11_X05_CE0;1;R13C12_W21;R13C12_W212_W210;1;R12C7_X06;R12C7_N232_X06;1;R12C7_CE0;R12C7_X06_CE0;1;R14C7_N23;R14C7_W232_N230;1;R14C10_CE1;R14C10_X06_CE1;1;R14C14_SN10;R14C14_F0_SN10;1;R13C14_W21;R13C14_N111_W210;1;R13C12_CE1;R13C12_W212_CE1;1;R11C13_W22;R11C13_N221_W220;1;R11C12_X05;R11C12_W221_X05;1;R11C12_CE2;R11C12_X05_CE2;1;R13C9_X06;R13C9_W232_X06;1;R13C9_CE0;R13C9_X06_CE0;1;R11C13_CE2;R11C13_W211_CE2;1;R14C9_N23;R14C9_W232_N230;1;R13C9_X08;R13C9_N231_X08;1;R13C9_CE2;R13C9_X08_CE2;1;R13C12_CE0;R13C12_W212_CE0;1;R13C11_W23;R13C11_W222_W230;1;R13C10_CE0;R13C10_W212_CE0;1;R12C14_CE0;R12C14_X07_CE0;1;R13C7_CE0;R13C7_X07_CE0;1;R13C10_CE1;R13C10_W212_CE1;1;R13C8_W24;R13C8_W212_W240;1;R13C7_X07;R13C7_W241_X07;1;R13C11_CE1;R13C11_X05_CE1;1;R14C11_N22;R14C11_W222_N220;1;R14C9_W23;R14C9_W232_W230;1;R14C8_N23;R14C8_W231_N230;1;R14C13_W22;R14C13_W121_W220;1;R14C11_W23;R14C11_W222_W230;1;R14C10_X06;R14C10_W231_X06;1;R14C10_CE2;R14C10_X06_CE2;1;R12C13_N22;R12C13_N222_N220;1;R13C10_CE2;R13C10_W212_CE2;1;R12C14_X07;R12C14_N202_X07;1;R14C10_CE0;R14C10_X06_CE0;1;R13C13_W22;R13C13_N221_W220;1;R13C11_X05;R13C11_W222_X05;1;R13C11_CE2;R13C11_X05_CE2;1;R14C14_EW20;R14C14_F0_EW20;1;R14C13_N22;R14C13_W121_N220;1;R12C13_X05;R12C13_N222_X05;1;R12C13_CE2;R12C13_X05_CE2;1;R14C14_F0;;1;R14C14_N20;R14C14_F0_N200;1;R12C14_N21;R12C14_N202_N210;1;R11C14_W21;R11C14_N211_W210;1;R11C13_CE1;R11C13_W211_CE1;1"
          }
        },
        "debouncer_loop[3].debounce_inst.noisy_signal": {
          "hide_name": 0,
          "bits": [ 3880322 ] ,
          "attributes": {
            "ROUTING": "R17C12_A2;R17C12_W271_A2;1;R24C13_N26;R24C13_W838_N260;1;R22C13_N27;R22C13_N262_N270;1;R20C13_N27;R20C13_N272_N270;1;R18C13_N27;R18C13_N272_N270;1;R17C13_W27;R17C13_N271_W270;1;R17C12_A5;R17C12_W271_A5;1;R24C47_Q6;;1;R24C47_W26;R24C47_Q6_W260;1;R24C45_W26;R24C45_W262_W260;1;R24C43_W27;R24C43_W262_W270;1;R24C41_W22;R24C41_W272_W220;1;R24C39_W23;R24C39_W222_W230;1;R24C37_W23;R24C37_W232_W230;1;R24C35_W26;R24C35_W232_W260;1;R24C33_W27;R24C33_W262_W270;1;R24C31_W22;R24C31_W272_W220;1;R24C29_W22;R24C29_W222_W220;1;R24C27_W23;R24C27_W222_W230;1;R24C25_W26;R24C25_W232_W260;1;R24C23_W26;R24C23_W262_W260;1;R24C21_W83;R24C21_W262_W830;1;R24C13_E25;R24C13_W838_E250;1;R24C15_A4;R24C15_E252_A4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:4.11-4.23",
            "hdlname": "debouncer_loop[3].debounce_inst noisy_signal"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880321 ] ,
          "attributes": {
            "ROUTING": "R24C15_F2;;1;R24C15_X05;R24C15_F2_X05;1;R24C15_LSR2;R24C15_X05_LSR2;1"
          }
        },
        "debouncer_loop[3].debounce_inst.clean_signal_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3880320 ] ,
          "attributes": {
            "ROUTING": "R14C14_A0;R14C14_S272_A0;1;R12C12_F7;;1;R12C12_E27;R12C12_F7_E270;1;R12C14_S27;R12C14_E272_S270;1;R14C14_S27;R14C14_S272_S270;1;R16C14_S27;R16C14_S272_S270;1;R18C14_S27;R18C14_S272_S270;1;R20C14_S27;R20C14_S272_S270;1;R22C14_S27;R22C14_S272_S270;1;R24C14_E27;R24C14_S272_E270;1;R24C15_CE2;R24C15_E271_CE2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3880310 ] ,
          "attributes": {
            "ROUTING": "R6C15_F7;;1;R6C15_SN10;R6C15_F7_SN10;1;R7C15_D7;R7C15_S111_D7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880309 ] ,
          "attributes": {
            "ROUTING": "R7C16_F7;;1;R7C16_W10;R7C16_F7_W100;1;R7C15_C7;R7C15_W101_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880308 ] ,
          "attributes": {
            "ROUTING": "R7C14_F7;;1;R7C14_E13;R7C14_F7_E130;1;R7C15_B7;R7C15_E131_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880307 ] ,
          "attributes": {
            "ROUTING": "R7C14_F6;;1;R7C14_EW10;R7C14_F6_EW10;1;R7C15_A7;R7C15_E111_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3880305 ] ,
          "attributes": {
            "ROUTING": "R7C11_F7;;1;R7C11_E10;R7C11_F7_E100;1;R7C12_E20;R7C12_E101_E200;1;R7C13_D6;R7C13_E201_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880304 ] ,
          "attributes": {
            "ROUTING": "R6C13_F6;;1;R6C13_S13;R6C13_F6_S130;1;R7C13_C6;R7C13_S131_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880303 ] ,
          "attributes": {
            "ROUTING": "R7C13_F7;;1;R7C13_W13;R7C13_F7_W130;1;R7C13_B6;R7C13_W130_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880302 ] ,
          "attributes": {
            "ROUTING": "R7C12_F7;;1;R7C12_EW10;R7C12_F7_EW10;1;R7C13_A6;R7C13_E111_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg": {
          "hide_name": 0,
          "bits": [ 3880298 ] ,
          "attributes": {
            "ROUTING": "R15C12_Q3;;1;R15C12_W13;R15C12_Q3_W130;1;R15C12_B7;R15C12_W130_B7;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:9.9-9.25",
            "hdlname": "debouncer_loop[2].debounce_inst noisy_signal_reg"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880297 ] ,
          "attributes": {
            "ROUTING": "R15C12_F1;;1;R15C12_X06;R15C12_F1_X06;1;R15C12_LSR1;R15C12_X06_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter[23]": {
          "hide_name": 0,
          "bits": [ 3883419 ] ,
          "attributes": {
            "ROUTING": "R25C13_W13;R25C13_Q5_W130;1;R25C12_S23;R25C12_W131_S230;1;R26C12_B1;R26C12_S231_B1;1;R25C13_Q5;;1;R25C13_X04;R25C13_Q5_X04;1;R25C13_B0;R25C13_X04_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3880291 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3880290 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3880287 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3880284 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3880281 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3880276 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3880273 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3880270 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3880267 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3880264 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3880261 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3880258 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3880255 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3880252 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3880249 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3880246 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3880244 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3880241 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3880238 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3880235 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3880232 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3880229 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3880226 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3880223 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3880220 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3880217 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3880214 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3880211 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3880209 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3880206 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3880203 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3880201 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[31]": {
          "hide_name": 0,
          "bits": [ 3880198 ] ,
          "attributes": {
            "ROUTING": "R7C16_F2;;1;R7C16_SN10;R7C16_F2_SN10;1;R8C16_B2;R8C16_S111_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[22]": {
          "hide_name": 0,
          "bits": [ 3880195 ] ,
          "attributes": {
            "ROUTING": "R7C14_F5;;1;R7C14_SN10;R7C14_F5_SN10;1;R8C14_B3;R8C14_S111_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3883356 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880191 ] ,
          "attributes": {
            "ROUTING": "R9C14_F7;;1;R9C14_N27;R9C14_F7_N270;1;R8C14_LSR1;R8C14_N271_LSR1;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[23]": {
          "hide_name": 0,
          "bits": [ 3880189 ] ,
          "attributes": {
            "ROUTING": "R7C15_F0;;1;R7C15_SN10;R7C15_F0_SN10;1;R8C15_B3;R8C15_S111_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[15]": {
          "hide_name": 0,
          "bits": [ 3883353 ] ,
          "attributes": {
            "ROUTING": "R25C11_F4;;1;R25C11_S24;R25C11_F4_S240;1;R26C11_X05;R26C11_S241_X05;1;R26C11_A2;R26C11_X05_A2;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880185 ] ,
          "attributes": {
            "ROUTING": "R9C15_F0;;1;R9C15_W13;R9C15_F0_W130;1;R9C15_N27;R9C15_W130_N270;1;R8C15_LSR1;R8C15_N271_LSR1;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[24]": {
          "hide_name": 0,
          "bits": [ 3880183 ] ,
          "attributes": {
            "ROUTING": "R7C15_F1;;1;R7C15_EW10;R7C15_F1_EW10;1;R7C16_N25;R7C16_E111_N250;1;R6C16_B5;R6C16_N251_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[15]": {
          "hide_name": 0,
          "bits": [ 3883352 ] ,
          "attributes": {
            "ROUTING": "R26C11_W13;R26C11_Q2_W130;1;R26C11_B6;R26C11_W130_B6;1;R26C11_Q2;;1;R26C11_N10;R26C11_Q2_N100;1;R25C11_B4;R25C11_N101_B4;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880179 ] ,
          "attributes": {
            "ROUTING": "R6C16_F7;;1;R6C16_X08;R6C16_F7_X08;1;R6C16_LSR2;R6C16_X08_LSR2;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[25]": {
          "hide_name": 0,
          "bits": [ 3880177 ] ,
          "attributes": {
            "ROUTING": "R7C15_F2;;1;R7C15_N22;R7C15_F2_N220;1;R5C15_X01;R5C15_N222_X01;1;R5C15_B4;R5C15_X01_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3883351 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880173 ] ,
          "attributes": {
            "ROUTING": "R5C15_F6;;1;R5C15_X07;R5C15_F6_X07;1;R5C15_LSR2;R5C15_X07_LSR2;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[26]": {
          "hide_name": 0,
          "bits": [ 3880171 ] ,
          "attributes": {
            "ROUTING": "R7C15_F3;;1;R7C15_E13;R7C15_F3_E130;1;R7C16_S27;R7C16_E131_S270;1;R8C16_B5;R8C16_S271_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[16]": {
          "hide_name": 0,
          "bits": [ 3883348 ] ,
          "attributes": {
            "ROUTING": "R25C11_F5;;1;R25C11_S25;R25C11_F5_S250;1;R26C11_X06;R26C11_S251_X06;1;R26C11_A4;R26C11_X06_A4;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880167 ] ,
          "attributes": {
            "ROUTING": "R8C16_F1;;1;R8C16_X06;R8C16_F1_X06;1;R8C16_LSR2;R8C16_X06_LSR2;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[27]": {
          "hide_name": 0,
          "bits": [ 3880165 ] ,
          "attributes": {
            "ROUTING": "R7C15_F4;;1;R7C15_N24;R7C15_F4_N240;1;R5C15_X03;R5C15_N242_X03;1;R5C15_B2;R5C15_X03_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[16]": {
          "hide_name": 0,
          "bits": [ 3883347 ] ,
          "attributes": {
            "ROUTING": "R26C11_E10;R26C11_Q4_E100;1;R26C11_E22;R26C11_E100_E220;1;R26C11_C6;R26C11_E220_C6;1;R26C11_Q4;;1;R26C11_N24;R26C11_Q4_N240;1;R25C11_X03;R25C11_N241_X03;1;R25C11_B5;R25C11_X03_B5;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880161 ] ,
          "attributes": {
            "ROUTING": "R5C15_F0;;1;R5C15_X05;R5C15_F0_X05;1;R5C15_LSR1;R5C15_X05_LSR1;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[28]": {
          "hide_name": 0,
          "bits": [ 3880159 ] ,
          "attributes": {
            "ROUTING": "R7C15_F5;;1;R7C15_S25;R7C15_F5_S250;1;R8C15_X04;R8C15_S251_X04;1;R8C15_B1;R8C15_X04_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880156 ] ,
          "attributes": {
            "ROUTING": "R7C11_F1;;1;R7C11_W21;R7C11_F1_W210;1;R7C10_B4;R7C10_W211_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[17]": {
          "hide_name": 0,
          "bits": [ 3883343 ] ,
          "attributes": {
            "ROUTING": "R25C12_F0;;1;R25C12_S13;R25C12_F0_S130;1;R26C12_A2;R26C12_S131_A2;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880152 ] ,
          "attributes": {
            "ROUTING": "R7C10_F2;;1;R7C10_X05;R7C10_F2_X05;1;R7C10_LSR2;R7C10_X05_LSR2;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880150 ] ,
          "attributes": {
            "ROUTING": "R7C11_F2;;1;R7C11_N22;R7C11_F2_N220;1;R5C11_X01;R5C11_N222_X01;1;R5C11_B4;R5C11_X01_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[17]": {
          "hide_name": 0,
          "bits": [ 3883342 ] ,
          "attributes": {
            "ROUTING": "R26C12_EW20;R26C12_Q2_EW20;1;R26C11_D6;R26C11_W121_D6;1;R26C12_Q2;;1;R26C12_N13;R26C12_Q2_N130;1;R25C12_B0;R25C12_N131_B0;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880146 ] ,
          "attributes": {
            "ROUTING": "R5C11_F7;;1;R5C11_X08;R5C11_F7_X08;1;R5C11_LSR2;R5C11_X08_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3883346 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880143 ] ,
          "attributes": {
            "ROUTING": "R8C15_F6;;1;R8C15_X07;R8C15_F6_X07;1;R8C15_LSR0;R8C15_X07_LSR0;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[29]": {
          "hide_name": 0,
          "bits": [ 3880141 ] ,
          "attributes": {
            "ROUTING": "R7C16_F0;;1;R7C16_S20;R7C16_F0_S200;1;R9C16_X01;R9C16_S202_X01;1;R9C16_B5;R9C16_X01_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880138 ] ,
          "attributes": {
            "ROUTING": "R7C11_F3;;1;R7C11_N23;R7C11_F3_N230;1;R5C11_B2;R5C11_N232_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[18]": {
          "hide_name": 0,
          "bits": [ 3883338 ] ,
          "attributes": {
            "ROUTING": "R25C12_F1;;1;R25C12_SN10;R25C12_F1_SN10;1;R24C12_A3;R24C12_N111_A3;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880134 ] ,
          "attributes": {
            "ROUTING": "R5C11_F0;;1;R5C11_X05;R5C11_F0_X05;1;R5C11_LSR1;R5C11_X05_LSR1;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3880132 ] ,
          "attributes": {
            "ROUTING": "R7C11_F4;;1;R7C11_EW10;R7C11_F4_EW10;1;R7C10_B0;R7C10_W111_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[18]": {
          "hide_name": 0,
          "bits": [ 3883337 ] ,
          "attributes": {
            "ROUTING": "R25C12_A7;R25C12_S231_A7;1;R24C12_Q3;;1;R24C12_S23;R24C12_Q3_S230;1;R25C12_B1;R25C12_S231_B1;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880128 ] ,
          "attributes": {
            "ROUTING": "R7C10_F6;;1;R7C10_X07;R7C10_F6_X07;1;R7C10_LSR0;R7C10_X07_LSR0;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 3880126 ] ,
          "attributes": {
            "ROUTING": "R7C11_F5;;1;R7C11_SN20;R7C11_F5_SN20;1;R8C11_B4;R8C11_S121_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3883336 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880122 ] ,
          "attributes": {
            "ROUTING": "R8C11_F1;;1;R8C11_X06;R8C11_F1_X06;1;R8C11_LSR2;R8C11_X06_LSR2;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[5]": {
          "hide_name": 0,
          "bits": [ 3880120 ] ,
          "attributes": {
            "ROUTING": "R7C12_F0;;1;R7C12_N20;R7C12_F0_N200;1;R5C12_X01;R5C12_N202_X01;1;R5C12_B2;R5C12_X01_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[19]": {
          "hide_name": 0,
          "bits": [ 3883333 ] ,
          "attributes": {
            "ROUTING": "R25C12_F2;;1;R25C12_EW10;R25C12_F2_EW10;1;R25C13_A4;R25C13_E111_A4;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880116 ] ,
          "attributes": {
            "ROUTING": "R5C12_F7;;1;R5C12_X08;R5C12_F7_X08;1;R5C12_LSR1;R5C12_X08_LSR1;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[6]": {
          "hide_name": 0,
          "bits": [ 3880114 ] ,
          "attributes": {
            "ROUTING": "R7C12_F1;;1;R7C12_N13;R7C12_F1_N130;1;R6C12_N27;R6C12_N131_N270;1;R5C12_B4;R5C12_N271_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[19]": {
          "hide_name": 0,
          "bits": [ 3883332 ] ,
          "attributes": {
            "ROUTING": "R25C12_B7;R25C12_W111_B7;1;R25C13_Q4;;1;R25C13_EW10;R25C13_Q4_EW10;1;R25C12_B2;R25C12_W111_B2;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880110 ] ,
          "attributes": {
            "ROUTING": "R5C12_F6;;1;R5C12_N83;R5C12_F6_N830;1;R4C12_S25;R4C12_S838_S250;1;R5C12_X06;R5C12_S251_X06;1;R5C12_LSR2;R5C12_X06_LSR2;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[7]": {
          "hide_name": 0,
          "bits": [ 3880108 ] ,
          "attributes": {
            "ROUTING": "R7C12_F2;;1;R7C12_N22;R7C12_F2_N220;1;R5C12_X05;R5C12_N222_X05;1;R5C12_B1;R5C12_X05_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3883331 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880104 ] ,
          "attributes": {
            "ROUTING": "R5C11_F1;;1;R5C11_E21;R5C11_F1_E210;1;R5C12_LSR0;R5C12_E211_LSR0;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[8]": {
          "hide_name": 0,
          "bits": [ 3880102 ] ,
          "attributes": {
            "ROUTING": "R7C12_F3;;1;R7C12_SN10;R7C12_F3_SN10;1;R8C12_B2;R8C12_S111_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3883328 ] ,
          "attributes": {
            "ROUTING": "R25C9_F2;;1;R25C9_S13;R25C9_F2_S130;1;R26C9_A2;R26C9_S131_A2;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880098 ] ,
          "attributes": {
            "ROUTING": "R8C12_F6;;1;R8C12_X07;R8C12_F6_X07;1;R8C12_LSR1;R8C12_X07_LSR1;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[9]": {
          "hide_name": 0,
          "bits": [ 3880096 ] ,
          "attributes": {
            "ROUTING": "R7C12_F4;;1;R7C12_E10;R7C12_F4_E100;1;R7C13_N20;R7C13_E101_N200;1;R5C13_X01;R5C13_N202_X01;1;R5C13_B5;R5C13_X01_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[1]": {
          "hide_name": 0,
          "bits": [ 3883327 ] ,
          "attributes": {
            "ROUTING": "R26C9_N22;R26C9_Q2_N220;1;R25C9_C7;R25C9_N221_C7;1;R26C9_Q2;;1;R26C9_N13;R26C9_Q2_N130;1;R25C9_B2;R25C9_N131_B2;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880092 ] ,
          "attributes": {
            "ROUTING": "R5C13_F6;;1;R5C13_X07;R5C13_F6_X07;1;R5C13_LSR2;R5C13_X07_LSR2;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[10]": {
          "hide_name": 0,
          "bits": [ 3880090 ] ,
          "attributes": {
            "ROUTING": "R7C12_F5;;1;R7C12_E25;R7C12_F5_E250;1;R7C14_E25;R7C14_E252_E250;1;R7C16_X08;R7C16_E252_X08;1;R7C16_B4;R7C16_X08_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3883326 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880086 ] ,
          "attributes": {
            "ROUTING": "R7C16_F6;;1;R7C16_X07;R7C16_F6_X07;1;R7C16_LSR2;R7C16_X07_LSR2;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[11]": {
          "hide_name": 0,
          "bits": [ 3880084 ] ,
          "attributes": {
            "ROUTING": "R7C13_F0;;1;R7C13_SN20;R7C13_F0_SN20;1;R8C13_B5;R8C13_S121_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3883324 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880080 ] ,
          "attributes": {
            "ROUTING": "R8C13_F7;;1;R8C13_X08;R8C13_F7_X08;1;R8C13_LSR2;R8C13_X08_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3883341 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880077 ] ,
          "attributes": {
            "ROUTING": "R9C16_F3;;1;R9C16_X06;R9C16_F3_X06;1;R9C16_LSR2;R9C16_X06_LSR2;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[30]": {
          "hide_name": 0,
          "bits": [ 3880075 ] ,
          "attributes": {
            "ROUTING": "R7C16_F1;;1;R7C16_E13;R7C16_F1_E130;1;R7C17_B5;R7C17_E131_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[12]": {
          "hide_name": 0,
          "bits": [ 3880072 ] ,
          "attributes": {
            "ROUTING": "R7C13_F1;;1;R7C13_N21;R7C13_F1_N210;1;R5C13_B3;R5C13_N212_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[20]": {
          "hide_name": 0,
          "bits": [ 3883320 ] ,
          "attributes": {
            "ROUTING": "R24C12_S13;R24C12_Q4_S130;1;R25C12_C7;R25C12_S131_C7;1;R24C12_Q4;;1;R24C12_SN10;R24C12_Q4_SN10;1;R25C12_B3;R25C12_S111_B3;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880068 ] ,
          "attributes": {
            "ROUTING": "R5C13_F7;;1;R5C13_X08;R5C13_F7_X08;1;R5C13_LSR1;R5C13_X08_LSR1;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[13]": {
          "hide_name": 0,
          "bits": [ 3880066 ] ,
          "attributes": {
            "ROUTING": "R7C13_F2;;1;R7C13_N13;R7C13_F2_N130;1;R6C13_N23;R6C13_N131_N230;1;R5C13_B1;R5C13_N231_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3883319 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880062 ] ,
          "attributes": {
            "ROUTING": "R4C13_F0;;1;R4C13_W13;R4C13_F0_W130;1;R4C13_S27;R4C13_W130_S270;1;R5C13_LSR0;R5C13_S271_LSR0;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[14]": {
          "hide_name": 0,
          "bits": [ 3880060 ] ,
          "attributes": {
            "ROUTING": "R7C13_F3;;1;R7C13_S23;R7C13_F3_S230;1;R8C13_B3;R8C13_S231_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[21]": {
          "hide_name": 0,
          "bits": [ 3883316 ] ,
          "attributes": {
            "ROUTING": "R25C12_F4;;1;R25C12_N24;R25C12_F4_N240;1;R24C12_X03;R24C12_N241_X03;1;R24C12_A0;R24C12_X03_A0;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880056 ] ,
          "attributes": {
            "ROUTING": "R8C12_F1;;1;R8C12_E21;R8C12_F1_E210;1;R8C13_LSR1;R8C13_E211_LSR1;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[15]": {
          "hide_name": 0,
          "bits": [ 3880054 ] ,
          "attributes": {
            "ROUTING": "R7C13_F4;;1;R7C13_E13;R7C13_F4_E130;1;R7C14_N27;R7C14_E131_N270;1;R5C14_X04;R5C14_N272_X04;1;R5C14_B1;R5C14_X04_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[21]": {
          "hide_name": 0,
          "bits": [ 3883315 ] ,
          "attributes": {
            "ROUTING": "R25C12_W26;R25C12_S121_W260;1;R25C12_D7;R25C12_W260_D7;1;R24C12_Q0;;1;R24C12_SN20;R24C12_Q0_SN20;1;R25C12_B4;R25C12_S121_B4;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880050 ] ,
          "attributes": {
            "ROUTING": "R5C14_F7;;1;R5C14_X08;R5C14_F7_X08;1;R5C14_LSR0;R5C14_X08_LSR0;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[16]": {
          "hide_name": 0,
          "bits": [ 3880048 ] ,
          "attributes": {
            "ROUTING": "R7C13_F5;;1;R7C13_SN10;R7C13_F5_SN10;1;R8C13_B1;R8C13_S111_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3883314 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880044 ] ,
          "attributes": {
            "ROUTING": "R8C13_F6;;1;R8C13_X07;R8C13_F6_X07;1;R8C13_LSR0;R8C13_X07_LSR0;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[17]": {
          "hide_name": 0,
          "bits": [ 3880042 ] ,
          "attributes": {
            "ROUTING": "R7C14_F0;;1;R7C14_S20;R7C14_F0_S200;1;R9C14_X01;R9C14_S202_X01;1;R9C14_B4;R9C14_X01_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[22]": {
          "hide_name": 0,
          "bits": [ 3883311 ] ,
          "attributes": {
            "ROUTING": "R25C12_F5;;1;R25C12_S10;R25C12_F5_S100;1;R26C12_A4;R26C12_S101_A4;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880038 ] ,
          "attributes": {
            "ROUTING": "R9C14_F1;;1;R9C14_X06;R9C14_F1_X06;1;R9C14_LSR2;R9C14_X06_LSR2;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[18]": {
          "hide_name": 0,
          "bits": [ 3880036 ] ,
          "attributes": {
            "ROUTING": "R7C14_F1;;1;R7C14_S13;R7C14_F1_S130;1;R8C14_E23;R8C14_S131_E230;1;R8C15_B4;R8C15_E231_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[22]": {
          "hide_name": 0,
          "bits": [ 3883310 ] ,
          "attributes": {
            "ROUTING": "R26C12_A1;R26C12_N100_A1;1;R26C12_Q4;;1;R26C12_N10;R26C12_Q4_N100;1;R25C12_B5;R25C12_N101_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880032 ] ,
          "attributes": {
            "ROUTING": "R8C15_F7;;1;R8C15_X08;R8C15_F7_X08;1;R8C15_LSR2;R8C15_X08_LSR2;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[19]": {
          "hide_name": 0,
          "bits": [ 3880030 ] ,
          "attributes": {
            "ROUTING": "R7C14_F2;;1;R7C14_S10;R7C14_F2_S100;1;R8C14_S24;R8C14_S101_S240;1;R8C14_B1;R8C14_S240_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3883308 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880026 ] ,
          "attributes": {
            "ROUTING": "R8C14_F6;;1;R8C14_X07;R8C14_F6_X07;1;R8C14_LSR0;R8C14_X07_LSR0;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[20]": {
          "hide_name": 0,
          "bits": [ 3880024 ] ,
          "attributes": {
            "ROUTING": "R7C14_F3;;1;R7C14_SN20;R7C14_F3_SN20;1;R8C14_B5;R8C14_S121_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3883306 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880020 ] ,
          "attributes": {
            "ROUTING": "R8C14_F7;;1;R8C14_X08;R8C14_F7_X08;1;R8C14_LSR2;R8C14_X08_LSR2;1"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[21]": {
          "hide_name": 0,
          "bits": [ 3880018 ] ,
          "attributes": {
            "ROUTING": "R7C14_F4;;1;R7C14_EW20;R7C14_F4_EW20;1;R7C15_E22;R7C15_E121_E220;1;R7C17_X01;R7C17_E222_X01;1;R7C17_B3;R7C17_X01_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[8]": {
          "hide_name": 0,
          "bits": [ 3883303 ] ,
          "attributes": {
            "ROUTING": "R25C10_F3;;1;R25C10_S13;R25C10_F3_S130;1;R26C10_A1;R26C10_S131_A1;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880014 ] ,
          "attributes": {
            "ROUTING": "R7C17_F6;;1;R7C17_X07;R7C17_F6_X07;1;R7C17_LSR1;R7C17_X07_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[20]": {
          "hide_name": 0,
          "bits": [ 3883321 ] ,
          "attributes": {
            "ROUTING": "R25C12_F3;;1;R25C12_SN20;R25C12_F3_SN20;1;R24C12_A4;R24C12_N121_A4;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880011 ] ,
          "attributes": {
            "ROUTING": "R7C17_F0;;1;R7C17_X05;R7C17_F0_X05;1;R7C17_LSR2;R7C17_X05_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter[14]": {
          "hide_name": 0,
          "bits": [ 3883358 ] ,
          "attributes": {
            "ROUTING": "R26C11_N25;R26C11_Q5_N250;1;R25C11_B6;R25C11_N251_B6;1;R26C11_Q5;;1;R26C11_N13;R26C11_Q5_N130;1;R25C11_B3;R25C11_N131_B3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[2].debounce_inst.counter_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3880008 ] ,
          "attributes": {
            "ROUTING": "R8C16_F6;;1;R8C16_X07;R8C16_F6_X07;1;R8C16_LSR1;R8C16_X07_LSR1;1"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[29]": {
          "hide_name": 0,
          "bits": [ 3880005 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[29]": {
          "hide_name": 0,
          "bits": [ 3880004 ] ,
          "attributes": {
            "ROUTING": "R7C16_N20;R7C16_N252_N200;1;R6C16_X07;R6C16_N201_X07;1;R6C16_B0;R6C16_X07_B0;1;R7C16_B7;R7C16_N252_B7;1;R9C16_Q5;;1;R9C16_N25;R9C16_Q5_N250;1;R7C16_X04;R7C16_N252_X04;1;R7C16_B0;R7C16_X04_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3880002 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[2]": {
          "hide_name": 0,
          "bits": [ 3880001 ] ,
          "attributes": {
            "ROUTING": "R5C11_SN10;R5C11_Q2_SN10;1;R6C11_B3;R6C11_S111_B3;1;R7C11_C7;R7C11_S222_C7;1;R5C11_Q2;;1;R5C11_S22;R5C11_Q2_S220;1;R7C11_X01;R7C11_S222_X01;1;R7C11_B3;R7C11_X01_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[30]": {
          "hide_name": 0,
          "bits": [ 3879999 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[30]": {
          "hide_name": 0,
          "bits": [ 3879998 ] ,
          "attributes": {
            "ROUTING": "R7C17_W10;R7C17_Q5_W100;1;R7C16_C7;R7C16_W101_C7;1;R7C16_N21;R7C16_W111_N210;1;R6C16_B1;R6C16_N211_B1;1;R7C17_Q5;;1;R7C17_EW10;R7C17_Q5_EW10;1;R7C16_B1;R7C16_W111_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[29]": {
          "hide_name": 0,
          "bits": [ 3879997 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3879994 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[3]": {
          "hide_name": 0,
          "bits": [ 3879993 ] ,
          "attributes": {
            "ROUTING": "R7C10_SN10;R7C10_Q0_SN10;1;R6C10_E21;R6C10_N111_E210;1;R6C11_B4;R6C11_E211_B4;1;R7C11_E20;R7C11_E101_E200;1;R7C12_D7;R7C12_E201_D7;1;R7C10_Q0;;1;R7C10_E10;R7C10_Q0_E100;1;R7C11_N24;R7C11_E101_N240;1;R7C11_B4;R7C11_N240_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879992 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3879989 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[4]": {
          "hide_name": 0,
          "bits": [ 3879988 ] ,
          "attributes": {
            "ROUTING": "R8C11_E13;R8C11_Q4_E130;1;R8C12_N27;R8C12_E131_N270;1;R7C12_B7;R7C12_N271_B7;1;R8C11_N24;R8C11_Q4_N240;1;R6C11_X01;R6C11_N242_X01;1;R6C11_B5;R6C11_X01_B5;1;R8C11_Q4;;1;R8C11_N10;R8C11_Q4_N100;1;R7C11_B5;R7C11_N101_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3879987 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3879984 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[5]": {
          "hide_name": 0,
          "bits": [ 3879983 ] ,
          "attributes": {
            "ROUTING": "R7C12_C7;R7C12_S222_C7;1;R5C12_SN10;R5C12_Q2_SN10;1;R6C12_B0;R6C12_S111_B0;1;R5C12_Q2;;1;R5C12_S22;R5C12_Q2_S220;1;R7C12_X05;R7C12_S222_X05;1;R7C12_B0;R7C12_X05_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 3879982 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3879979 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[0]": {
          "hide_name": 0,
          "bits": [ 3879978 ] ,
          "attributes": {
            "ROUTING": "R7C11_N25;R7C11_E111_N250;1;R6C11_W25;R6C11_N251_W250;1;R6C11_B1;R6C11_W250_B1;1;R7C10_EW10;R7C10_Q4_EW10;1;R7C11_A7;R7C11_E111_A7;1;R7C10_Q4;;1;R7C10_E13;R7C10_Q4_E130;1;R7C11_B1;R7C11_E131_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3879976 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[6]": {
          "hide_name": 0,
          "bits": [ 3879975 ] ,
          "attributes": {
            "ROUTING": "R7C12_X01;R7C12_S242_X01;1;R7C12_A7;R7C12_X01_A7;1;R6C12_X05;R6C12_S241_X05;1;R6C12_B1;R6C12_X05_B1;1;R5C12_Q4;;1;R5C12_S24;R5C12_Q4_S240;1;R7C12_X07;R7C12_S242_X07;1;R7C12_B1;R7C12_X07_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[5]": {
          "hide_name": 0,
          "bits": [ 3879974 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3879971 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[10]": {
          "hide_name": 0,
          "bits": [ 3879970 ] ,
          "attributes": {
            "ROUTING": "R7C12_N25;R7C12_W252_N250;1;R6C12_B5;R6C12_N251_B5;1;R7C14_W25;R7C14_W242_W250;1;R7C13_N25;R7C13_W251_N250;1;R6C13_B6;R6C13_N251_B6;1;R7C16_Q4;;1;R7C16_W24;R7C16_Q4_W240;1;R7C14_W24;R7C14_W242_W240;1;R7C12_X03;R7C12_W242_X03;1;R7C12_B5;R7C12_X03_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3879968 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[11]": {
          "hide_name": 0,
          "bits": [ 3879967 ] ,
          "attributes": {
            "ROUTING": "R7C13_N23;R7C13_N131_N230;1;R6C13_B0;R6C13_N231_B0;1;R8C13_SN10;R8C13_Q5_SN10;1;R7C13_C7;R7C13_N111_C7;1;R8C13_Q5;;1;R8C13_N13;R8C13_Q5_N130;1;R7C13_B0;R7C13_N131_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[10]": {
          "hide_name": 0,
          "bits": [ 3879966 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3879963 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[12]": {
          "hide_name": 0,
          "bits": [ 3879962 ] ,
          "attributes": {
            "ROUTING": "R5C13_S13;R5C13_Q3_S130;1;R6C13_C6;R6C13_S131_C6;1;R6C13_B1;R6C13_S231_B1;1;R5C13_Q3;;1;R5C13_S23;R5C13_Q3_S230;1;R7C13_B1;R7C13_S232_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[11]": {
          "hide_name": 0,
          "bits": [ 3879961 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3879958 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[13]": {
          "hide_name": 0,
          "bits": [ 3879957 ] ,
          "attributes": {
            "ROUTING": "R5C13_SN10;R5C13_Q1_SN10;1;R6C13_S25;R6C13_S111_S250;1;R7C13_B7;R7C13_S251_B7;1;R6C13_B2;R6C13_S211_B2;1;R5C13_Q1;;1;R5C13_S21;R5C13_Q1_S210;1;R7C13_B2;R7C13_S212_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[12]": {
          "hide_name": 0,
          "bits": [ 3879956 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3879953 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[14]": {
          "hide_name": 0,
          "bits": [ 3879952 ] ,
          "attributes": {
            "ROUTING": "R7C13_A7;R7C13_N231_A7;1;R6C13_B3;R6C13_N232_B3;1;R8C13_Q3;;1;R8C13_N23;R8C13_Q3_N230;1;R7C13_B3;R7C13_N231_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[13]": {
          "hide_name": 0,
          "bits": [ 3879951 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3879948 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[15]": {
          "hide_name": 0,
          "bits": [ 3879947 ] ,
          "attributes": {
            "ROUTING": "R5C14_EW20;R5C14_Q1_EW20;1;R5C13_S26;R5C13_W121_S260;1;R6C13_D6;R6C13_S261_D6;1;R6C13_B4;R6C13_S251_B4;1;R5C14_Q1;;1;R5C14_EW10;R5C14_Q1_EW10;1;R5C13_S25;R5C13_W111_S250;1;R7C13_B4;R7C13_S252_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[14]": {
          "hide_name": 0,
          "bits": [ 3879946 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3879943 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[16]": {
          "hide_name": 0,
          "bits": [ 3879942 ] ,
          "attributes": {
            "ROUTING": "R7C13_E20;R7C13_N101_E200;1;R7C14_X01;R7C14_E201_X01;1;R7C14_A7;R7C14_X01_A7;1;R8C13_N21;R8C13_Q1_N210;1;R6C13_N24;R6C13_N212_N240;1;R6C13_B5;R6C13_N240_B5;1;R8C13_Q1;;1;R8C13_N10;R8C13_Q1_N100;1;R7C13_B5;R7C13_N101_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[15]": {
          "hide_name": 0,
          "bits": [ 3879941 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3879938 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[17]": {
          "hide_name": 0,
          "bits": [ 3879937 ] ,
          "attributes": {
            "ROUTING": "R7C14_B7;R7C14_X05_B7;1;R7C14_N25;R7C14_N242_N250;1;R6C14_W25;R6C14_N251_W250;1;R6C14_B0;R6C14_W250_B0;1;R9C14_Q4;;1;R9C14_N24;R9C14_Q4_N240;1;R7C14_X05;R7C14_N242_X05;1;R7C14_B0;R7C14_X05_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[16]": {
          "hide_name": 0,
          "bits": [ 3879936 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3879933 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[18]": {
          "hide_name": 0,
          "bits": [ 3879932 ] ,
          "attributes": {
            "ROUTING": "R8C15_W10;R8C15_Q4_W100;1;R8C14_N24;R8C14_W101_N240;1;R6C14_X07;R6C14_N242_X07;1;R6C14_B1;R6C14_X07_B1;1;R7C14_X06;R7C14_W211_X06;1;R7C14_C7;R7C14_X06_C7;1;R8C15_Q4;;1;R8C15_SN10;R8C15_Q4_SN10;1;R7C15_W21;R7C15_N111_W210;1;R7C14_B1;R7C14_W211_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[17]": {
          "hide_name": 0,
          "bits": [ 3879931 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3879928 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[19]": {
          "hide_name": 0,
          "bits": [ 3879927 ] ,
          "attributes": {
            "ROUTING": "R7C14_X02;R7C14_N211_X02;1;R7C14_D7;R7C14_X02_D7;1;R6C14_B2;R6C14_N212_B2;1;R8C14_Q1;;1;R8C14_N21;R8C14_Q1_N210;1;R7C14_B2;R7C14_N211_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[18]": {
          "hide_name": 0,
          "bits": [ 3879926 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3879923 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[7]": {
          "hide_name": 0,
          "bits": [ 3879922 ] ,
          "attributes": {
            "ROUTING": "R6C12_B2;R6C12_S211_B2;1;R5C12_EW20;R5C12_Q1_EW20;1;R5C11_S26;R5C11_W121_S260;1;R7C11_D7;R7C11_S262_D7;1;R5C12_Q1;;1;R5C12_S21;R5C12_Q1_S210;1;R7C12_B2;R7C12_S212_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[6]": {
          "hide_name": 0,
          "bits": [ 3879921 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3879918 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[1]": {
          "hide_name": 0,
          "bits": [ 3879917 ] ,
          "attributes": {
            "ROUTING": "R7C11_X07;R7C11_S242_X07;1;R7C11_B7;R7C11_X07_B7;1;R6C11_X03;R6C11_S241_X03;1;R6C11_B2;R6C11_X03_B2;1;R5C11_Q4;;1;R5C11_S24;R5C11_Q4_S240;1;R7C11_X03;R7C11_S242_X03;1;R7C11_B2;R7C11_X03_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3879916 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3879914 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3879911 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[20]": {
          "hide_name": 0,
          "bits": [ 3879910 ] ,
          "attributes": {
            "ROUTING": "R8C14_SN20;R8C14_Q5_SN20;1;R7C14_A6;R7C14_N121_A6;1;R8C14_N25;R8C14_Q5_N250;1;R6C14_X04;R6C14_N252_X04;1;R6C14_B3;R6C14_X04_B3;1;R8C14_Q5;;1;R8C14_N13;R8C14_Q5_N130;1;R7C14_B3;R7C14_N131_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[19]": {
          "hide_name": 0,
          "bits": [ 3879909 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3879906 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[21]": {
          "hide_name": 0,
          "bits": [ 3879905 ] ,
          "attributes": {
            "ROUTING": "R7C14_N23;R7C14_W231_N230;1;R6C14_X08;R6C14_N231_X08;1;R6C14_B4;R6C14_X08_B4;1;R7C14_B6;R7C14_W231_B6;1;R7C17_Q3;;1;R7C17_W23;R7C17_Q3_W230;1;R7C15_W23;R7C15_W232_W230;1;R7C14_B4;R7C14_W231_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[20]": {
          "hide_name": 0,
          "bits": [ 3879904 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3879901 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[22]": {
          "hide_name": 0,
          "bits": [ 3879900 ] ,
          "attributes": {
            "ROUTING": "R7C14_N20;R7C14_N101_N200;1;R6C14_X01;R6C14_N201_X01;1;R6C14_B5;R6C14_X01_B5;1;R8C14_SN10;R8C14_Q3_SN10;1;R7C14_C6;R7C14_N111_C6;1;R8C14_Q3;;1;R8C14_N10;R8C14_Q3_N100;1;R7C14_B5;R7C14_N101_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[21]": {
          "hide_name": 0,
          "bits": [ 3879899 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3879896 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[23]": {
          "hide_name": 0,
          "bits": [ 3879895 ] ,
          "attributes": {
            "ROUTING": "R8C15_SN20;R8C15_Q3_SN20;1;R7C15_W22;R7C15_N121_W220;1;R7C14_D6;R7C14_W221_D6;1;R8C15_N23;R8C15_Q3_N230;1;R6C15_B0;R6C15_N232_B0;1;R8C15_Q3;;1;R8C15_N13;R8C15_Q3_N130;1;R7C15_B0;R7C15_N131_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[22]": {
          "hide_name": 0,
          "bits": [ 3879894 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3879891 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[24]": {
          "hide_name": 0,
          "bits": [ 3879890 ] ,
          "attributes": {
            "ROUTING": "R6C15_A7;R6C15_S210_A7;1;R6C15_B1;R6C15_W111_B1;1;R6C16_Q5;;1;R6C16_EW10;R6C16_Q5_EW10;1;R6C15_S21;R6C15_W111_S210;1;R7C15_B1;R7C15_S211_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[23]": {
          "hide_name": 0,
          "bits": [ 3879889 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3879886 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[25]": {
          "hide_name": 0,
          "bits": [ 3879885 ] ,
          "attributes": {
            "ROUTING": "R6C15_X05;R6C15_S241_X05;1;R6C15_B7;R6C15_X05_B7;1;R6C15_X03;R6C15_S241_X03;1;R6C15_B2;R6C15_X03_B2;1;R5C15_Q4;;1;R5C15_S24;R5C15_Q4_S240;1;R7C15_X01;R7C15_S242_X01;1;R7C15_B2;R7C15_X01_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[24]": {
          "hide_name": 0,
          "bits": [ 3879884 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[26]": {
          "hide_name": 0,
          "bits": [ 3879881 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[26]": {
          "hide_name": 0,
          "bits": [ 3879880 ] ,
          "attributes": {
            "ROUTING": "R6C15_X06;R6C15_N212_X06;1;R6C15_C7;R6C15_X06_C7;1;R6C15_B3;R6C15_N212_B3;1;R8C16_Q5;;1;R8C16_EW10;R8C16_Q5_EW10;1;R8C15_N21;R8C15_W111_N210;1;R7C15_B3;R7C15_N211_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[25]": {
          "hide_name": 0,
          "bits": [ 3879879 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[27]": {
          "hide_name": 0,
          "bits": [ 3879876 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[27]": {
          "hide_name": 0,
          "bits": [ 3879875 ] ,
          "attributes": {
            "ROUTING": "R5C15_SN10;R5C15_Q2_SN10;1;R6C15_S25;R6C15_S111_S250;1;R7C15_B4;R7C15_S251_B4;1;R6C15_X07;R6C15_S221_X07;1;R6C15_D7;R6C15_X07_D7;1;R5C15_Q2;;1;R5C15_S22;R5C15_Q2_S220;1;R5C15_SN20;R5C15_Q2_SN20;1;R6C15_B4;R6C15_S121_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[26]": {
          "hide_name": 0,
          "bits": [ 3879874 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[28]": {
          "hide_name": 0,
          "bits": [ 3879871 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[28]": {
          "hide_name": 0,
          "bits": [ 3879870 ] ,
          "attributes": {
            "ROUTING": "R7C15_E20;R7C15_N101_E200;1;R7C16_X01;R7C16_E201_X01;1;R7C16_A7;R7C16_X01_A7;1;R7C15_N20;R7C15_N101_N200;1;R6C15_X01;R6C15_N201_X01;1;R6C15_B5;R6C15_X01_B5;1;R8C15_Q1;;1;R8C15_N10;R8C15_Q1_N100;1;R7C15_B5;R7C15_N101_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[28]": {
          "hide_name": 0,
          "bits": [ 3879869 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[27]": {
          "hide_name": 0,
          "bits": [ 3879867 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3879864 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[8]": {
          "hide_name": 0,
          "bits": [ 3879863 ] ,
          "attributes": {
            "ROUTING": "R8C12_N22;R8C12_Q2_N220;1;R6C12_X01;R6C12_N222_X01;1;R6C12_B3;R6C12_X01_B3;1;R7C12_E27;R7C12_N131_E270;1;R7C13_X04;R7C13_E271_X04;1;R7C13_D7;R7C13_X04_D7;1;R8C12_Q2;;1;R8C12_N13;R8C12_Q2_N130;1;R7C12_B3;R7C12_N131_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[7]": {
          "hide_name": 0,
          "bits": [ 3879862 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3879859 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[9]": {
          "hide_name": 0,
          "bits": [ 3879858 ] ,
          "attributes": {
            "ROUTING": "R5C13_S10;R5C13_Q5_S100;1;R6C13_A6;R6C13_S101_A6;1;R6C12_B4;R6C12_S251_B4;1;R5C13_Q5;;1;R5C13_EW10;R5C13_Q5_EW10;1;R5C12_S25;R5C12_W111_S250;1;R7C12_B4;R7C12_S252_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[9]": {
          "hide_name": 0,
          "bits": [ 3879857 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[8]": {
          "hide_name": 0,
          "bits": [ 3879855 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[31]": {
          "hide_name": 0,
          "bits": [ 3879852 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.counter[31]": {
          "hide_name": 0,
          "bits": [ 3879851 ] ,
          "attributes": {
            "ROUTING": "R8C16_N22;R8C16_Q2_N220;1;R6C16_X03;R6C16_N222_X03;1;R6C16_B2;R6C16_X03_B2;1;R7C16_D7;R7C16_N131_D7;1;R8C16_Q2;;1;R8C16_N13;R8C16_Q2_N130;1;R7C16_B2;R7C16_N131_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[2].debounce_inst counter"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[30]": {
          "hide_name": 0,
          "bits": [ 3879850 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3879847 ] ,
          "attributes": {
            "ROUTING": "R9C14_E22;R9C14_E222_E220;1;R9C16_X05;R9C16_E222_X05;1;R9C16_A5;R9C16_X05_A5;1;R7C12_W23;R7C12_N232_W230;1;R7C10_X06;R7C10_W232_X06;1;R7C10_A4;R7C10_X06_A4;1;R7C14_E22;R7C14_N222_E220;1;R7C15_D6;R7C15_E221_D6;1;R9C14_X05;R9C14_E222_X05;1;R9C14_A4;R9C14_X05_A4;1;R8C13_A3;R8C13_X05_A3;1;R8C13_X01;R8C13_E221_X01;1;R8C13_A1;R8C13_X01_A1;1;R8C12_W22;R8C12_N221_W220;1;R8C11_X05;R8C11_W221_X05;1;R8C11_A4;R8C11_X05_A4;1;R8C13_X05;R8C13_E221_X05;1;R8C13_A5;R8C13_X05_A5;1;R8C14_A3;R8C14_X05_A3;1;R9C14_N22;R9C14_E222_N220;1;R8C14_X01;R8C14_N221_X01;1;R8C14_A1;R8C14_X01_A1;1;R8C14_X05;R8C14_E222_X05;1;R8C14_A5;R8C14_X05_A5;1;R9C12_E22;R9C12_N222_E220;1;R8C12_A2;R8C12_X02_A2;1;R8C12_X02;R8C12_N231_X02;1;R9C12_N23;R9C12_N222_N230;1;R5C12_A2;R5C12_X02_A2;1;R8C15_A3;R8C15_X05_A3;1;R5C12_A4;R5C12_N232_A4;1;R8C15_X05;R8C15_E221_X05;1;R8C15_A4;R8C15_X05_A4;1;R8C15_X01;R8C15_E221_X01;1;R8C15_A1;R8C15_X01_A1;1;R5C12_X02;R5C12_N232_X02;1;R5C12_A1;R5C12_X02_A1;1;R5C13_X02;R5C13_E231_X02;1;R5C13_A3;R5C13_X02_A3;1;R7C12_W22;R7C12_N222_W220;1;R7C10_X01;R7C10_W222_X01;1;R7C10_A0;R7C10_X01_A0;1;R5C13_X03;R5C13_N222_X03;1;R5C13_A1;R5C13_X03_A1;1;R5C12_E23;R5C12_N232_E230;1;R5C13_X06;R5C13_E231_X06;1;R5C13_A5;R5C13_X06_A5;1;R5C11_X02;R5C11_W231_X02;1;R5C11_A2;R5C11_X02_A2;1;R8C16_A2;R8C16_X05_A2;1;R8C12_E22;R8C12_N221_E220;1;R8C14_E22;R8C14_E222_E220;1;R8C16_X05;R8C16_E222_X05;1;R8C16_A5;R8C16_X05_A5;1;R7C12_N23;R7C12_N222_N230;1;R5C12_W23;R5C12_N232_W230;1;R5C11_X06;R5C11_W231_X06;1;R5C11_A4;R5C11_X06_A4;1;R7C13_N22;R7C13_E221_N220;1;R15C12_X08;R15C12_F7_X08;1;R15C12_CE1;R15C12_X08_CE1;1;R7C16_X06;R7C16_E232_X06;1;R7C16_A4;R7C16_X06_A4;1;R7C14_N22;R7C14_E222_N220;1;R5C14_X03;R5C14_N222_X03;1;R5C14_A1;R5C14_X03_A1;1;R5C15_A4;R5C15_N232_A4;1;R7C17_X06;R7C17_E231_X06;1;R7C17_A5;R7C17_X06_A5;1;R7C16_N23;R7C16_E232_N230;1;R6C16_A5;R6C16_N231_A5;1;R7C15_N23;R7C15_E231_N230;1;R5C15_X02;R5C15_N232_X02;1;R5C15_A2;R5C15_X02_A2;1;R15C12_F7;;1;R15C12_N27;R15C12_F7_N270;1;R13C12_N22;R13C12_N272_N220;1;R11C12_N22;R11C12_N222_N220;1;R9C12_N22;R9C12_N222_N220;1;R7C12_E22;R7C12_N222_E220;1;R7C14_E23;R7C14_E222_E230;1;R7C16_E23;R7C16_E232_E230;1;R7C17_X02;R7C17_E231_X02;1;R7C17_A3;R7C17_X02_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[31]": {
          "hide_name": 0,
          "bits": [ 3879846 ] ,
          "attributes": {
            "ROUTING": "R6C16_F3;;1;R6C16_W10;R6C16_F3_W100;1;R6C15_S20;R6C15_W101_S200;1;R7C15_C6;R7C15_S201_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3879844 ] ,
          "attributes": {
            "ROUTING": "R7C15_F7;;1;R7C15_W13;R7C15_F7_W130;1;R7C15_B6;R7C15_W130_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal_reg_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3879843 ] ,
          "attributes": {
            "ROUTING": "R7C13_F6;;1;R7C13_E26;R7C13_F6_E260;1;R7C15_X03;R7C15_E262_X03;1;R7C15_A6;R7C15_X03_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 3879841 ] ,
          "attributes": {
            "ROUTING": "R5C12_W21;R5C12_N212_W210;1;R5C11_CE2;R5C11_W211_CE2;1;R7C10_CE0;R7C10_W212_CE0;1;R7C16_CE2;R7C16_N212_CE2;1;R5C12_W24;R5C12_W242_W240;1;R5C11_X07;R5C11_W241_X07;1;R5C11_CE1;R5C11_X07_CE1;1;R8C12_W21;R8C12_N211_W210;1;R8C11_CE2;R8C11_W211_CE2;1;R8C16_CE1;R8C16_N211_CE1;1;R5C15_CE2;R5C15_N212_CE2;1;R7C16_N24;R7C16_N212_N240;1;R6C16_X05;R6C16_N241_X05;1;R6C16_CE2;R6C16_X05_CE2;1;R7C12_W21;R7C12_N212_W210;1;R7C10_CE2;R7C10_W212_CE2;1;R9C16_N21;R9C16_E111_N210;1;R8C16_CE2;R8C16_N211_CE2;1;R8C15_CE1;R8C15_N211_CE1;1;R8C13_CE0;R8C13_N211_CE0;1;R5C13_CE2;R5C13_X05_CE2;1;R5C12_CE2;R5C12_N212_CE2;1;R8C14_CE2;R8C14_N211_CE2;1;R8C15_CE0;R8C15_N211_CE0;1;R5C14_X05;R5C14_N242_X05;1;R5C14_CE0;R5C14_X05_CE0;1;R5C13_CE0;R5C13_X05_CE0;1;R7C12_N21;R7C12_N212_N210;1;R5C12_CE1;R5C12_N212_CE1;1;R8C14_CE0;R8C14_N211_CE0;1;R9C15_E21;R9C15_F1_E210;1;R9C16_CE2;R9C16_E211_CE2;1;R7C13_N24;R7C13_N212_N240;1;R5C13_X05;R5C13_N242_X05;1;R5C13_CE1;R5C13_X05_CE1;1;R7C14_N24;R7C14_N212_N240;1;R5C14_W24;R5C14_N242_W240;1;R5C12_X07;R5C12_W242_X07;1;R5C12_CE0;R5C12_X07_CE0;1;R9C15_W21;R9C15_F1_W210;1;R9C14_CE2;R9C14_W211_CE2;1;R9C14_N21;R9C14_W111_N210;1;R8C14_CE1;R8C14_N211_CE1;1;R7C15_E21;R7C15_N212_E210;1;R7C17_CE1;R7C17_E212_CE1;1;R9C15_N21;R9C15_F1_N210;1;R7C15_N21;R7C15_N212_N210;1;R5C15_CE1;R5C15_N212_CE1;1;R7C17_CE2;R7C17_E212_CE2;1;R8C13_CE2;R8C13_N211_CE2;1;R8C15_CE2;R8C15_N211_CE2;1;R9C13_N21;R9C13_W211_N210;1;R8C13_CE1;R8C13_N211_CE1;1;R9C15_F1;;1;R9C15_EW10;R9C15_F1_EW10;1;R9C14_W21;R9C14_W111_W210;1;R9C12_N21;R9C12_W212_N210;1;R8C12_CE1;R8C12_N211_CE1;1"
          }
        },
        "debouncer_loop[2].debounce_inst.noisy_signal": {
          "hide_name": 0,
          "bits": [ 3879839 ] ,
          "attributes": {
            "ROUTING": "R16C13_N26;R16C13_W262_N260;1;R15C13_W26;R15C13_N261_W260;1;R15C12_X03;R15C12_W261_X03;1;R15C12_A7;R15C12_X03_A7;1;R23C47_W26;R23C47_N261_W260;1;R23C45_W27;R23C45_W262_W270;1;R23C43_W27;R23C43_W272_W270;1;R23C41_W27;R23C41_W272_W270;1;R23C39_W27;R23C39_W272_W270;1;R23C37_W22;R23C37_W272_W220;1;R23C35_W23;R23C35_W222_W230;1;R23C33_W23;R23C33_W232_W230;1;R23C31_W23;R23C31_W232_W230;1;R23C29_W26;R23C29_W232_W260;1;R23C27_W27;R23C27_W262_W270;1;R23C25_W22;R23C25_W272_W220;1;R23C23_W81;R23C23_W222_W810;1;R23C15_E21;R23C15_W818_E210;1;R23C15_A0;R23C15_E210_A0;1;R24C47_F6;;1;R24C47_N26;R24C47_F6_N260;1;R22C47_N26;R22C47_N262_N260;1;R20C47_N26;R20C47_N262_N260;1;R18C47_N27;R18C47_N262_N270;1;R16C47_W27;R16C47_N272_W270;1;R16C45_W22;R16C45_W272_W220;1;R16C43_W22;R16C43_W222_W220;1;R16C41_W23;R16C41_W222_W230;1;R16C39_W23;R16C39_W232_W230;1;R16C37_W23;R16C37_W232_W230;1;R16C35_W26;R16C35_W232_W260;1;R16C33_W26;R16C33_W262_W260;1;R16C31_W27;R16C31_W262_W270;1;R16C29_W27;R16C29_W272_W270;1;R16C27_W27;R16C27_W272_W270;1;R16C25_W27;R16C25_W272_W270;1;R16C23_W22;R16C23_W272_W220;1;R16C21_W23;R16C21_W222_W230;1;R16C19_W23;R16C19_W232_W230;1;R16C17_W23;R16C17_W232_W230;1;R16C15_W26;R16C15_W232_W260;1;R16C13_W27;R16C13_W262_W270;1;R16C12_N27;R16C12_W271_N270;1;R15C12_A3;R15C12_N271_A3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:4.11-4.23",
            "hdlname": "debouncer_loop[2].debounce_inst noisy_signal"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879838 ] ,
          "attributes": {
            "ROUTING": "R23C15_F7;;1;R23C15_X08;R23C15_F7_X08;1;R23C15_LSR0;R23C15_X08_LSR0;1"
          }
        },
        "debouncer_loop[2].debounce_inst.clean_signal_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879837 ] ,
          "attributes": {
            "ROUTING": "R9C15_S26;R9C15_S262_S260;1;R11C15_S27;R11C15_S262_S270;1;R13C15_S22;R13C15_S272_S220;1;R15C15_S22;R15C15_S222_S220;1;R17C15_S22;R17C15_S222_S220;1;R19C15_S23;R19C15_S222_S230;1;R21C15_S23;R21C15_S232_S230;1;R23C15_X06;R23C15_S232_X06;1;R23C15_CE0;R23C15_X06_CE0;1;R7C15_F6;;1;R7C15_S26;R7C15_F6_S260;1;R9C15_A1;R9C15_X01_A1;1;R9C15_X01;R9C15_S262_X01;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879827 ] ,
          "attributes": {
            "ROUTING": "R23C8_F7;;1;R23C8_SN10;R23C8_F7_SN10;1;R24C8_D7;R24C8_S111_D7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879826 ] ,
          "attributes": {
            "ROUTING": "R24C9_F7;;1;R24C9_W10;R24C9_F7_W100;1;R24C8_C7;R24C8_W101_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879825 ] ,
          "attributes": {
            "ROUTING": "R23C7_F6;;1;R23C7_S13;R23C7_F6_S130;1;R24C7_E23;R24C7_S131_E230;1;R24C8_B7;R24C8_E231_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879824 ] ,
          "attributes": {
            "ROUTING": "R24C7_F6;;1;R24C7_EW10;R24C7_F6_EW10;1;R24C8_A7;R24C8_E111_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879822 ] ,
          "attributes": {
            "ROUTING": "R23C4_F6;;1;R23C4_E10;R23C4_F6_E100;1;R23C5_D6;R23C5_E101_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879821 ] ,
          "attributes": {
            "ROUTING": "R23C6_F7;;1;R23C6_W10;R23C6_F7_W100;1;R23C5_C6;R23C5_W101_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879820 ] ,
          "attributes": {
            "ROUTING": "R23C5_F7;;1;R23C5_W13;R23C5_F7_W130;1;R23C5_B6;R23C5_W130_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879819 ] ,
          "attributes": {
            "ROUTING": "R23C6_F6;;1;R23C6_W13;R23C6_F6_W130;1;R23C5_A6;R23C5_W131_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg": {
          "hide_name": 0,
          "bits": [ 3879815 ] ,
          "attributes": {
            "ROUTING": "R21C14_Q3;;1;R21C14_S10;R21C14_Q3_S100;1;R21C14_B1;R21C14_S100_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:9.9-9.25",
            "hdlname": "debouncer_loop[1].debounce_inst noisy_signal_reg"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879814 ] ,
          "attributes": {
            "ROUTING": "R21C14_F4;;1;R21C14_X07;R21C14_F4_X07;1;R21C14_LSR1;R21C14_X07_LSR1;1"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[23]": {
          "hide_name": 0,
          "bits": [ 3883420 ] ,
          "attributes": {
            "ROUTING": "R25C13_F0;;1;R25C13_X05;R25C13_F0_X05;1;R25C13_A5;R25C13_X05_A5;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3879808 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3879807 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879804 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879801 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3879798 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3879793 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3879790 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3879787 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3879784 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3879781 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3879778 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3879775 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3879772 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3879769 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3879766 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879763 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3879761 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3879758 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3879755 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3879752 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3879749 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3879746 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3879743 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3879740 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3879737 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3879734 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3879731 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3879728 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3879726 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3879723 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3879720 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3879718 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[31]": {
          "hide_name": 0,
          "bits": [ 3879715 ] ,
          "attributes": {
            "ROUTING": "R23C9_F2;;1;R23C9_E13;R23C9_F2_E130;1;R23C10_B1;R23C10_E131_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[22]": {
          "hide_name": 0,
          "bits": [ 3879712 ] ,
          "attributes": {
            "ROUTING": "R23C7_F5;;1;R23C7_N10;R23C7_F5_N100;1;R22C7_B5;R22C7_N101_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3883301 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879708 ] ,
          "attributes": {
            "ROUTING": "R22C7_F6;;1;R22C7_X07;R22C7_F6_X07;1;R22C7_LSR2;R22C7_X07_LSR2;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[23]": {
          "hide_name": 0,
          "bits": [ 3879706 ] ,
          "attributes": {
            "ROUTING": "R23C8_F0;;1;R23C8_EW20;R23C8_F0_EW20;1;R23C9_N22;R23C9_E121_N220;1;R22C9_X01;R22C9_N221_X01;1;R22C9_B3;R22C9_X01_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_DFFR_Q_D[9]": {
          "hide_name": 0,
          "bits": [ 3883298 ] ,
          "attributes": {
            "ROUTING": "R25C10_F4;;1;R25C10_SN10;R25C10_F4_SN10;1;R24C10_A2;R24C10_N111_A2;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879702 ] ,
          "attributes": {
            "ROUTING": "R21C9_F4;;1;R21C9_W13;R21C9_F4_W130;1;R21C9_S27;R21C9_W130_S270;1;R22C9_LSR1;R22C9_S271_LSR1;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[24]": {
          "hide_name": 0,
          "bits": [ 3879700 ] ,
          "attributes": {
            "ROUTING": "R23C8_F1;;1;R23C8_N21;R23C8_F1_N210;1;R22C8_B3;R22C8_N211_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[9]": {
          "hide_name": 0,
          "bits": [ 3883297 ] ,
          "attributes": {
            "ROUTING": "R24C10_S13;R24C10_Q2_S130;1;R25C10_C7;R25C10_S131_C7;1;R24C10_Q2;;1;R24C10_W13;R24C10_Q2_W130;1;R24C10_S27;R24C10_W130_S270;1;R25C10_B4;R25C10_S271_B4;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879696 ] ,
          "attributes": {
            "ROUTING": "R22C8_F6;;1;R22C8_X07;R22C8_F6_X07;1;R22C8_LSR1;R22C8_X07_LSR1;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[25]": {
          "hide_name": 0,
          "bits": [ 3879694 ] ,
          "attributes": {
            "ROUTING": "R23C8_F2;;1;R23C8_E13;R23C8_F2_E130;1;R23C9_B4;R23C9_E131_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3883296 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879690 ] ,
          "attributes": {
            "ROUTING": "R23C9_F6;;1;R23C9_X07;R23C9_F6_X07;1;R23C9_LSR2;R23C9_X07_LSR2;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[26]": {
          "hide_name": 0,
          "bits": [ 3879688 ] ,
          "attributes": {
            "ROUTING": "R23C8_F3;;1;R23C8_N10;R23C8_F3_N100;1;R22C8_B4;R22C8_N101_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3883294 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879684 ] ,
          "attributes": {
            "ROUTING": "R21C8_F1;;1;R21C8_W13;R21C8_F1_W130;1;R21C8_S27;R21C8_W130_S270;1;R22C8_LSR2;R22C8_S271_LSR2;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[27]": {
          "hide_name": 0,
          "bits": [ 3879682 ] ,
          "attributes": {
            "ROUTING": "R23C8_F4;;1;R23C8_N13;R23C8_F4_N130;1;R22C8_B0;R22C8_N131_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0_LUT4_F_2_I3[3]": {
          "hide_name": 0,
          "bits": [ 3883289 ] ,
          "attributes": {
            "ROUTING": "R12C28_F6;;1;R12C28_E10;R12C28_F6_E100;1;R12C29_D6;R12C29_E101_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879678 ] ,
          "attributes": {
            "ROUTING": "R22C8_F7;;1;R22C8_X08;R22C8_F7_X08;1;R22C8_LSR0;R22C8_X08_LSR0;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[28]": {
          "hide_name": 0,
          "bits": [ 3879676 ] ,
          "attributes": {
            "ROUTING": "R23C8_F5;;1;R23C8_EW10;R23C8_F5_EW10;1;R23C9_N21;R23C9_E111_N210;1;R22C9_B0;R22C9_N211_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3879673 ] ,
          "attributes": {
            "ROUTING": "R23C4_F1;;1;R23C4_S21;R23C4_F1_S210;1;R25C4_E21;R25C4_S212_E210;1;R25C5_B4;R25C5_E211_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3883284 ] ,
          "attributes": {
            "ROUTING": "R13C28_F7;;1;R13C28_E13;R13C28_F7_E130;1;R13C29_B6;R13C29_E131_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879669 ] ,
          "attributes": {
            "ROUTING": "R26C5_F2;;1;R26C5_W13;R26C5_F2_W130;1;R26C5_N27;R26C5_W130_N270;1;R25C5_LSR2;R25C5_N271_LSR2;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879667 ] ,
          "attributes": {
            "ROUTING": "R23C4_F2;;1;R23C4_S22;R23C4_F2_S220;1;R25C4_X03;R25C4_S222_X03;1;R25C4_B3;R25C4_X03_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3883283 ] ,
          "attributes": {
            "ROUTING": "R12C29_F6;;1;R12C29_S10;R12C29_F6_S100;1;R13C29_A6;R13C29_S101_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879663 ] ,
          "attributes": {
            "ROUTING": "R25C4_F6;;1;R25C4_X07;R25C4_F6_X07;1;R25C4_LSR1;R25C4_X07_LSR1;1"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3883285 ] ,
          "attributes": {
            "ROUTING": "R12C27_F6;;1;R12C27_E26;R12C27_F6_E260;1;R12C29_S26;R12C29_E262_S260;1;R13C29_X05;R13C29_S261_X05;1;R13C29_C6;R13C29_X05_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879660 ] ,
          "attributes": {
            "ROUTING": "R21C9_F5;;1;R21C9_S25;R21C9_F5_S250;1;R22C9_X06;R22C9_S251_X06;1;R22C9_LSR0;R22C9_X06_LSR0;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[29]": {
          "hide_name": 0,
          "bits": [ 3879658 ] ,
          "attributes": {
            "ROUTING": "R23C9_F0;;1;R23C9_N10;R23C9_F0_N100;1;R22C9_B4;R22C9_N101_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879655 ] ,
          "attributes": {
            "ROUTING": "R23C4_F3;;1;R23C4_N10;R23C4_F3_N100;1;R22C4_B5;R22C4_N101_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3883279 ] ,
          "attributes": {
            "ROUTING": "R13C29_E10;R13C29_F6_E100;1;R13C29_A5;R13C29_E100_A5;1;R13C29_F6;;1;R13C29_X03;R13C29_F6_X03;1;R13C29_A0;R13C29_X03_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879651 ] ,
          "attributes": {
            "ROUTING": "R22C4_F6;;1;R22C4_X07;R22C4_F6_X07;1;R22C4_LSR2;R22C4_X07_LSR2;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3879649 ] ,
          "attributes": {
            "ROUTING": "R23C4_F4;;1;R23C4_S13;R23C4_F4_S130;1;R24C4_S23;R24C4_S131_S230;1;R25C4_B0;R25C4_S231_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[14]": {
          "hide_name": 0,
          "bits": [ 3883267 ] ,
          "attributes": {
            "ROUTING": "R12C29_F3;;1;R12C29_SN10;R12C29_F3_SN10;1;R11C29_A2;R11C29_N111_A2;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879645 ] ,
          "attributes": {
            "ROUTING": "R25C4_F7;;1;R25C4_X08;R25C4_F7_X08;1;R25C4_LSR0;R25C4_X08_LSR0;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 3879643 ] ,
          "attributes": {
            "ROUTING": "R23C4_F5;;1;R23C4_S25;R23C4_F5_S250;1;R25C4_B5;R25C4_S252_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[14]": {
          "hide_name": 0,
          "bits": [ 3883266 ] ,
          "attributes": {
            "ROUTING": "R12C29_X07;R12C29_S221_X07;1;R12C29_A3;R12C29_X07_A3;1;R12C29_C6;R12C29_S221_C6;1;R11C29_S22;R11C29_Q2_S220;1;R11C29_Q2;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879639 ] ,
          "attributes": {
            "ROUTING": "R26C4_F5;;1;R26C4_N25;R26C4_F5_N250;1;R25C4_X06;R25C4_N251_X06;1;R25C4_LSR2;R25C4_X06_LSR2;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[5]": {
          "hide_name": 0,
          "bits": [ 3879637 ] ,
          "attributes": {
            "ROUTING": "R23C5_F0;;1;R23C5_S20;R23C5_F0_S200;1;R25C5_X01;R25C5_S202_X01;1;R25C5_B3;R25C5_X01_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_9_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3883264 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879633 ] ,
          "attributes": {
            "ROUTING": "R25C5_F7;;1;R25C5_X08;R25C5_F7_X08;1;R25C5_LSR1;R25C5_X08_LSR1;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[6]": {
          "hide_name": 0,
          "bits": [ 3879631 ] ,
          "attributes": {
            "ROUTING": "R23C5_F1;;1;R23C5_S21;R23C5_F1_S210;1;R25C5_B1;R25C5_S212_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3883262 ] ,
          "attributes": {
            "ROUTING": "R12C27_F2;;1;R12C27_W10;R12C27_F2_W100;1;R12C27_S23;R12C27_W100_S230;1;R13C27_A4;R13C27_S231_A4;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879627 ] ,
          "attributes": {
            "ROUTING": "R25C5_F6;;1;R25C5_X07;R25C5_F6_X07;1;R25C5_LSR0;R25C5_X07_LSR0;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[7]": {
          "hide_name": 0,
          "bits": [ 3879625 ] ,
          "attributes": {
            "ROUTING": "R23C5_F2;;1;R23C5_E22;R23C5_F2_E220;1;R23C7_S22;R23C7_E222_S220;1;R25C7_X03;R25C7_S222_X03;1;R25C7_B3;R25C7_X03_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[1]": {
          "hide_name": 0,
          "bits": [ 3883261 ] ,
          "attributes": {
            "ROUTING": "R13C27_SN10;R13C27_Q4_SN10;1;R12C27_A2;R12C27_N111_A2;1;R13C27_Q4;;1;R13C27_N10;R13C27_Q4_N100;1;R12C27_B6;R12C27_N101_B6;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879621 ] ,
          "attributes": {
            "ROUTING": "R25C7_F7;;1;R25C7_X08;R25C7_F7_X08;1;R25C7_LSR1;R25C7_X08_LSR1;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[8]": {
          "hide_name": 0,
          "bits": [ 3879619 ] ,
          "attributes": {
            "ROUTING": "R23C5_F3;;1;R23C5_SN10;R23C5_F3_SN10;1;R24C5_S21;R24C5_S111_S210;1;R25C5_E21;R25C5_S211_E210;1;R25C6_B5;R25C6_E211_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3883259 ] ,
          "attributes": {
            "ROUTING": "R12C27_F3;;1;R12C27_SN10;R12C27_F3_SN10;1;R11C27_A2;R11C27_N111_A2;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879615 ] ,
          "attributes": {
            "ROUTING": "R26C6_F1;;1;R26C6_W13;R26C6_F1_W130;1;R26C6_N27;R26C6_W130_N270;1;R25C6_LSR2;R25C6_N271_LSR2;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[9]": {
          "hide_name": 0,
          "bits": [ 3879613 ] ,
          "attributes": {
            "ROUTING": "R23C5_F4;;1;R23C5_EW20;R23C5_F4_EW20;1;R23C6_S22;R23C6_E121_S220;1;R25C6_X01;R25C6_S222_X01;1;R25C6_B2;R25C6_X01_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[2]": {
          "hide_name": 0,
          "bits": [ 3883258 ] ,
          "attributes": {
            "ROUTING": "R12C27_A3;R12C27_S131_A3;1;R11C27_Q2;;1;R11C27_S13;R11C27_Q2_S130;1;R12C27_C6;R12C27_S131_C6;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879609 ] ,
          "attributes": {
            "ROUTING": "R25C6_F7;;1;R25C6_X08;R25C6_F7_X08;1;R25C6_LSR1;R25C6_X08_LSR1;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[10]": {
          "hide_name": 0,
          "bits": [ 3879607 ] ,
          "attributes": {
            "ROUTING": "R23C5_F5;;1;R23C5_S25;R23C5_F5_S250;1;R25C5_E25;R25C5_S252_E250;1;R25C6_X04;R25C6_E251_X04;1;R25C6_B0;R25C6_X04_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_9_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3883257 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879603 ] ,
          "attributes": {
            "ROUTING": "R25C6_F6;;1;R25C6_X07;R25C6_F6_X07;1;R25C6_LSR0;R25C6_X07_LSR0;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[11]": {
          "hide_name": 0,
          "bits": [ 3879601 ] ,
          "attributes": {
            "ROUTING": "R23C6_F0;;1;R23C6_N20;R23C6_F0_N200;1;R22C6_X01;R22C6_N201_X01;1;R22C6_B3;R22C6_X01_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_9_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3883254 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879597 ] ,
          "attributes": {
            "ROUTING": "R22C5_F4;;1;R22C5_S10;R22C5_F4_S100;1;R22C5_E21;R22C5_S100_E210;1;R22C6_LSR1;R22C6_E211_LSR1;1"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3883280 ] ,
          "attributes": {
            "ROUTING": "R13C29_F4;;1;R13C29_X07;R13C29_F4_X07;1;R13C29_LSR0;R13C29_X07_LSR0;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879594 ] ,
          "attributes": {
            "ROUTING": "R22C9_F7;;1;R22C9_X08;R22C9_F7_X08;1;R22C9_LSR2;R22C9_X08_LSR2;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[30]": {
          "hide_name": 0,
          "bits": [ 3879592 ] ,
          "attributes": {
            "ROUTING": "R23C9_F1;;1;R23C9_SN20;R23C9_F1_SN20;1;R24C9_B4;R24C9_S121_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[12]": {
          "hide_name": 0,
          "bits": [ 3879589 ] ,
          "attributes": {
            "ROUTING": "R23C6_F1;;1;R23C6_N21;R23C6_F1_N210;1;R21C6_B3;R21C6_N212_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[4]": {
          "hide_name": 0,
          "bits": [ 3883250 ] ,
          "attributes": {
            "ROUTING": "R13C27_SN20;R13C27_Q5_SN20;1;R12C27_A5;R12C27_N121_A5;1;R13C27_Q5;;1;R13C27_EW10;R13C27_Q5_EW10;1;R13C28_A7;R13C28_E111_A7;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879585 ] ,
          "attributes": {
            "ROUTING": "R21C6_F6;;1;R21C6_X07;R21C6_F6_X07;1;R21C6_LSR1;R21C6_X07_LSR1;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[13]": {
          "hide_name": 0,
          "bits": [ 3879583 ] ,
          "attributes": {
            "ROUTING": "R23C6_F2;;1;R23C6_N13;R23C6_F2_N130;1;R22C6_B0;R22C6_N131_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_9_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3883249 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879579 ] ,
          "attributes": {
            "ROUTING": "R22C6_F7;;1;R22C6_X08;R22C6_F7_X08;1;R22C6_LSR0;R22C6_X08_LSR0;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[14]": {
          "hide_name": 0,
          "bits": [ 3879577 ] ,
          "attributes": {
            "ROUTING": "R23C6_F3;;1;R23C6_N10;R23C6_F3_N100;1;R22C6_B4;R22C6_N101_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 3883246 ] ,
          "attributes": {
            "ROUTING": "R12C28_F0;;1;R12C28_S10;R12C28_F0_S100;1;R13C28_A5;R13C28_S101_A5;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879573 ] ,
          "attributes": {
            "ROUTING": "R22C6_F6;;1;R22C6_X07;R22C6_F6_X07;1;R22C6_LSR2;R22C6_X07_LSR2;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[15]": {
          "hide_name": 0,
          "bits": [ 3879571 ] ,
          "attributes": {
            "ROUTING": "R23C6_F4;;1;R23C6_SN10;R23C6_F4_SN10;1;R22C6_E21;R22C6_N111_E210;1;R22C7_B1;R22C7_E211_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[5]": {
          "hide_name": 0,
          "bits": [ 3883245 ] ,
          "attributes": {
            "ROUTING": "R13C28_X08;R13C28_Q5_X08;1;R13C28_B7;R13C28_X08_B7;1;R13C28_Q5;;1;R13C28_N25;R13C28_Q5_N250;1;R12C28_A0;R12C28_N251_A0;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879567 ] ,
          "attributes": {
            "ROUTING": "R22C7_F7;;1;R22C7_X08;R22C7_F7_X08;1;R22C7_LSR0;R22C7_X08_LSR0;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[16]": {
          "hide_name": 0,
          "bits": [ 3879565 ] ,
          "attributes": {
            "ROUTING": "R23C6_F5;;1;R23C6_N25;R23C6_F5_N250;1;R21C6_B4;R21C6_N252_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_9_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3883244 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879561 ] ,
          "attributes": {
            "ROUTING": "R21C6_F0;;1;R21C6_X05;R21C6_F0_X05;1;R21C6_LSR2;R21C6_X05_LSR2;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[17]": {
          "hide_name": 0,
          "bits": [ 3879559 ] ,
          "attributes": {
            "ROUTING": "R23C7_F0;;1;R23C7_N20;R23C7_F0_N200;1;R21C7_X01;R21C7_N202_X01;1;R21C7_B5;R21C7_X01_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[6]": {
          "hide_name": 0,
          "bits": [ 3883241 ] ,
          "attributes": {
            "ROUTING": "R12C28_F1;;1;R12C28_S13;R12C28_F1_S130;1;R13C28_A1;R13C28_S131_A1;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879555 ] ,
          "attributes": {
            "ROUTING": "R21C7_F6;;1;R21C7_X07;R21C7_F6_X07;1;R21C7_LSR2;R21C7_X07_LSR2;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[18]": {
          "hide_name": 0,
          "bits": [ 3879553 ] ,
          "attributes": {
            "ROUTING": "R23C7_F1;;1;R23C7_N21;R23C7_F1_N210;1;R21C7_B2;R21C7_N212_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[6]": {
          "hide_name": 0,
          "bits": [ 3883240 ] ,
          "attributes": {
            "ROUTING": "R13C28_X06;R13C28_Q1_X06;1;R13C28_C7;R13C28_X06_C7;1;R13C28_Q1;;1;R13C28_SN10;R13C28_Q1_SN10;1;R12C28_A1;R12C28_N111_A1;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879549 ] ,
          "attributes": {
            "ROUTING": "R21C8_F7;;1;R21C8_N13;R21C8_F7_N130;1;R20C8_W27;R20C8_N131_W270;1;R20C7_S27;R20C7_W271_S270;1;R21C7_LSR1;R21C7_S271_LSR1;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[19]": {
          "hide_name": 0,
          "bits": [ 3879547 ] ,
          "attributes": {
            "ROUTING": "R23C7_F2;;1;R23C7_SN10;R23C7_F2_SN10;1;R22C7_N21;R22C7_N111_N210;1;R21C7_B1;R21C7_N211_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_9_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3883239 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879543 ] ,
          "attributes": {
            "ROUTING": "R21C8_F2;;1;R21C8_S13;R21C8_F2_S130;1;R22C8_W27;R22C8_S131_W270;1;R22C7_N27;R22C7_W271_N270;1;R21C7_LSR0;R21C7_N271_LSR0;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[20]": {
          "hide_name": 0,
          "bits": [ 3879541 ] ,
          "attributes": {
            "ROUTING": "R23C7_F3;;1;R23C7_N23;R23C7_F3_N230;1;R21C7_E23;R21C7_N232_E230;1;R21C8_B4;R21C8_E231_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_9_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3883236 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879537 ] ,
          "attributes": {
            "ROUTING": "R21C8_F6;;1;R21C8_X07;R21C8_F6_X07;1;R21C8_LSR2;R21C8_X07_LSR2;1"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[21]": {
          "hide_name": 0,
          "bits": [ 3879535 ] ,
          "attributes": {
            "ROUTING": "R23C7_F4;;1;R23C7_N13;R23C7_F4_N130;1;R22C7_B2;R22C7_N131_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3883233 ] ,
          "attributes": {
            "ROUTING": "R12C27_F1;;1;R12C27_SN20;R12C27_F1_SN20;1;R11C27_A5;R11C27_N121_A5;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879531 ] ,
          "attributes": {
            "ROUTING": "R21C7_F7;;1;R21C7_S27;R21C7_F7_S270;1;R22C7_LSR1;R22C7_S271_LSR1;1"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3883251 ] ,
          "attributes": {
            "ROUTING": "R12C27_F5;;1;R12C27_S10;R12C27_F5_S100;1;R13C27_A5;R13C27_S101_A5;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879528 ] ,
          "attributes": {
            "ROUTING": "R24C9_F6;;1;R24C9_X07;R24C9_F6_X07;1;R24C9_LSR2;R24C9_X07_LSR2;1"
          }
        },
        "divisor_inst.clk_divider_counter[8]": {
          "hide_name": 0,
          "bits": [ 3883302 ] ,
          "attributes": {
            "ROUTING": "R26C10_SN10;R26C10_Q1_SN10;1;R25C10_N25;R25C10_N111_N250;1;R25C10_B6;R25C10_N250_B6;1;R26C10_Q1;;1;R26C10_N13;R26C10_Q1_N130;1;R25C10_B3;R25C10_N131_B3;1",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:8.18-8.37",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[1].debounce_inst.counter_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879525 ] ,
          "attributes": {
            "ROUTING": "R23C10_F4;;1;R23C10_X07;R23C10_F4_X07;1;R23C10_LSR0;R23C10_X07_LSR0;1"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[29]": {
          "hide_name": 0,
          "bits": [ 3879520 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[29]": {
          "hide_name": 0,
          "bits": [ 3879519 ] ,
          "attributes": {
            "ROUTING": "R24C9_B7;R24C9_X05_B7;1;R22C9_S24;R22C9_Q4_S240;1;R24C9_X05;R24C9_S242_X05;1;R24C9_B0;R24C9_X05_B0;1;R22C9_Q4;;1;R22C9_SN10;R22C9_Q4_SN10;1;R23C9_B0;R23C9_S111_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3879517 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[2]": {
          "hide_name": 0,
          "bits": [ 3879516 ] ,
          "attributes": {
            "ROUTING": "R22C4_S25;R22C4_Q5_S250;1;R24C4_S25;R24C4_S252_S250;1;R24C4_B3;R24C4_S250_B3;1;R23C4_C6;R23C4_S131_C6;1;R22C4_S13;R22C4_Q5_S130;1;R22C4_Q5;;1;R22C4_SN10;R22C4_Q5_SN10;1;R23C4_B3;R23C4_S111_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[30]": {
          "hide_name": 0,
          "bits": [ 3879514 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[30]": {
          "hide_name": 0,
          "bits": [ 3879513 ] ,
          "attributes": {
            "ROUTING": "R24C9_S10;R24C9_Q4_S100;1;R24C9_B1;R24C9_S100_B1;1;R24C9_C7;R24C9_N130_C7;1;R24C9_Q4;;1;R24C9_N13;R24C9_Q4_N130;1;R23C9_B1;R23C9_N131_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[29]": {
          "hide_name": 0,
          "bits": [ 3879512 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3879509 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[3]": {
          "hide_name": 0,
          "bits": [ 3879508 ] ,
          "attributes": {
            "ROUTING": "R23C4_X03;R23C4_N202_X03;1;R23C4_B4;R23C4_X03_B4;1;R23C4_E20;R23C4_N202_E200;1;R23C5_X01;R23C5_E201_X01;1;R23C5_A7;R23C5_X01_A7;1;R25C4_Q0;;1;R25C4_N20;R25C4_Q0_N200;1;R24C4_X01;R24C4_N201_X01;1;R24C4_B4;R24C4_X01_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879507 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3879504 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[4]": {
          "hide_name": 0,
          "bits": [ 3879503 ] ,
          "attributes": {
            "ROUTING": "R24C4_B5;R24C4_N251_B5;1;R23C4_E25;R23C4_N252_E250;1;R23C5_X08;R23C5_E251_X08;1;R23C5_C7;R23C5_X08_C7;1;R25C4_Q5;;1;R25C4_N25;R25C4_Q5_N250;1;R23C4_B5;R23C4_N252_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3879502 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3879499 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[5]": {
          "hide_name": 0,
          "bits": [ 3879498 ] ,
          "attributes": {
            "ROUTING": "R24C5_W25;R24C5_N111_W250;1;R24C5_B0;R24C5_W250_B0;1;R23C5_X02;R23C5_N211_X02;1;R23C5_D7;R23C5_X02_D7;1;R25C5_Q3;;1;R25C5_SN10;R25C5_Q3_SN10;1;R24C5_N21;R24C5_N111_N210;1;R23C5_B0;R23C5_N211_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 3879497 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3879494 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[0]": {
          "hide_name": 0,
          "bits": [ 3879493 ] ,
          "attributes": {
            "ROUTING": "R24C4_X05;R24C4_N241_X05;1;R24C4_B1;R24C4_X05_B1;1;R23C4_X01;R23C4_N242_X01;1;R23C4_A6;R23C4_X01_A6;1;R25C5_Q4;;1;R25C5_W10;R25C5_Q4_W100;1;R25C4_N24;R25C4_W101_N240;1;R23C4_X07;R23C4_N242_X07;1;R23C4_B1;R23C4_X07_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3879491 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[6]": {
          "hide_name": 0,
          "bits": [ 3879490 ] ,
          "attributes": {
            "ROUTING": "R24C5_N27;R24C5_N131_N270;1;R23C5_B7;R23C5_N271_B7;1;R24C5_B1;R24C5_N131_B1;1;R25C5_Q1;;1;R25C5_N13;R25C5_Q1_N130;1;R24C5_N23;R24C5_N131_N230;1;R23C5_B1;R23C5_N231_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[5]": {
          "hide_name": 0,
          "bits": [ 3879489 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3879486 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[10]": {
          "hide_name": 0,
          "bits": [ 3879485 ] ,
          "attributes": {
            "ROUTING": "R24C6_N20;R24C6_N101_N200;1;R23C6_X07;R23C6_N201_X07;1;R23C6_B7;R23C6_X07_B7;1;R25C6_W13;R25C6_Q0_W130;1;R25C5_N27;R25C5_W131_N270;1;R23C5_B5;R23C5_N272_B5;1;R25C6_Q0;;1;R24C6_W20;R24C6_N101_W200;1;R24C5_X01;R24C5_W201_X01;1;R25C6_N10;R25C6_Q0_N100;1;R24C5_B5;R24C5_X01_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3879483 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[11]": {
          "hide_name": 0,
          "bits": [ 3879482 ] ,
          "attributes": {
            "ROUTING": "R23C6_A6;R23C6_S231_A6;1;R24C6_B0;R24C6_S232_B0;1;R22C6_Q3;;1;R22C6_S23;R22C6_Q3_S230;1;R23C6_B0;R23C6_S231_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[10]": {
          "hide_name": 0,
          "bits": [ 3879481 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3879478 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[12]": {
          "hide_name": 0,
          "bits": [ 3879477 ] ,
          "attributes": {
            "ROUTING": "R23C6_X06;R23C6_S232_X06;1;R23C6_C7;R23C6_X06_C7;1;R23C6_S26;R23C6_S232_S260;1;R24C6_X05;R24C6_S261_X05;1;R24C6_B1;R24C6_X05_B1;1;R21C6_Q3;;1;R21C6_S23;R21C6_Q3_S230;1;R23C6_B1;R23C6_S232_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[11]": {
          "hide_name": 0,
          "bits": [ 3879476 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3879473 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[13]": {
          "hide_name": 0,
          "bits": [ 3879472 ] ,
          "attributes": {
            "ROUTING": "R24C6_X01;R24C6_S202_X01;1;R24C6_B2;R24C6_X01_B2;1;R23C6_C6;R23C6_S201_C6;1;R22C6_Q0;;1;R22C6_S20;R22C6_Q0_S200;1;R23C6_X01;R23C6_S201_X01;1;R23C6_B2;R23C6_X01_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[12]": {
          "hide_name": 0,
          "bits": [ 3879471 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3879468 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[14]": {
          "hide_name": 0,
          "bits": [ 3879467 ] ,
          "attributes": {
            "ROUTING": "R22C6_S24;R22C6_Q4_S240;1;R24C6_W24;R24C6_S242_W240;1;R24C6_B3;R24C6_W240_B3;1;R23C6_D6;R23C6_S111_D6;1;R22C6_Q4;;1;R22C6_SN10;R22C6_Q4_SN10;1;R23C6_B3;R23C6_S111_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[13]": {
          "hide_name": 0,
          "bits": [ 3879466 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3879463 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[15]": {
          "hide_name": 0,
          "bits": [ 3879462 ] ,
          "attributes": {
            "ROUTING": "R22C7_W13;R22C7_Q1_W130;1;R22C6_S27;R22C6_W131_S270;1;R24C6_B4;R24C6_S272_B4;1;R23C6_X02;R23C6_W231_X02;1;R23C6_D7;R23C6_X02_D7;1;R22C7_Q1;;1;R22C7_S13;R22C7_Q1_S130;1;R23C7_W23;R23C7_S131_W230;1;R23C6_B4;R23C6_W231_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[14]": {
          "hide_name": 0,
          "bits": [ 3879461 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3879458 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[16]": {
          "hide_name": 0,
          "bits": [ 3879457 ] ,
          "attributes": {
            "ROUTING": "R23C6_S25;R23C6_S242_S250;1;R24C6_B5;R24C6_S251_B5;1;R23C6_E24;R23C6_S242_E240;1;R23C7_X03;R23C7_E241_X03;1;R23C7_A6;R23C7_X03_A6;1;R21C6_Q4;;1;R21C6_S24;R21C6_Q4_S240;1;R23C6_X03;R23C6_S242_X03;1;R23C6_B5;R23C6_X03_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[15]": {
          "hide_name": 0,
          "bits": [ 3879456 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3879453 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[17]": {
          "hide_name": 0,
          "bits": [ 3879452 ] ,
          "attributes": {
            "ROUTING": "R23C7_B6;R23C7_S252_B6;1;R23C7_S20;R23C7_S252_S200;1;R24C7_X07;R24C7_S201_X07;1;R24C7_B0;R24C7_X07_B0;1;R21C7_Q5;;1;R21C7_S25;R21C7_Q5_S250;1;R23C7_X04;R23C7_S252_X04;1;R23C7_B0;R23C7_X04_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[16]": {
          "hide_name": 0,
          "bits": [ 3879451 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3879448 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[18]": {
          "hide_name": 0,
          "bits": [ 3879447 ] ,
          "attributes": {
            "ROUTING": "R23C7_C6;R23C7_S221_C6;1;R21C7_SN20;R21C7_Q2_SN20;1;R22C7_S22;R22C7_S121_S220;1;R24C7_X05;R24C7_S222_X05;1;R24C7_B1;R24C7_X05_B1;1;R21C7_Q2;;1;R21C7_S22;R21C7_Q2_S220;1;R23C7_X07;R23C7_S222_X07;1;R23C7_B1;R23C7_X07_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[17]": {
          "hide_name": 0,
          "bits": [ 3879446 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3879443 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[19]": {
          "hide_name": 0,
          "bits": [ 3879442 ] ,
          "attributes": {
            "ROUTING": "R23C7_X02;R23C7_S212_X02;1;R23C7_D6;R23C7_X02_D6;1;R23C7_S21;R23C7_S212_S210;1;R24C7_B2;R24C7_S211_B2;1;R21C7_Q1;;1;R21C7_S21;R21C7_Q1_S210;1;R23C7_B2;R23C7_S212_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[18]": {
          "hide_name": 0,
          "bits": [ 3879441 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3879438 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[7]": {
          "hide_name": 0,
          "bits": [ 3879437 ] ,
          "attributes": {
            "ROUTING": "R23C5_W23;R23C5_N232_W230;1;R23C4_X02;R23C4_W231_X02;1;R23C4_D6;R23C4_X02_D6;1;R24C5_B2;R24C5_N231_B2;1;R25C7_Q3;;1;R25C7_W23;R25C7_Q3_W230;1;R25C5_N23;R25C5_W232_N230;1;R23C5_B2;R23C5_N232_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[6]": {
          "hide_name": 0,
          "bits": [ 3879436 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3879433 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[1]": {
          "hide_name": 0,
          "bits": [ 3879432 ] ,
          "attributes": {
            "ROUTING": "R25C4_SN10;R25C4_Q3_SN10;1;R24C4_N25;R24C4_N111_N250;1;R23C4_B6;R23C4_N251_B6;1;R24C4_B2;R24C4_N231_B2;1;R25C4_Q3;;1;R25C4_N23;R25C4_Q3_N230;1;R23C4_B2;R23C4_N232_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3879431 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3879429 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3879426 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[20]": {
          "hide_name": 0,
          "bits": [ 3879425 ] ,
          "attributes": {
            "ROUTING": "R24C7_X03;R24C7_S241_X03;1;R24C7_A6;R24C7_X03_A6;1;R23C7_S24;R23C7_S242_S240;1;R24C7_W24;R24C7_S241_W240;1;R24C7_B3;R24C7_W240_B3;1;R21C8_Q4;;1;R21C8_W10;R21C8_Q4_W100;1;R21C7_S24;R21C7_W101_S240;1;R23C7_X01;R23C7_S242_X01;1;R23C7_B3;R23C7_X01_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[19]": {
          "hide_name": 0,
          "bits": [ 3879424 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3879421 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[21]": {
          "hide_name": 0,
          "bits": [ 3879420 ] ,
          "attributes": {
            "ROUTING": "R24C7_B4;R24C7_S251_B4;1;R23C7_S25;R23C7_S111_S250;1;R22C7_SN10;R22C7_Q2_SN10;1;R24C7_B6;R24C7_S251_B6;1;R22C7_Q2;;1;R22C7_SN20;R22C7_Q2_SN20;1;R23C7_B4;R23C7_S121_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[20]": {
          "hide_name": 0,
          "bits": [ 3879419 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3879416 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[22]": {
          "hide_name": 0,
          "bits": [ 3879415 ] ,
          "attributes": {
            "ROUTING": "R24C7_B5;R24C7_S252_B5;1;R24C7_X06;R24C7_S252_X06;1;R24C7_C6;R24C7_X06_C6;1;R22C7_Q5;;1;R22C7_S25;R22C7_Q5_S250;1;R23C7_B5;R23C7_S251_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[21]": {
          "hide_name": 0,
          "bits": [ 3879414 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3879411 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[23]": {
          "hide_name": 0,
          "bits": [ 3879410 ] ,
          "attributes": {
            "ROUTING": "R23C7_S23;R23C7_W232_S230;1;R24C7_X02;R24C7_S231_X02;1;R24C7_D6;R24C7_X02_D6;1;R23C8_S23;R23C8_W231_S230;1;R24C8_B0;R24C8_S231_B0;1;R22C9_Q3;;1;R22C9_S13;R22C9_Q3_S130;1;R23C9_W23;R23C9_S131_W230;1;R23C8_B0;R23C8_W231_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[22]": {
          "hide_name": 0,
          "bits": [ 3879409 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3879406 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[24]": {
          "hide_name": 0,
          "bits": [ 3879405 ] ,
          "attributes": {
            "ROUTING": "R24C8_B1;R24C8_S232_B1;1;R23C8_A7;R23C8_S231_A7;1;R22C8_Q3;;1;R22C8_S23;R22C8_Q3_S230;1;R23C8_B1;R23C8_S231_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[23]": {
          "hide_name": 0,
          "bits": [ 3879404 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3879401 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[25]": {
          "hide_name": 0,
          "bits": [ 3879400 ] ,
          "attributes": {
            "ROUTING": "R23C8_S21;R23C8_W111_S210;1;R24C8_B2;R24C8_S211_B2;1;R23C8_B7;R23C8_W111_B7;1;R23C9_Q4;;1;R23C9_EW10;R23C9_Q4_EW10;1;R23C8_B2;R23C8_W111_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[24]": {
          "hide_name": 0,
          "bits": [ 3879399 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[26]": {
          "hide_name": 0,
          "bits": [ 3879396 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[26]": {
          "hide_name": 0,
          "bits": [ 3879395 ] ,
          "attributes": {
            "ROUTING": "R23C8_X05;R23C8_S241_X05;1;R23C8_C7;R23C8_X05_C7;1;R22C8_S24;R22C8_Q4_S240;1;R24C8_X01;R24C8_S242_X01;1;R24C8_B3;R24C8_X01_B3;1;R22C8_Q4;;1;R22C8_SN10;R22C8_Q4_SN10;1;R23C8_B3;R23C8_S111_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[25]": {
          "hide_name": 0,
          "bits": [ 3879394 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[27]": {
          "hide_name": 0,
          "bits": [ 3879391 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[27]": {
          "hide_name": 0,
          "bits": [ 3879390 ] ,
          "attributes": {
            "ROUTING": "R23C8_S26;R23C8_S121_S260;1;R24C8_X03;R24C8_S261_X03;1;R24C8_B4;R24C8_X03_B4;1;R23C8_W26;R23C8_S121_W260;1;R23C8_D7;R23C8_W260_D7;1;R22C8_Q0;;1;R22C8_SN20;R22C8_Q0_SN20;1;R23C8_B4;R23C8_S121_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[26]": {
          "hide_name": 0,
          "bits": [ 3879389 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[28]": {
          "hide_name": 0,
          "bits": [ 3879386 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[28]": {
          "hide_name": 0,
          "bits": [ 3879385 ] ,
          "attributes": {
            "ROUTING": "R24C8_B5;R24C8_S252_B5;1;R22C9_S20;R22C9_Q0_S200;1;R24C9_X01;R24C9_S202_X01;1;R24C9_A7;R24C9_X01_A7;1;R22C9_Q0;;1;R22C9_EW10;R22C9_Q0_EW10;1;R22C8_S25;R22C8_W111_S250;1;R23C8_B5;R23C8_S251_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[28]": {
          "hide_name": 0,
          "bits": [ 3879384 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[27]": {
          "hide_name": 0,
          "bits": [ 3879382 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3879379 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[8]": {
          "hide_name": 0,
          "bits": [ 3879378 ] ,
          "attributes": {
            "ROUTING": "R23C6_B6;R23C6_N252_B6;1;R24C6_W25;R24C6_N251_W250;1;R24C5_X04;R24C5_W251_X04;1;R24C5_B3;R24C5_X04_B3;1;R25C6_Q5;;1;R25C6_N25;R25C6_Q5_N250;1;R23C6_W25;R23C6_N252_W250;1;R23C5_X04;R23C5_W251_X04;1;R23C5_B3;R23C5_X04_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[7]": {
          "hide_name": 0,
          "bits": [ 3879377 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3879374 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[9]": {
          "hide_name": 0,
          "bits": [ 3879373 ] ,
          "attributes": {
            "ROUTING": "R25C6_SN10;R25C6_Q2_SN10;1;R24C6_N21;R24C6_N111_N210;1;R23C6_A7;R23C6_N211_A7;1;R24C5_X03;R24C5_N261_X03;1;R24C5_B4;R24C5_X03_B4;1;R25C6_Q2;;1;R25C6_EW20;R25C6_Q2_EW20;1;R25C5_N26;R25C5_W121_N260;1;R23C5_X03;R23C5_N262_X03;1;R23C5_B4;R23C5_X03_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[9]": {
          "hide_name": 0,
          "bits": [ 3879372 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[8]": {
          "hide_name": 0,
          "bits": [ 3879370 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[31]": {
          "hide_name": 0,
          "bits": [ 3879367 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.counter[31]": {
          "hide_name": 0,
          "bits": [ 3879366 ] ,
          "attributes": {
            "ROUTING": "R24C9_D7;R24C9_X04_D7;1;R23C9_S25;R23C9_W111_S250;1;R24C9_X04;R24C9_S251_X04;1;R24C9_B2;R24C9_X04_B2;1;R23C10_Q1;;1;R23C10_EW10;R23C10_Q1_EW10;1;R23C9_B2;R23C9_W111_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[1].debounce_inst counter"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[30]": {
          "hide_name": 0,
          "bits": [ 3879365 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3879362 ] ,
          "attributes": {
            "ROUTING": "R23C8_S25;R23C8_S252_S250;1;R25C8_W25;R25C8_S252_W250;1;R25C6_A2;R25C6_W252_A2;1;R25C6_A5;R25C6_S212_A5;1;R24C8_D6;R24C8_S241_D6;1;R23C6_S21;R23C6_W212_S210;1;R22C8_A3;R22C8_S251_A3;1;R22C8_X06;R22C8_S251_X06;1;R22C8_A4;R22C8_X06_A4;1;R22C9_X03;R22C9_W241_X03;1;R22C9_A0;R22C9_X03_A0;1;R21C10_S24;R21C10_W242_S240;1;R23C10_X03;R23C10_S242_X03;1;R23C10_A1;R23C10_X03_A1;1;R22C9_A3;R22C9_X07_A3;1;R22C9_X07;R22C9_W241_X07;1;R22C9_A4;R22C9_X07_A4;1;R21C8_A4;R21C8_W252_A4;1;R21C10_W25;R21C10_W242_W250;1;R21C8_S25;R21C8_W252_S250;1;R21C7_A1;R21C7_W251_A1;1;R21C7_A2;R21C7_W251_A2;1;R21C8_S24;R21C8_W242_S240;1;R22C8_X03;R22C8_S241_X03;1;R22C8_A0;R22C8_X03_A0;1;R23C9_X06;R23C9_W211_X06;1;R23C9_A4;R23C9_X06_A4;1;R21C7_A5;R21C7_W251_A5;1;R23C10_W21;R23C10_W212_W210;1;R23C9_S21;R23C9_W211_S210;1;R24C9_A4;R24C9_S211_A4;1;R21C6_A4;R21C6_W252_A4;1;R21C12_W24;R21C12_W212_W240;1;R21C10_W24;R21C10_W242_W240;1;R21C8_W25;R21C8_W242_W250;1;R21C6_A3;R21C6_W252_A3;1;R22C7_A1;R22C7_W251_A1;1;R22C7_A2;R22C7_W251_A2;1;R22C7_A5;R22C7_W251_A5;1;R22C6_A4;R22C6_W252_A4;1;R22C6_A0;R22C6_W252_A0;1;R22C6_A3;R22C6_W252_A3;1;R25C7_X07;R25C7_W241_X07;1;R25C7_A3;R25C7_X07_A3;1;R22C12_W21;R22C12_S211_W210;1;R22C10_W24;R22C10_W212_W240;1;R22C8_W25;R22C8_W242_W250;1;R22C6_W25;R22C6_W252_W250;1;R22C4_A5;R22C4_W252_A5;1;R25C6_X03;R25C6_W242_X03;1;R25C6_A0;R25C6_X03_A0;1;R23C8_W21;R23C8_W212_W210;1;R21C14_X06;R21C14_F1_X06;1;R21C14_CE1;R21C14_X06_CE1;1;R25C5_A3;R25C5_W251_A3;1;R25C5_A1;R25C5_W251_A1;1;R25C5_A4;R25C5_W251_A4;1;R25C4_A3;R25C4_W252_A3;1;R25C4_A0;R25C4_W252_A0;1;R21C14_F1;;1;R21C14_W21;R21C14_F1_W210;1;R21C12_S21;R21C12_W212_S210;1;R23C12_W21;R23C12_S212_W210;1;R23C10_W24;R23C10_W212_W240;1;R23C8_S24;R23C8_W242_S240;1;R25C8_W24;R25C8_S242_W240;1;R25C6_W25;R25C6_W242_W250;1;R25C4_A5;R25C4_W252_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[31]": {
          "hide_name": 0,
          "bits": [ 3879361 ] ,
          "attributes": {
            "ROUTING": "R24C9_F3;;1;R24C9_W23;R24C9_F3_W230;1;R24C8_X06;R24C8_W231_X06;1;R24C8_C6;R24C8_X06_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3879359 ] ,
          "attributes": {
            "ROUTING": "R24C8_F7;;1;R24C8_W13;R24C8_F7_W130;1;R24C8_B6;R24C8_W130_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal_reg_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3879358 ] ,
          "attributes": {
            "ROUTING": "R23C5_F6;;1;R23C5_S10;R23C5_F6_S100;1;R24C5_E24;R24C5_S101_E240;1;R24C7_E25;R24C7_E242_E250;1;R24C8_A6;R24C8_E251_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 3879356 ] ,
          "attributes": {
            "ROUTING": "R22C6_CE0;R22C6_X05_CE0;1;R21C6_CE1;R21C6_X06_CE1;1;R22C6_CE1;R22C6_X05_CE1;1;R23C6_N26;R23C6_W261_N260;1;R22C6_X05;R22C6_N261_X05;1;R22C6_CE2;R22C6_X05_CE2;1;R23C7_N26;R23C7_W262_N260;1;R22C7_X05;R22C7_N261_X05;1;R22C7_CE0;R22C7_X05_CE0;1;R23C7_W26;R23C7_W262_W260;1;R25C5_CE1;R25C5_X05_CE1;1;R23C9_X05;R23C9_N261_X05;1;R23C9_CE2;R23C9_X05_CE2;1;R24C5_S26;R24C5_W261_S260;1;R25C5_X05;R25C5_S261_X05;1;R25C5_CE0;R25C5_X05_CE0;1;R21C7_CE0;R21C7_X05_CE0;1;R22C7_W27;R22C7_W262_W270;1;R22C6_N27;R22C6_W271_N270;1;R21C6_X06;R21C6_N271_X06;1;R21C6_CE2;R21C6_X06_CE2;1;R25C4_X05;R25C4_S261_X05;1;R25C4_CE0;R25C4_X05_CE0;1;R22C9_CE1;R22C9_X05_CE1;1;R22C7_CE2;R22C7_X05_CE2;1;R25C4_CE2;R25C4_X05_CE2;1;R25C5_CE2;R25C5_X05_CE2;1;R22C7_CE1;R22C7_X05_CE1;1;R25C6_X05;R25C6_S261_X05;1;R24C6_S26;R24C6_W262_S260;1;R25C6_CE1;R25C6_X05_CE1;1;R24C7_S26;R24C7_W261_S260;1;R25C7_X05;R25C7_S261_X05;1;R25C7_CE1;R25C7_X05_CE1;1;R22C8_CE1;R22C8_X05_CE1;1;R24C10_S10;R24C10_F6_S100;1;R24C10_N21;R24C10_S100_N210;1;R23C10_CE0;R23C10_N211_CE0;1;R22C7_W26;R22C7_W262_W260;1;R22C5_W27;R22C5_W262_W270;1;R22C4_X08;R22C4_W271_X08;1;R22C4_CE2;R22C4_X08_CE2;1;R23C9_W26;R23C9_N261_W260;1;R22C8_N26;R22C8_W261_N260;1;R21C8_X05;R21C8_N261_X05;1;R21C8_CE2;R21C8_X05_CE2;1;R24C6_S27;R24C6_W272_S270;1;R25C6_X06;R25C6_S271_X06;1;R25C6_CE2;R25C6_X06_CE2;1;R25C6_CE0;R25C6_X06_CE0;1;R22C7_N26;R22C7_W262_N260;1;R25C4_CE1;R25C4_X05_CE1;1;R21C7_X05;R21C7_N261_X05;1;R24C10_W21;R24C10_S100_W210;1;R24C9_CE2;R24C9_W211_CE2;1;R24C10_EW20;R24C10_F6_EW20;1;R24C9_N26;R24C9_W121_N260;1;R22C9_X05;R22C9_N262_X05;1;R22C9_CE0;R22C9_X05_CE0;1;R22C8_N27;R22C8_N262_N270;1;R21C8_W27;R21C8_N271_W270;1;R21C7_X08;R21C7_W271_X08;1;R21C7_CE2;R21C7_X08_CE2;1;R22C8_X05;R22C8_N262_X05;1;R22C8_CE0;R22C8_X05_CE0;1;R24C8_N26;R24C8_W262_N260;1;R24C8_W26;R24C8_W262_W260;1;R22C9_W26;R22C9_N262_W260;1;R21C7_CE1;R21C7_X05_CE1;1;R24C10_F6;;1;R24C10_W26;R24C10_F6_W260;1;R24C8_W27;R24C8_W262_W270;1;R22C9_CE2;R22C9_X05_CE2;1;R24C6_W26;R24C6_W262_W260;1;R22C8_CE2;R22C8_X05_CE2;1;R24C4_S26;R24C4_W262_S260;1"
          }
        },
        "debouncer_loop[1].debounce_inst.noisy_signal": {
          "hide_name": 0,
          "bits": [ 3879354 ] ,
          "attributes": {
            "ROUTING": "R27C15_W24;R27C15_N241_W240;1;R27C14_N24;R27C14_W241_N240;1;R25C14_N25;R25C14_N242_N250;1;R24C14_A0;R24C14_N251_A0;1;R21C14_A1;R21C14_W251_A1;1;R29C15_F6;;1;R29C15_N10;R29C15_F6_N100;1;R28C15_N24;R28C15_N101_N240;1;R26C15_N24;R26C15_N242_N240;1;R24C15_N24;R24C15_N242_N240;1;R22C15_N25;R22C15_N242_N250;1;R21C15_W25;R21C15_N251_W250;1;R21C14_A3;R21C14_W251_A3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:4.11-4.23",
            "hdlname": "debouncer_loop[1].debounce_inst noisy_signal"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879353 ] ,
          "attributes": {
            "ROUTING": "R24C14_F2;;1;R24C14_X05;R24C14_F2_X05;1;R24C14_LSR0;R24C14_X05_LSR0;1"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879352 ] ,
          "attributes": {
            "ROUTING": "R24C10_X03;R24C10_E262_X03;1;R24C10_A6;R24C10_X03_A6;1;R24C8_F6;;1;R24C8_E26;R24C8_F6_E260;1;R24C10_E27;R24C10_E262_E270;1;R24C12_E27;R24C12_E272_E270;1;R24C14_CE0;R24C14_E272_CE0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg": {
          "hide_name": 0,
          "bits": [ 3879348 ] ,
          "attributes": {
            "ROUTING": "R23C10_Q2;;1;R23C10_X05;R23C10_Q2_X05;1;R23C10_B7;R23C10_X05_B7;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:9.9-9.25",
            "hdlname": "debouncer_loop[0].debounce_inst noisy_signal_reg"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal_reg_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879347 ] ,
          "attributes": {
            "ROUTING": "R23C10_F5;;1;R23C10_SN10;R23C10_F5_SN10;1;R24C10_E21;R24C10_S111_E210;1;R24C11_N21;R24C11_E211_N210;1;R23C11_W21;R23C11_N211_W210;1;R23C10_LSR1;R23C10_W211_LSR1;1"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3883422 ] ,
          "attributes": {
            "ROUTING": "R24C12_LSR2;R24C12_E271_LSR2;1;R26C10_X08;R26C10_W271_X08;1;R26C10_LSR0;R26C10_X08_LSR0;1;R24C10_LSR1;R24C10_X08_LSR1;1;R24C10_LSR0;R24C10_X08_LSR0;1;R26C11_LSR1;R26C11_X08_LSR1;1;R26C9_LSR2;R26C9_X08_LSR2;1;R26C9_LSR1;R26C9_X08_LSR1;1;R26C9_W27;R26C9_W272_W270;1;R26C8_N27;R26C8_W271_N270;1;R25C8_LSR0;R25C8_N271_LSR0;1;R24C11_LSR2;R24C11_N272_LSR2;1;R26C13_N27;R26C13_E272_N270;1;R25C13_LSR1;R25C13_N271_LSR1;1;R26C11_W27;R26C11_F7_W270;1;R26C9_X08;R26C9_W272_X08;1;R26C9_LSR0;R26C9_X08_LSR0;1;R26C12_LSR2;R26C12_E271_LSR2;1;R24C11_W27;R24C11_N272_W270;1;R24C10_X08;R24C10_W271_X08;1;R24C10_LSR2;R24C10_X08_LSR2;1;R26C11_E27;R26C11_F7_E270;1;R26C12_LSR1;R26C12_E271_LSR1;1;R24C11_LSR1;R24C11_N272_LSR1;1;R26C11_X08;R26C11_F7_X08;1;R26C11_LSR2;R26C11_X08_LSR2;1;R24C12_LSR1;R24C12_E271_LSR1;1;R25C11_E27;R25C11_N271_E270;1;R25C13_LSR2;R25C13_E272_LSR2;1;R26C11_F7;;1;R26C11_N27;R26C11_F7_N270;1;R24C11_E27;R24C11_N272_E270;1;R24C12_LSR0;R24C12_E271_LSR0;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[31]": {
          "hide_name": 0,
          "bits": [ 3879341 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[30]": {
          "hide_name": 0,
          "bits": [ 3879340 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3879337 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3879334 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3879331 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3879326 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3879323 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3879320 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3879317 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3879314 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[14]": {
          "hide_name": 0,
          "bits": [ 3879311 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[15]": {
          "hide_name": 0,
          "bits": [ 3879308 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[16]": {
          "hide_name": 0,
          "bits": [ 3879305 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[17]": {
          "hide_name": 0,
          "bits": [ 3879302 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[18]": {
          "hide_name": 0,
          "bits": [ 3879299 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3879296 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3879294 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3879291 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[19]": {
          "hide_name": 0,
          "bits": [ 3879288 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[20]": {
          "hide_name": 0,
          "bits": [ 3879285 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[21]": {
          "hide_name": 0,
          "bits": [ 3879282 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[22]": {
          "hide_name": 0,
          "bits": [ 3879279 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[23]": {
          "hide_name": 0,
          "bits": [ 3879276 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3879273 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[25]": {
          "hide_name": 0,
          "bits": [ 3879270 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[26]": {
          "hide_name": 0,
          "bits": [ 3879267 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[27]": {
          "hide_name": 0,
          "bits": [ 3879264 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[29]": {
          "hide_name": 0,
          "bits": [ 3879261 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[28]": {
          "hide_name": 0,
          "bits": [ 3879259 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3879256 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3879253 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_7_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3879251 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[31]": {
          "hide_name": 0,
          "bits": [ 3879248 ] ,
          "attributes": {
            "ROUTING": "R18C8_F2;;1;R18C8_E13;R18C8_F2_E130;1;R18C9_B3;R18C9_E131_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[22]": {
          "hide_name": 0,
          "bits": [ 3879245 ] ,
          "attributes": {
            "ROUTING": "R18C6_F5;;1;R18C6_N25;R18C6_F5_N250;1;R16C6_X04;R16C6_N252_X04;1;R16C6_B0;R16C6_X04_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_9_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3883231 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879241 ] ,
          "attributes": {
            "ROUTING": "R16C6_F7;;1;R16C6_X08;R16C6_F7_X08;1;R16C6_LSR0;R16C6_X08_LSR0;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[23]": {
          "hide_name": 0,
          "bits": [ 3879239 ] ,
          "attributes": {
            "ROUTING": "R18C7_F0;;1;R18C7_N13;R18C7_F0_N130;1;R17C7_E23;R17C7_N131_E230;1;R17C9_B4;R17C9_E232_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[11]": {
          "hide_name": 0,
          "bits": [ 3883227 ] ,
          "attributes": {
            "ROUTING": "R12C29_F0;;1;R12C29_X05;R12C29_F0_X05;1;R12C29_A4;R12C29_X05_A4;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879235 ] ,
          "attributes": {
            "ROUTING": "R17C9_F7;;1;R17C9_X08;R17C9_F7_X08;1;R17C9_LSR2;R17C9_X08_LSR2;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[24]": {
          "hide_name": 0,
          "bits": [ 3879233 ] ,
          "attributes": {
            "ROUTING": "R18C7_F1;;1;R18C7_SN10;R18C7_F1_SN10;1;R17C7_N21;R17C7_N111_N210;1;R16C7_B2;R16C7_N211_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[11]": {
          "hide_name": 0,
          "bits": [ 3883226 ] ,
          "attributes": {
            "ROUTING": "R12C29_X03;R12C29_Q4_X03;1;R12C29_A0;R12C29_X03_A0;1;R12C29_Q4;;1;R12C29_EW20;R12C29_Q4_EW20;1;R12C28_D6;R12C28_W121_D6;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879229 ] ,
          "attributes": {
            "ROUTING": "R16C7_F7;;1;R16C7_X08;R16C7_F7_X08;1;R16C7_LSR1;R16C7_X08_LSR1;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[25]": {
          "hide_name": 0,
          "bits": [ 3879227 ] ,
          "attributes": {
            "ROUTING": "R18C7_F2;;1;R18C7_EW10;R18C7_F2_EW10;1;R18C8_N25;R18C8_E111_N250;1;R16C8_B4;R16C8_N252_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_9_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3883225 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879223 ] ,
          "attributes": {
            "ROUTING": "R16C8_F0;;1;R16C8_X05;R16C8_F0_X05;1;R16C8_LSR2;R16C8_X05_LSR2;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[26]": {
          "hide_name": 0,
          "bits": [ 3879221 ] ,
          "attributes": {
            "ROUTING": "R18C7_F3;;1;R18C7_E23;R18C7_F3_E230;1;R18C9_B0;R18C9_E232_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_9_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3883222 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879217 ] ,
          "attributes": {
            "ROUTING": "R18C9_F7;;1;R18C9_X08;R18C9_F7_X08;1;R18C9_LSR0;R18C9_X08_LSR0;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[27]": {
          "hide_name": 0,
          "bits": [ 3879215 ] ,
          "attributes": {
            "ROUTING": "R18C7_F4;;1;R18C7_E24;R18C7_F4_E240;1;R18C9_X03;R18C9_E242_X03;1;R18C9_B4;R18C9_X03_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[13]": {
          "hide_name": 0,
          "bits": [ 3883219 ] ,
          "attributes": {
            "ROUTING": "R12C29_F2;;1;R12C29_E10;R12C29_F2_E100;1;R12C29_A5;R12C29_E100_A5;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879211 ] ,
          "attributes": {
            "ROUTING": "R18C10_F0;;1;R18C10_W20;R18C10_F0_W200;1;R18C9_X05;R18C9_W201_X05;1;R18C9_LSR2;R18C9_X05_LSR2;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[28]": {
          "hide_name": 0,
          "bits": [ 3879209 ] ,
          "attributes": {
            "ROUTING": "R18C7_F5;;1;R18C7_E13;R18C7_F5_E130;1;R18C8_B4;R18C8_E131_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3879206 ] ,
          "attributes": {
            "ROUTING": "R18C3_F1;;1;R18C3_SN10;R18C3_F1_SN10;1;R17C3_N25;R17C3_N111_N250;1;R16C3_B5;R16C3_N251_B5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_9_COUT[13]": {
          "hide_name": 0,
          "bits": [ 3883216 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_31_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879201 ] ,
          "attributes": {
            "ROUTING": "R16C3_F6;;1;R16C3_X07;R16C3_F6_X07;1;R16C3_LSR2;R16C3_X07_LSR2;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879199 ] ,
          "attributes": {
            "ROUTING": "R18C3_F2;;1;R18C3_N13;R18C3_F2_N130;1;R17C3_B0;R17C3_N131_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_9_COUT[12]": {
          "hide_name": 0,
          "bits": [ 3883214 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_30_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879195 ] ,
          "attributes": {
            "ROUTING": "R17C2_F7;;1;R17C2_E27;R17C2_F7_E270;1;R17C3_LSR0;R17C3_E271_LSR0;1"
          }
        },
        "display_inst.cuenta_salida[13]": {
          "hide_name": 0,
          "bits": [ 3883218 ] ,
          "attributes": {
            "ROUTING": "R12C29_N13;R12C29_Q5_N130;1;R12C29_A2;R12C29_N130_A2;1;R12C29_Q5;;1;R12C29_X08;R12C29_Q5_X08;1;R12C29_B6;R12C29_X08_B6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879192 ] ,
          "attributes": {
            "ROUTING": "R18C8_F6;;1;R18C8_X07;R18C8_F6_X07;1;R18C8_LSR2;R18C8_X07_LSR2;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[29]": {
          "hide_name": 0,
          "bits": [ 3879190 ] ,
          "attributes": {
            "ROUTING": "R18C8_F0;;1;R18C8_EW20;R18C8_F0_EW20;1;R18C9_N22;R18C9_E121_N220;1;R16C9_X01;R16C9_N222_X01;1;R16C9_B3;R16C9_X01_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879187 ] ,
          "attributes": {
            "ROUTING": "R18C3_F3;;1;R18C3_N23;R18C3_F3_N230;1;R17C3_B2;R17C3_N231_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[8]": {
          "hide_name": 0,
          "bits": [ 3883210 ] ,
          "attributes": {
            "ROUTING": "R13C28_N24;R13C28_Q4_N240;1;R12C28_X05;R12C28_N241_X05;1;R12C28_A3;R12C28_X05_A3;1;R13C28_Q4;;1;R13C28_SN20;R13C28_Q4_SN20;1;R12C28_A6;R12C28_N121_A6;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_29_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879183 ] ,
          "attributes": {
            "ROUTING": "R17C3_F6;;1;R17C3_X07;R17C3_F6_X07;1;R17C3_LSR1;R17C3_X07_LSR1;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3879181 ] ,
          "attributes": {
            "ROUTING": "R18C3_F4;;1;R18C3_N10;R18C3_F4_N100;1;R17C3_B5;R17C3_N101_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_9_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3883209 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_28_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879177 ] ,
          "attributes": {
            "ROUTING": "R17C3_F7;;1;R17C3_X08;R17C3_F7_X08;1;R17C3_LSR2;R17C3_X08_LSR2;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 3879175 ] ,
          "attributes": {
            "ROUTING": "R18C3_F5;;1;R18C3_N25;R18C3_F5_N250;1;R16C3_X04;R16C3_N252_X04;1;R16C3_B1;R16C3_X04_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_9_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3883206 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_27_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879171 ] ,
          "attributes": {
            "ROUTING": "R16C3_F7;;1;R16C3_X08;R16C3_F7_X08;1;R16C3_LSR0;R16C3_X08_LSR0;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[5]": {
          "hide_name": 0,
          "bits": [ 3879169 ] ,
          "attributes": {
            "ROUTING": "R18C4_F0;;1;R18C4_N20;R18C4_F0_N200;1;R16C4_X03;R16C4_N202_X03;1;R16C4_B3;R16C4_X03_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D_ALU_SUM_9_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3883204 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "14",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_26_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879165 ] ,
          "attributes": {
            "ROUTING": "R16C4_F6;;1;R16C4_X07;R16C4_F6_X07;1;R16C4_LSR1;R16C4_X07_LSR1;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[6]": {
          "hide_name": 0,
          "bits": [ 3879163 ] ,
          "attributes": {
            "ROUTING": "R18C4_F1;;1;R18C4_S21;R18C4_F1_S210;1;R20C4_B3;R20C4_S212_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[3]": {
          "hide_name": 0,
          "bits": [ 3883201 ] ,
          "attributes": {
            "ROUTING": "R11C27_S23;R11C27_Q3_S230;1;R12C27_A4;R12C27_S231_A4;1;R11C27_Q3;;1;R11C27_SN10;R11C27_Q3_SN10;1;R12C27_D6;R12C27_S111_D6;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_25_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879159 ] ,
          "attributes": {
            "ROUTING": "R20C4_F7;;1;R20C4_X08;R20C4_F7_X08;1;R20C4_LSR1;R20C4_X08_LSR1;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[7]": {
          "hide_name": 0,
          "bits": [ 3879157 ] ,
          "attributes": {
            "ROUTING": "R18C4_F2;;1;R18C4_S22;R18C4_F2_S220;1;R20C4_X05;R20C4_S222_X05;1;R20C4_B1;R20C4_X05_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3883200 ] ,
          "attributes": {
            "ROUTING": "R12C27_F4;;1;R12C27_N24;R12C27_F4_N240;1;R11C27_X05;R11C27_N241_X05;1;R11C27_A3;R11C27_X05_A3;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_24_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879153 ] ,
          "attributes": {
            "ROUTING": "R20C4_F6;;1;R20C4_X07;R20C4_F6_X07;1;R20C4_LSR0;R20C4_X07_LSR0;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[8]": {
          "hide_name": 0,
          "bits": [ 3879151 ] ,
          "attributes": {
            "ROUTING": "R18C4_F3;;1;R18C4_SN10;R18C4_F3_SN10;1;R19C4_S25;R19C4_S111_S250;1;R20C4_B5;R20C4_S251_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[7]": {
          "hide_name": 0,
          "bits": [ 3883198 ] ,
          "attributes": {
            "ROUTING": "R13C28_S13;R13C28_Q0_S130;1;R13C28_D7;R13C28_S130_D7;1;R13C28_Q0;;1;R13C28_N10;R13C28_Q0_N100;1;R12C28_E20;R12C28_N101_E200;1;R12C28_A2;R12C28_E200_A2;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_23_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879147 ] ,
          "attributes": {
            "ROUTING": "R21C4_F7;;1;R21C4_N27;R21C4_F7_N270;1;R20C4_LSR2;R20C4_N271_LSR2;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[9]": {
          "hide_name": 0,
          "bits": [ 3879145 ] ,
          "attributes": {
            "ROUTING": "R18C4_F4;;1;R18C4_S10;R18C4_F4_S100;1;R19C4_S24;R19C4_S101_S240;1;R21C4_X07;R21C4_S242_X07;1;R21C4_B0;R21C4_X07_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[7]": {
          "hide_name": 0,
          "bits": [ 3883197 ] ,
          "attributes": {
            "ROUTING": "R12C28_F2;;1;R12C28_S22;R12C28_F2_S220;1;R13C28_X01;R13C28_S221_X01;1;R13C28_A0;R13C28_X01_A0;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_22_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879141 ] ,
          "attributes": {
            "ROUTING": "R21C4_F5;;1;R21C4_X08;R21C4_F5_X08;1;R21C4_LSR0;R21C4_X08_LSR0;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[10]": {
          "hide_name": 0,
          "bits": [ 3879139 ] ,
          "attributes": {
            "ROUTING": "R18C4_F5;;1;R18C4_W10;R18C4_F5_W100;1;R18C3_S24;R18C3_W101_S240;1;R20C3_X05;R20C3_S242_X05;1;R20C3_B1;R20C3_X05_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[9]": {
          "hide_name": 0,
          "bits": [ 3883195 ] ,
          "attributes": {
            "ROUTING": "R11C28_S10;R11C28_Q4_S100;1;R12C28_A4;R12C28_S101_A4;1;R11C28_Q4;;1;R11C28_SN20;R11C28_Q4_SN20;1;R12C28_B6;R12C28_S121_B6;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_21_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879135 ] ,
          "attributes": {
            "ROUTING": "R20C3_F7;;1;R20C3_X08;R20C3_F7_X08;1;R20C3_LSR0;R20C3_X08_LSR0;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[11]": {
          "hide_name": 0,
          "bits": [ 3879133 ] ,
          "attributes": {
            "ROUTING": "R18C5_F0;;1;R18C5_S10;R18C5_F0_S100;1;R18C5_S21;R18C5_S100_S210;1;R20C5_B0;R20C5_S212_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[9]": {
          "hide_name": 0,
          "bits": [ 3883194 ] ,
          "attributes": {
            "ROUTING": "R12C28_F4;;1;R12C28_SN20;R12C28_F4_SN20;1;R11C28_A4;R11C28_N121_A4;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_20_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879129 ] ,
          "attributes": {
            "ROUTING": "R21C5_F6;;1;R21C5_N26;R21C5_F6_N260;1;R20C5_X05;R20C5_N261_X05;1;R20C5_LSR0;R20C5_X05_LSR0;1"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[8]": {
          "hide_name": 0,
          "bits": [ 3883211 ] ,
          "attributes": {
            "ROUTING": "R12C28_F3;;1;R12C28_S23;R12C28_F3_S230;1;R13C28_A4;R13C28_S231_A4;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879126 ] ,
          "attributes": {
            "ROUTING": "R16C9_F6;;1;R16C9_X07;R16C9_F6_X07;1;R16C9_LSR1;R16C9_X07_LSR1;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[30]": {
          "hide_name": 0,
          "bits": [ 3879124 ] ,
          "attributes": {
            "ROUTING": "R18C8_F1;;1;R18C8_N21;R18C8_F1_N210;1;R16C8_B2;R16C8_N212_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[12]": {
          "hide_name": 0,
          "bits": [ 3879121 ] ,
          "attributes": {
            "ROUTING": "R18C5_F1;;1;R18C5_S13;R18C5_F1_S130;1;R19C5_S27;R19C5_S131_S270;1;R20C5_B5;R20C5_S271_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[10]": {
          "hide_name": 0,
          "bits": [ 3883191 ] ,
          "attributes": {
            "ROUTING": "R12C28_F5;;1;R12C28_SN10;R12C28_F5_SN10;1;R11C28_A2;R11C28_N111_A2;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_19_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879117 ] ,
          "attributes": {
            "ROUTING": "R20C5_F6;;1;R20C5_X07;R20C5_F6_X07;1;R20C5_LSR2;R20C5_X07_LSR2;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[13]": {
          "hide_name": 0,
          "bits": [ 3879115 ] ,
          "attributes": {
            "ROUTING": "R18C5_F2;;1;R18C5_EW10;R18C5_F2_EW10;1;R18C6_S25;R18C6_E111_S250;1;R20C6_X04;R20C6_S252_X04;1;R20C6_B2;R20C6_X04_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.en_conmutador_DFFR_Q_D_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3883189 ] ,
          "attributes": {
            "ROUTING": "R11C27_LSR2;R11C27_W211_LSR2;1;R11C28_W21;R11C28_N212_W210;1;R11C27_LSR1;R11C27_W211_LSR1;1;R12C29_X06;R12C29_N251_X06;1;R12C29_LSR2;R12C29_X06_LSR2;1;R13C28_LSR2;R13C28_W211_LSR2;1;R11C28_LSR1;R11C28_X08_LSR1;1;R11C29_LSR1;R11C29_X06_LSR1;1;R13C28_W21;R13C28_W111_W210;1;R13C27_LSR2;R13C27_W211_LSR2;1;R13C29_S10;R13C29_F5_S100;1;R13C29_W21;R13C29_S100_W210;1;R13C28_LSR0;R13C28_W211_LSR0;1;R13C29_N25;R13C29_F5_N250;1;R11C29_X06;R11C29_N252_X06;1;R11C29_LSR2;R11C29_X06_LSR2;1;R13C29_F5;;1;R13C29_EW10;R13C29_F5_EW10;1;R13C28_N21;R13C28_W111_N210;1;R11C28_X08;R11C28_N212_X08;1;R11C28_LSR2;R11C28_X08_LSR2;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_18_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879111 ] ,
          "attributes": {
            "ROUTING": "R20C6_F6;;1;R20C6_X07;R20C6_F6_X07;1;R20C6_LSR1;R20C6_X07_LSR1;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[14]": {
          "hide_name": 0,
          "bits": [ 3879109 ] ,
          "attributes": {
            "ROUTING": "R18C5_F3;;1;R18C5_S23;R18C5_F3_S230;1;R20C5_S23;R20C5_S232_S230;1;R21C5_B3;R21C5_S231_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida[12]": {
          "hide_name": 0,
          "bits": [ 3883188 ] ,
          "attributes": {
            "ROUTING": "R11C29_S13;R11C29_Q4_S130;1;R12C29_A1;R12C29_S131_A1;1;R11C29_Q4;;1;R11C29_S10;R11C29_Q4_S100;1;R12C29_A6;R12C29_S101_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_17_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879105 ] ,
          "attributes": {
            "ROUTING": "R21C5_F7;;1;R21C5_X08;R21C5_F7_X08;1;R21C5_LSR1;R21C5_X08_LSR1;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[15]": {
          "hide_name": 0,
          "bits": [ 3879103 ] ,
          "attributes": {
            "ROUTING": "R18C5_F4;;1;R18C5_S24;R18C5_F4_S240;1;R20C5_X03;R20C5_S242_X03;1;R20C5_B2;R20C5_X03_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.cuenta_salida_DFFR_Q_D[12]": {
          "hide_name": 0,
          "bits": [ 3883186 ] ,
          "attributes": {
            "ROUTING": "R12C29_F1;;1;R12C29_SN20;R12C29_F1_SN20;1;R11C29_A4;R11C29_N121_A4;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:30.34-30.54|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_16_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879099 ] ,
          "attributes": {
            "ROUTING": "R20C5_F7;;1;R20C5_X08;R20C5_F7_X08;1;R20C5_LSR1;R20C5_X08_LSR1;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[16]": {
          "hide_name": 0,
          "bits": [ 3879097 ] ,
          "attributes": {
            "ROUTING": "R18C5_F5;;1;R18C5_N25;R18C5_F5_N250;1;R16C5_B4;R16C5_N252_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 3883180 ] ,
          "attributes": {
            "ROUTING": "R15C29_F3;;1;R15C29_X06;R15C29_F3_X06;1;R15C29_LSR2;R15C29_X06_LSR2;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_15_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879093 ] ,
          "attributes": {
            "ROUTING": "R16C5_F7;;1;R16C5_X08;R16C5_F7_X08;1;R16C5_LSR2;R16C5_X08_LSR2;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[17]": {
          "hide_name": 0,
          "bits": [ 3879091 ] ,
          "attributes": {
            "ROUTING": "R18C6_F0;;1;R18C6_N20;R18C6_F0_N200;1;R16C6_X03;R16C6_N202_X03;1;R16C6_B2;R16C6_X03_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter_ALU_I1_8_COUT[24]": {
          "hide_name": 0,
          "bits": [ 3883413 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "24",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:25.40-25.63|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_14_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879087 ] ,
          "attributes": {
            "ROUTING": "R16C6_F6;;1;R16C6_X07;R16C6_F6_X07;1;R16C6_LSR1;R16C6_X07_LSR1;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[18]": {
          "hide_name": 0,
          "bits": [ 3879085 ] ,
          "attributes": {
            "ROUTING": "R18C6_F1;;1;R18C6_S21;R18C6_F1_S210;1;R20C6_E21;R20C6_S212_E210;1;R20C7_B5;R20C7_E211_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.contador_digitos_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3883176 ] ,
          "attributes": {
            "ROUTING": "R16C29_F1;;1;R16C29_X06;R16C29_F1_X06;1;R16C29_LSR2;R16C29_X06_LSR2;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_13_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879081 ] ,
          "attributes": {
            "ROUTING": "R20C7_F3;;1;R20C7_X06;R20C7_F3_X06;1;R20C7_LSR2;R20C7_X06_LSR2;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[19]": {
          "hide_name": 0,
          "bits": [ 3879079 ] ,
          "attributes": {
            "ROUTING": "R18C6_F2;;1;R18C6_S22;R18C6_F2_S220;1;R20C6_X01;R20C6_S222_X01;1;R20C6_B4;R20C6_X01_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.clk_divider_counter[24]": {
          "hide_name": 0,
          "bits": [ 3883415 ] ,
          "attributes": {
            "ROUTING": "R26C13_W24;R26C13_S101_W240;1;R26C12_C1;R26C12_W241_C1;1;R25C13_Q3;;1;R25C13_S10;R25C13_Q3_S100;1;R25C13_B1;R25C13_S100_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "divisor_inst clk_divider_counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_12_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879075 ] ,
          "attributes": {
            "ROUTING": "R20C6_F7;;1;R20C6_X08;R20C6_F7_X08;1;R20C6_LSR2;R20C6_X08_LSR2;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[20]": {
          "hide_name": 0,
          "bits": [ 3879073 ] ,
          "attributes": {
            "ROUTING": "R18C6_F3;;1;R18C6_SN10;R18C6_F3_SN10;1;R17C6_N25;R17C6_N111_N250;1;R16C6_B4;R16C6_N251_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.en_conmutador": {
          "hide_name": 0,
          "bits": [ 3883174 ] ,
          "attributes": {
            "ROUTING": "R15C29_X05;R15C29_S202_X05;1;R15C29_CE2;R15C29_X05_CE2;1;R13C29_Q0;;1;R13C29_S20;R13C29_Q0_S200;1;R15C29_S21;R15C29_S202_S210;1;R16C29_CE2;R16C29_S211_CE2;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:15.9-15.22",
            "hdlname": "display_inst en_conmutador"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879069 ] ,
          "attributes": {
            "ROUTING": "R15C6_F4;;1;R15C6_S13;R15C6_F4_S130;1;R15C6_S25;R15C6_S130_S250;1;R16C6_X06;R16C6_S251_X06;1;R16C6_LSR2;R16C6_X06_LSR2;1"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_D_LUT2_F_I1[21]": {
          "hide_name": 0,
          "bits": [ 3879067 ] ,
          "attributes": {
            "ROUTING": "R18C6_F4;;1;R18C6_EW10;R18C6_F4_EW10;1;R18C7_N21;R18C7_E111_N210;1;R16C7_B1;R16C7_N212_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:25.32-25.43|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.catodo_o_LUT4_F_I0_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 3883169 ] ,
          "attributes": {
            "ROUTING": "R17C27_F5;;1;R17C27_I1MUX4;R17C27_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879063 ] ,
          "attributes": {
            "ROUTING": "R16C7_F4;;1;R16C7_X07;R16C7_F4_X07;1;R16C7_LSR0;R16C7_X07_LSR0;1"
          }
        },
        "display_inst.cuenta_salida[10]": {
          "hide_name": 0,
          "bits": [ 3883192 ] ,
          "attributes": {
            "ROUTING": "R11C28_S22;R11C28_Q2_S220;1;R12C28_X07;R12C28_S221_X07;1;R12C28_A5;R12C28_X07_A5;1;R11C28_Q2;;1;R11C28_S13;R11C28_Q2_S130;1;R12C28_C6;R12C28_S131_C6;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879060 ] ,
          "attributes": {
            "ROUTING": "R16C8_F6;;1;R16C8_X07;R16C8_F6_X07;1;R16C8_LSR1;R16C8_X07_LSR1;1"
          }
        },
        "display_inst.cuenta_salida[0]": {
          "hide_name": 0,
          "bits": [ 3883232 ] ,
          "attributes": {
            "ROUTING": "R11C27_S25;R11C27_Q5_S250;1;R12C27_A1;R12C27_S251_A1;1;R11C27_Q5;;1;R11C27_S10;R11C27_Q5_S100;1;R12C27_A6;R12C27_S101_A6;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:12.41-12.54",
            "hdlname": "display_inst cuenta_salida"
          }
        },
        "debouncer_loop[0].debounce_inst.counter_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3879057 ] ,
          "attributes": {
            "ROUTING": "R18C9_F6;;1;R18C9_X07;R18C9_F6_X07;1;R18C9_LSR1;R18C9_X07_LSR1;1"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3879052 ] ,
          "attributes": {
            "ROUTING": "R24C15_X08;R24C15_F7_X08;1;R24C15_C6;R24C15_X08_C6;1;R24C15_S27;R24C15_F7_S270;1;R25C15_B7;R25C15_S271_B7;1;R24C15_F7;;1;R24C15_S13;R24C15_F7_S130;1;R25C15_C5;R25C15_S131_C5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clean_rows[1]": {
          "hide_name": 0,
          "bits": [ 3879048 ] ,
          "attributes": {
            "ROUTING": "R24C14_E10;R24C14_Q0_E100;1;R24C15_D0;R24C15_E101_D0;1;R24C14_Q0;;1;R24C14_EW10;R24C14_Q0_EW10;1;R24C15_A7;R24C15_E111_A7;1",
            "hdlname": "scanner_inst row_in",
            "src": "../design/module_top.v:57.17-64.6|../design/module_row_scanner.v:5.23-5.29"
          }
        },
        "clean_rows[2]": {
          "hide_name": 0,
          "bits": [ 3879044 ] ,
          "attributes": {
            "ROUTING": "R24C15_X07;R24C15_S201_X07;1;R24C15_B6;R24C15_X07_B6;1;R23C15_SN10;R23C15_Q0_SN10;1;R24C15_B0;R24C15_S111_B0;1;R25C15_X07;R25C15_S202_X07;1;R25C15_A5;R25C15_X07_A5;1;R23C15_Q0;;1;R23C15_S20;R23C15_Q0_S200;1;R25C15_C7;R25C15_S202_C7;1",
            "hdlname": "scanner_inst row_in",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:57.17-64.6|../design/module_row_scanner.v:5.23-5.29"
          }
        },
        "clean_rows[3]": {
          "hide_name": 0,
          "bits": [ 3879040 ] ,
          "attributes": {
            "ROUTING": "R24C15_A6;R24C15_X03_A6;1;R24C15_X03;R24C15_Q4_X03;1;R24C15_A0;R24C15_X03_A0;1;R24C15_SN20;R24C15_Q4_SN20;1;R25C15_B5;R25C15_S121_B5;1;R24C15_Q4;;1;R24C15_S10;R24C15_Q4_S100;1;R25C15_A7;R25C15_S101_A7;1",
            "hdlname": "scanner_inst row_in",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:57.17-64.6|../design/module_row_scanner.v:5.23-5.29"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[29]": {
          "hide_name": 0,
          "bits": [ 3879036 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 3879034 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[30]": {
          "hide_name": 0,
          "bits": [ 3879032 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[29]": {
          "hide_name": 0,
          "bits": [ 3879031 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 3879028 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879027 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 3879024 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3879023 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 3879020 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 3879019 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 3879016 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 3879014 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[5]": {
          "hide_name": 0,
          "bits": [ 3879013 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[10]": {
          "hide_name": 0,
          "bits": [ 3879010 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[11]": {
          "hide_name": 0,
          "bits": [ 3879008 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[10]": {
          "hide_name": 0,
          "bits": [ 3879007 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[12]": {
          "hide_name": 0,
          "bits": [ 3879004 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[11]": {
          "hide_name": 0,
          "bits": [ 3879003 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[13]": {
          "hide_name": 0,
          "bits": [ 3879000 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[12]": {
          "hide_name": 0,
          "bits": [ 3878999 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[14]": {
          "hide_name": 0,
          "bits": [ 3878996 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[13]": {
          "hide_name": 0,
          "bits": [ 3878995 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[15]": {
          "hide_name": 0,
          "bits": [ 3878992 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[14]": {
          "hide_name": 0,
          "bits": [ 3878991 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[16]": {
          "hide_name": 0,
          "bits": [ 3878988 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[15]": {
          "hide_name": 0,
          "bits": [ 3878987 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[17]": {
          "hide_name": 0,
          "bits": [ 3878984 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[16]": {
          "hide_name": 0,
          "bits": [ 3878983 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[18]": {
          "hide_name": 0,
          "bits": [ 3878980 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[17]": {
          "hide_name": 0,
          "bits": [ 3878979 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[19]": {
          "hide_name": 0,
          "bits": [ 3878976 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[18]": {
          "hide_name": 0,
          "bits": [ 3878975 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 3878972 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[6]": {
          "hide_name": 0,
          "bits": [ 3878971 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 3878968 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3878967 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3878965 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[20]": {
          "hide_name": 0,
          "bits": [ 3878962 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[19]": {
          "hide_name": 0,
          "bits": [ 3878961 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[21]": {
          "hide_name": 0,
          "bits": [ 3878958 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[20]": {
          "hide_name": 0,
          "bits": [ 3878957 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[22]": {
          "hide_name": 0,
          "bits": [ 3878954 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[21]": {
          "hide_name": 0,
          "bits": [ 3878953 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[23]": {
          "hide_name": 0,
          "bits": [ 3878950 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[22]": {
          "hide_name": 0,
          "bits": [ 3878949 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[24]": {
          "hide_name": 0,
          "bits": [ 3878946 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[23]": {
          "hide_name": 0,
          "bits": [ 3878945 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[25]": {
          "hide_name": 0,
          "bits": [ 3878942 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[24]": {
          "hide_name": 0,
          "bits": [ 3878941 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[26]": {
          "hide_name": 0,
          "bits": [ 3878938 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[25]": {
          "hide_name": 0,
          "bits": [ 3878937 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[27]": {
          "hide_name": 0,
          "bits": [ 3878934 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[26]": {
          "hide_name": 0,
          "bits": [ 3878933 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[28]": {
          "hide_name": 0,
          "bits": [ 3878930 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[28]": {
          "hide_name": 0,
          "bits": [ 3878929 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[27]": {
          "hide_name": 0,
          "bits": [ 3878927 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[8]": {
          "hide_name": 0,
          "bits": [ 3878924 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[7]": {
          "hide_name": 0,
          "bits": [ 3878923 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[9]": {
          "hide_name": 0,
          "bits": [ 3878920 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[9]": {
          "hide_name": 0,
          "bits": [ 3878919 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[8]": {
          "hide_name": 0,
          "bits": [ 3878917 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2_ALU_COUT_SUM[31]": {
          "hide_name": 0,
          "bits": [ 3878914 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I2[30]": {
          "hide_name": 0,
          "bits": [ 3878913 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[14]": {
          "hide_name": 0,
          "bits": [ 3878910 ] ,
          "attributes": {
            "ROUTING": "R18C5_E23;R18C5_N232_E230;1;R18C6_N23;R18C6_E231_N230;1;R17C6_B3;R17C6_N231_B3;1;R18C5_N26;R18C5_N232_N260;1;R17C5_D6;R17C5_N261_D6;1;R21C5_Q3;;1;R21C5_N13;R21C5_Q3_N130;1;R20C5_N23;R20C5_N131_N230;1;R18C5_B3;R18C5_N232_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[13]": {
          "hide_name": 0,
          "bits": [ 3878909 ] ,
          "attributes": {
            "ROUTING": "R18C5_X01;R18C5_N262_X01;1;R18C5_B2;R18C5_X01_B2;1;R17C6_B2;R17C6_X01_B2;1;R20C5_N26;R20C5_W121_N260;1;R18C5_N27;R18C5_N262_N270;1;R17C5_X06;R17C5_N271_X06;1;R17C5_C6;R17C5_X06_C6;1;R20C6_Q2;;1;R20C6_EW20;R20C6_Q2_EW20;1;R19C6_N24;R19C6_N101_N240;1;R20C6_N10;R20C6_Q2_N100;1;R17C6_X01;R17C6_N242_X01;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[8]": {
          "hide_name": 0,
          "bits": [ 3878908 ] ,
          "attributes": {
            "ROUTING": "R17C5_X05;R17C5_E201_X05;1;R17C5_B6;R17C5_X05_B6;1;R17C5_X01;R17C5_E201_X01;1;R17C5_B3;R17C5_X01_B3;1;R20C4_N10;R20C4_Q5_N100;1;R19C4_N20;R19C4_N101_N200;1;R17C4_E20;R17C4_N202_E200;1;R20C4_Q5;;1;R20C4_N25;R20C4_Q5_N250;1;R18C4_X04;R18C4_N252_X04;1;R18C4_B3;R18C4_X04_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[11]": {
          "hide_name": 0,
          "bits": [ 3878907 ] ,
          "attributes": {
            "ROUTING": "R17C5_E21;R17C5_N212_E210;1;R17C6_B0;R17C6_E211_B0;1;R20C5_SN10;R20C5_Q0_SN10;1;R19C5_N21;R19C5_N111_N210;1;R17C5_A6;R17C5_N212_A6;1;R20C5_Q0;;1;R20C5_N20;R20C5_Q0_N200;1;R18C5_X05;R18C5_N202_X05;1;R18C5_B0;R18C5_X05_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[5]": {
          "hide_name": 0,
          "bits": [ 3878905 ] ,
          "attributes": {
            "ROUTING": "R16C4_SN10;R16C4_Q3_SN10;1;R17C4_D7;R17C4_S111_D7;1;R16C4_EW10;R16C4_Q3_EW10;1;R16C5_S21;R16C5_E111_S210;1;R17C5_B0;R17C5_S211_B0;1;R16C4_Q3;;1;R16C4_S23;R16C4_Q3_S230;1;R18C4_B0;R18C4_S232_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[4]": {
          "hide_name": 0,
          "bits": [ 3878904 ] ,
          "attributes": {
            "ROUTING": "R17C4_B5;R17C4_E211_B5;1;R16C3_SN10;R16C3_Q1_SN10;1;R17C3_E21;R17C3_S111_E210;1;R17C4_X06;R17C4_E211_X06;1;R17C4_C7;R17C4_X06_C7;1;R16C3_Q1;;1;R16C3_S21;R16C3_Q1_S210;1;R18C3_X08;R18C3_S212_X08;1;R18C3_B5;R18C3_X08_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[6]": {
          "hide_name": 0,
          "bits": [ 3878903 ] ,
          "attributes": {
            "ROUTING": "R20C4_SN10;R20C4_Q3_SN10;1;R19C4_N25;R19C4_N111_N250;1;R17C4_B7;R17C4_N252_B7;1;R18C4_E23;R18C4_N232_E230;1;R18C5_N23;R18C5_E231_N230;1;R17C5_B1;R17C5_N231_B1;1;R20C4_Q3;;1;R20C4_N23;R20C4_Q3_N230;1;R18C4_B1;R18C4_N232_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[3]": {
          "hide_name": 0,
          "bits": [ 3878902 ] ,
          "attributes": {
            "ROUTING": "R17C3_EW10;R17C3_Q5_EW10;1;R17C4_A7;R17C4_E111_A7;1;R17C3_E10;R17C3_Q5_E100;1;R17C4_N24;R17C4_E101_N240;1;R17C4_B4;R17C4_N240_B4;1;R17C3_Q5;;1;R17C3_SN20;R17C3_Q5_SN20;1;R18C3_B4;R18C3_S121_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[15]": {
          "hide_name": 0,
          "bits": [ 3878900 ] ,
          "attributes": {
            "ROUTING": "R20C5_SN20;R20C5_Q2_SN20;1;R19C5_N26;R19C5_N121_N260;1;R18C5_D6;R18C5_N261_D6;1;R18C5_E27;R18C5_N271_E270;1;R18C6_N27;R18C6_E271_N270;1;R17C6_B4;R17C6_N271_B4;1;R20C5_Q2;;1;R20C5_N13;R20C5_Q2_N130;1;R19C5_N27;R19C5_N131_N270;1;R18C5_B4;R18C5_N271_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[12]": {
          "hide_name": 0,
          "bits": [ 3878899 ] ,
          "attributes": {
            "ROUTING": "R18C5_X06;R18C5_N252_X06;1;R18C5_C6;R18C5_X06_C6;1;R18C5_N20;R18C5_N252_N200;1;R17C5_E20;R17C5_N201_E200;1;R17C6_X05;R17C6_E201_X05;1;R17C6_B1;R17C6_X05_B1;1;R20C5_Q5;;1;R20C5_N25;R20C5_Q5_N250;1;R18C5_X04;R18C5_N252_X04;1;R18C5_B1;R18C5_X04_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[10]": {
          "hide_name": 0,
          "bits": [ 3878898 ] ,
          "attributes": {
            "ROUTING": "R18C3_N24;R18C3_N212_N240;1;R17C3_E24;R17C3_N241_E240;1;R17C5_E25;R17C5_E242_E250;1;R17C5_B5;R17C5_E250_B5;1;R18C5_B6;R18C5_E212_B6;1;R20C3_Q1;;1;R20C3_N21;R20C3_Q1_N210;1;R18C3_E21;R18C3_N212_E210;1;R18C4_B5;R18C4_E211_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[9]": {
          "hide_name": 0,
          "bits": [ 3878897 ] ,
          "attributes": {
            "ROUTING": "R21C4_N20;R21C4_Q0_N200;1;R19C4_E20;R19C4_N202_E200;1;R19C5_N20;R19C5_E201_N200;1;R18C5_W20;R18C5_N201_W200;1;R18C5_A6;R18C5_W200_A6;1;R18C4_N23;R18C4_N222_N230;1;R17C4_E23;R17C4_N231_E230;1;R17C5_B4;R17C5_E231_B4;1;R21C4_Q0;;1;R21C4_SN20;R21C4_Q0_SN20;1;R20C4_N22;R20C4_N121_N220;1;R18C4_X03;R18C4_N222_X03;1;R18C4_B4;R18C4_X03_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[7]": {
          "hide_name": 0,
          "bits": [ 3878895 ] ,
          "attributes": {
            "ROUTING": "R18C4_N21;R18C4_N212_N210;1;R17C4_E21;R17C4_N211_E210;1;R17C5_B2;R17C5_E211_B2;1;R18C4_N24;R18C4_N212_N240;1;R17C4_D6;R17C4_N241_D6;1;R20C4_Q1;;1;R20C4_N21;R20C4_Q1_N210;1;R18C4_B2;R18C4_N212_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[2]": {
          "hide_name": 0,
          "bits": [ 3878894 ] ,
          "attributes": {
            "ROUTING": "R17C3_EW20;R17C3_Q2_EW20;1;R17C4_C6;R17C4_E121_C6;1;R17C3_E22;R17C3_Q2_E220;1;R17C4_X01;R17C4_E221_X01;1;R17C4_B3;R17C4_X01_B3;1;R17C3_Q2;;1;R17C3_S22;R17C3_Q2_S220;1;R18C3_X01;R18C3_S221_X01;1;R18C3_B3;R18C3_X01_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[1]": {
          "hide_name": 0,
          "bits": [ 3878893 ] ,
          "attributes": {
            "ROUTING": "R17C3_E13;R17C3_Q0_E130;1;R17C4_B2;R17C4_E131_B2;1;R17C3_E20;R17C3_Q0_E200;1;R17C4_X05;R17C4_E201_X05;1;R17C4_B6;R17C4_X05_B6;1;R17C3_Q0;;1;R17C3_SN10;R17C3_Q0_SN10;1;R18C3_B2;R18C3_S111_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[0]": {
          "hide_name": 0,
          "bits": [ 3878892 ] ,
          "attributes": {
            "ROUTING": "R17C4_A6;R17C4_E251_A6;1;R17C3_E25;R17C3_S251_E250;1;R17C4_X04;R17C4_E251_X04;1;R17C4_B1;R17C4_X04_B1;1;R16C3_Q5;;1;R16C3_S25;R16C3_Q5_S250;1;R18C3_X04;R18C3_S252_X04;1;R18C3_B1;R18C3_X04_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[23]": {
          "hide_name": 0,
          "bits": [ 3878890 ] ,
          "attributes": {
            "ROUTING": "R17C8_W25;R17C8_W111_W250;1;R17C7_X04;R17C7_W251_X04;1;R17C7_D7;R17C7_X04_D7;1;R17C9_EW10;R17C9_Q4_EW10;1;R17C8_B0;R17C8_W111_B0;1;R17C9_Q4;;1;R17C9_SN10;R17C9_Q4_SN10;1;R18C9_W21;R18C9_S111_W210;1;R18C7_B0;R18C7_W212_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[22]": {
          "hide_name": 0,
          "bits": [ 3878889 ] ,
          "attributes": {
            "ROUTING": "R17C7_X01;R17C7_E201_X01;1;R17C7_B5;R17C7_X01_B5;1;R17C6_E20;R17C6_S201_E200;1;R17C7_X05;R17C7_E201_X05;1;R17C7_C7;R17C7_X05_C7;1;R16C6_Q0;;1;R16C6_S20;R16C6_Q0_S200;1;R18C6_X01;R18C6_S202_X01;1;R18C6_B5;R18C6_X01_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[21]": {
          "hide_name": 0,
          "bits": [ 3878888 ] ,
          "attributes": {
            "ROUTING": "R17C7_B4;R17C7_S121_B4;1;R16C7_SN20;R16C7_Q1_SN20;1;R17C7_B7;R17C7_S121_B7;1;R16C7_Q1;;1;R16C7_S21;R16C7_Q1_S210;1;R18C7_W21;R18C7_S212_W210;1;R18C6_B4;R18C6_W211_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[20]": {
          "hide_name": 0,
          "bits": [ 3878887 ] ,
          "attributes": {
            "ROUTING": "R17C6_E27;R17C6_S131_E270;1;R17C7_A7;R17C7_E271_A7;1;R16C6_S13;R16C6_Q4_S130;1;R17C6_E23;R17C6_S131_E230;1;R17C7_B3;R17C7_E231_B3;1;R16C6_Q4;;1;R16C6_S24;R16C6_Q4_S240;1;R18C6_X03;R18C6_S242_X03;1;R18C6_B3;R18C6_X03_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[19]": {
          "hide_name": 0,
          "bits": [ 3878885 ] ,
          "attributes": {
            "ROUTING": "R17C7_B2;R17C7_E211_B2;1;R17C6_E21;R17C6_N212_E210;1;R17C7_X02;R17C7_E211_X02;1;R17C7_D6;R17C7_X02_D6;1;R20C6_Q4;;1;R20C6_SN10;R20C6_Q4_SN10;1;R19C6_N21;R19C6_N111_N210;1;R18C6_B2;R18C6_N211_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[18]": {
          "hide_name": 0,
          "bits": [ 3878884 ] ,
          "attributes": {
            "ROUTING": "R17C7_X08;R17C7_N232_X08;1;R17C7_C6;R17C7_X08_C6;1;R20C7_N13;R20C7_Q5_N130;1;R19C7_N23;R19C7_N131_N230;1;R17C7_B1;R17C7_N232_B1;1;R20C7_Q5;;1;R20C7_W13;R20C7_Q5_W130;1;R20C6_N23;R20C6_W131_N230;1;R18C6_B1;R18C6_N232_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[17]": {
          "hide_name": 0,
          "bits": [ 3878883 ] ,
          "attributes": {
            "ROUTING": "R16C7_S27;R16C7_E131_S270;1;R17C7_B6;R17C7_S271_B6;1;R16C6_E13;R16C6_Q2_E130;1;R16C7_S23;R16C7_E131_S230;1;R17C7_B0;R17C7_S231_B0;1;R16C6_Q2;;1;R16C6_S22;R16C6_Q2_S220;1;R18C6_X07;R18C6_S222_X07;1;R18C6_B0;R18C6_X07_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[16]": {
          "hide_name": 0,
          "bits": [ 3878882 ] ,
          "attributes": {
            "ROUTING": "R17C6_N24;R17C6_E241_N240;1;R17C6_B5;R17C6_N240_B5;1;R18C5_X03;R18C5_S242_X03;1;R18C5_B5;R18C5_X03_B5;1;R17C7_A6;R17C7_X03_A6;1;R16C5_Q4;;1;R16C5_S24;R16C5_Q4_S240;1;R17C5_E24;R17C5_S241_E240;1;R17C7_X03;R17C7_E242_X03;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[31]": {
          "hide_name": 0,
          "bits": [ 3878880 ] ,
          "attributes": {
            "ROUTING": "R17C9_W23;R17C9_N131_W230;1;R17C8_X02;R17C8_W231_X02;1;R17C8_D7;R17C8_X02_D7;1;R18C9_N13;R18C9_Q3_N130;1;R17C9_B2;R17C9_N131_B2;1;R18C9_Q3;;1;R18C9_EW10;R18C9_Q3_EW10;1;R18C8_B2;R18C8_W111_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[30]": {
          "hide_name": 0,
          "bits": [ 3878879 ] ,
          "attributes": {
            "ROUTING": "R17C8_C7;R17C8_S131_C7;1;R16C8_S13;R16C8_Q2_S130;1;R17C8_E23;R17C8_S131_E230;1;R17C9_B1;R17C9_E231_B1;1;R16C8_Q2;;1;R16C8_S22;R16C8_Q2_S220;1;R18C8_X05;R18C8_S222_X05;1;R18C8_B1;R18C8_X05_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[29]": {
          "hide_name": 0,
          "bits": [ 3878878 ] ,
          "attributes": {
            "ROUTING": "R16C9_W13;R16C9_Q3_W130;1;R16C8_S27;R16C8_W131_S270;1;R17C8_B7;R17C8_S271_B7;1;R17C9_B0;R17C9_S231_B0;1;R16C9_Q3;;1;R16C9_S23;R16C9_Q3_S230;1;R18C9_W23;R18C9_S232_W230;1;R18C8_B0;R18C8_W231_B0;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[28]": {
          "hide_name": 0,
          "bits": [ 3878877 ] ,
          "attributes": {
            "ROUTING": "R17C8_W20;R17C8_N101_W200;1;R17C8_A7;R17C8_W200_A7;1;R18C8_N10;R18C8_Q4_N100;1;R17C8_B5;R17C8_N101_B5;1;R18C8_Q4;;1;R18C8_EW10;R18C8_Q4_EW10;1;R18C7_B5;R18C7_W111_B5;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[27]": {
          "hide_name": 0,
          "bits": [ 3878875 ] ,
          "attributes": {
            "ROUTING": "R18C8_N26;R18C8_W121_N260;1;R17C8_X03;R17C8_N261_X03;1;R17C8_B4;R17C8_X03_B4;1;R18C9_EW20;R18C9_Q4_EW20;1;R18C8_D7;R18C8_W121_D7;1;R18C9_Q4;;1;R18C9_W24;R18C9_Q4_W240;1;R18C7_X03;R18C7_W242_X03;1;R18C7_B4;R18C7_X03_B4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[26]": {
          "hide_name": 0,
          "bits": [ 3878874 ] ,
          "attributes": {
            "ROUTING": "R18C8_N23;R18C8_W131_N230;1;R17C8_B3;R17C8_N231_B3;1;R18C8_S23;R18C8_W131_S230;1;R18C8_C7;R18C8_S230_C7;1;R18C9_Q0;;1;R18C9_W13;R18C9_Q0_W130;1;R18C8_W23;R18C8_W131_W230;1;R18C7_B3;R18C7_W231_B3;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[25]": {
          "hide_name": 0,
          "bits": [ 3878873 ] ,
          "attributes": {
            "ROUTING": "R17C8_S25;R17C8_S111_S250;1;R18C8_B7;R18C8_S251_B7;1;R16C8_SN10;R16C8_Q4_SN10;1;R17C8_B2;R17C8_S111_B2;1;R16C8_Q4;;1;R16C8_EW20;R16C8_Q4_EW20;1;R16C7_S26;R16C7_W121_S260;1;R18C7_X01;R18C7_S262_X01;1;R18C7_B2;R18C7_X01_B2;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.counter[24]": {
          "hide_name": 0,
          "bits": [ 3878872 ] ,
          "attributes": {
            "ROUTING": "R18C7_E22;R18C7_S222_E220;1;R18C8_X01;R18C8_E221_X01;1;R18C8_A7;R18C8_X01_A7;1;R17C7_E22;R17C7_S221_E220;1;R17C8_X05;R17C8_E221_X05;1;R17C8_B1;R17C8_X05_B1;1;R16C7_Q2;;1;R16C7_S22;R16C7_Q2_S220;1;R18C7_X05;R18C7_S222_X05;1;R18C7_B1;R18C7_X05_B1;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:8.16-8.23",
            "hdlname": "debouncer_loop[0].debounce_inst counter"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878870 ] ,
          "attributes": {
            "ROUTING": "R18C8_F7;;1;R18C8_N13;R18C8_F7_N130;1;R17C8_D6;R17C8_N131_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878869 ] ,
          "attributes": {
            "ROUTING": "R17C8_F7;;1;R17C8_X08;R17C8_F7_X08;1;R17C8_C6;R17C8_X08_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878868 ] ,
          "attributes": {
            "ROUTING": "R17C7_F6;;1;R17C7_E13;R17C7_F6_E130;1;R17C8_B6;R17C8_E131_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878867 ] ,
          "attributes": {
            "ROUTING": "R17C7_F7;;1;R17C7_EW10;R17C7_F7_EW10;1;R17C8_A6;R17C8_E111_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878865 ] ,
          "attributes": {
            "ROUTING": "R17C4_F6;;1;R17C4_E10;R17C4_F6_E100;1;R17C5_D7;R17C5_E101_D7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878864 ] ,
          "attributes": {
            "ROUTING": "R18C5_F6;;1;R18C5_SN10;R18C5_F6_SN10;1;R17C5_C7;R17C5_N111_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878863 ] ,
          "attributes": {
            "ROUTING": "R17C4_F7;;1;R17C4_E13;R17C4_F7_E130;1;R17C5_B7;R17C5_E131_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878862 ] ,
          "attributes": {
            "ROUTING": "R17C5_F6;;1;R17C5_E13;R17C5_F6_E130;1;R17C5_A7;R17C5_E130_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878860 ] ,
          "attributes": {
            "ROUTING": "R20C5_A0;R20C5_W272_A0;1;R21C3_N27;R21C3_W272_N270;1;R20C3_A1;R20C3_N271_A1;1;R20C7_A5;R20C7_W272_A5;1;R18C9_A0;R18C9_N271_A0;1;R18C9_X06;R18C9_N271_X06;1;R18C9_A4;R18C9_X06_A4;1;R18C9_A3;R18C9_N271_A3;1;R18C9_W27;R18C9_N271_W270;1;R18C8_A4;R18C8_W271_A4;1;R17C9_X06;R17C9_N272_X06;1;R17C9_A4;R17C9_X06_A4;1;R21C6_N27;R21C6_W271_N270;1;R20C6_A2;R20C6_N271_A2;1;R21C9_W27;R21C9_N272_W270;1;R21C7_W27;R21C7_W272_W270;1;R21C5_A3;R21C5_W272_A3;1;R20C6_A4;R20C6_W271_A4;1;R20C9_W27;R20C9_N271_W270;1;R20C7_W27;R20C7_W272_W270;1;R20C5_A2;R20C5_W272_A2;1;R23C10_W13;R23C10_F7_W130;1;R23C9_N27;R23C9_W131_N270;1;R21C9_N27;R21C9_N272_N270;1;R19C9_N27;R19C9_N272_N270;1;R17C9_N27;R17C9_N272_N270;1;R16C9_A3;R16C9_N271_A3;1;R20C5_X06;R20C5_W231_X06;1;R20C5_A5;R20C5_X06_A5;1;R23C10_X08;R23C10_F7_X08;1;R23C10_CE1;R23C10_X08_CE1;1;R21C6_W22;R21C6_N222_W220;1;R21C4_X01;R21C4_W222_X01;1;R21C4_A0;R21C4_X01_A0;1;R20C8_W22;R20C8_N221_W220;1;R20C6_W22;R20C6_W222_W220;1;R20C4_X01;R20C4_W222_X01;1;R20C4_A1;R20C4_X01_A1;1;R16C8_A4;R16C8_N231_A4;1;R20C6_W23;R20C6_N231_W230;1;R20C4_X02;R20C4_W232_X02;1;R20C4_A3;R20C4_X02_A3;1;R21C4_N23;R21C4_N232_N230;1;R20C4_A5;R20C4_N231_A5;1;R23C8_N27;R23C8_W272_N270;1;R21C8_N22;R21C8_N272_N220;1;R19C8_N22;R19C8_N222_N220;1;R17C8_N23;R17C8_N222_N230;1;R16C8_X02;R16C8_N231_X02;1;R16C8_A2;R16C8_X02_A2;1;R16C7_A2;R16C7_N271_A2;1;R21C5_W27;R21C5_W272_W270;1;R17C9_X04;R17C9_N272_X04;1;R17C9_D6;R17C9_X04_D6;1;R23C7_N22;R23C7_W221_N220;1;R21C7_N23;R21C7_N222_N230;1;R19C7_N26;R19C7_N232_N260;1;R17C7_N27;R17C7_N262_N270;1;R16C7_A1;R16C7_N271_A1;1;R19C6_N23;R19C6_N232_N230;1;R17C6_N23;R17C6_N232_N230;1;R16C6_A4;R16C6_N231_A4;1;R16C6_A2;R16C6_N271_A2;1;R23C6_N22;R23C6_W222_N220;1;R21C6_N23;R21C6_N222_N230;1;R19C6_N26;R19C6_N232_N260;1;R17C6_N27;R17C6_N262_N270;1;R16C6_A0;R16C6_N271_A0;1;R23C5_N23;R23C5_W231_N230;1;R21C5_N23;R21C5_N232_N230;1;R19C5_N23;R19C5_N232_N230;1;R17C5_N23;R17C5_N232_N230;1;R16C5_A4;R16C5_N231_A4;1;R17C3_A5;R17C3_W271_A5;1;R16C4_A3;R16C4_N271_A3;1;R17C3_A2;R17C3_W271_A2;1;R19C4_N27;R19C4_N262_N270;1;R17C4_W27;R17C4_N272_W270;1;R17C3_A0;R17C3_W271_A0;1;R16C3_A5;R16C3_W271_A5;1;R23C10_F7;;1;R23C10_W27;R23C10_F7_W270;1;R23C8_W22;R23C8_W272_W220;1;R23C6_W23;R23C6_W222_W230;1;R23C4_N23;R23C4_W232_N230;1;R21C4_N26;R21C4_N232_N260;1;R19C4_N26;R19C4_N262_N260;1;R17C4_N27;R17C4_N262_N270;1;R16C4_W27;R16C4_N271_W270;1;R16C3_A1;R16C3_W271_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878858 ] ,
          "attributes": {
            "ROUTING": "R17C9_F3;;1;R17C9_N13;R17C9_F3_N130;1;R17C9_C6;R17C9_N130_C6;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:24.21-24.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878856 ] ,
          "attributes": {
            "ROUTING": "R17C8_F6;;1;R17C8_E13;R17C8_F6_E130;1;R17C9_B6;R17C9_E131_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878855 ] ,
          "attributes": {
            "ROUTING": "R17C5_F7;;1;R17C5_EW10;R17C5_F7_EW10;1;R17C6_E25;R17C6_E111_E250;1;R17C8_E25;R17C8_E252_E250;1;R17C9_A6;R17C9_E251_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 3878853 ] ,
          "attributes": {
            "ROUTING": "R16C8_CE2;R16C8_W211_CE2;1;R18C8_X06;R18C8_N252_X06;1;R18C8_CE2;R18C8_X06_CE2;1;R16C6_X05;R16C6_W222_X05;1;R16C6_CE2;R16C6_X05_CE2;1;R16C4_CE1;R16C4_X06_CE1;1;R17C6_W22;R17C6_W222_W220;1;R17C4_W23;R17C4_W222_W230;1;R17C3_X06;R17C3_W231_X06;1;R17C3_CE1;R17C3_X06_CE1;1;R20C4_W26;R20C4_W262_W260;1;R20C3_X07;R20C3_W261_X07;1;R20C3_CE0;R20C3_X07_CE0;1;R17C8_W22;R17C8_N221_W220;1;R20C5_S26;R20C5_W261_S260;1;R21C5_X05;R21C5_S261_X05;1;R21C5_CE1;R21C5_X05_CE1;1;R16C7_X05;R16C7_W221_X05;1;R16C7_CE1;R16C7_X05_CE1;1;R20C4_S26;R20C4_W262_S260;1;R21C4_X05;R21C4_S261_X05;1;R21C4_CE0;R21C4_X05_CE0;1;R20C7_X07;R20C7_W261_X07;1;R20C7_CE2;R20C7_X07_CE2;1;R20C8_W21;R20C8_W111_W210;1;R20C6_CE2;R20C6_W212_CE2;1;R20C4_CE0;R20C4_W212_CE0;1;R20C6_CE1;R20C6_W212_CE1;1;R16C4_X06;R16C4_N252_X06;1;R16C3_CE0;R16C3_W212_CE0;1;R16C8_W22;R16C8_N222_W220;1;R16C6_W22;R16C6_W222_W220;1;R16C5_X05;R16C5_W221_X05;1;R16C5_CE2;R16C5_X05_CE2;1;R20C5_CE1;R20C5_W211_CE1;1;R16C6_CE1;R16C6_W211_CE1;1;R16C9_CE1;R16C9_N211_CE1;1;R20C5_CE0;R20C5_W211_CE0;1;R20C8_N25;R20C8_W111_N250;1;R16C7_W21;R16C7_W212_W210;1;R16C6_CE0;R16C6_W211_CE0;1;R20C8_N22;R20C8_W121_N220;1;R17C3_CE2;R17C3_X05_CE2;1;R18C9_CE0;R18C9_N211_CE0;1;R16C8_CE1;R16C8_W211_CE1;1;R20C4_N26;R20C4_W262_N260;1;R18C4_W26;R18C4_N262_W260;1;R18C3_N26;R18C3_W261_N260;1;R17C3_X05;R17C3_N261_X05;1;R17C3_CE0;R17C3_X05_CE0;1;R20C6_W24;R20C6_W212_W240;1;R20C4_N24;R20C4_W242_N240;1;R18C9_CE1;R18C9_N211_CE1;1;R18C4_N25;R18C4_N242_N250;1;R20C6_W26;R20C6_W262_W260;1;R20C4_CE1;R20C4_W212_CE1;1;R20C5_CE2;R20C5_W211_CE2;1;R17C9_N21;R17C9_N212_N210;1;R16C9_W21;R16C9_N211_W210;1;R16C7_CE0;R16C7_W212_CE0;1;R16C5_W21;R16C5_W212_W210;1;R20C6_W21;R20C6_W212_W210;1;R17C9_CE2;R17C9_N212_CE2;1;R16C3_CE2;R16C3_W212_CE2;1;R18C8_N22;R18C8_N222_N220;1;R20C9_EW20;R20C9_F5_EW20;1;R20C8_W26;R20C8_W121_W260;1;R20C4_CE2;R20C4_W212_CE2;1;R20C9_EW10;R20C9_F5_EW10;1;R20C9_F5;;1;R20C9_SN10;R20C9_F5_SN10;1;R19C9_N21;R19C9_N111_N210;1;R18C9_CE2;R18C9_N211_CE2;1"
          }
        },
        "clean_rows[0]": {
          "hide_name": 0,
          "bits": [ 3878850 ] ,
          "attributes": {
            "ROUTING": "R24C14_EW20;R24C14_Q4_EW20;1;R24C15_C0;R24C15_E121_C0;1;R24C14_Q4;;1;R24C14_E13;R24C14_Q4_E130;1;R24C15_B7;R24C15_E131_B7;1",
            "hdlname": "scanner_inst row_in",
            "src": "../design/module_top.v:57.17-64.6|../design/module_row_scanner.v:5.23-5.29"
          }
        },
        "debouncer_loop[0].debounce_inst.noisy_signal": {
          "hide_name": 0,
          "bits": [ 3878848 ] ,
          "attributes": {
            "ROUTING": "R23C10_A2;R23C10_W271_A2;1;R23C15_W27;R23C15_N272_W270;1;R23C13_W27;R23C13_W272_W270;1;R23C11_W27;R23C11_W272_W270;1;R23C10_A7;R23C10_W271_A7;1;R29C15_Q6;;1;R29C15_N26;R29C15_Q6_N260;1;R27C15_N26;R27C15_N262_N260;1;R25C15_N27;R25C15_N262_N270;1;R24C15_W27;R24C15_N271_W270;1;R24C14_A4;R24C14_W271_A4;1",
            "src": "../design/module_top.v:47.23-52.14|../design/module_debouncer.v:4.11-4.23",
            "hdlname": "debouncer_loop[0].debounce_inst noisy_signal"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878847 ] ,
          "attributes": {
            "ROUTING": "R24C14_F7;;1;R24C14_X08;R24C14_F7_X08;1;R24C14_LSR2;R24C14_X08_LSR2;1"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878846 ] ,
          "attributes": {
            "ROUTING": "R20C9_S26;R20C9_S232_S260;1;R22C9_S26;R22C9_S262_S260;1;R24C9_E26;R24C9_S262_E260;1;R24C11_E26;R24C11_E262_E260;1;R24C13_E27;R24C13_E262_E270;1;R24C14_CE2;R24C14_E271_CE2;1;R17C9_F6;;1;R17C9_S13;R17C9_F6_S130;1;R18C9_S23;R18C9_S131_S230;1;R20C9_A5;R20C9_S232_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 3883449 ] ,
          "attributes": {
            "ROUTING": "R26C11_E20;R26C11_S101_E200;1;R26C13_X05;R26C13_E202_X05;1;R26C13_CE2;R26C13_X05_CE2;1;R25C11_F7;;1;R25C11_S10;R25C11_F7_S100;1;R26C11_A7;R26C11_S101_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_pressed_prev_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878837 ] ,
          "attributes": {
            "ROUTING": "R24C17_X05;R24C17_Q2_X05;1;R24C17_A4;R24C17_X05_A4;1;R24C17_Q2;;1;R24C17_X01;R24C17_Q2_X01;1;R24C17_A0;R24C17_X01_A0;1",
            "hdlname": "control_inst operator_ready",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:18.11-18.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.operator_ready_DFFCE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3878835 ] ,
          "attributes": {
            "ROUTING": "R24C17_X06;R24C17_N271_X06;1;R24C17_A5;R24C17_X06_A5;1;R25C16_F6;;1;R25C16_E13;R25C16_F6_E130;1;R25C17_N27;R25C17_E131_N270;1;R24C17_A2;R24C17_N271_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.operator_ready_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878834 ] ,
          "attributes": {
            "ROUTING": "R24C17_F6;;1;R24C17_X07;R24C17_F6_X07;1;R24C17_LSR1;R24C17_X07_LSR1;1"
          }
        },
        "control_inst.key_value_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878830 ] ,
          "attributes": {
            "ROUTING": "R25C16_F1;;1;R25C16_I1MUX0;R25C16_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.key_value_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878829 ] ,
          "attributes": {
            "ROUTING": "R25C16_F0;;1;R25C16_I0MUX0;R25C16_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.key_value_LUT2_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878824 ] ,
          "attributes": {
            "ROUTING": "R26C15_X04;R26C15_F7_X04;1;R26C15_C3;R26C15_X04_C3;1;R26C15_F7;;1;R26C15_SN20;R26C15_F7_SN20;1;R25C15_E22;R25C15_N121_E220;1;R25C16_D5;R25C16_E221_D5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT3_F_I0_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3878821 ] ,
          "attributes": {
            "ROUTING": "R26C16_F3;;1;R26C16_SN10;R26C16_F3_SN10;1;R25C16_C5;R25C16_N111_C5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878819 ] ,
          "attributes": {
            "ROUTING": "R26C15_F3;;1;R26C15_EW20;R26C15_F3_EW20;1;R26C16_C2;R26C16_E121_C2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878818 ] ,
          "attributes": {
            "ROUTING": "R26C16_X04;R26C16_F7_X04;1;R26C16_C3;R26C16_X04_C3;1;R26C16_F7;;1;R26C16_A2;R26C16_F7_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878813 ] ,
          "attributes": {
            "ROUTING": "R24C15_E13;R24C15_F0_E130;1;R24C16_S27;R24C16_E131_S270;1;R25C16_X06;R25C16_S271_X06;1;R25C16_SEL0;R25C16_X06_SEL0;1;R26C15_E20;R26C15_S202_E200;1;R26C16_X05;R26C16_E201_X05;1;R26C16_A3;R26C16_X05_A3;1;R26C15_X01;R26C15_S202_X01;1;R26C15_C2;R26C15_X01_C2;1;R24C15_F0;;1;R26C15_X05;R26C15_S202_X05;1;R26C15_A3;R26C15_X05_A3;1;R24C15_S20;R24C15_F0_S200;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT2_F_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878811 ] ,
          "attributes": {
            "ROUTING": "R26C15_X03;R26C15_F6_X03;1;R26C15_B2;R26C15_X03_B2;1;R26C15_F6;;1;R26C15_X07;R26C15_F6_X07;1;R26C15_B7;R26C15_X07_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT2_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878809 ] ,
          "attributes": {
            "ROUTING": "R26C15_EW10;R26C15_F2_EW10;1;R26C16_A5;R26C16_E111_A5;1;R26C15_D3;R26C15_F2_D3;1;R26C15_F2;;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_pressed_prev_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3878806 ] ,
          "attributes": {
            "ROUTING": "R24C17_C4;R24C17_E121_C4;1;R24C16_E21;R24C16_F1_E210;1;R24C17_CE1;R24C17_E211_CE1;1;R24C16_E13;R24C16_F1_E130;1;R24C17_B5;R24C17_E131_B5;1;R24C16_F1;;1;R24C16_EW20;R24C16_F1_EW20;1;R24C17_C0;R24C17_E121_C0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_pressed_prev": {
          "hide_name": 0,
          "bits": [ 3878802 ] ,
          "attributes": {
            "ROUTING": "R24C16_Q4;;1;R24C16_S10;R24C16_Q4_S100;1;R24C16_B1;R24C16_S100_B1;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:15.11-15.27",
            "hdlname": "control_inst key_pressed_prev"
          }
        },
        "control_inst.key_pressed_prev_DFFC_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878801 ] ,
          "attributes": {
            "ROUTING": "R24C16_F2;;1;R24C16_X05;R24C16_F2_X05;1;R24C16_LSR2;R24C16_X05_LSR2;1"
          }
        },
        "debouncer_loop[1].debounce_inst.clean_signal_LUT2_I0_F_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 3878799 ] ,
          "attributes": {
            "ROUTING": "R24C16_A1;R24C16_E111_A1;1;R26C15_CE2;R26C15_S211_CE2;1;R24C15_SN10;R24C15_F6_SN10;1;R25C15_S21;R25C15_S111_S210;1;R26C15_CE0;R26C15_S211_CE0;1;R24C15_S26;R24C15_F6_S260;1;R25C15_X05;R25C15_S261_X05;1;R25C15_CE1;R25C15_X05_CE1;1;R24C14_S21;R24C14_W111_S210;1;R25C14_CE2;R25C14_S211_CE2;1;R24C15_F6;;1;R24C15_EW10;R24C15_F6_EW10;1;R24C16_A4;R24C16_E111_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.catodo_o_LUT4_F_I0_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 3883168 ] ,
          "attributes": {
            "ROUTING": "R17C27_F4;;1;R17C27_I0MUX4;R17C27_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883114 ] ,
          "attributes": {
            "ROUTING": "R16C28_OF2;;1;R16C28_I0MUX1;R16C28_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_9_COUT[11]": {
          "hide_name": 0,
          "bits": [ 3878792 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "11 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878787 ] ,
          "attributes": {
            "ROUTING": "R23C20_F4;;1;R23C20_N24;R23C20_F4_N240;1;R21C20_N25;R21C20_N242_N250;1;R20C20_W25;R20C20_N251_W250;1;R20C19_A2;R20C19_W251_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3878782 ] ,
          "attributes": {
            "ROUTING": "R22C19_F5;;1;R22C19_N25;R22C19_F5_N250;1;R20C19_A3;R20C19_N252_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_9_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878780 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "11 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_6_I0_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878775 ] ,
          "attributes": {
            "ROUTING": "R22C19_A1;R22C19_W131_A1;1;R22C20_F3;;1;R22C20_W13;R22C20_F3_W130;1;R22C19_A6;R22C19_W131_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3878773 ] ,
          "attributes": {
            "ROUTING": "R22C19_F1;;1;R22C19_SN10;R22C19_F1_SN10;1;R21C19_N21;R21C19_N111_N210;1;R20C19_A4;R20C19_N211_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_9_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878771 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "11 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_9_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878768 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "11 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_9_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878765 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "11 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_9_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878762 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "11 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_9_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878759 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "11 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878754 ] ,
          "attributes": {
            "ROUTING": "R21C22_X04;R21C22_F7_X04;1;R21C22_B3;R21C22_X04_B3;1;R21C22_F7;;1;R21C22_EW10;R21C22_F7_EW10;1;R21C21_B2;R21C21_W111_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F[11]": {
          "hide_name": 0,
          "bits": [ 3878750 ] ,
          "attributes": {
            "ROUTING": "R22C26_OF2;;1;R22C26_W22;R22C26_OF2_W220;1;R22C24_N22;R22C24_W222_N220;1;R20C24_W22;R20C24_N222_W220;1;R20C22_W23;R20C22_W222_W230;1;R20C21_X02;R20C21_W231_X02;1;R20C21_A0;R20C21_X02_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878749 ] ,
          "attributes": {
            "ROUTING": "R22C26_F3;;1;R22C26_I1MUX2;R22C26_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878748 ] ,
          "attributes": {
            "ROUTING": "R22C26_F2;;1;R22C26_I0MUX2;R22C26_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 3878745 ] ,
          "attributes": {
            "ROUTING": "R22C19_F7;;1;R22C19_N27;R22C19_F7_N270;1;R20C19_X06;R20C19_N272_X06;1;R20C19_A5;R20C19_X06_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F[6]": {
          "hide_name": 0,
          "bits": [ 3878743 ] ,
          "attributes": {
            "ROUTING": "R21C20_F1;;1;R21C20_SN10;R21C20_F1_SN10;1;R20C20_A1;R20C20_N111_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F[7]": {
          "hide_name": 0,
          "bits": [ 3878741 ] ,
          "attributes": {
            "ROUTING": "R20C22_F1;;1;R20C22_W21;R20C22_F1_W210;1;R20C20_X02;R20C20_W212_X02;1;R20C20_A2;R20C20_X02_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F[5]": {
          "hide_name": 0,
          "bits": [ 3878737 ] ,
          "attributes": {
            "ROUTING": "R21C20_F7;;1;R21C20_N27;R21C20_F7_N270;1;R20C20_A0;R20C20_N271_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_F[10]": {
          "hide_name": 0,
          "bits": [ 3878734 ] ,
          "attributes": {
            "ROUTING": "R21C25_F1;;1;R21C25_W21;R21C25_F1_W210;1;R21C23_W21;R21C23_W212_W210;1;R21C21_N21;R21C21_W212_N210;1;R20C21_B0;R20C21_N211_B0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_6_I0_LUT2_F_I0_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878732 ] ,
          "attributes": {
            "ROUTING": "R22C19_X03;R22C19_F6_X03;1;R22C19_A7;R22C19_X03_A7;1;R22C19_F6;;1;R22C19_N13;R22C19_F6_N130;1;R22C19_A2;R22C19_N130_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 3878731 ] ,
          "attributes": {
            "ROUTING": "R22C19_F2;;1;R22C19_E13;R22C19_F2_E130;1;R22C20_N27;R22C20_E131_N270;1;R20C20_X04;R20C20_N272_X04;1;R20C20_B0;R20C20_X04_B0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878729 ] ,
          "attributes": {
            "ROUTING": "R21C20_B1;R21C20_W111_B1;1;R21C21_F2;;1;R21C21_EW10;R21C21_F2_EW10;1;R21C20_B3;R21C20_W111_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_F[6]": {
          "hide_name": 0,
          "bits": [ 3878728 ] ,
          "attributes": {
            "ROUTING": "R21C20_F3;;1;R21C20_N23;R21C20_F3_N230;1;R20C20_B2;R20C20_N231_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_F_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878726 ] ,
          "attributes": {
            "ROUTING": "R21C22_N23;R21C22_F3_N230;1;R20C22_A7;R20C22_N231_A7;1;R21C22_F3;;1;R21C22_SN10;R21C22_F3_SN10;1;R20C22_A1;R20C22_N111_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878722 ] ,
          "attributes": {
            "ROUTING": "R22C20_N25;R22C20_F5_N250;1;R21C20_A0;R21C20_N251_A0;1;R22C20_F5;;1;R22C20_SN20;R22C20_F5_SN20;1;R21C20_A7;R21C20_N121_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_F[5]": {
          "hide_name": 0,
          "bits": [ 3878721 ] ,
          "attributes": {
            "ROUTING": "R21C20_F0;;1;R21C20_N13;R21C20_F0_N130;1;R20C20_B1;R20C20_N131_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878719 ] ,
          "attributes": {
            "ROUTING": "R21C20_X05;R21C20_F2_X05;1;R21C20_A3;R21C20_X05_A3;1;R21C20_F2;;1;R21C20_X01;R21C20_F2_X01;1;R21C20_A1;R21C20_X01_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878716 ] ,
          "attributes": {
            "ROUTING": "R22C20_N10;R22C20_F6_N100;1;R21C20_B7;R21C20_N101_B7;1;R22C20_F6;;1;R22C20_SN10;R22C20_F6_SN10;1;R21C20_A2;R21C20_N111_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878713 ] ,
          "attributes": {
            "ROUTING": "R21C20_B0;R21C20_N231_B0;1;R21C20_B2;R21C20_N231_B2;1;R21C20_X08;R21C20_N231_X08;1;R22C21_F3;;1;R22C20_N23;R22C20_W131_N230;1;R22C21_W13;R22C21_F3_W130;1;R21C20_C7;R21C20_X08_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878710 ] ,
          "attributes": {
            "ROUTING": "R22C21_SN10;R22C21_F2_SN10;1;R21C21_A2;R21C21_N111_A2;1;R22C21_F2;;1;R22C21_N13;R22C21_F2_N130;1;R21C21_E27;R21C21_N131_E270;1;R21C22_A3;R21C22_E271_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878706 ] ,
          "attributes": {
            "ROUTING": "R23C22_F1;;1;R23C22_S10;R23C22_F1_S100;1;R23C22_D4;R23C22_S100_D4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_F_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878700 ] ,
          "attributes": {
            "ROUTING": "R20C22_B1;R20C22_X07_B1;1;R20C22_F6;;1;R20C22_X07;R20C22_F6_X07;1;R20C22_B7;R20C22_X07_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878698 ] ,
          "attributes": {
            "ROUTING": "R20C23_X05;R20C23_F0_X05;1;R20C23_A3;R20C23_X05_A3;1;R20C23_F0;;1;R20C23_X01;R20C23_F0_X01;1;R20C23_A1;R20C23_X01_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3878696 ] ,
          "attributes": {
            "ROUTING": "R21C22_X05;R21C22_F0_X05;1;R21C22_C7;R21C22_X05_C7;1;R21C22_F0;;1;R21C22_X01;R21C22_F0_X01;1;R21C22_C2;R21C22_X01_C2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3878695 ] ,
          "attributes": {
            "ROUTING": "R22C22_N10;R22C22_F4_N100;1;R21C22_B7;R21C22_N101_B7;1;R22C22_F4;;1;R22C22_N13;R22C22_F4_N130;1;R21C22_B2;R21C22_N131_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3878694 ] ,
          "attributes": {
            "ROUTING": "R22C22_SN10;R22C22_F3_SN10;1;R21C22_A2;R21C22_N111_A2;1;R22C22_F3;;1;R22C22_N23;R22C22_F3_N230;1;R21C22_A7;R21C22_N231_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878693 ] ,
          "attributes": {
            "ROUTING": "R21C22_SN20;R21C22_F2_SN20;1;R20C22_A6;R20C22_N121_A6;1;R21C22_F2;;1;R21C22_N13;R21C22_F2_N130;1;R20C22_E27;R20C22_N131_E270;1;R20C23_A0;R20C23_E271_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878691 ] ,
          "attributes": {
            "ROUTING": "R21C23_N25;R21C23_F5_N250;1;R20C23_X04;R20C23_N251_X04;1;R20C23_B0;R20C23_X04_B0;1;R21C23_F5;;1;R21C23_W13;R21C23_F5_W130;1;R21C22_N27;R21C22_W131_N270;1;R20C22_B6;R20C22_N271_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878689 ] ,
          "attributes": {
            "ROUTING": "R20C23_C0;R20C23_N121_C0;1;R21C23_F6;;1;R21C23_SN20;R21C23_F6_SN20;1;R20C23_W26;R20C23_N121_W260;1;R20C22_C6;R20C22_W261_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_I3[3]": {
          "hide_name": 0,
          "bits": [ 3878687 ] ,
          "attributes": {
            "ROUTING": "R22C23_F3;;1;R22C23_X02;R22C23_F3_X02;1;R22C23_D6;R22C23_X02_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878686 ] ,
          "attributes": {
            "ROUTING": "R21C23_W26;R21C23_N261_W260;1;R21C22_C0;R21C22_W261_C0;1;R22C23_F6;;1;R22C23_N26;R22C23_F6_N260;1;R21C23_X03;R21C23_N261_X03;1;R21C23_A6;R21C23_X03_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878680 ] ,
          "attributes": {
            "ROUTING": "R21C24_N10;R21C24_F4_N100;1;R20C24_B4;R20C24_N101_B4;1;R21C24_F4;;1;R21C24_SN10;R21C24_F4_SN10;1;R20C24_A0;R20C24_N111_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878678 ] ,
          "attributes": {
            "ROUTING": "R20C23_B3;R20C23_N131_B3;1;R20C23_B1;R20C23_N131_B1;1;R21C23_N13;R21C23_F7_N130;1;R21C23_F7;;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878676 ] ,
          "attributes": {
            "ROUTING": "R21C24_N13;R21C24_F5_N130;1;R20C24_B0;R20C24_N131_B0;1;R21C24_F5;;1;R21C24_SN20;R21C24_F5_SN20;1;R20C24_A4;R20C24_N121_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878672 ] ,
          "attributes": {
            "ROUTING": "R23C24_F3;;1;R23C24_I1MUX2;R23C24_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878671 ] ,
          "attributes": {
            "ROUTING": "R23C24_F2;;1;R23C24_I0MUX2;R23C24_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3878668 ] ,
          "attributes": {
            "ROUTING": "R25C22_F0;;1;R25C22_EW20;R25C22_F0_EW20;1;R25C23_N22;R25C23_E121_N220;1;R24C23_D2;R24C23_N221_D2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878657 ] ,
          "attributes": {
            "ROUTING": "R25C25_F6;;1;R25C25_C5;R25C25_F6_C5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_I3[3]": {
          "hide_name": 0,
          "bits": [ 3878655 ] ,
          "attributes": {
            "ROUTING": "R25C25_F7;;1;R25C25_W13;R25C25_F7_W130;1;R25C25_D2;R25C25_W130_D2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878652 ] ,
          "attributes": {
            "ROUTING": "R25C24_E22;R25C24_E121_E220;1;R25C25_X05;R25C25_E221_X05;1;R25C25_A2;R25C25_X05_A2;1;R25C23_F1;;1;R25C23_EW20;R25C23_F1_EW20;1;R25C24_C0;R25C24_E121_C0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878650 ] ,
          "attributes": {
            "ROUTING": "R25C25_E27;R25C25_E131_E270;1;R25C26_X08;R25C26_E271_X08;1;R25C26_B6;R25C26_X08_B6;1;R25C24_F0;;1;R25C24_E13;R25C24_F0_E130;1;R25C25_B1;R25C25_E131_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878647 ] ,
          "attributes": {
            "ROUTING": "R25C25_E26;R25C25_E121_E260;1;R25C26_C6;R25C26_E261_C6;1;R25C24_F7;;1;R25C24_EW20;R25C24_F7_EW20;1;R25C25_C1;R25C25_E121_C1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3[3]": {
          "hide_name": 0,
          "bits": [ 3878644 ] ,
          "attributes": {
            "ROUTING": "R25C23_F0;;1;R25C23_E20;R25C23_F0_E200;1;R25C24_D4;R25C24_E201_D4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878643 ] ,
          "attributes": {
            "ROUTING": "R25C25_E21;R25C25_E111_E210;1;R25C26_X06;R25C26_E211_X06;1;R25C26_A6;R25C26_X06_A6;1;R25C24_F4;;1;R25C24_EW10;R25C24_F4_EW10;1;R25C25_A1;R25C25_E111_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878637 ] ,
          "attributes": {
            "ROUTING": "R25C24_A4;R25C24_F5_A4;1;R25C24_F5;;1;R25C24_E10;R25C24_F5_E100;1;R25C25_N24;R25C25_E101_N240;1;R24C25_C2;R24C25_N241_C2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_I3[3]": {
          "hide_name": 0,
          "bits": [ 3878634 ] ,
          "attributes": {
            "ROUTING": "R25C23_F7;;1;R25C23_E10;R25C23_F7_E100;1;R25C24_D1;R25C24_E101_D1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878628 ] ,
          "attributes": {
            "ROUTING": "R25C23_EW10;R25C23_F6_EW10;1;R25C24_A1;R25C24_E111_A1;1;R25C23_F6;;1;R25C23_N26;R25C23_F6_N260;1;R23C23_N26;R23C23_N262_N260;1;R22C23_E26;R22C23_N261_E260;1;R22C24_C5;R22C24_E261_C5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3878624 ] ,
          "attributes": {
            "ROUTING": "R21C23_X06;R21C23_F1_X06;1;R21C23_A7;R21C23_X06_A7;1;R21C23_F1;;1;R21C23_EW10;R21C23_F1_EW10;1;R21C24_A5;R21C24_E111_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3878622 ] ,
          "attributes": {
            "ROUTING": "R21C24_X08;R21C24_F7_X08;1;R21C24_B5;R21C24_X08_B5;1;R21C24_F7;;1;R21C24_EW10;R21C24_F7_EW10;1;R21C23_B7;R21C23_W111_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878618 ] ,
          "attributes": {
            "ROUTING": "R21C23_X01;R21C23_N202_X01;1;R21C23_B5;R21C23_X01_B5;1;R23C23_OF0;;1;R23C23_N20;R23C23_OF0_N200;1;R21C23_X07;R21C23_N202_X07;1;R21C23_B1;R21C23_X07_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878617 ] ,
          "attributes": {
            "ROUTING": "R23C23_F1;;1;R23C23_I1MUX0;R23C23_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878616 ] ,
          "attributes": {
            "ROUTING": "R23C23_F0;;1;R23C23_I0MUX0;R23C23_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878614 ] ,
          "attributes": {
            "ROUTING": "R22C23_SN10;R22C23_F0_SN10;1;R21C23_A1;R21C23_N111_A1;1;R22C23_F0;;1;R22C23_SN20;R22C23_F0_SN20;1;R21C23_A5;R21C23_N121_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3878612 ] ,
          "attributes": {
            "ROUTING": "R21C23_N10;R21C23_F0_N100;1;R21C23_C5;R21C23_N100_C5;1;R21C23_F0;;1;R21C23_E10;R21C23_F0_E100;1;R21C23_C1;R21C23_E100_C1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3878610 ] ,
          "attributes": {
            "ROUTING": "R21C23_X05;R21C23_F2_X05;1;R21C23_C7;R21C23_X05_C7;1;R21C23_F2;;1;R21C23_EW20;R21C23_F2_EW20;1;R21C24_C5;R21C24_E121_C5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3[3]": {
          "hide_name": 0,
          "bits": [ 3878608 ] ,
          "attributes": {
            "ROUTING": "R23C23_F7;;1;R23C23_N10;R23C23_F7_N100;1;R22C23_D1;R22C23_N101_D1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878607 ] ,
          "attributes": {
            "ROUTING": "R21C23_C2;R21C23_X02_C2;1;R22C23_F1;;1;R22C23_N21;R22C23_F1_N210;1;R21C23_X02;R21C23_N211_X02;1;R21C23_C0;R21C23_X02_C0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 3878603 ] ,
          "attributes": {
            "ROUTING": "R23C24_SEL2;R23C24_E262_SEL2;1;R25C22_N26;R25C22_F6_N260;1;R23C22_E26;R23C22_N262_E260;1;R23C23_SEL0;R23C23_E261_SEL0;1;R25C22_F6;;1;R25C22_N13;R25C22_F6_N130;1;R24C22_E27;R24C22_N131_E270;1;R24C23_A2;R24C23_E271_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878597 ] ,
          "attributes": {
            "ROUTING": "R22C24_B3;R22C24_X01_B3;1;R22C24_X01;R22C24_N222_X01;1;R22C24_C2;R22C24_X01_C2;1;R24C24_N22;R24C24_E121_N220;1;R24C23_EW20;R24C23_F2_EW20;1;R24C23_F2;;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878596 ] ,
          "attributes": {
            "ROUTING": "R22C24_C3;R22C24_X04_C3;1;R22C24_B2;R22C24_X04_B2;1;R22C24_X04;R22C24_F5_X04;1;R22C24_F5;;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878595 ] ,
          "attributes": {
            "ROUTING": "R22C24_A3;R22C24_X07_A3;1;R22C24_F4;;1;R22C24_X07;R22C24_F4_X07;1;R22C24_A2;R22C24_X07_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878593 ] ,
          "attributes": {
            "ROUTING": "R24C25_X05;R24C25_F2_X05;1;R24C25_C7;R24C25_X05_C7;1;R24C25_F2;;1;R24C25_X01;R24C25_F2_X01;1;R24C25_B5;R24C25_X01_B5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878592 ] ,
          "attributes": {
            "ROUTING": "R25C24_SN20;R25C24_F1_SN20;1;R24C24_E26;R24C24_N121_E260;1;R24C25_C5;R24C25_E261_C5;1;R25C24_F1;;1;R25C24_N13;R25C24_F1_N130;1;R24C24_E23;R24C24_N131_E230;1;R24C25_B7;R24C25_E231_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878591 ] ,
          "attributes": {
            "ROUTING": "R24C25_A7;R24C25_X06_A7;1;R24C25_F3;;1;R24C25_X06;R24C25_F3_X06;1;R24C25_A5;R24C25_X06_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_F_LUT3_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878589 ] ,
          "attributes": {
            "ROUTING": "R24C25_N27;R24C25_F7_N270;1;R22C25_X06;R22C25_N272_X06;1;R22C25_C7;R22C25_X06_C7;1;R22C25_B3;R22C25_N211_B3;1;R24C25_SN10;R24C25_F7_SN10;1;R23C25_N21;R23C25_N111_N210;1;R24C25_F7;;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_F_LUT3_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878588 ] ,
          "attributes": {
            "ROUTING": "R22C24_E13;R22C24_F2_E130;1;R22C25_B7;R22C25_E131_B7;1;R22C24_F2;;1;R22C24_EW20;R22C24_F2_EW20;1;R22C25_C3;R22C25_E121_C3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_F_LUT3_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878587 ] ,
          "attributes": {
            "ROUTING": "R22C25_A7;R22C25_F5_A7;1;R22C25_F5;;1;R22C25_A3;R22C25_F5_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878585 ] ,
          "attributes": {
            "ROUTING": "R22C24_N10;R22C24_F3_N100;1;R21C24_B7;R21C24_N101_B7;1;R22C24_F3;;1;R22C24_N23;R22C24_F3_N230;1;R21C24_B0;R21C24_N231_B0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878584 ] ,
          "attributes": {
            "ROUTING": "R21C24_A0;R21C24_X03_A0;1;R21C24_A7;R21C24_X03_A7;1;R23C24_N22;R23C24_OF2_N220;1;R21C24_X03;R21C24_N222_X03;1;R23C24_OF2;;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878581 ] ,
          "attributes": {
            "ROUTING": "R22C26_A2;R22C26_E111_A2;1;R22C26_A4;R22C26_E111_A4;1;R22C25_F3;;1;R22C25_EW10;R22C25_F3_EW10;1;R22C26_A3;R22C26_E111_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878580 ] ,
          "attributes": {
            "ROUTING": "R21C25_B1;R21C25_W231_B1;1;R21C25_B5;R21C25_W231_B5;1;R22C26_N13;R22C26_F4_N130;1;R21C26_W23;R21C26_N131_W230;1;R22C26_F4;;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3878578 ] ,
          "attributes": {
            "ROUTING": "R21C24_X01;R21C24_F0_X01;1;R21C24_B4;R21C24_X01_B4;1;R21C24_F0;;1;R21C24_EW20;R21C24_F0_EW20;1;R21C25_C7;R21C25_E121_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3878577 ] ,
          "attributes": {
            "ROUTING": "R21C24_E21;R21C24_F1_E210;1;R21C25_B7;R21C25_E211_B7;1;R21C24_F1;;1;R21C24_X06;R21C24_F1_X06;1;R21C24_C4;R21C24_X06_C4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3878576 ] ,
          "attributes": {
            "ROUTING": "R22C25_SN10;R22C25_F7_SN10;1;R21C25_W25;R21C25_N111_W250;1;R21C24_A4;R21C24_W251_A4;1;R21C25_A7;R21C25_N121_A7;1;R22C25_SN20;R22C25_F7_SN20;1;R22C25_F7;;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878575 ] ,
          "attributes": {
            "ROUTING": "R21C25_A1;R21C25_F7_A1;1;R21C25_F7;;1;R21C25_A5;R21C25_F7_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878573 ] ,
          "attributes": {
            "ROUTING": "R21C25_E10;R21C25_F0_E100;1;R21C25_C1;R21C25_E100_C1;1;R21C25_F0;;1;R21C25_X05;R21C25_F0_X05;1;R21C25_C5;R21C25_X05_C5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878571 ] ,
          "attributes": {
            "ROUTING": "R21C24_E10;R21C24_F2_E100;1;R21C24_C0;R21C24_E100_C0;1;R21C24_F2;;1;R21C24_E22;R21C24_F2_E220;1;R21C24_C7;R21C24_E220_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878569 ] ,
          "attributes": {
            "ROUTING": "R21C24_C1;R21C24_F6_C1;1;R21C24_F6;;1;R21C24_E26;R21C24_F6_E260;1;R21C25_X03;R21C25_E261_X03;1;R21C25_A0;R21C25_X03_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 3878567 ] ,
          "attributes": {
            "ROUTING": "R24C23_F7;;1;R24C23_E10;R24C23_F7_E100;1;R24C24_D0;R24C24_E101_D0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_1_I2[0]": {
          "hide_name": 0,
          "bits": [ 3878566 ] ,
          "attributes": {
            "ROUTING": "R24C24_N26;R24C24_F6_N260;1;R22C24_X05;R22C24_N262_X05;1;R22C24_C4;R22C24_X05_C4;1;R24C24_X03;R24C24_F6_X03;1;R24C24_A0;R24C24_X03_A0;1;R24C24_F6;;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3878563 ] ,
          "attributes": {
            "ROUTING": "R24C26_D0;R24C26_N101_D0;1;R25C26_F6;;1;R25C26_N10;R25C26_F6_N100;1;R24C26_D1;R24C26_N101_D1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 3878561 ] ,
          "attributes": {
            "ROUTING": "R24C26_OF0;;1;R24C26_SN10;R24C26_OF0_SN10;1;R23C26_N25;R23C26_N111_N250;1;R22C26_X06;R22C26_N251_X06;1;R22C26_SEL2;R22C26_X06_SEL2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878560 ] ,
          "attributes": {
            "ROUTING": "R24C26_F1;;1;R24C26_I1MUX0;R24C26_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878559 ] ,
          "attributes": {
            "ROUTING": "R24C26_F0;;1;R24C26_I0MUX0;R24C26_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3878557 ] ,
          "attributes": {
            "ROUTING": "R22C26_D2;R22C26_W130_D2;1;R22C26_D3;R22C26_W130_D3;1;R22C26_W13;R22C26_F1_W130;1;R22C26_F1;;1;R22C26_X02;R22C26_F1_X02;1;R22C26_D4;R22C26_X02_D4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878555 ] ,
          "attributes": {
            "ROUTING": "R24C26_B0;R24C26_E231_B0;1;R24C25_E23;R24C25_N131_E230;1;R24C26_B1;R24C26_E231_B1;1;R25C25_F1;;1;R25C25_N13;R25C25_F1_N130;1;R24C25_B0;R24C25_N131_B0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878554 ] ,
          "attributes": {
            "ROUTING": "R24C26_A0;R24C26_E251_A0;1;R24C26_A1;R24C26_E251_A1;1;R24C25_E25;R24C25_F5_E250;1;R24C25_F5;;1;R24C25_A0;R24C25_F5_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878553 ] ,
          "attributes": {
            "ROUTING": "R22C26_B3;R22C26_X03_B3;1;R22C26_B2;R22C26_X03_B2;1;R24C25_F0;;1;R24C25_EW20;R24C25_F0_EW20;1;R24C26_N22;R24C26_E121_N220;1;R22C26_X03;R22C26_N222_X03;1;R22C26_B4;R22C26_X03_B4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878551 ] ,
          "attributes": {
            "ROUTING": "R24C24_E20;R24C24_F0_E200;1;R24C26_N20;R24C26_E202_N200;1;R22C26_C5;R22C26_N202_C5;1;R24C24_F0;;1;R24C25_N25;R24C25_E111_N250;1;R24C24_EW10;R24C24_F0_EW10;1;R22C25_B5;R22C25_N252_B5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878550 ] ,
          "attributes": {
            "ROUTING": "R22C26_C3;R22C26_X04_C3;1;R22C26_X04;R22C26_F5_X04;1;R22C26_C2;R22C26_X04_C2;1;R22C26_F5;;1;R22C26_X08;R22C26_F5_X08;1;R22C26_C4;R22C26_X08_C4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_I3_MUX2_LUT5_O_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3878545 ] ,
          "attributes": {
            "ROUTING": "R23C21_E10;R23C21_F2_E100;1;R23C21_C1;R23C21_E100_C1;1;R23C21_F2;;1;R23C21_S10;R23C21_F2_S100;1;R23C21_B0;R23C21_S100_B0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878543 ] ,
          "attributes": {
            "ROUTING": "R23C21_F1;;1;R23C21_I1MUX0;R23C21_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878542 ] ,
          "attributes": {
            "ROUTING": "R23C21_F0;;1;R23C21_I0MUX0;R23C21_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_I3[3]": {
          "hide_name": 0,
          "bits": [ 3878540 ] ,
          "attributes": {
            "ROUTING": "R23C21_OF0;;1;R23C21_S20;R23C21_OF0_S200;1;R25C21_E20;R25C21_S202_E200;1;R25C23_N20;R25C23_E202_N200;1;R24C23_E20;R24C23_N201_E200;1;R24C25_D4;R24C25_E202_D4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 3878539 ] ,
          "attributes": {
            "ROUTING": "R24C25_F4;;1;R24C25_E24;R24C25_F4_E240;1;R24C26_X07;R24C26_E241_X07;1;R24C26_SEL0;R24C26_X07_SEL0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3878536 ] ,
          "attributes": {
            "ROUTING": "R24C24_F1;;1;R24C24_W13;R24C24_F1_W130;1;R24C24_D2;R24C24_W130_D2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 3878535 ] ,
          "attributes": {
            "ROUTING": "R24C24_A2;R24C24_F7_A2;1;R24C24_F7;;1;R24C24_EW20;R24C24_F7_EW20;1;R24C25_C3;R24C25_E121_C3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878532 ] ,
          "attributes": {
            "ROUTING": "R24C25_B4;R24C25_E131_B4;1;R24C24_F2;;1;R24C24_E13;R24C24_F2_E130;1;R24C25_B1;R24C25_E131_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878530 ] ,
          "attributes": {
            "ROUTING": "R24C26_C1;R24C26_X02_C1;1;R24C25_X02;R24C25_F1_X02;1;R24C25_C0;R24C25_X02_C0;1;R24C26_C0;R24C26_X02_C0;1;R24C25_F1;;1;R24C25_E21;R24C25_F1_E210;1;R24C26_X02;R24C26_E211_X02;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3878526 ] ,
          "attributes": {
            "ROUTING": "R25C26_D0;R25C26_E101_D0;1;R25C25_F5;;1;R25C25_E10;R25C25_F5_E100;1;R25C26_D1;R25C26_E101_D1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878525 ] ,
          "attributes": {
            "ROUTING": "R25C26_C0;R25C26_E121_C0;1;R25C25_F2;;1;R25C25_EW20;R25C25_F2_EW20;1;R25C26_C1;R25C26_E121_C1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I2_F_LUT3_F_I0_LUT3_F_I0_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 3878523 ] ,
          "attributes": {
            "ROUTING": "R25C25_F4;;1;R25C25_E24;R25C25_F4_E240;1;R25C26_X07;R25C26_E241_X07;1;R25C26_SEL0;R25C26_X07_SEL0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878522 ] ,
          "attributes": {
            "ROUTING": "R25C26_F1;;1;R25C26_I1MUX0;R25C26_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878521 ] ,
          "attributes": {
            "ROUTING": "R25C26_F0;;1;R25C26_I0MUX0;R25C26_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878519 ] ,
          "attributes": {
            "ROUTING": "R25C26_OF0;;1;R25C26_E20;R25C26_OF0_E200;1;R25C26_A2;R25C26_E200_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3878518 ] ,
          "attributes": {
            "ROUTING": "R25C26_F2;;1;R25C26_D6;R25C26_F2_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3878515 ] ,
          "attributes": {
            "ROUTING": "R25C25_F3;;1;R25C25_W10;R25C25_F3_W100;1;R25C25_D0;R25C25_W100_D0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 3878514 ] ,
          "attributes": {
            "ROUTING": "R25C24_E26;R25C24_F6_E260;1;R25C25_X03;R25C25_E261_X03;1;R25C25_A0;R25C25_X03_A0;1;R25C24_F6;;1;R25C24_C7;R25C24_F6_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878512 ] ,
          "attributes": {
            "ROUTING": "R25C25_F0;;1;R25C25_E20;R25C25_F0_E200;1;R25C26_X01;R25C26_E201_X01;1;R25C26_C2;R25C26_X01_C2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878509 ] ,
          "attributes": {
            "ROUTING": "R23C26_F7;;1;R23C26_N10;R23C26_F7_N100;1;R23C26_C4;R23C26_N100_C4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3878508 ] ,
          "attributes": {
            "ROUTING": "R23C26_F4;;1;R23C26_S24;R23C26_F4_S240;1;R25C26_X03;R25C26_S242_X03;1;R25C26_D2;R25C26_X03_D2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3[3]": {
          "hide_name": 0,
          "bits": [ 3878506 ] ,
          "attributes": {
            "ROUTING": "R23C26_F1;;1;R23C26_X02;R23C26_F1_X02;1;R23C26_D5;R23C26_X02_D5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878505 ] ,
          "attributes": {
            "ROUTING": "R23C26_F5;;1;R23C26_S25;R23C26_F5_S250;1;R25C26_X04;R25C26_S252_X04;1;R25C26_B2;R25C26_X04_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878502 ] ,
          "attributes": {
            "ROUTING": "R23C25_E24;R23C25_F4_E240;1;R23C26_X07;R23C26_E241_X07;1;R23C26_A5;R23C26_X07_A5;1;R23C25_F4;;1;R23C25_C6;R23C25_F4_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878500 ] ,
          "attributes": {
            "ROUTING": "R23C25_S10;R23C25_F6_S100;1;R24C25_C1;R24C25_S101_C1;1;R24C25_C4;R24C25_S220_C4;1;R23C25_F6;;1;R23C25_SN20;R23C25_F6_SN20;1;R24C25_S22;R24C25_S121_S220;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3[3]": {
          "hide_name": 0,
          "bits": [ 3878497 ] ,
          "attributes": {
            "ROUTING": "R23C25_F7;;1;R23C25_X08;R23C25_F7_X08;1;R23C25_D2;R23C25_X08_D2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878496 ] ,
          "attributes": {
            "ROUTING": "R23C25_S22;R23C25_F2_S220;1;R24C25_X07;R24C25_S221_X07;1;R24C25_A4;R24C25_X07_A4;1;R23C25_F2;;1;R23C25_S13;R23C25_F2_S130;1;R24C25_A1;R24C25_S131_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878492 ] ,
          "attributes": {
            "ROUTING": "R23C25_N10;R23C25_F3_N100;1;R23C25_C5;R23C25_N100_C5;1;R23C25_F3;;1;R23C25_X02;R23C25_F3_X02;1;R23C25_A2;R23C25_X02_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878490 ] ,
          "attributes": {
            "ROUTING": "R23C25_SN10;R23C25_F5_SN10;1;R22C25_C5;R22C25_N111_C5;1;R22C25_E23;R22C25_N131_E230;1;R22C26_B5;R22C26_E231_B5;1;R23C25_F5;;1;R23C25_N13;R23C25_F5_N130;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878488 ] ,
          "attributes": {
            "ROUTING": "R22C25_X05;R22C25_F2_X05;1;R22C25_A5;R22C25_X05_A5;1;R22C25_F2;;1;R22C25_E22;R22C25_F2_E220;1;R22C26_X05;R22C26_E221_X05;1;R22C26_A5;R22C26_X05_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3878485 ] ,
          "attributes": {
            "ROUTING": "R22C25_F4;;1;R22C25_X03;R22C25_F4_X03;1;R22C25_D2;R22C25_X03_D2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3878483 ] ,
          "attributes": {
            "ROUTING": "R21C23_D2;R21C23_X08_D2;1;R22C25_A4;R22C25_X07_A4;1;R22C25_X07;R22C25_F6_X07;1;R22C25_N13;R22C25_F6_N130;1;R21C25_W27;R21C25_N131_W270;1;R21C23_D0;R21C23_X08_D0;1;R21C23_X08;R21C23_W272_X08;1;R21C24_A3;R21C24_W271_A3;1;R22C25_F6;;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878481 ] ,
          "attributes": {
            "ROUTING": "R21C24_E13;R21C24_F3_E130;1;R21C24_A6;R21C24_E130_A6;1;R21C24_F3;;1;R21C24_X02;R21C24_F3_X02;1;R21C24_A2;R21C24_X02_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3878479 ] ,
          "attributes": {
            "ROUTING": "R22C24_E10;R22C24_F1_E100;1;R22C24_C0;R22C24_E100_C0;1;R22C24_F1;;1;R22C24_EW10;R22C24_F1_EW10;1;R22C25_A2;R22C25_E111_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878478 ] ,
          "attributes": {
            "ROUTING": "R22C24_N20;R22C24_F0_N200;1;R21C24_X07;R21C24_N201_X07;1;R21C24_B6;R21C24_X07_B6;1;R21C24_C2;R21C24_N121_C2;1;R22C24_SN20;R22C24_F0_SN20;1;R22C24_F0;;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_I3[3]": {
          "hide_name": 0,
          "bits": [ 3878476 ] ,
          "attributes": {
            "ROUTING": "R22C24_F7;;1;R22C24_S13;R22C24_F7_S130;1;R22C24_D6;R22C24_S130_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878475 ] ,
          "attributes": {
            "ROUTING": "R22C24_SN10;R22C24_F6_SN10;1;R21C24_C6;R21C24_N111_C6;1;R22C24_F6;;1;R22C24_N13;R22C24_F6_N130;1;R21C24_B2;R21C24_N131_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878472 ] ,
          "attributes": {
            "ROUTING": "R23C24_N26;R23C24_F6_N260;1;R22C24_X03;R22C24_N261_X03;1;R22C24_A6;R22C24_X03_A6;1;R23C24_F6;;1;R23C24_C7;R23C24_F6_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878470 ] ,
          "attributes": {
            "ROUTING": "R23C24_B2;R23C24_X04_B2;1;R23C24_X04;R23C24_F7_X04;1;R23C24_B3;R23C24_X04_B3;1;R23C23_D0;R23C23_W121_D0;1;R23C23_D1;R23C23_W121_D1;1;R23C24_F7;;1;R23C24_EW20;R23C24_F7_EW20;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_I3[3]": {
          "hide_name": 0,
          "bits": [ 3878468 ] ,
          "attributes": {
            "ROUTING": "R24C23_F6;;1;R24C23_N13;R24C23_F6_N130;1;R23C23_D4;R23C23_N131_D4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878467 ] ,
          "attributes": {
            "ROUTING": "R23C23_C0;R23C23_F4_C0;1;R23C23_C1;R23C23_F4_C1;1;R23C24_A3;R23C24_E111_A3;1;R23C24_A2;R23C24_E111_A2;1;R23C23_F4;;1;R23C23_EW10;R23C23_F4_EW10;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878464 ] ,
          "attributes": {
            "ROUTING": "R24C22_N13;R24C22_F1_N130;1;R23C22_E27;R23C22_N131_E270;1;R23C23_A4;R23C23_E271_A4;1;R24C22_F1;;1;R24C22_N10;R24C22_F1_N100;1;R23C22_N20;R23C22_N101_N200;1;R22C22_C6;R22C22_N201_C6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878462 ] ,
          "attributes": {
            "ROUTING": "R22C22_X03;R22C22_F6_X03;1;R22C22_B4;R22C22_X03_B4;1;R22C22_F6;;1;R22C22_E13;R22C22_F6_E130;1;R22C23_B0;R22C23_E131_B0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878460 ] ,
          "attributes": {
            "ROUTING": "R22C23_A1;R22C23_N111_A1;1;R23C23_F5;;1;R23C23_SN10;R23C23_F5_SN10;1;R22C23_C7;R22C23_N111_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878458 ] ,
          "attributes": {
            "ROUTING": "R22C23_EW20;R22C23_F7_EW20;1;R22C22_S22;R22C22_W121_S220;1;R22C22_C4;R22C22_S220_C4;1;R22C23_C0;R22C23_X04_C0;1;R22C23_X04;R22C23_F7_X04;1;R22C23_F7;;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_I3[3]": {
          "hide_name": 0,
          "bits": [ 3878456 ] ,
          "attributes": {
            "ROUTING": "R24C22_F4;;1;R24C22_X07;R24C22_F4_X07;1;R24C22_D6;R24C22_X07_D6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878455 ] ,
          "attributes": {
            "ROUTING": "R22C22_E26;R22C22_N262_E260;1;R22C23_X03;R22C23_E261_X03;1;R22C23_A0;R22C23_X03_A0;1;R24C22_F6;;1;R24C22_N26;R24C22_F6_N260;1;R22C22_X07;R22C22_N262_X07;1;R22C22_A4;R22C22_X07_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878452 ] ,
          "attributes": {
            "ROUTING": "R24C22_N20;R24C22_F0_N200;1;R22C22_C5;R22C22_N202_C5;1;R24C22_F0;;1;R24C22_X01;R24C22_F0_X01;1;R24C22_A6;R24C22_X01_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878449 ] ,
          "attributes": {
            "ROUTING": "R22C23_X01;R22C23_F2_X01;1;R22C23_A6;R22C23_X01_A6;1;R22C23_F2;;1;R22C23_W10;R22C23_F2_W100;1;R22C22_C2;R22C22_W101_C2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1_I0_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878444 ] ,
          "attributes": {
            "ROUTING": "R23C22_F3;;1;R23C22_X02;R23C22_F3_X02;1;R23C22_D7;R23C22_X02_D7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878440 ] ,
          "attributes": {
            "ROUTING": "R23C22_A4;R23C22_F5_A4;1;R23C22_F5;;1;R23C22_W10;R23C22_F5_W100;1;R23C21_C5;R23C21_W101_C5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878438 ] ,
          "attributes": {
            "ROUTING": "R23C21_C6;R23C21_F4_C6;1;R23C21_F4;;1;R23C21_C3;R23C21_F4_C3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878437 ] ,
          "attributes": {
            "ROUTING": "R23C21_S13;R23C21_F5_S130;1;R23C21_B3;R23C21_S130_B3;1;R23C21_F5;;1;R23C21_X08;R23C21_F5_X08;1;R23C21_B6;R23C21_X08_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878436 ] ,
          "attributes": {
            "ROUTING": "R23C21_A6;R23C21_W131_A6;1;R23C22_F7;;1;R23C22_W13;R23C22_F7_W130;1;R23C21_A3;R23C21_W131_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878435 ] ,
          "attributes": {
            "ROUTING": "R22C21_A3;R22C21_N111_A3;1;R23C21_F3;;1;R23C21_SN10;R23C21_F3_SN10;1;R22C21_A2;R22C21_N111_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878433 ] ,
          "attributes": {
            "ROUTING": "R22C22_X05;R22C22_F2_X05;1;R22C22_C7;R22C22_X05_C7;1;R22C22_F2;;1;R22C22_X01;R22C22_F2_X01;1;R22C22_C3;R22C22_X01_C3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878432 ] ,
          "attributes": {
            "ROUTING": "R22C22_X04;R22C22_F5_X04;1;R22C22_B3;R22C22_X04_B3;1;R22C22_F5;;1;R22C22_X08;R22C22_F5_X08;1;R22C22_B7;R22C22_X08_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878431 ] ,
          "attributes": {
            "ROUTING": "R23C22_SN10;R23C22_F4_SN10;1;R22C22_A3;R22C22_N111_A3;1;R23C22_F4;;1;R23C22_SN20;R23C22_F4_SN20;1;R22C22_A7;R22C22_N121_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878430 ] ,
          "attributes": {
            "ROUTING": "R22C21_B3;R22C21_W111_B3;1;R22C22_F7;;1;R22C22_EW10;R22C22_F7_EW10;1;R22C21_B2;R22C21_W111_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_6_I0_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878427 ] ,
          "attributes": {
            "ROUTING": "R22C19_S10;R22C19_F0_S100;1;R22C19_B1;R22C19_S100_B1;1;R22C19_F0;;1;R22C19_W13;R22C19_F0_W130;1;R22C19_B6;R22C19_W130_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878425 ] ,
          "attributes": {
            "ROUTING": "R23C20_N25;R23C20_W111_N250;1;R22C20_B6;R22C20_N251_B6;1;R23C21_F6;;1;R23C21_EW10;R23C21_F6_EW10;1;R23C20_N21;R23C20_W111_N210;1;R22C20_B2;R22C20_N211_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878424 ] ,
          "attributes": {
            "ROUTING": "R22C20_X02;R22C20_F1_X02;1;R22C20_A2;R22C20_X02_A2;1;R22C20_F1;;1;R22C20_X06;R22C20_F1_X06;1;R22C20_A6;R22C20_X06_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0_F_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878423 ] ,
          "attributes": {
            "ROUTING": "R22C20_B5;R22C20_W100_B5;1;R22C20_W10;R22C20_F2_W100;1;R22C19_C7;R22C19_W101_C7;1;R22C20_F2;;1;R22C20_W22;R22C20_F2_W220;1;R22C19_X01;R22C19_W221_X01;1;R22C19_B2;R22C19_X01_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0_F_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878420 ] ,
          "attributes": {
            "ROUTING": "R22C20_X07;R22C20_F4_X07;1;R22C20_A5;R22C20_X07_A5;1;R22C20_F4;;1;R22C20_EW10;R22C20_F4_EW10;1;R22C19_B7;R22C19_W111_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_F_1_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878417 ] ,
          "attributes": {
            "ROUTING": "R23C22_E13;R23C22_F2_E130;1;R23C22_A7;R23C22_E130_A7;1;R23C22_F2;;1;R23C22_W22;R23C22_F2_W220;1;R23C20_X01;R23C20_W222_X01;1;R23C20_C1;R23C20_X01_C1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0_F_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878415 ] ,
          "attributes": {
            "ROUTING": "R22C20_B1;R22C20_W111_B1;1;R22C21_F7;;1;R22C21_EW10;R22C21_F7_EW10;1;R22C20_B0;R22C20_W111_B0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0_F_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878414 ] ,
          "attributes": {
            "ROUTING": "R22C20_A1;R22C20_N111_A1;1;R23C20_F1;;1;R23C20_SN10;R23C20_F1_SN10;1;R22C20_A0;R22C20_N111_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878413 ] ,
          "attributes": {
            "ROUTING": "R22C20_B4;R22C20_X01_B4;1;R22C20_F0;;1;R22C20_X01;R22C20_F0_X01;1;R22C20_C3;R22C20_X01_C3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F[3]": {
          "hide_name": 0,
          "bits": [ 3878411 ] ,
          "attributes": {
            "ROUTING": "R22C21_S20;R22C21_F0_S200;1;R22C21_A4;R22C21_S200_A4;1;R22C19_D5;R22C19_W202_D5;1;R22C21_F0;;1;R22C19_X05;R22C19_W202_X05;1;R22C21_W20;R22C21_F0_W200;1;R22C19_B0;R22C19_X05_B0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878410 ] ,
          "attributes": {
            "ROUTING": "R22C21_W10;R22C21_F4_W100;1;R22C20_C4;R22C20_W101_C4;1;R22C21_F4;;1;R22C21_EW20;R22C21_F4_EW20;1;R22C20_D3;R22C20_W121_D3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3878408 ] ,
          "attributes": {
            "ROUTING": "R22C19_C5;R22C19_F4_C5;1;R22C19_F4;;1;R22C19_C0;R22C19_F4_C0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878406 ] ,
          "attributes": {
            "ROUTING": "R22C21_C3;R22C21_X04_C3;1;R22C21_F5;;1;R22C21_X04;R22C21_F5_X04;1;R22C21_C2;R22C21_X04_C2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878400 ] ,
          "attributes": {
            "ROUTING": "R22C21_E10;R22C21_F1_E100;1;R22C21_A5;R22C21_E100_A5;1;R22C19_X06;R22C19_W212_X06;1;R22C19_A4;R22C19_X06_A4;1;R22C21_F1;;1;R22C21_W21;R22C21_F1_W210;1;R22C19_N21;R22C19_W212_N210;1;R20C19_X02;R20C19_N212_X02;1;R20C19_A1;R20C19_X02_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_9_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3878398 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "11 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_F[9]": {
          "hide_name": 0,
          "bits": [ 3878395 ] ,
          "attributes": {
            "ROUTING": "R20C24_F4;;1;R20C24_W24;R20C24_F4_W240;1;R20C22_W25;R20C22_W242_W250;1;R20C20_X08;R20C20_W252_X08;1;R20C20_B5;R20C20_X08_B5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F[10]": {
          "hide_name": 0,
          "bits": [ 3878394 ] ,
          "attributes": {
            "ROUTING": "R21C25_F5;;1;R21C25_SN20;R21C25_F5_SN20;1;R20C25_W22;R20C25_N121_W220;1;R20C23_W23;R20C23_W222_W230;1;R20C21_W26;R20C21_W232_W260;1;R20C20_X07;R20C20_W261_X07;1;R20C20_A5;R20C20_X07_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_9_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3878393 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "11 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_F[7]": {
          "hide_name": 0,
          "bits": [ 3878390 ] ,
          "attributes": {
            "ROUTING": "R20C22_F7;;1;R20C22_W13;R20C22_F7_W130;1;R20C21_W23;R20C21_W131_W230;1;R20C20_B3;R20C20_W231_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F[8]": {
          "hide_name": 0,
          "bits": [ 3878389 ] ,
          "attributes": {
            "ROUTING": "R20C23_F3;;1;R20C23_W13;R20C23_F3_W130;1;R20C22_W27;R20C22_W131_W270;1;R20C20_A3;R20C20_W272_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_9_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878388 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "11 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT2_I1_F[8]": {
          "hide_name": 0,
          "bits": [ 3878385 ] ,
          "attributes": {
            "ROUTING": "R20C23_F1;;1;R20C23_W21;R20C23_F1_W210;1;R20C21_W21;R20C21_W212_W210;1;R20C20_B4;R20C20_W211_B4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_11_I0_LUT3_I0_F_LUT3_I0_1_F_LUT3_I1_F[9]": {
          "hide_name": 0,
          "bits": [ 3878384 ] ,
          "attributes": {
            "ROUTING": "R20C24_F0;;1;R20C24_W20;R20C24_F0_W200;1;R20C22_W20;R20C22_W202_W200;1;R20C20_X05;R20C20_W202_X05;1;R20C20_A4;R20C20_X05_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_9_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3878383 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "11 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D_ALU_SUM_9_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878381 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "11 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "acumulador[2]": {
          "hide_name": 0,
          "bits": [ 3878371 ] ,
          "attributes": {
            "ROUTING": "R18C23_D3;R18C23_N222_D3;1;R17C24_C5;R17C24_N221_C5;1;R17C23_SEL1;R17C23_X01_SEL1;1;R16C23_X05;R16C23_N222_X05;1;R16C23_B1;R16C23_X05_B1;1;R18C23_N22;R18C23_N222_N220;1;R17C23_X01;R17C23_N221_X01;1;R17C23_SEL5;R17C23_X01_SEL5;1;R18C24_N23;R18C24_N222_N230;1;R17C24_X02;R17C24_N231_X02;1;R17C24_C3;R17C24_X02_C3;1;R20C23_N22;R20C23_E221_N220;1;R18C23_X01;R18C23_N222_X01;1;R18C23_A1;R18C23_X01_A1;1;R20C22_Q2;;1;R20C22_E22;R20C22_Q2_E220;1;R20C24_N22;R20C24_E222_N220;1;R18C24_N22;R18C24_N222_N220;1;R16C24_X01;R16C24_N222_X01;1;R16C24_C3;R16C24_X01_C3;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "converter_inst binario",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3878369 ] ,
          "attributes": {
            "ROUTING": "R20C19_F3;;1;R20C19_E13;R20C19_F3_E130;1;R20C20_E27;R20C20_E131_E270;1;R20C22_A2;R20C22_E272_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878368 ] ,
          "attributes": {
            "ROUTING": "R20C22_F0;;1;R20C22_X05;R20C22_F0_X05;1;R20C22_LSR1;R20C22_X05_LSR1;1"
          }
        },
        "acumulador[3]": {
          "hide_name": 0,
          "bits": [ 3878360 ] ,
          "attributes": {
            "ROUTING": "R15C22_X04;R15C22_E251_X04;1;R15C22_B1;R15C22_X04_B1;1;R15C21_X02;R15C21_N252_X02;1;R15C21_C3;R15C21_X02_C3;1;R15C21_E25;R15C21_N252_E250;1;R15C23_X04;R15C23_E252_X04;1;R15C23_C3;R15C23_X04_C3;1;R14C22_X01;R14C22_E201_X01;1;R14C22_A1;R14C22_X01_A1;1;R16C21_E25;R16C21_N251_E250;1;R16C22_X04;R16C22_E251_X04;1;R16C22_C1;R16C22_X04_C1;1;R21C21_Q4;;1;R21C21_N24;R21C21_Q4_N240;1;R19C21_N25;R19C21_N242_N250;1;R17C21_N25;R17C21_N252_N250;1;R15C21_N20;R15C21_N252_N200;1;R14C21_E20;R14C21_N201_E200;1;R14C22_D3;R14C22_E201_D3;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "converter_inst binario",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3878358 ] ,
          "attributes": {
            "ROUTING": "R20C19_F4;;1;R20C19_SN10;R20C19_F4_SN10;1;R21C19_E25;R21C19_S111_E250;1;R21C21_A4;R21C21_E252_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878357 ] ,
          "attributes": {
            "ROUTING": "R21C21_F0;;1;R21C21_X05;R21C21_F0_X05;1;R21C21_LSR2;R21C21_X05_LSR2;1"
          }
        },
        "acumulador[4]": {
          "hide_name": 0,
          "bits": [ 3878349 ] ,
          "attributes": {
            "ROUTING": "R15C19_W20;R15C19_N202_W200;1;R15C18_X01;R15C18_W201_X01;1;R15C18_B2;R15C18_X01_B2;1;R15C20_B4;R15C20_X01_B4;1;R15C20_C1;R15C20_X01_C1;1;R17C19_N20;R17C19_N202_N200;1;R15C19_X05;R15C19_N202_X05;1;R15C19_B1;R15C19_X05_B1;1;R15C20_X01;R15C20_N202_X01;1;R15C20_A7;R15C20_X01_A7;1;R21C19_Q5;;1;R21C19_N25;R21C19_Q5_N250;1;R19C19_N20;R19C19_N252_N200;1;R17C19_E20;R17C19_N202_E200;1;R17C20_N20;R17C20_E201_N200;1;R15C20_C6;R15C20_N202_C6;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "converter_inst binario",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3878347 ] ,
          "attributes": {
            "ROUTING": "R20C19_F5;;1;R20C19_S10;R20C19_F5_S100;1;R21C19_A5;R21C19_S101_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878346 ] ,
          "attributes": {
            "ROUTING": "R21C19_F2;;1;R21C19_X05;R21C19_F2_X05;1;R21C19_LSR2;R21C19_X05_LSR2;1"
          }
        },
        "acumulador[5]": {
          "hide_name": 0,
          "bits": [ 3878338 ] ,
          "attributes": {
            "ROUTING": "R16C15_X06;R16C15_N232_X06;1;R16C15_C7;R16C15_X06_C7;1;R16C14_B1;R16C14_N232_B1;1;R18C15_N26;R18C15_N232_N260;1;R16C15_N27;R16C15_N262_N270;1;R15C15_X04;R15C15_N271_X04;1;R15C15_D7;R15C15_X04_D7;1;R16C14_N26;R16C14_N232_N260;1;R15C14_C3;R15C14_N261_C3;1;R16C15_N23;R16C15_N232_N230;1;R15C15_A5;R15C15_N231_A5;1;R20C15_N23;R20C15_W231_N230;1;R18C15_N23;R18C15_N232_N230;1;R17C15_B1;R17C15_N231_B1;1;R16C14_W23;R16C14_N232_W230;1;R16C13_X02;R16C13_W231_X02;1;R16C13_C3;R16C13_X02_C3;1;R20C18_Q3;;1;R20C18_W23;R20C18_Q3_W230;1;R20C16_W23;R20C16_W232_W230;1;R20C14_N23;R20C14_W232_N230;1;R18C14_N23;R18C14_N232_N230;1;R17C14_B0;R17C14_N231_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "converter_inst binario",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 3878336 ] ,
          "attributes": {
            "ROUTING": "R20C20_F0;;1;R20C20_W20;R20C20_F0_W200;1;R20C18_X05;R20C18_W202_X05;1;R20C18_A3;R20C18_X05_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878335 ] ,
          "attributes": {
            "ROUTING": "R20C18_F6;;1;R20C18_SN10;R20C18_F6_SN10;1;R19C18_E21;R19C18_N111_E210;1;R19C19_S21;R19C19_E211_S210;1;R20C19_W21;R20C19_S211_W210;1;R20C18_LSR1;R20C18_W211_LSR1;1"
          }
        },
        "acumulador[6]": {
          "hide_name": 0,
          "bits": [ 3878327 ] ,
          "attributes": {
            "ROUTING": "R18C15_X04;R18C15_W251_X04;1;R18C15_C3;R18C15_X04_C3;1;R18C16_W25;R18C16_N251_W250;1;R18C16_B1;R18C16_W250_B1;1;R21C17_N25;R21C17_W251_N250;1;R19C17_N25;R19C17_N252_N250;1;R17C17_X04;R17C17_N252_X04;1;R17C17_C3;R17C17_X04_C3;1;R21C16_N25;R21C16_W252_N250;1;R19C16_N25;R19C16_N252_N250;1;R17C16_X04;R17C16_N252_X04;1;R17C16_C1;R17C16_X04_C1;1;R20C15_X01;R20C15_N201_X01;1;R20C15_A1;R20C15_X01_A1;1;R21C20_Q4;;1;R21C20_W24;R21C20_Q4_W240;1;R21C18_W25;R21C18_W242_W250;1;R21C16_W20;R21C16_W252_W200;1;R21C15_N20;R21C15_W201_N200;1;R20C15_D3;R20C15_N201_D3;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "converter_inst binario",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D[6]": {
          "hide_name": 0,
          "bits": [ 3878325 ] ,
          "attributes": {
            "ROUTING": "R20C20_F1;;1;R20C20_S10;R20C20_F1_S100;1;R21C20_A4;R21C20_S101_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878324 ] ,
          "attributes": {
            "ROUTING": "R21C20_F6;;1;R21C20_X07;R21C20_F6_X07;1;R21C20_LSR2;R21C20_X07_LSR2;1"
          }
        },
        "acumulador[7]": {
          "hide_name": 0,
          "bits": [ 3878318 ] ,
          "attributes": {
            "ROUTING": "R18C17_N20;R18C17_W201_N200;1;R16C17_N20;R16C17_N202_N200;1;R15C17_X01;R15C17_N201_X01;1;R15C17_SEL3;R15C17_X01_SEL3;1;R16C16_W20;R16C16_N202_W200;1;R16C15_N20;R16C15_W201_N200;1;R15C15_X01;R15C15_N201_X01;1;R15C15_C1;R15C15_X01_C1;1;R16C16_N21;R16C16_N202_N210;1;R15C16_B1;R15C16_N211_B1;1;R16C16_D3;R16C16_N202_D3;1;R20C18_Q0;;1;R20C18_N20;R20C18_Q0_N200;1;R18C18_W20;R18C18_N202_W200;1;R18C16_N20;R18C16_W202_N200;1;R16C16_X03;R16C16_N202_X03;1;R16C16_A1;R16C16_X03_A1;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "converter_inst binario",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D[7]": {
          "hide_name": 0,
          "bits": [ 3878316 ] ,
          "attributes": {
            "ROUTING": "R20C20_F2;;1;R20C20_W22;R20C20_F2_W220;1;R20C18_X01;R20C18_W222_X01;1;R20C18_A0;R20C18_X01_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878315 ] ,
          "attributes": {
            "ROUTING": "R21C18_F4;;1;R21C18_W13;R21C18_F4_W130;1;R21C18_N27;R21C18_W130_N270;1;R20C18_LSR0;R20C18_N271_LSR0;1"
          }
        },
        "acumulador[8]": {
          "hide_name": 0,
          "bits": [ 3878307 ] ,
          "attributes": {
            "ROUTING": "R13C16_X01;R13C16_W202_X01;1;R13C16_A1;R13C16_X01_A1;1;R12C17_B5;R12C17_X08_B5;1;R14C18_C3;R14C18_N242_C3;1;R16C18_W24;R16C18_N242_W240;1;R16C17_N24;R16C17_W241_N240;1;R14C17_C1;R14C17_N242_C1;1;R13C16_D3;R13C16_W202_D3;1;R12C18_W25;R12C18_N252_W250;1;R12C17_X08;R12C17_W251_X08;1;R12C17_B4;R12C17_X08_B4;1;R14C18_N25;R14C18_N252_N250;1;R13C18_X04;R13C18_N251_X04;1;R13C18_D7;R13C18_X04_D7;1;R16C18_N24;R16C18_N242_N240;1;R15C18_W24;R15C18_N241_W240;1;R15C17_C3;R15C17_W241_C3;1;R18C20_Q4;;1;R18C20_W24;R18C20_Q4_W240;1;R18C18_N24;R18C18_W242_N240;1;R16C18_N25;R16C18_N242_N250;1;R14C18_N20;R14C18_N252_N200;1;R13C18_W20;R13C18_N201_W200;1;R13C17_X05;R13C17_W201_X05;1;R13C17_B1;R13C17_X05_B1;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "converter_inst binario",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D[8]": {
          "hide_name": 0,
          "bits": [ 3878305 ] ,
          "attributes": {
            "ROUTING": "R20C20_F3;;1;R20C20_N23;R20C20_F3_N230;1;R18C20_A4;R18C20_N232_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878304 ] ,
          "attributes": {
            "ROUTING": "R18C20_F7;;1;R18C20_X08;R18C20_F7_X08;1;R18C20_LSR2;R18C20_X08_LSR2;1"
          }
        },
        "acumulador[9]": {
          "hide_name": 0,
          "bits": [ 3878296 ] ,
          "attributes": {
            "ROUTING": "R17C18_X06;R17C18_N251_X06;1;R17C18_D3;R17C18_X06_D3;1;R18C18_C3;R18C18_N242_C3;1;R18C19_S24;R18C19_E241_S240;1;R18C19_B1;R18C19_S240_B1;1;R18C20_C3;R18C20_E242_C3;1;R18C18_E24;R18C18_N242_E240;1;R18C19_N24;R18C19_E241_N240;1;R17C19_C1;R17C19_N241_C1;1;R20C18_Q4;;1;R20C18_N24;R20C18_Q4_N240;1;R18C18_N25;R18C18_N242_N250;1;R17C18_A1;R17C18_N251_A1;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "converter_inst binario",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D[9]": {
          "hide_name": 0,
          "bits": [ 3878294 ] ,
          "attributes": {
            "ROUTING": "R20C20_F4;;1;R20C20_W24;R20C20_F4_W240;1;R20C18_X07;R20C18_W242_X07;1;R20C18_A4;R20C18_X07_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878293 ] ,
          "attributes": {
            "ROUTING": "R20C18_F7;;1;R20C18_X08;R20C18_F7_X08;1;R20C18_LSR2;R20C18_X08_LSR2;1"
          }
        },
        "acumulador[0]": {
          "hide_name": 0,
          "bits": [ 3878284 ] ,
          "attributes": {
            "ROUTING": "R18C22_Q2;;1;R18C22_E22;R18C22_Q2_E220;1;R18C24_E23;R18C24_E222_E230;1;R18C25_N23;R18C25_E231_N230;1;R17C25_A4;R17C25_N231_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "display_inst bcd_i",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:6.20-6.25"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3878282 ] ,
          "attributes": {
            "ROUTING": "R20C19_F1;;1;R20C19_E21;R20C19_F1_E210;1;R20C21_N21;R20C21_E212_N210;1;R18C21_E21;R18C21_N212_E210;1;R18C22_X02;R18C22_E211_X02;1;R18C22_A2;R18C22_X02_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878281 ] ,
          "attributes": {
            "ROUTING": "R18C22_F0;;1;R18C22_X05;R18C22_F0_X05;1;R18C22_LSR1;R18C22_X05_LSR1;1"
          }
        },
        "acumulador[1]": {
          "hide_name": 0,
          "bits": [ 3878273 ] ,
          "attributes": {
            "ROUTING": "R18C25_N25;R18C25_E252_N250;1;R17C25_A3;R17C25_N251_A3;1;R18C24_X08;R18C24_E251_X08;1;R18C24_C5;R18C24_X08_C5;1;R18C25_X04;R18C25_E252_X04;1;R18C25_B1;R18C25_X04_B1;1;R18C26_X05;R18C26_E201_X05;1;R18C26_C4;R18C26_X05_C4;1;R18C21_Q4;;1;R18C21_E24;R18C21_Q4_E240;1;R18C23_E25;R18C23_E242_E250;1;R18C25_E20;R18C25_E252_E200;1;R18C26_N20;R18C26_E201_N200;1;R17C26_D3;R17C26_N201_D3;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "converter_inst binario",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3878271 ] ,
          "attributes": {
            "ROUTING": "R20C19_F2;;1;R20C19_N22;R20C19_F2_N220;1;R18C19_E22;R18C19_N222_E220;1;R18C21_X05;R18C21_E222_X05;1;R18C21_A4;R18C21_X05_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878270 ] ,
          "attributes": {
            "ROUTING": "R18C21_F7;;1;R18C21_X08;R18C21_F7_X08;1;R18C21_LSR2;R18C21_X08_LSR2;1"
          }
        },
        "acumulador[10]": {
          "hide_name": 0,
          "bits": [ 3878264 ] ,
          "attributes": {
            "ROUTING": "R17C19_SEL6;R17C19_W262_SEL6;1;R17C20_N23;R17C20_W231_N230;1;R16C20_B1;R16C20_N231_B1;1;R17C19_N23;R17C19_W232_N230;1;R16C19_X08;R16C19_N231_X08;1;R16C19_SEL4;R16C19_X08_SEL4;1;R17C21_W26;R17C21_N261_W260;1;R17C19_SEL4;R17C19_W262_SEL4;1;R17C20_B3;R17C20_W231_B3;1;R16C19_SEL2;R16C19_W262_SEL2;1;R18C21_N23;R18C21_N232_N230;1;R17C21_W23;R17C21_N231_W230;1;R17C20_B2;R17C20_W231_B2;1;R16C21_X05;R16C21_N262_X05;1;R16C21_B1;R16C21_X05_B1;1;R16C19_SEL0;R16C19_W262_SEL0;1;R20C21_Q3;;1;R20C21_N23;R20C21_Q3_N230;1;R18C21_N26;R18C21_N232_N260;1;R16C21_W26;R16C21_N262_W260;1;R16C19_SEL6;R16C19_W262_SEL6;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "converter_inst binario",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D[10]": {
          "hide_name": 0,
          "bits": [ 3878262 ] ,
          "attributes": {
            "ROUTING": "R20C20_F5;;1;R20C20_EW10;R20C20_F5_EW10;1;R20C21_A3;R20C21_E111_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878261 ] ,
          "attributes": {
            "ROUTING": "R20C21_F7;;1;R20C21_X08;R20C21_F7_X08;1;R20C21_LSR1;R20C21_X08_LSR1;1"
          }
        },
        "acumulador[11]": {
          "hide_name": 0,
          "bits": [ 3878257 ] ,
          "attributes": {
            "ROUTING": "R17C21_SEL2;R17C21_X07_SEL2;1;R17C20_SEL6;R17C20_X06_SEL6;1;R17C21_SEL6;R17C21_X07_SEL6;1;R17C21_SEL0;R17C21_X07_SEL0;1;R17C20_SEL0;R17C20_X06_SEL0;1;R16C20_B7;R16C20_N252_B7;1;R18C21_N20;R18C21_N252_N200;1;R17C21_X07;R17C21_N201_X07;1;R17C21_SEL4;R17C21_X07_SEL4;1;R17C20_SEL4;R17C20_X06_SEL4;1;R18C21_W25;R18C21_N252_W250;1;R18C20_N25;R18C20_W251_N250;1;R17C20_X06;R17C20_N251_X06;1;R17C20_SEL2;R17C20_X06_SEL2;1;R20C21_N25;R20C21_Q5_N250;1;R18C21_A1;R18C21_N252_A1;1;R20C21_Q5;;1;R20C21_W25;R20C21_Q5_W250;1;R20C19_N25;R20C19_W252_N250;1;R18C19_N25;R18C19_N252_N250;1;R16C19_W25;R16C19_N252_W250;1;R16C18_A1;R16C18_W251_A1;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "converter_inst binario",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "control_inst.acumulador_DFFCE_Q_D[11]": {
          "hide_name": 0,
          "bits": [ 3878255 ] ,
          "attributes": {
            "ROUTING": "R20C21_F0;;1;R20C21_X05;R20C21_F0_X05;1;R20C21_A5;R20C21_X05_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.acumulador_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878254 ] ,
          "attributes": {
            "ROUTING": "R20C21_F6;;1;R20C21_X07;R20C21_F6_X07;1;R20C21_LSR2;R20C21_X07_LSR2;1"
          }
        },
        "control_inst.operator_ready_DFFCE_Q_D_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3878253 ] ,
          "attributes": {
            "ROUTING": "R20C20_N20;R20C20_E201_N200;1;R18C20_X07;R18C20_N202_X07;1;R18C20_CE2;R18C20_X07_CE2;1;R20C18_CE2;R20C18_X06_CE2;1;R22C17_N20;R22C17_N252_N200;1;R21C17_E20;R21C17_N201_E200;1;R21C19_E21;R21C19_E202_E210;1;R21C20_CE2;R21C20_E211_CE2;1;R18C21_CE2;R18C21_X07_CE2;1;R22C18_N25;R22C18_E251_N250;1;R20C18_X06;R20C18_N252_X06;1;R20C18_CE0;R20C18_X06_CE0;1;R22C19_E25;R22C19_E252_E250;1;R22C21_N25;R22C21_E252_N250;1;R20C21_X06;R20C21_N252_X06;1;R20C21_CE2;R20C21_X06_CE2;1;R18C22_CE1;R18C22_N212_CE1;1;R20C21_CE1;R20C21_X06_CE1;1;R18C21_X07;R18C21_N202_X07;1;R20C18_CE1;R20C18_X06_CE1;1;R20C22_N21;R20C22_E211_N210;1;R21C19_X08;R21C19_E252_X08;1;R21C19_CE2;R21C19_X08_CE2;1;R22C17_E25;R22C17_N252_E250;1;R22C19_E20;R22C19_E252_E200;1;R22C21_N20;R22C21_E202_N200;1;R21C21_X07;R21C21_N201_X07;1;R21C21_CE2;R21C21_X07_CE2;1;R20C19_E20;R20C19_E252_E200;1;R20C21_E21;R20C21_E202_E210;1;R20C22_CE1;R20C22_E211_CE1;1;R24C17_F5;;1;R24C17_N25;R24C17_F5_N250;1;R22C17_N25;R22C17_N252_N250;1;R20C17_E25;R20C17_N252_E250;1;R21C17_E25;R21C17_N251_E250;1;R20C21_N20;R20C21_E202_N200;1"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1[9]": {
          "hide_name": 0,
          "bits": [ 3878234 ] ,
          "attributes": {
            "ROUTING": "R24C21_F2;;1;R24C21_EW10;R24C21_F2_EW10;1;R24C20_B5;R24C20_W111_B5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0[10]": {
          "hide_name": 0,
          "bits": [ 3878233 ] ,
          "attributes": {
            "ROUTING": "R24C21_F6;;1;R24C21_W26;R24C21_F6_W260;1;R24C20_X07;R24C20_W261_X07;1;R24C20_A5;R24C20_X07_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3878232 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878229 ] ,
          "attributes": {
            "ROUTING": "R24C19_F7;;1;R24C19_A3;R24C19_F7_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878228 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1[2]": {
          "hide_name": 0,
          "bits": [ 3878225 ] ,
          "attributes": {
            "ROUTING": "R24C19_F6;;1;R24C19_X03;R24C19_F6_X03;1;R24C19_B4;R24C19_X03_B4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878224 ] ,
          "attributes": {
            "ROUTING": "R23C19_F6;;1;R23C19_S10;R23C19_F6_S100;1;R24C19_A4;R24C19_S101_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878223 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1[3]": {
          "hide_name": 0,
          "bits": [ 3878220 ] ,
          "attributes": {
            "ROUTING": "R25C19_F6;;1;R25C19_N10;R25C19_F6_N100;1;R24C19_B5;R24C19_N101_B5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0[4]": {
          "hide_name": 0,
          "bits": [ 3878219 ] ,
          "attributes": {
            "ROUTING": "R24C20_F7;;1;R24C20_W13;R24C20_F7_W130;1;R24C19_A5;R24C19_W131_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878218 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1[4]": {
          "hide_name": 0,
          "bits": [ 3878215 ] ,
          "attributes": {
            "ROUTING": "R24C20_F6;;1;R24C20_S10;R24C20_F6_S100;1;R24C20_B0;R24C20_S100_B0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0[5]": {
          "hide_name": 0,
          "bits": [ 3878214 ] ,
          "attributes": {
            "ROUTING": "R25C20_F6;;1;R25C20_SN10;R25C20_F6_SN10;1;R24C20_A0;R24C20_N111_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878213 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1[5]": {
          "hide_name": 0,
          "bits": [ 3878210 ] ,
          "attributes": {
            "ROUTING": "R23C20_F7;;1;R23C20_S27;R23C20_F7_S270;1;R24C20_X04;R24C20_S271_X04;1;R24C20_B1;R24C20_X04_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0[6]": {
          "hide_name": 0,
          "bits": [ 3878209 ] ,
          "attributes": {
            "ROUTING": "R23C20_F0;;1;R23C20_S13;R23C20_F0_S130;1;R24C20_A1;R24C20_S131_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878208 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1[6]": {
          "hide_name": 0,
          "bits": [ 3878205 ] ,
          "attributes": {
            "ROUTING": "R23C20_F2;;1;R23C20_S22;R23C20_F2_S220;1;R24C20_X01;R24C20_S221_X01;1;R24C20_B2;R24C20_X01_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0[7]": {
          "hide_name": 0,
          "bits": [ 3878204 ] ,
          "attributes": {
            "ROUTING": "R24C21_F3;;1;R24C21_W13;R24C21_F3_W130;1;R24C20_A2;R24C20_W131_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878203 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3878200 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1[7]": {
          "hide_name": 0,
          "bits": [ 3878197 ] ,
          "attributes": {
            "ROUTING": "R24C21_F4;;1;R24C21_W24;R24C21_F4_W240;1;R24C20_X03;R24C20_W241_X03;1;R24C20_B3;R24C20_X03_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0[8]": {
          "hide_name": 0,
          "bits": [ 3878196 ] ,
          "attributes": {
            "ROUTING": "R23C20_F3;;1;R23C20_S23;R23C20_F3_S230;1;R24C20_X02;R24C20_S231_X02;1;R24C20_A3;R24C20_X02_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878195 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1[8]": {
          "hide_name": 0,
          "bits": [ 3878192 ] ,
          "attributes": {
            "ROUTING": "R23C20_F6;;1;R23C20_SN20;R23C20_F6_SN20;1;R24C20_B4;R24C20_S121_B4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0[9]": {
          "hide_name": 0,
          "bits": [ 3878191 ] ,
          "attributes": {
            "ROUTING": "R24C21_F5;;1;R24C21_W25;R24C21_F5_W250;1;R24C20_A4;R24C20_W251_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3878190 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878188 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[10]": {
          "hide_name": 0,
          "bits": [ 3878185 ] ,
          "attributes": {
            "ROUTING": "R24C20_F5;;1;R24C20_S25;R24C20_F5_S250;1;R25C20_B5;R25C20_S251_B5;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3878184 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878182 ] ,
          "attributes": {
            "ROUTING": "R24C19_F2;;1;R24C19_S22;R24C19_F2_S220;1;R25C19_X01;R25C19_S221_X01;1;R25C19_B2;R25C19_X01_B2;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[2]": {
          "hide_name": 0,
          "bits": [ 3878180 ] ,
          "attributes": {
            "ROUTING": "R24C19_F3;;1;R24C19_S23;R24C19_F3_S230;1;R25C19_B3;R25C19_S231_B3;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3878179 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[3]": {
          "hide_name": 0,
          "bits": [ 3878176 ] ,
          "attributes": {
            "ROUTING": "R24C19_F4;;1;R24C19_SN20;R24C19_F4_SN20;1;R25C19_B4;R25C19_S121_B4;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3878175 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[4]": {
          "hide_name": 0,
          "bits": [ 3878172 ] ,
          "attributes": {
            "ROUTING": "R24C19_F5;;1;R24C19_S25;R24C19_F5_S250;1;R25C19_B5;R25C19_S251_B5;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3878171 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[5]": {
          "hide_name": 0,
          "bits": [ 3878168 ] ,
          "attributes": {
            "ROUTING": "R24C20_F0;;1;R24C20_S20;R24C20_F0_S200;1;R25C20_X07;R25C20_S201_X07;1;R25C20_B0;R25C20_X07_B0;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3878167 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[6]": {
          "hide_name": 0,
          "bits": [ 3878164 ] ,
          "attributes": {
            "ROUTING": "R24C20_F1;;1;R24C20_S21;R24C20_F1_S210;1;R25C20_B1;R25C20_S211_B1;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3878163 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[7]": {
          "hide_name": 0,
          "bits": [ 3878160 ] ,
          "attributes": {
            "ROUTING": "R24C20_F2;;1;R24C20_SN10;R24C20_F2_SN10;1;R25C20_B2;R25C20_S111_B2;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3878159 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[0]": {
          "hide_name": 0,
          "bits": [ 3878156 ] ,
          "attributes": {
            "ROUTING": "R24C19_F1;;1;R24C19_SN10;R24C19_F1_SN10;1;R25C19_B1;R25C19_S111_B1;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3878155 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[8]": {
          "hide_name": 0,
          "bits": [ 3878152 ] ,
          "attributes": {
            "ROUTING": "R24C20_F3;;1;R24C20_S23;R24C20_F3_S230;1;R25C20_B3;R25C20_S231_B3;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3878151 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[9]": {
          "hide_name": 0,
          "bits": [ 3878148 ] ,
          "attributes": {
            "ROUTING": "R24C20_F4;;1;R24C20_SN20;R24C20_F4_SN20;1;R25C20_B4;R25C20_S121_B4;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3878147 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3878145 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1[10]": {
          "hide_name": 0,
          "bits": [ 3878142 ] ,
          "attributes": {
            "ROUTING": "R25C20_F5;;1;R25C20_EW10;R25C20_F5_EW10;1;R25C21_E25;R25C21_E111_E250;1;R25C21_B5;R25C21_E250_B5;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878139 ] ,
          "attributes": {
            "ROUTING": "R25C19_F2;;1;R25C19_E13;R25C19_F2_E130;1;R25C20_E23;R25C20_E131_E230;1;R25C22_B4;R25C22_E232_B4;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B[2]": {
          "hide_name": 0,
          "bits": [ 3878136 ] ,
          "attributes": {
            "ROUTING": "R25C25_X07;R25C25_E242_X07;1;R25C25_D7;R25C25_X07_D7;1;R25C23_E24;R25C23_E101_E240;1;R25C25_C4;R25C25_E242_C4;1;R23C22_D3;R23C22_X03_D3;1;R23C22_D2;R23C22_X03_D2;1;R25C22_D6;R25C22_X07_D6;1;R24C22_D4;R24C22_N241_D4;1;R25C24_D5;R25C24_X07_D5;1;R25C22_X07;R25C22_Q4_X07;1;R24C22_D1;R24C22_N101_D1;1;R25C23_D0;R25C23_E101_D0;1;R25C23_D1;R25C23_E101_D1;1;R25C22_E24;R25C22_Q4_E240;1;R25C22_E10;R25C22_Q4_E100;1;R25C23_D6;R25C23_E101_D6;1;R23C22_D1;R23C22_X03_D1;1;R22C21_C7;R22C21_N221_C7;1;R24C19_A7;R24C19_W272_A7;1;R24C23_D6;R24C23_E201_D6;1;R25C22_D0;R25C22_X03_D0;1;R25C22_X03;R25C22_Q4_X03;1;R24C22_E20;R24C22_N101_E200;1;R25C22_N24;R25C22_Q4_N240;1;R23C22_D5;R23C22_N242_D5;1;R24C21_W27;R24C21_N271_W270;1;R24C19_A6;R24C19_W272_A6;1;R24C20_A6;R24C20_W271_A6;1;R23C22_X03;R23C22_N242_X03;1;R23C21_N22;R23C21_N272_N220;1;R25C24_X07;R25C24_E242_X07;1;R25C23_D7;R25C23_E101_D7;1;R24C20_A7;R24C20_W271_A7;1;R22C21_B0;R22C21_X07_B0;1;R25C22_Q4;;1;R24C22_D0;R24C22_N101_D0;1;R22C21_X07;R22C21_N221_X07;1;R25C22_W13;R25C22_Q4_W130;1;R25C21_N27;R25C21_W131_N270;1;R25C22_N10;R25C22_Q4_N100;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:17.18-17.19",
            "hdlname": "control_inst B"
          }
        },
        "display_inst.catodo_o_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3883156 ] ,
          "attributes": {
            "ROUTING": "R23C41_X05;R23C41_S262_X05;1;R23C41_C7;R23C41_X05_C7;1;R15C46_D6;R15C46_E222_D6;1;R14C46_X07;R14C46_N221_X07;1;R14C46_D7;R14C46_X07_D7;1;R14C46_C4;R14C46_N221_C4;1;R15C41_S22;R15C41_E221_S220;1;R17C41_S23;R17C41_S222_S230;1;R19C41_S23;R19C41_S232_S230;1;R21C41_S26;R21C41_S232_S260;1;R23C41_C3;R23C41_S262_C3;1;R15C46_N22;R15C46_E222_N220;1;R14C46_X01;R14C46_N221_X01;1;R14C46_B2;R14C46_X01_B2;1;R15C27_F4;;1;R15C27_E13;R15C27_F4_E130;1;R15C28_E23;R15C28_E131_E230;1;R15C30_E26;R15C30_E232_E260;1;R15C32_E27;R15C32_E262_E270;1;R15C34_E27;R15C34_E272_E270;1;R15C36_E22;R15C36_E272_E220;1;R15C38_E22;R15C38_E222_E220;1;R15C40_E22;R15C40_E222_E220;1;R15C42_E22;R15C42_E222_E220;1;R15C44_E22;R15C44_E222_E220;1;R15C46_D7;R15C46_E222_D7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878134 ] ,
          "attributes": {
            "ROUTING": "R25C22_F7;;1;R25C22_X08;R25C22_F7_X08;1;R25C22_LSR2;R25C22_X08_LSR2;1"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3878132 ] ,
          "attributes": {
            "ROUTING": "R25C19_F3;;1;R25C19_E23;R25C19_F3_E230;1;R25C21_E23;R25C21_E232_E230;1;R25C22_B2;R25C22_E231_B2;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B[3]": {
          "hide_name": 0,
          "bits": [ 3878129 ] ,
          "attributes": {
            "ROUTING": "R25C25_A4;R25C25_E272_A4;1;R23C22_A1;R23C22_X01_A1;1;R23C22_B2;R23C22_X01_B2;1;R23C22_X01;R23C22_N222_X01;1;R25C23_A6;R25C23_E111_A6;1;R25C24_A5;R25C24_E271_A5;1;R25C22_X01;R25C22_Q2_X01;1;R25C22_A6;R25C22_X01_A6;1;R23C19_A6;R23C19_N232_A6;1;R24C22_A1;R24C22_N111_A1;1;R25C23_A0;R25C23_E111_A0;1;R25C23_A1;R25C23_E111_A1;1;R25C22_EW10;R25C22_Q2_EW10;1;R25C22_E13;R25C22_Q2_E130;1;R25C23_E27;R25C23_E131_E270;1;R25C22_W22;R25C22_Q2_W220;1;R25C20_W23;R25C20_W222_W230;1;R25C19_X06;R25C19_W231_X06;1;R25C19_A6;R25C19_X06_A6;1;R23C22_B3;R23C22_X01_B3;1;R25C25_A7;R25C25_E272_A7;1;R25C22_A0;R25C22_X01_A0;1;R25C23_A7;R25C23_E111_A7;1;R23C22_X05;R23C22_N222_X05;1;R23C22_A5;R23C22_X05_A5;1;R25C22_SN20;R25C22_Q2_SN20;1;R24C22_A4;R24C22_N121_A4;1;R24C22_A0;R24C22_N111_A0;1;R24C20_N21;R24C20_W212_N210;1;R24C22_W21;R24C22_N111_W210;1;R23C20_A7;R23C20_N211_A7;1;R25C20_X01;R25C20_W222_X01;1;R25C19_N23;R25C19_W231_N230;1;R25C22_Q2;;1;R25C22_N22;R25C22_Q2_N220;1;R25C20_A6;R25C20_X01_A6;1;R24C22_E25;R24C22_N111_E250;1;R24C23_A6;R24C23_E251_A6;1;R25C22_SN10;R25C22_Q2_SN10;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:17.18-17.19",
            "hdlname": "control_inst B"
          }
        },
        "display_inst.catodo_o_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3883155 ] ,
          "attributes": {
            "ROUTING": "R15C46_A7;R15C46_X06_A7;1;R15C45_E80;R15C45_E202_E800;1;R15C46_N23;R15C46_W804_N230;1;R14C46_X02;R14C46_N231_X02;1;R14C46_C2;R14C46_X02_C2;1;R14C46_X05;R14C46_E201_X05;1;R14C46_C7;R14C46_X05_C7;1;R23C41_X07;R23C41_E242_X07;1;R23C41_D7;R23C41_X07_D7;1;R17C27_S24;R17C27_OF4_S240;1;R19C27_S24;R19C27_S242_S240;1;R21C27_E24;R21C27_S242_E240;1;R21C29_E25;R21C29_E242_E250;1;R21C31_E25;R21C31_E252_E250;1;R21C33_E20;R21C33_E252_E200;1;R21C35_E21;R21C35_E202_E210;1;R21C37_S21;R21C37_E212_S210;1;R23C37_E21;R23C37_S212_E210;1;R23C39_E24;R23C39_E212_E240;1;R23C41_X03;R23C41_E242_X03;1;R23C41_D3;R23C41_X03_D3;1;R15C45_E21;R15C45_E202_E210;1;R15C46_X06;R15C46_E211_X06;1;R15C46_C6;R15C46_X06_C6;1;R17C27_OF4;;1;R17C27_N24;R17C27_OF4_N240;1;R15C27_E24;R15C27_N242_E240;1;R15C29_E25;R15C29_E242_E250;1;R15C31_E20;R15C31_E252_E200;1;R15C33_E21;R15C33_E202_E210;1;R15C35_E24;R15C35_E212_E240;1;R15C37_E24;R15C37_E242_E240;1;R15C39_E24;R15C39_E242_E240;1;R15C41_E25;R15C41_E242_E250;1;R15C43_E20;R15C43_E252_E200;1;R15C45_N20;R15C45_E202_N200;1;R14C45_E20;R14C45_N201_E200;1;R14C46_D4;R14C46_E201_D4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878127 ] ,
          "attributes": {
            "ROUTING": "R25C22_F1;;1;R25C22_X06;R25C22_F1_X06;1;R25C22_LSR1;R25C22_X06_LSR1;1"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3878125 ] ,
          "attributes": {
            "ROUTING": "R25C19_F4;;1;R25C19_N24;R25C19_F4_N240;1;R23C19_E24;R23C19_N242_E240;1;R23C21_E24;R23C21_E242_E240;1;R23C23_E24;R23C23_E242_E240;1;R23C24_X03;R23C24_E241_X03;1;R23C24_B4;R23C24_X03_B4;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B[4]": {
          "hide_name": 0,
          "bits": [ 3878122 ] ,
          "attributes": {
            "ROUTING": "R25C25_X08;R25C25_S252_X08;1;R25C25_D3;R25C25_X08_D3;1;R23C25_S25;R23C25_E111_S250;1;R25C25_B6;R25C25_S252_B6;1;R23C22_W24;R23C22_W242_W240;1;R23C21_X03;R23C21_W241_X03;1;R23C21_B4;R23C21_X03_B4;1;R23C24_S24;R23C24_Q4_S240;1;R25C24_X05;R25C24_S242_X05;1;R25C24_B6;R25C24_X05_B6;1;R24C24_W22;R24C24_S121_W220;1;R24C23_D7;R24C23_W221_D7;1;R24C24_B6;R24C24_S121_B6;1;R22C21_C5;R22C21_W261_C5;1;R23C23_X07;R23C23_W241_X07;1;R23C23_D7;R23C23_X07_D7;1;R23C24_N13;R23C24_Q4_N130;1;R22C24_D7;R22C24_N131_D7;1;R22C23_D3;R22C23_W221_D3;1;R22C24_W22;R22C24_N121_W220;1;R23C24_EW10;R23C24_Q4_EW10;1;R23C23_B5;R23C23_W111_B5;1;R24C24_D1;R24C24_S121_D1;1;R22C23_B2;R22C23_W231_B2;1;R22C24_W26;R22C24_N121_W260;1;R22C22_W26;R22C22_W262_W260;1;R23C20_A0;R23C20_W252_A0;1;R23C20_A2;R23C20_W252_A2;1;R23C24_X07;R23C24_Q4_X07;1;R23C24_B6;R23C24_X07_B6;1;R23C24_SN20;R23C24_Q4_SN20;1;R24C24_B7;R24C24_S121_B7;1;R22C24_W23;R22C24_N131_W230;1;R24C20_B7;R24C20_S251_B7;1;R23C24_Q4;;1;R23C24_W24;R23C24_Q4_W240;1;R23C22_W25;R23C22_W242_W250;1;R23C20_S25;R23C20_W252_S250;1;R24C20_B6;R24C20_S251_B6;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:17.18-17.19",
            "hdlname": "control_inst B"
          }
        },
        "display_inst.catodo_o_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3883154 ] ,
          "attributes": {
            "ROUTING": "R14C46_B4;R14C46_N271_B4;1;R15C46_X08;R15C46_E271_X08;1;R15C46_B6;R15C46_X08_B6;1;R15C45_E26;R15C45_E262_E260;1;R15C46_C7;R15C46_E261_C7;1;R14C46_B7;R14C46_N271_B7;1;R15C27_E27;R15C27_F7_E270;1;R15C29_E27;R15C29_E272_E270;1;R15C31_E22;R15C31_E272_E220;1;R15C33_E23;R15C33_E222_E230;1;R15C35_E23;R15C35_E232_E230;1;R15C37_E26;R15C37_E232_E260;1;R15C39_E26;R15C39_E262_E260;1;R15C41_E26;R15C41_E262_E260;1;R15C43_E26;R15C43_E262_E260;1;R15C45_E27;R15C45_E262_E270;1;R15C46_N27;R15C46_E271_N270;1;R14C46_A2;R14C46_N271_A2;1;R23C41_A7;R23C41_S232_A7;1;R15C27_F7;;1;R15C27_S27;R15C27_F7_S270;1;R17C27_E27;R17C27_S272_E270;1;R17C29_E27;R17C29_E272_E270;1;R17C31_S27;R17C31_E272_S270;1;R19C31_E27;R19C31_S272_E270;1;R19C33_E27;R19C33_E272_E270;1;R19C35_S27;R19C35_E272_S270;1;R21C35_E27;R21C35_S272_E270;1;R21C37_E22;R21C37_E272_E220;1;R21C39_E23;R21C39_E222_E230;1;R21C41_S23;R21C41_E232_S230;1;R23C41_B3;R23C41_S232_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878120 ] ,
          "attributes": {
            "ROUTING": "R26C24_F6;;1;R26C24_N26;R26C24_F6_N260;1;R24C24_N27;R24C24_N262_N270;1;R23C24_LSR2;R23C24_N271_LSR2;1"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 3878118 ] ,
          "attributes": {
            "ROUTING": "R25C19_F5;;1;R25C19_N25;R25C19_F5_N250;1;R23C19_E25;R23C19_N252_E250;1;R23C21_E20;R23C21_E252_E200;1;R23C23_E21;R23C23_E202_E210;1;R23C24_B0;R23C24_E211_B0;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B[5]": {
          "hide_name": 0,
          "bits": [ 3878104 ] ,
          "attributes": {
            "ROUTING": "R25C25_X02;R25C25_S232_X02;1;R25C25_C0;R25C25_X02_C0;1;R25C26_B1;R25C26_E231_B1;1;R25C25_E23;R25C25_S232_E230;1;R25C26_B0;R25C26_E231_B0;1;R23C24_X05;R23C24_Q0_X05;1;R23C24_B7;R23C24_X05_B7;1;R23C24_W10;R23C24_Q0_W100;1;R23C23_N24;R23C23_W101_N240;1;R22C23_C1;R22C23_N241_C1;1;R22C23_X05;R22C23_W201_X05;1;R22C23_C6;R22C23_X05_C6;1;R23C22_W21;R23C22_W202_W210;1;R23C20_B7;R23C20_W212_B7;1;R25C20_X05;R25C20_W202_X05;1;R25C20_B6;R25C20_X05_B6;1;R22C24_W20;R22C24_N101_W200;1;R23C24_SN10;R23C24_Q0_SN10;1;R22C24_C6;R22C24_N111_C6;1;R24C22_S20;R24C22_W202_S200;1;R23C24_N10;R23C24_Q0_N100;1;R22C24_W21;R22C24_N111_W210;1;R23C24_W20;R23C24_Q0_W200;1;R22C22_B2;R22C22_W212_B2;1;R23C24_S13;R23C24_Q0_S130;1;R24C24_S27;R24C24_S131_S270;1;R25C24_B7;R25C24_S271_B7;1;R24C24_W27;R24C24_S131_W270;1;R24C22_W27;R24C22_W272_W270;1;R24C21_A4;R24C21_W271_A4;1;R24C21_A3;R24C21_W271_A3;1;R24C24_W20;R24C24_S101_W200;1;R23C24_E13;R23C24_Q0_E130;1;R22C23_B7;R22C23_W211_B7;1;R23C25_S23;R23C25_E131_S230;1;R24C25_B3;R24C25_S231_B3;1;R23C24_Q0;;1;R22C24_B4;R22C24_N101_B4;1;R25C22_W20;R25C22_S201_W200;1;R24C24_C2;R24C24_S101_C2;1;R23C24_S10;R23C24_Q0_S100;1;R24C24_C0;R24C24_S101_C0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "control_inst B"
          }
        },
        "display_inst.catodo_o_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3883153 ] ,
          "attributes": {
            "ROUTING": "R15C45_E81;R15C45_E222_E810;1;R15C46_N21;R15C46_W814_N210;1;R14C46_A7;R14C46_N211_A7;1;R15C45_E22;R15C45_E222_E220;1;R15C46_X01;R15C46_E221_X01;1;R15C46_A6;R15C46_X01_A6;1;R15C46_B7;R15C46_E232_B7;1;R17C27_E25;R17C27_E242_E250;1;R17C29_E25;R17C29_E252_E250;1;R17C31_E20;R17C31_E252_E200;1;R17C33_E20;R17C33_E202_E200;1;R17C35_E20;R17C35_E202_E200;1;R17C41_S20;R17C41_E202_S200;1;R19C41_S21;R19C41_S202_S210;1;R21C41_S21;R21C41_S212_S210;1;R23C41_X02;R23C41_S212_X02;1;R23C41_A3;R23C41_X02_A3;1;R15C47_N23;R15C47_E804_N230;1;R14C47_W23;R14C47_N231_W230;1;R23C41_X08;R23C41_S212_X08;1;R23C41_B7;R23C41_X08_B7;1;R14C46_A4;R14C46_X06_A4;1;R14C45_E22;R14C45_N221_E220;1;R14C46_D2;R14C46_E221_D2;1;R15C43_E80;R15C43_E202_E800;1;R15C44_E23;R15C44_W808_E230;1;R17C41_N20;R17C41_E202_N200;1;R15C41_E20;R15C41_N202_E200;1;R17C25_OF4;;1;R17C25_N24;R17C25_OF4_N240;1;R15C25_E24;R15C25_N242_E240;1;R14C46_X06;R14C46_W231_X06;1;R15C27_E82;R15C27_E242_E820;1;R15C35_E27;R15C35_E828_E270;1;R15C37_E27;R15C37_E272_E270;1;R15C39_E27;R15C39_E272_E270;1;R15C41_E22;R15C41_E272_E220;1;R15C43_E22;R15C43_E222_E220;1;R15C45_N22;R15C45_E222_N220;1;R17C37_E20;R17C37_E202_E200;1;R17C39_E20;R17C39_E202_E200;1;R17C25_E24;R17C25_OF4_E240;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878101 ] ,
          "attributes": {
            "ROUTING": "R23C23_F6;;1;R23C23_W13;R23C23_F6_W130;1;R23C23_E27;R23C23_W130_E270;1;R23C24_LSR0;R23C24_E271_LSR0;1"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1[5]": {
          "hide_name": 0,
          "bits": [ 3878099 ] ,
          "attributes": {
            "ROUTING": "R25C20_F0;;1;R25C20_N20;R25C20_F0_N200;1;R23C20_E20;R23C20_N202_E200;1;R23C22_E80;R23C22_E202_E800;1;R23C26_N23;R23C26_E804_N230;1;R22C26_W23;R22C26_N231_W230;1;R22C25_B1;R22C25_W231_B1;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B[6]": {
          "hide_name": 0,
          "bits": [ 3878096 ] ,
          "attributes": {
            "ROUTING": "R23C26_D7;R23C26_S261_D7;1;R22C26_S26;R22C26_E121_S260;1;R23C26_C1;R23C26_S261_C1;1;R23C25_W27;R23C25_S131_W270;1;R23C25_D4;R23C25_W270_D4;1;R22C25_W13;R22C25_Q1_W130;1;R22C25_B6;R22C25_W130_B6;1;R21C23_C6;R21C23_W242_C6;1;R21C25_W24;R21C25_N101_W240;1;R23C25_C7;R23C25_S131_C7;1;R22C25_S13;R22C25_Q1_S130;1;R23C25_S27;R23C25_S131_S270;1;R23C25_D3;R23C25_S270_D3;1;R22C25_EW20;R22C25_Q1_EW20;1;R22C24_D1;R22C24_W121_D1;1;R22C25_N10;R22C25_Q1_N100;1;R23C20_B2;R23C20_W211_B2;1;R23C20_A3;R23C20_X02_A3;1;R23C20_X06;R23C20_W211_X06;1;R23C20_A6;R23C20_X06_A6;1;R22C21_S21;R22C21_W212_S210;1;R23C21_W21;R23C21_S211_W210;1;R23C20_B0;R23C20_W211_B0;1;R23C20_X02;R23C20_W211_X02;1;R22C25_W21;R22C25_Q1_W210;1;R22C23_W21;R22C23_W212_W210;1;R22C22_N21;R22C22_W211_N210;1;R21C22_B0;R21C22_N211_B0;1;R22C25_Q1;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "control_inst B"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883149 ] ,
          "attributes": {
            "ROUTING": "R14C25_F1;;1;R14C25_I1MUX0;R14C25_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.B_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878093 ] ,
          "attributes": {
            "ROUTING": "R22C26_F7;;1;R22C26_W27;R22C26_F7_W270;1;R22C25_X08;R22C25_W271_X08;1;R22C25_LSR0;R22C25_X08_LSR0;1"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1[6]": {
          "hide_name": 0,
          "bits": [ 3878091 ] ,
          "attributes": {
            "ROUTING": "R25C20_F1;;1;R25C20_E21;R25C20_F1_E210;1;R25C22_N21;R25C22_E212_N210;1;R23C22_E21;R23C22_N212_E210;1;R23C24_E21;R23C24_E212_E210;1;R23C25_B0;R23C25_E211_B0;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B[7]": {
          "hide_name": 0,
          "bits": [ 3878087 ] ,
          "attributes": {
            "ROUTING": "R23C25_E13;R23C25_Q0_E130;1;R23C26_B7;R23C26_E131_B7;1;R23C23_S20;R23C23_W202_S200;1;R24C23_W20;R24C23_S201_W200;1;R24C21_X01;R24C21_W202_X01;1;R24C21_B4;R24C21_X01_B4;1;R23C25_W13;R23C25_Q0_W130;1;R23C25_N27;R23C25_W130_N270;1;R23C25_D7;R23C25_N270_D7;1;R23C25_B4;R23C25_X01_B4;1;R21C24_X04;R21C24_N212_X04;1;R21C24_C3;R21C24_X04_C3;1;R23C25_N20;R23C25_Q0_N200;1;R22C25_C4;R22C25_N201_C4;1;R24C21_X02;R24C21_S211_X02;1;R24C21_A2;R24C21_X02_A2;1;R24C21_B3;R24C21_S211_B3;1;R23C21_S21;R23C21_W212_S210;1;R23C25_EW10;R23C25_Q0_EW10;1;R23C24_N21;R23C24_W111_N210;1;R23C25_X01;R23C25_Q0_X01;1;R23C25_B3;R23C25_X01_B3;1;R21C24_W21;R21C24_N212_W210;1;R21C23_B0;R21C23_W211_B0;1;R23C25_E10;R23C25_Q0_E100;1;R23C26_D1;R23C26_E101_D1;1;R24C21_A5;R24C21_S211_A5;1;R23C25_Q0;;1;R23C25_W20;R23C25_Q0_W200;1;R23C23_W21;R23C23_W202_W210;1;R22C24_B1;R22C24_N211_B1;1;R21C23_B2;R21C23_W211_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "control_inst B"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883148 ] ,
          "attributes": {
            "ROUTING": "R14C25_F0;;1;R14C25_I0MUX0;R14C25_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.B_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878084 ] ,
          "attributes": {
            "ROUTING": "R24C25_F6;;1;R24C25_EW10;R24C25_F6_EW10;1;R24C26_N21;R24C26_E111_N210;1;R23C26_W21;R23C26_N211_W210;1;R23C25_LSR0;R23C25_W211_LSR0;1"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1[7]": {
          "hide_name": 0,
          "bits": [ 3878082 ] ,
          "attributes": {
            "ROUTING": "R25C20_F2;;1;R25C20_N22;R25C20_F2_N220;1;R23C20_E22;R23C20_N222_E220;1;R23C22_E22;R23C22_E222_E220;1;R23C24_E23;R23C24_E222_E230;1;R23C26_B2;R23C26_E232_B2;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B[8]": {
          "hide_name": 0,
          "bits": [ 3878074 ] ,
          "attributes": {
            "ROUTING": "R23C26_S22;R23C26_Q2_S220;1;R23C26_C5;R23C26_S220_C5;1;R22C25_C2;R22C25_N241_C2;1;R22C24_B0;R22C24_W212_B0;1;R23C26_B4;R23C26_W100_B4;1;R23C25_B5;R23C25_W111_B5;1;R23C25_B6;R23C25_W111_B6;1;R23C25_N24;R23C25_W101_N240;1;R23C26_SN10;R23C26_Q2_SN10;1;R22C26_W21;R22C26_N111_W210;1;R23C25_C2;R23C25_W101_C2;1;R23C26_W10;R23C26_Q2_W100;1;R23C26_EW10;R23C26_Q2_EW10;1;R23C21_S23;R23C21_W231_S230;1;R24C21_A6;R24C21_S231_A6;1;R23C20_B3;R23C20_W232_B3;1;R23C26_Q2;;1;R23C26_W22;R23C26_Q2_W220;1;R23C24_W22;R23C24_W222_W220;1;R23C22_W23;R23C22_W222_W230;1;R23C20_B6;R23C20_W232_B6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "control_inst B"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883144 ] ,
          "attributes": {
            "ROUTING": "R14C25_F3;;1;R14C25_I1MUX2;R14C25_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.B_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878071 ] ,
          "attributes": {
            "ROUTING": "R23C26_F0;;1;R23C26_X05;R23C26_F0_X05;1;R23C26_LSR1;R23C26_X05_LSR1;1"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1[8]": {
          "hide_name": 0,
          "bits": [ 3878069 ] ,
          "attributes": {
            "ROUTING": "R25C20_F3;;1;R25C20_E13;R25C20_F3_E130;1;R25C21_B2;R25C21_E131_B2;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B[9]": {
          "hide_name": 0,
          "bits": [ 3878065 ] ,
          "attributes": {
            "ROUTING": "R23C21_X05;R23C21_N222_X05;1;R23C21_SEL0;R23C21_X05_SEL0;1;R25C21_N13;R25C21_Q2_N130;1;R24C21_B2;R24C21_N131_B2;1;R25C21_N10;R25C21_Q2_N100;1;R24C21_B5;R24C21_N101_B5;1;R21C24_X05;R21C24_E221_X05;1;R21C24_B1;R21C24_X05_B1;1;R22C27_W22;R22C27_N221_W220;1;R22C26_D1;R22C26_W221_D1;1;R21C25_C0;R21C25_X01_C0;1;R21C25_X01;R21C25_E222_X01;1;R25C21_Q2;;1;R25C21_N22;R25C21_Q2_N220;1;R23C21_E22;R23C21_N222_E220;1;R21C23_E22;R21C23_N222_E220;1;R23C23_E81;R23C23_E222_E810;1;R23C27_N22;R23C27_E814_N220;1;R23C23_N22;R23C23_E222_N220;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "control_inst B"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883143 ] ,
          "attributes": {
            "ROUTING": "R14C25_F2;;1;R14C25_I0MUX2;R14C25_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.B_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878062 ] ,
          "attributes": {
            "ROUTING": "R25C21_F6;;1;R25C21_X07;R25C21_F6_X07;1;R25C21_LSR1;R25C21_X07_LSR1;1"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1[9]": {
          "hide_name": 0,
          "bits": [ 3878060 ] ,
          "attributes": {
            "ROUTING": "R25C20_F4;;1;R25C20_N13;R25C20_F4_N130;1;R24C20_E23;R24C20_N131_E230;1;R24C21_B0;R24C21_E231_B0;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878055 ] ,
          "attributes": {
            "ROUTING": "R25C15_D0;R25C15_W100_D0;1;R25C15_D1;R25C15_W100_D1;1;R25C15_W10;R25C15_F4_W100;1;R25C15_S10;R25C15_F4_S100;1;R26C15_W24;R26C15_S101_W240;1;R26C15_B3;R26C15_W240_B3;1;R25C16_C0;R25C16_E241_C0;1;R25C15_E13;R25C15_F4_E130;1;R25C16_B1;R25C16_E131_B1;1;R25C16_A5;R25C16_X07_A5;1;R25C16_X07;R25C16_E241_X07;1;R25C15_E24;R25C15_F4_E240;1;R25C15_F4;;1;R25C15_N24;R25C15_F4_N240;1;R23C15_E24;R23C15_N242_E240;1;R23C17_E25;R23C17_E242_E250;1;R23C19_E20;R23C19_E252_E200;1;R23C21_E21;R23C21_E202_E210;1;R23C22_B6;R23C22_E211_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878053 ] ,
          "attributes": {
            "ROUTING": "R25C15_C1;R25C15_E100_C1;1;R25C15_C0;R25C15_E100_C0;1;R25C16_A0;R25C16_E251_A0;1;R25C15_E10;R25C15_F5_E100;1;R25C16_S20;R25C16_E101_S200;1;R26C16_X01;R26C16_S201_X01;1;R26C16_B3;R26C16_X01_B3;1;R25C19_E25;R25C19_E252_E250;1;R25C21_N25;R25C21_E252_N250;1;R23C21_E25;R23C21_N252_E250;1;R23C22_A6;R23C22_E251_A6;1;R25C17_E25;R25C17_E252_E250;1;R25C15_E25;R25C15_F5_E250;1;R25C15_F5;;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.key_value_LUT2_F_I0_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3878049 ] ,
          "attributes": {
            "ROUTING": "R25C15_B0;R25C15_X04_B0;1;R25C15_X04;R25C15_F7_X04;1;R25C15_B1;R25C15_X04_B1;1;R25C15_S82;R25C15_F7_S820;1;R26C15_N27;R26C15_N828_N270;1;R26C15_D7;R26C15_N270_D7;1;R25C16_X04;R25C16_E271_X04;1;R25C16_B0;R25C16_X04_B0;1;R25C16_B5;R25C16_X08_B5;1;R25C16_X08;R25C16_E271_X08;1;R25C15_E27;R25C15_F7_E270;1;R25C15_F7;;1;R25C15_S13;R25C15_F7_S130;1;R26C15_E23;R26C15_S131_E230;1;R26C16_B2;R26C16_E231_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "debouncer_loop[0].debounce_inst.clean_signal_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3878047 ] ,
          "attributes": {
            "ROUTING": "R25C15_A1;R25C15_X03_A1;1;R25C15_A0;R25C15_X03_A0;1;R25C15_X03;R25C15_F6_X03;1;R25C15_F6;;1;R25C15_EW10;R25C15_F6_EW10;1;R25C16_A1;R25C16_E111_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_11_D[1]": {
          "hide_name": 0,
          "bits": [ 3878045 ] ,
          "attributes": {
            "ROUTING": "R25C15_SN10;R25C15_OF0_SN10;1;R26C15_E21;R26C15_S111_E210;1;R26C16_B5;R26C16_E211_B5;1;R25C15_OF0;;1;R25C15_E20;R25C15_OF0_E200;1;R25C16_X05;R25C16_E201_X05;1;R25C16_B6;R25C16_X05_B6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B_DFFCE_Q_11_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3878044 ] ,
          "attributes": {
            "ROUTING": "R25C15_F1;;1;R25C15_I1MUX0;R25C15_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.B_DFFCE_Q_11_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3878043 ] ,
          "attributes": {
            "ROUTING": "R25C15_F0;;1;R25C15_I0MUX0;R25C15_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.B[0]": {
          "hide_name": 0,
          "bits": [ 3878039 ] ,
          "attributes": {
            "ROUTING": "R25C25_X01;R25C25_S201_X01;1;R25C25_C3;R25C25_X01_C3;1;R24C25_S20;R24C25_E101_S200;1;R25C25_C6;R25C25_S201_C6;1;R22C23_W20;R22C23_N202_W200;1;R22C21_X05;R22C21_W202_X05;1;R22C21_B1;R22C21_X05_B1;1;R22C23_C3;R22C23_W241_C3;1;R24C24_D7;R24C24_X07_D7;1;R24C24_X07;R24C24_Q4_X07;1;R24C24_D6;R24C24_X07_D6;1;R24C24_N10;R24C24_Q4_N100;1;R23C24_N20;R23C24_N101_N200;1;R22C24_C7;R22C24_N201_C7;1;R24C24_SN10;R24C24_Q4_SN10;1;R25C24_D6;R25C24_S111_D6;1;R24C23_C7;R24C23_W101_C7;1;R23C23_C7;R23C23_N201_C7;1;R23C24_D6;R23C24_N131_D6;1;R23C20_D4;R23C20_W201_D4;1;R24C24_N13;R24C24_Q4_N130;1;R23C23_W20;R23C23_N201_W200;1;R23C21_W20;R23C21_W202_W200;1;R24C19_A1;R24C19_W251_A1;1;R24C24_E10;R24C24_Q4_E100;1;R24C24_C1;R24C24_E100_C1;1;R23C23_D5;R23C23_X04_D5;1;R24C19_B7;R24C19_X08_B7;1;R24C23_N20;R24C23_W101_N200;1;R22C23_D2;R22C23_N202_D2;1;R24C24_W10;R24C24_Q4_W100;1;R23C23_X04;R23C23_W251_X04;1;R23C24_W25;R23C24_N111_W250;1;R24C19_N25;R24C19_W251_N250;1;R22C19_B5;R22C19_N252_B5;1;R22C24_W24;R22C24_N242_W240;1;R24C22_W24;R24C22_W242_W240;1;R24C21_N24;R24C21_W241_N240;1;R23C21_D4;R23C21_N241_D4;1;R22C22_W24;R22C22_N242_W240;1;R22C21_C4;R22C21_W241_C4;1;R22C20_X03;R22C20_N242_X03;1;R22C20_B3;R22C20_X03_B3;1;R24C20_N24;R24C20_W242_N240;1;R22C20_D1;R22C20_X03_D1;1;R24C24_N24;R24C24_Q4_N240;1;R24C24_Q4;;1;R24C24_W24;R24C24_Q4_W240;1;R24C22_N24;R24C22_W242_N240;1;R24C20_W25;R24C20_W242_W250;1;R24C19_X08;R24C19_W251_X08;1;R24C19_B6;R24C19_X08_B6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "control_inst B"
          }
        },
        "control_inst.B_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878037 ] ,
          "attributes": {
            "ROUTING": "R24C24_F3;;1;R24C24_X06;R24C24_F3_X06;1;R24C24_LSR2;R24C24_X06_LSR2;1"
          }
        },
        "control_inst.B_DFFCE_Q_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3878035 ] ,
          "attributes": {
            "ROUTING": "R25C19_F1;;1;R25C19_E21;R25C19_F1_E210;1;R25C21_N21;R25C21_E212_N210;1;R24C21_E21;R24C21_N211_E210;1;R24C23_B1;R24C23_E212_B1;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:44.26-44.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.B[1]": {
          "hide_name": 0,
          "bits": [ 3878017 ] ,
          "attributes": {
            "ROUTING": "R24C25_S21;R24C25_E212_S210;1;R25C25_A5;R25C25_S211_A5;1;R24C23_E21;R24C23_Q1_E210;1;R24C25_B2;R24C25_E212_B2;1;R23C21_B5;R23C21_X01_B5;1;R25C23_E21;R25C23_S111_E210;1;R25C24_B0;R25C24_E211_B0;1;R23C20_B1;R23C20_W231_B1;1;R24C23_W10;R24C23_Q1_W100;1;R24C22_C6;R24C22_W101_C6;1;R22C23_E21;R22C23_N212_E210;1;R22C24_B5;R22C24_E211_B5;1;R23C23_B0;R23C23_N211_B0;1;R23C24_D2;R23C24_E221_D2;1;R23C22_C7;R23C22_X06_C7;1;R23C22_X06;R23C22_N271_X06;1;R23C22_C4;R23C22_X06_C4;1;R22C22_W27;R22C22_N272_W270;1;R22C20_W27;R22C20_W272_W270;1;R22C19_X08;R22C19_W271_X08;1;R22C19_C4;R22C19_X08_C4;1;R25C25_C2;R25C25_E262_C2;1;R23C21_X01;R23C21_W222_X01;1;R23C23_B1;R23C23_N211_B1;1;R24C23_N21;R24C23_Q1_N210;1;R25C24_C4;R25C24_E261_C4;1;R22C21_D0;R22C21_X06_D0;1;R22C21_X06;R22C21_N212_X06;1;R23C23_E22;R23C23_N121_E220;1;R24C23_SN20;R24C23_Q1_SN20;1;R23C23_W22;R23C23_N121_W220;1;R24C23_X02;R24C23_Q1_X02;1;R24C23_C2;R24C23_X02_C2;1;R22C22_B5;R22C22_N272_B5;1;R24C23_W13;R24C23_Q1_W130;1;R24C22_N27;R24C22_W131_N270;1;R22C22_B6;R22C22_N272_B6;1;R23C24_D3;R23C24_E221_D3;1;R24C19_A2;R24C19_X02_A2;1;R24C19_X02;R24C19_W212_X02;1;R23C19_X08;R23C19_N211_X08;1;R23C19_B6;R23C19_X08_B6;1;R25C24_C1;R25C24_E261_C1;1;R25C23_E26;R25C23_S121_E260;1;R24C19_S21;R24C19_W212_S210;1;R25C19_X08;R25C19_S211_X08;1;R25C19_B6;R25C19_X08_B6;1;R24C21_N21;R24C21_W212_N210;1;R22C21_X02;R22C21_N212_X02;1;R22C21_D7;R22C21_X02_D7;1;R24C19_N21;R24C19_W212_N210;1;R24C23_SN10;R24C23_Q1_SN10;1;R23C23_C4;R23C23_N111_C4;1;R24C23_Q1;;1;R24C21_W21;R24C21_W212_W210;1;R23C21_W23;R23C21_W222_W230;1;R24C23_W21;R24C23_Q1_W210;1;R23C20_B4;R23C20_W231_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "control_inst B"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883140 ] ,
          "attributes": {
            "ROUTING": "R14C25_OF2;;1;R14C25_I0MUX1;R14C25_OF2_DUMMY_I0MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "control_inst.B_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878014 ] ,
          "attributes": {
            "ROUTING": "R24C26_F4;;1;R24C26_W13;R24C26_F4_W130;1;R24C25_W23;R24C25_W131_W230;1;R24C23_X06;R24C23_W232_X06;1;R24C23_LSR0;R24C23_X06_LSR0;1"
          }
        },
        "control_inst.B[10]": {
          "hide_name": 0,
          "bits": [ 3878012 ] ,
          "attributes": {
            "ROUTING": "R23C21_E23;R23C21_N131_E230;1;R23C23_E26;R23C23_E232_E260;1;R23C25_N26;R23C25_E262_N260;1;R22C25_E26;R22C25_N261_E260;1;R22C26_X07;R22C26_E261_X07;1;R22C26_B1;R22C26_X07_B1;1;R24C21_N13;R24C21_Q0_N130;1;R23C21_B2;R23C21_N131_B2;1;R24C21_X05;R24C21_Q0_X05;1;R24C21_B6;R24C21_X05_B6;1;R24C21_Q0;;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:17.18-17.19",
            "hdlname": "control_inst B"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883141 ] ,
          "attributes": {
            "ROUTING": "R14C25_OF0;;1;R14C25_I1MUX1;R14C25_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "control_inst.B_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878010 ] ,
          "attributes": {
            "ROUTING": "R24C21_F7;;1;R24C21_X08;R24C21_F7_X08;1;R24C21_LSR0;R24C21_X08_LSR0;1"
          }
        },
        "control_inst.B[11]": {
          "hide_name": 0,
          "bits": [ 3878008 ] ,
          "attributes": {
            "ROUTING": "R23C21_A1;R23C21_N251_A1;1;R25C21_Q5;;1;R25C21_SN10;R25C21_Q5_SN10;1;R24C21_N25;R24C21_N111_N250;1;R23C21_A0;R23C21_N251_A0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "control_inst B"
          }
        },
        "display_inst.catodo_o_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883166 ] ,
          "attributes": {
            "ROUTING": "R17C25_F5;;1;R17C25_I1MUX4;R17C25_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.B_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3878005 ] ,
          "attributes": {
            "ROUTING": "R25C21_F7;;1;R25C21_X08;R25C21_F7_X08;1;R25C21_LSR2;R25C21_X08_LSR2;1"
          }
        },
        "control_inst.operator_ready_LUT3_I0_1_F": {
          "hide_name": 0,
          "bits": [ 3878004 ] ,
          "attributes": {
            "ROUTING": "R24C23_CE0;R24C23_W212_CE0;1;R25C21_CE2;R25C21_S211_CE2;1;R25C21_CE1;R25C21_S211_CE1;1;R24C19_E80;R24C19_E202_E800;1;R24C27_W20;R24C27_E808_W200;1;R24C25_W21;R24C25_W202_W210;1;R24C24_CE2;R24C24_W211_CE2;1;R23C24_CE0;R23C24_W211_CE0;1;R25C22_CE2;R25C22_E211_CE2;1;R23C25_CE0;R23C25_N211_CE0;1;R23C25_E21;R23C25_N211_E210;1;R23C26_CE1;R23C26_E211_CE1;1;R24C21_S21;R24C21_E212_S210;1;R25C21_E21;R25C21_S211_E210;1;R25C22_CE1;R25C22_E211_CE1;1;R24C21_CE0;R24C21_E212_CE0;1;R22C25_CE0;R22C25_N212_CE0;1;R24C17_F0;;1;R24C17_E20;R24C17_F0_E200;1;R24C19_E21;R24C19_E202_E210;1;R24C21_E81;R24C21_E212_E810;1;R24C25_N21;R24C25_E814_N210;1;R23C25_W21;R23C25_N211_W210;1;R23C24_CE2;R23C24_W211_CE2;1"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1[9]": {
          "hide_name": 0,
          "bits": [ 3877985 ] ,
          "attributes": {
            "ROUTING": "R26C22_F7;;1;R26C22_EW10;R26C22_F7_EW10;1;R26C21_S25;R26C21_W111_S250;1;R27C21_B5;R27C21_S251_B5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0[10]": {
          "hide_name": 0,
          "bits": [ 3877984 ] ,
          "attributes": {
            "ROUTING": "R26C23_F3;;1;R26C23_W23;R26C23_F3_W230;1;R26C21_S23;R26C21_W232_S230;1;R27C21_A5;R27C21_S231_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3877983 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877980 ] ,
          "attributes": {
            "ROUTING": "R26C20_F7;;1;R26C20_S13;R26C20_F7_S130;1;R27C20_A3;R27C20_S131_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877979 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1[2]": {
          "hide_name": 0,
          "bits": [ 3877976 ] ,
          "attributes": {
            "ROUTING": "R26C20_F6;;1;R26C20_SN20;R26C20_F6_SN20;1;R27C20_B4;R27C20_S121_B4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0[3]": {
          "hide_name": 0,
          "bits": [ 3877975 ] ,
          "attributes": {
            "ROUTING": "R27C20_F7;;1;R27C20_A4;R27C20_F7_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877974 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1[3]": {
          "hide_name": 0,
          "bits": [ 3877971 ] ,
          "attributes": {
            "ROUTING": "R27C20_F6;;1;R27C20_W10;R27C20_F6_W100;1;R27C20_B5;R27C20_W100_B5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0[4]": {
          "hide_name": 0,
          "bits": [ 3877970 ] ,
          "attributes": {
            "ROUTING": "R27C21_F6;;1;R27C21_W13;R27C21_F6_W130;1;R27C20_A5;R27C20_W131_A5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877969 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1[4]": {
          "hide_name": 0,
          "bits": [ 3877966 ] ,
          "attributes": {
            "ROUTING": "R27C21_F7;;1;R27C21_X04;R27C21_F7_X04;1;R27C21_B0;R27C21_X04_B0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0[5]": {
          "hide_name": 0,
          "bits": [ 3877965 ] ,
          "attributes": {
            "ROUTING": "R27C22_F6;;1;R27C22_W26;R27C22_F6_W260;1;R27C21_X03;R27C21_W261_X03;1;R27C21_A0;R27C21_X03_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3877964 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1[5]": {
          "hide_name": 0,
          "bits": [ 3877961 ] ,
          "attributes": {
            "ROUTING": "R27C22_F3;;1;R27C22_W23;R27C22_F3_W230;1;R27C21_B1;R27C21_W231_B1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0[6]": {
          "hide_name": 0,
          "bits": [ 3877960 ] ,
          "attributes": {
            "ROUTING": "R27C22_F2;;1;R27C22_W13;R27C22_F2_W130;1;R27C21_A1;R27C21_W131_A1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3877959 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1[6]": {
          "hide_name": 0,
          "bits": [ 3877956 ] ,
          "attributes": {
            "ROUTING": "R27C22_F4;;1;R27C22_EW10;R27C22_F4_EW10;1;R27C21_B2;R27C21_W111_B2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0[7]": {
          "hide_name": 0,
          "bits": [ 3877955 ] ,
          "attributes": {
            "ROUTING": "R26C22_F5;;1;R26C22_W13;R26C22_F5_W130;1;R26C21_S27;R26C21_W131_S270;1;R27C21_A2;R27C21_S271_A2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3877954 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3877951 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1[7]": {
          "hide_name": 0,
          "bits": [ 3877948 ] ,
          "attributes": {
            "ROUTING": "R26C22_F1;;1;R26C22_W21;R26C22_F1_W210;1;R26C21_S21;R26C21_W211_S210;1;R27C21_B3;R27C21_S211_B3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0[8]": {
          "hide_name": 0,
          "bits": [ 3877947 ] ,
          "attributes": {
            "ROUTING": "R27C23_F0;;1;R27C23_W13;R27C23_F0_W130;1;R27C22_W27;R27C22_W131_W270;1;R27C21_A3;R27C21_W271_A3;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3877946 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I1[8]": {
          "hide_name": 0,
          "bits": [ 3877943 ] ,
          "attributes": {
            "ROUTING": "R27C23_F5;;1;R27C23_EW10;R27C23_F5_EW10;1;R27C22_W21;R27C22_W111_W210;1;R27C21_B4;R27C21_W211_B4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.21-200.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_I0[9]": {
          "hide_name": 0,
          "bits": [ 3877942 ] ,
          "attributes": {
            "ROUTING": "R26C22_F0;;1;R26C22_SN10;R26C22_F0_SN10;1;R27C22_W25;R27C22_S111_W250;1;R27C21_A4;R27C21_W251_A4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:200.24-200.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3877941 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1_ALU_SUM_9_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3877939 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[10]": {
          "hide_name": 0,
          "bits": [ 3877936 ] ,
          "attributes": {
            "ROUTING": "R27C21_F5;;1;R27C21_N25;R27C21_F5_N250;1;R26C21_B5;R26C21_N251_B5;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[10]": {
          "hide_name": 0,
          "bits": [ 3877935 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:38.25-38.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[1]": {
          "hide_name": 0,
          "bits": [ 3877933 ] ,
          "attributes": {
            "ROUTING": "R27C20_F2;;1;R27C20_N13;R27C20_F2_N130;1;R26C20_B2;R26C20_N131_B2;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "key_value[2]": {
          "hide_name": 0,
          "bits": [ 3877930 ] ,
          "attributes": {
            "ROUTING": "R26C16_N13;R26C16_F2_N130;1;R25C16_E27;R25C16_N131_E270;1;R25C18_E27;R25C18_E272_E270;1;R25C19_A2;R25C19_E271_A2;1;R26C16_F2;;1;R26C16_E22;R26C16_F2_E220;1;R26C18_E23;R26C18_E222_E230;1;R26C20_X02;R26C20_E232_X02;1;R26C20_A2;R26C20_X02_A2;1",
            "src": "../design/module_top.v:57.17-64.6|../design/module_row_scanner.v:6.24-6.33",
            "hdlname": "scanner_inst key_value"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[2]": {
          "hide_name": 0,
          "bits": [ 3877928 ] ,
          "attributes": {
            "ROUTING": "R27C20_F3;;1;R27C20_N23;R27C20_F3_N230;1;R26C20_B3;R26C20_N231_B3;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "key_value[3]": {
          "hide_name": 0,
          "bits": [ 3877926 ] ,
          "attributes": {
            "ROUTING": "R25C16_E10;R25C16_OF0_E100;1;R25C16_E22;R25C16_E100_E220;1;R25C16_C6;R25C16_E220_C6;1;R25C18_E21;R25C18_E202_E210;1;R25C19_X02;R25C19_E211_X02;1;R25C19_A3;R25C19_X02_A3;1;R25C16_OF0;;1;R25C16_E20;R25C16_OF0_E200;1;R25C18_S20;R25C18_E202_S200;1;R26C18_E20;R26C18_S201_E200;1;R26C20_X05;R26C20_E202_X05;1;R26C20_A3;R26C20_X05_A3;1",
            "hdlname": "scanner_inst key_value",
            "src": "../design/module_top.v:57.17-64.6|../design/module_row_scanner.v:6.24-6.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[1]": {
          "hide_name": 0,
          "bits": [ 3877923 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[3]": {
          "hide_name": 0,
          "bits": [ 3877920 ] ,
          "attributes": {
            "ROUTING": "R27C20_F4;;1;R27C20_N10;R27C20_F4_N100;1;R26C20_B4;R26C20_N101_B4;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[2]": {
          "hide_name": 0,
          "bits": [ 3877919 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[4]": {
          "hide_name": 0,
          "bits": [ 3877916 ] ,
          "attributes": {
            "ROUTING": "R27C20_F5;;1;R27C20_N25;R27C20_F5_N250;1;R26C20_B5;R26C20_N251_B5;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[3]": {
          "hide_name": 0,
          "bits": [ 3877915 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[5]": {
          "hide_name": 0,
          "bits": [ 3877912 ] ,
          "attributes": {
            "ROUTING": "R27C21_F0;;1;R27C21_N13;R27C21_F0_N130;1;R26C21_B0;R26C21_N131_B0;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[4]": {
          "hide_name": 0,
          "bits": [ 3877911 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[6]": {
          "hide_name": 0,
          "bits": [ 3877908 ] ,
          "attributes": {
            "ROUTING": "R27C21_F1;;1;R27C21_N21;R27C21_F1_N210;1;R26C21_B1;R26C21_N211_B1;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[5]": {
          "hide_name": 0,
          "bits": [ 3877907 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[7]": {
          "hide_name": 0,
          "bits": [ 3877904 ] ,
          "attributes": {
            "ROUTING": "R27C21_F2;;1;R27C21_N22;R27C21_F2_N220;1;R26C21_X01;R26C21_N221_X01;1;R26C21_B2;R26C21_X01_B2;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[6]": {
          "hide_name": 0,
          "bits": [ 3877903 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[0]": {
          "hide_name": 0,
          "bits": [ 3877900 ] ,
          "attributes": {
            "ROUTING": "R27C20_F1;;1;R27C20_N21;R27C20_F1_N210;1;R26C20_B1;R26C20_N211_B1;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "key_value[1]": {
          "hide_name": 0,
          "bits": [ 3877897 ] ,
          "attributes": {
            "ROUTING": "R26C19_N25;R26C19_E251_N250;1;R25C19_A1;R25C19_N251_A1;1;R26C16_F5;;1;R26C16_E25;R26C16_F5_E250;1;R26C18_E25;R26C18_E252_E250;1;R26C20_A1;R26C20_E252_A1;1",
            "src": "../design/module_top.v:57.17-64.6|../design/module_row_scanner.v:6.24-6.33",
            "hdlname": "scanner_inst key_value"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[0]": {
          "hide_name": 0,
          "bits": [ 3877896 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[8]": {
          "hide_name": 0,
          "bits": [ 3877893 ] ,
          "attributes": {
            "ROUTING": "R27C21_F3;;1;R27C21_N23;R27C21_F3_N230;1;R26C21_B3;R26C21_N231_B3;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[7]": {
          "hide_name": 0,
          "bits": [ 3877892 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3883506 ] ,
          "attributes": {
            "ROUTING": "R15C16_C3;R15C16_W220_C3;1;R15C16_C0;R15C16_N220_C0;1;R15C16_C2;R15C16_W220_C2;1;R15C16_D4;R15C16_W270_D4;1;R6C14_C4;R6C14_S220_C4;1;R24C4_A5;R24C4_X07_A5;1;R23C7_C3;R23C7_W220_C3;1;R16C27_C0;R16C27_X04_C0;1;R12C12_D5;R12C12_X04_D5;1;R17C5_X08;R17C5_VCC_X08;1;R17C5_C4;R17C5_X08_C4;1;R18C25_C4;R18C25_X08_C4;1;R23C4_D3;R23C4_X08_D3;1;R25C12_D0;R25C12_X08_D0;1;R15C22_C0;R15C22_N220_C0;1;R24C6_C2;R24C6_X04_C2;1;R11C9_C3;R11C9_X04_C3;1;R9C21_C1;R9C21_N220_C1;1;R24C20_C1;R24C20_N220_C1;1;R18C27_C2;R18C27_X04_C2;1;R14C27_D1;R14C27_X03_D1;1;R27C20_C3;R27C20_X04_C3;1;R6C15_C0;R6C15_X04_C0;1;R15C19_E27;R15C19_VCC_E270;1;R15C19_D1;R15C19_E270_D1;1;R15C28_C1;R15C28_N220_C1;1;R9C21_X07;R9C21_VCC_X07;1;R9C21_A2;R9C21_X07_A2;1;R11C9_C4;R11C9_X08_C4;1;R18C17_C1;R18C17_N220_C1;1;R15C28_D3;R15C28_X08_D3;1;R15C28_D2;R15C28_X08_D2;1;R15C28_A1;R15C28_N200_A1;1;R14C20_C2;R14C20_W220_C2;1;R18C25_C1;R18C25_N220_C1;1;R14C24_X07;R14C24_VCC_X07;1;R14C24_A2;R14C24_X07_A2;1;R20C17_C0;R20C17_X04_C0;1;R17C8_C4;R17C8_E261_C4;1;R17C7_E26;R17C7_VCC_E260;1;R17C8_C5;R17C8_E261_C5;1;R12C22_D4;R12C22_X07_D4;1;R9C21_C3;R9C21_W220_C3;1;R20C19_C2;R20C19_X04_C2;1;R12C9_C1;R12C9_N220_C1;1;R6C11_C4;R6C11_X08_C4;1;R12C12_C3;R12C12_X04_C3;1;R7C13_C4;R7C13_X08_C4;1;R16C15_C2;R16C15_W220_C2;1;R11C11_C4;R11C11_X08_C4;1;R14C23_C1;R14C23_X04_C1;1;R14C19_C1;R14C19_X04_C1;1;R25C10_C3;R25C10_W220_C3;1;R24C5_C5;R24C5_X08_C5;1;R15C28_N20;R15C28_VCC_N200;1;R18C4_D3;R18C4_X08_D3;1;R18C5_C2;R18C5_W220_C2;1;R23C9_D0;R23C9_X08_D0;1;R7C11_D4;R7C11_X04_D4;1;R7C14_D5;R7C14_X04_D5;1;R25C19_D3;R25C19_X03_D3;1;R18C3_C1;R18C3_N220_C1;1;R16C27_D4;R16C27_X07_D4;1;R15C22_N22;R15C22_VCC_N220;1;R15C22_C1;R15C22_N220_C1;1;R25C12_D5;R25C12_X04_D5;1;R24C20_D5;R24C20_W270_D5;1;R17C5_C1;R17C5_X04_C1;1;R14C21_C1;R14C21_X04_C1;1;R23C6_C5;R23C6_X08_C5;1;R12C13_D2;R12C13_X08_D2;1;R11C9_N20;R11C9_VCC_N200;1;R11C9_A0;R11C9_N200_A0;1;R14C20_X07;R14C20_VCC_X07;1;R14C20_A2;R14C20_X07_A2;1;R26C21_C2;R26C21_X04_C2;1;R11C22_X07;R11C22_VCC_X07;1;R11C22_A2;R11C22_X07_A2;1;R15C22_D3;R15C22_X08_D3;1;R12C11_D4;R12C11_X04_D4;1;R24C4_X07;R24C4_VCC_X07;1;R24C4_A4;R24C4_X07_A4;1;R11C23_C2;R11C23_X04_C2;1;R12C9_C5;R12C9_X08_C5;1;R25C19_D2;R25C19_X03_D2;1;R6C14_C2;R6C14_W220_C2;1;R12C9_D5;R12C9_X07_D5;1;R12C9_D4;R12C9_X07_D4;1;R12C9_C0;R12C9_N220_C0;1;R12C9_C2;R12C9_E261_C2;1;R24C20_N22;R24C20_VCC_N220;1;R24C20_C0;R24C20_N220_C0;1;R17C4_C4;R17C4_X08_C4;1;R6C13_X03;R6C13_VCC_X03;1;R6C13_A0;R6C13_X03_A0;1;R7C15_C0;R7C15_X04_C0;1;R23C7_D3;R23C7_X08_D3;1;R11C8_C5;R11C8_X08_C5;1;R7C16_D1;R7C16_X03_D1;1;R14C27_C0;R14C27_N220_C0;1;R26C20_D2;R26C20_X08_D2;1;R18C4_C0;R18C4_N220_C0;1;R15C13_C0;R15C13_X04_C0;1;R16C14_D3;R16C14_X08_D3;1;R11C21_D2;R11C21_X03_D2;1;R7C16_W22;R7C16_VCC_W220;1;R7C16_C2;R7C16_W220_C2;1;R16C18_B3;R16C18_X04_B3;1;R16C20_C0;R16C20_N220_C0;1;R16C20_C2;R16C20_W220_C2;1;R16C20_D4;R16C20_W270_D4;1;R16C20_C1;R16C20_N220_C1;1;R23C5_D5;R23C5_X07_D5;1;R14C19_E20;R14C19_VCC_E200;1;R14C19_A2;R14C19_E200_A2;1;R23C7_D0;R23C7_X08_D0;1;R18C21_C1;R18C21_X04_C1;1;R7C12_C2;R7C12_X04_C2;1;R13C17_D3;R13C17_X03_D3;1;R12C8_C1;R12C8_N220_C1;1;R11C21_X03;R11C21_VCC_X03;1;R11C21_A1;R11C21_X03_A1;1;R15C22_D1;R15C22_X08_D1;1;R18C16_X03;R18C16_VCC_X03;1;R18C16_A1;R18C16_X03_A1;1;R23C4_D5;R23C4_X04_D5;1;R26C21_D0;R26C21_X08_D0;1;R17C6_C4;R17C6_W241_C4;1;R13C24_C3;R13C24_X04_C3;1;R7C14_C3;R7C14_X04_C3;1;R18C21_C2;R18C21_X04_C2;1;R23C5_C0;R23C5_N220_C0;1;R12C9_X07;R12C9_VCC_X07;1;R16C23_C3;R16C23_X04_C3;1;R12C11_D1;R12C11_X08_D1;1;R27C21_C1;R27C21_E261_C1;1;R25C9_D3;R25C9_X03_D3;1;R18C6_C1;R18C6_X04_C1;1;R16C27_X03;R16C27_VCC_X03;1;R16C27_A1;R16C27_X03_A1;1;R15C22_A2;R15C22_X07_A2;1;R20C20_D4;R20C20_N260_D4;1;R18C7_D2;R18C7_X08_D2;1;R18C25_C2;R18C25_W220_C2;1;R7C15_C1;R7C15_X04_C1;1;R7C13_D3;R7C13_X08_D3;1;R23C4_C2;R23C4_X04_C2;1;R16C23_C0;R16C23_X04_C0;1;R12C26_C4;R12C26_X08_C4;1;R16C20_C3;R16C20_W220_C3;1;R23C8_C3;R23C8_X04_C3;1;R11C8_C0;R11C8_X04_C0;1;R15C16_N22;R15C16_VCC_N220;1;R6C15_C3;R6C15_X04_C3;1;R7C11_D1;R7C11_X08_D1;1;R6C14_C0;R6C14_N220_C0;1;R25C20_C2;R25C20_X04_C2;1;R18C8_D0;R18C8_X03_D0;1;R15C28_X08;R15C28_VCC_X08;1;R15C28_C4;R15C28_X08_C4;1;R24C5_C3;R24C5_W220_C3;1;R20C20_C1;R20C20_N220_C1;1;R17C5_C2;R17C5_X04_C2;1;R16C16_N20;R16C16_VCC_N200;1;R15C16_C4;R15C16_N201_C4;1;R11C24_D2;R11C24_X08_D2;1;R12C10_D4;R12C10_X04_D4;1;R24C19_D2;R24C19_S270_D2;1;R13C18_N20;R13C18_VCC_N200;1;R13C18_A1;R13C18_N200_A1;1;R12C11_D2;R12C11_X08_D2;1;R18C4_C3;R18C4_W220_C3;1;R12C22_C2;R12C22_W220_C2;1;R13C15_C3;R13C15_X04_C3;1;R11C12_C1;R11C12_X04_C1;1;R25C13_C1;R25C13_N220_C1;1;R6C12_A1;R6C12_X03_A1;1;R12C11_C2;R12C11_X04_C2;1;R16C17_C1;R16C17_N220_C1;1;R24C7_C5;R24C7_X08_C5;1;R27C21_D1;R27C21_X08_D1;1;R23C6_D3;R23C6_X08_D3;1;R25C12_C0;R25C12_X04_C0;1;R16C25_C0;R16C25_X04_C0;1;R12C12_D1;R12C12_X08_D1;1;R20C20_D1;R20C20_X03_D1;1;R9C21_W22;R9C21_VCC_W220;1;R9C21_C2;R9C21_W220_C2;1;R9C21_C0;R9C21_N220_C0;1;R25C19_C2;R25C19_X04_C2;1;R11C24_C2;R11C24_X04_C2;1;R12C22_C0;R12C22_N220_C0;1;R12C22_C1;R12C22_N220_C1;1;R12C22_C3;R12C22_W220_C3;1;R15C19_D3;R15C19_S270_D3;1;R14C24_C2;R14C24_X04_C2;1;R24C8_C3;R24C8_X04_C3;1;R18C5_D1;R18C5_X08_D1;1;R15C19_S22;R15C19_VCC_S220;1;R15C19_C4;R15C19_S220_C4;1;R23C8_C5;R23C8_X08_C5;1;R15C16_C1;R15C16_N220_C1;1;R18C3_A1;R18C3_X03_A1;1;R7C15_C2;R7C15_X04_C2;1;R13C24_D2;R13C24_X08_D2;1;R11C25_C0;R11C25_X04_C0;1;R11C16_W22;R11C16_VCC_W220;1;R11C16_C3;R11C16_W220_C3;1;R14C21_X07;R14C21_VCC_X07;1;R14C21_A2;R14C21_X07_A2;1;R11C11_C1;R11C11_N220_C1;1;R12C19_C3;R12C19_X04_C3;1;R15C16_D2;R15C16_X03_D2;1;R12C8_D2;R12C8_X03_D2;1;R15C19_X07;R15C19_VCC_X07;1;R15C19_A2;R15C19_X07_A2;1;R16C14_X08;R16C14_VCC_X08;1;R16C14_C4;R16C14_X08_C4;1;R18C6_C5;R18C6_X08_C5;1;R11C7_C1;R11C7_X04_C1;1;R20C21_X04;R20C21_VCC_X04;1;R20C21_C0;R20C21_X04_C0;1;R18C27_C0;R18C27_X04_C0;1;R16C17_C2;R16C17_W220_C2;1;R18C7_C1;R18C7_X04_C1;1;R11C22_W22;R11C22_VCC_W220;1;R11C22_C2;R11C22_W220_C2;1;R12C26_D1;R12C26_X08_D1;1;R6C12_C1;R6C12_X04_C1;1;R12C27_C0;R12C27_X04_C0;1;R20C21_X03;R20C21_VCC_X03;1;R20C21_D0;R20C21_X03_D0;1;R16C14_C0;R16C14_X04_C0;1;R13C24_C0;R13C24_X04_C0;1;R17C22_C3;R17C22_X04_C3;1;R20C25_C0;R20C25_X04_C0;1;R12C10_C0;R12C10_X04_C0;1;R12C13_D0;R12C13_X08_D0;1;R14C29_C1;R14C29_X04_C1;1;R11C24_E20;R11C24_VCC_E200;1;R11C24_A2;R11C24_E200_A2;1;R13C17_D2;R13C17_X03_D2;1;R7C16_D2;R7C16_X03_D2;1;R12C19_D1;R12C19_X03_D1;1;R23C6_D4;R23C6_X04_D4;1;R25C19_X03;R25C19_VCC_X03;1;R25C19_D1;R25C19_X03_D1;1;R11C21_C0;R11C21_N220_C0;1;R23C8_C2;R23C8_X04_C2;1;R13C24_X08;R13C24_VCC_X08;1;R13C24_C4;R13C24_X08_C4;1;R18C3_D1;R18C3_X03_D1;1;R12C27_C5;R12C27_X08_C5;1;R12C10_C4;R12C10_X08_C4;1;R7C15_D4;R7C15_X04_D4;1;R20C20_D3;R20C20_X03_D3;1;R27C20_C2;R27C20_X04_C2;1;R24C7_C1;R24C7_X04_C1;1;R14C20_W22;R14C20_VCC_W220;1;R14C20_C3;R14C20_W220_C3;1;R7C13_X07;R7C13_VCC_X07;1;R7C13_D4;R7C13_X07_D4;1;R12C8_N22;R12C8_VCC_N220;1;R12C8_C0;R12C8_N220_C0;1;R25C12_D3;R25C12_X03_D3;1;R6C13_C0;R6C13_X04_C0;1;R11C21_D3;R11C21_X08_D3;1;R11C21_D4;R11C21_X07_D4;1;R14C23_C3;R14C23_X04_C3;1;R26C21_D3;R26C21_X08_D3;1;R25C19_C1;R25C19_X04_C1;1;R27C20_E26;R27C20_VCC_E260;1;R27C21_C0;R27C21_E261_C0;1;R11C7_A5;R11C7_X07_A5;1;R13C18_C2;R13C18_W220_C2;1;R11C12_C0;R11C12_X04_C0;1;R24C4_C1;R24C4_X04_C1;1;R26C20_C5;R26C20_X08_C5;1;R27C21_D3;R27C21_X08_D3;1;R16C20_D1;R16C20_X03_D1;1;R18C25_D1;R18C25_X03_D1;1;R12C12_D0;R12C12_X03_D0;1;R7C11_D3;R7C11_X08_D3;1;R16C20_W22;R16C20_VCC_W220;1;R23C5_D0;R23C5_S260_D0;1;R15C28_N22;R15C28_VCC_N220;1;R15C28_C0;R15C28_N220_C0;1;R15C28_C3;R15C28_W220_C3;1;R15C19_D2;R15C19_S270_D2;1;R24C6_X03;R24C6_VCC_X03;1;R24C6_A0;R24C6_X03_A0;1;R14C27_C3;R14C27_W220_C3;1;R12C8_C3;R12C8_W220_C3;1;R18C8_D2;R18C8_X03_D2;1;R15C22_C2;R15C22_W241_C2;1;R15C22_D4;R15C22_X07_D4;1;R15C22_C3;R15C22_W241_C3;1;R17C6_C2;R17C6_X04_C2;1;R25C11_C5;R25C11_X08_C5;1;R12C11_D0;R12C11_X08_D0;1;R12C13_X08;R12C13_VCC_X08;1;R12C13_D1;R12C13_X08_D1;1;R18C4_C5;R18C4_X08_C5;1;R12C27_C2;R12C27_X04_C2;1;R12C26_D2;R12C26_X08_D2;1;R17C8_C0;R17C8_X04_C0;1;R17C22_X07;R17C22_VCC_X07;1;R17C22_A2;R17C22_X07_A2;1;R6C11_C0;R6C11_X04_C0;1;R23C6_C3;R23C6_X04_C3;1;R14C24_C1;R14C24_X04_C1;1;R17C7_C2;R17C7_W220_C2;1;R12C19_C1;R12C19_X04_C1;1;R23C5_D2;R23C5_E260_D2;1;R24C20_C5;R24C20_X08_C5;1;R26C20_C0;R26C20_X04_C0;1;R11C21_W22;R11C21_VCC_W220;1;R11C21_C2;R11C21_W220_C2;1;R18C27_C1;R18C27_X04_C1;1;R24C7_C3;R24C7_X04_C3;1;R26C20_C1;R26C20_X04_C1;1;R7C12_D1;R7C12_X08_D1;1;R1C1_S22;R1C1_VCC_S220;1;R1C1_C4;R1C1_S220_C4;1;R24C19_C3;R24C19_X04_C3;1;R6C12_C5;R6C12_X08_C5;1;R14C19_C2;R14C19_X04_C2;1;R12C26_E20;R12C26_VCC_E200;1;R12C26_A2;R12C26_E200_A2;1;R16C23_C1;R16C23_X04_C1;1;R18C25_W22;R18C25_VCC_W220;1;R18C25_C3;R18C25_W220_C3;1;R18C25_C0;R18C25_N220_C0;1;R12C12_D4;R12C12_X04_D4;1;R24C4_C4;R24C4_X08_C4;1;R23C8_D0;R23C8_X08_D0;1;R7C13_D1;R7C13_X08_D1;1;R24C6_C3;R24C6_X04_C3;1;R11C18_C1;R11C18_X04_C1;1;R13C15_C2;R13C15_X04_C2;1;R25C12_D4;R25C12_X04_D4;1;R13C18_C1;R13C18_N220_C1;1;R11C24_C3;R11C24_X04_C3;1;R13C17_C3;R13C17_X04_C3;1;R24C9_C1;R24C9_N220_C1;1;R11C8_C1;R11C8_X04_C1;1;R18C5_C1;R18C5_N220_C1;1;R12C26_C1;R12C26_N220_C1;1;R25C9_C3;R25C9_X04_C3;1;R24C7_C0;R24C7_X04_C0;1;R15C22_N20;R15C22_VCC_N200;1;R15C22_A1;R15C22_N200_A1;1;R17C6_C3;R17C6_X04_C3;1;R11C24_N20;R11C24_VCC_N200;1;R11C24_A1;R11C24_N200_A1;1;R6C11_A4;R6C11_X07_A4;1;R13C24_A1;R13C24_X03_A1;1;R15C19_C1;R15C19_X04_C1;1;R16C25_C3;R16C25_X04_C3;1;R15C16_D1;R15C16_X03_D1;1;R18C6_C4;R18C6_X08_C4;1;R26C21_D1;R26C21_X08_D1;1;R18C8_C1;R18C8_X04_C1;1;R24C5_C0;R24C5_N220_C0;1;R27C21_D4;R27C21_X07_D4;1;R7C16_X03;R7C16_VCC_X03;1;R7C16_D0;R7C16_X03_D0;1;R18C21_D1;R18C21_X03_D1;1;R15C19_C3;R15C19_X04_C3;1;R12C9_D2;R12C9_X08_D2;1;R27C21_D2;R27C21_X08_D2;1;R11C21_D1;R11C21_X08_D1;1;R11C12_X04;R11C12_VCC_X04;1;R11C12_C2;R11C12_X04_C2;1;R20C20_C5;R20C20_S220_C5;1;R20C25_X07;R20C25_VCC_X07;1;R20C25_A2;R20C25_X07_A2;1;R25C20_D4;R25C20_X04_D4;1;R6C11_X07;R6C11_VCC_X07;1;R6C11_A5;R6C11_X07_A5;1;R11C24_C0;R11C24_X04_C0;1;R16C25_X07;R16C25_VCC_X07;1;R16C25_A2;R16C25_X07_A2;1;R12C12_C1;R12C12_X04_C1;1;R25C11_C3;R25C11_X04_C3;1;R13C18_N26;R13C18_VCC_N260;1;R13C18_D4;R13C18_N260_D4;1;R15C13_C3;R15C13_X04_C3;1;R16C25_C1;R16C25_X04_C1;1;R18C16_C0;R18C16_X04_C0;1;R18C5_D2;R18C5_X08_D2;1;R20C20_S22;R20C20_VCC_S220;1;R20C20_C4;R20C20_S220_C4;1;R25C10_D5;R25C10_N260_D5;1;R18C6_D4;R18C6_X04_D4;1;R23C4_C5;R23C4_X08_C5;1;R13C17_X03;R13C17_VCC_X03;1;R13C17_D1;R13C17_X03_D1;1;R17C7_C5;R17C7_E241_C5;1;R14C27_W22;R14C27_VCC_W220;1;R14C27_C2;R14C27_W220_C2;1;R18C19_D2;R18C19_X08_D2;1;R18C3_N22;R18C3_VCC_N220;1;R18C3_C0;R18C3_N220_C0;1;R26C20_C2;R26C20_X04_C2;1;R25C11_C2;R25C11_X04_C2;1;R11C7_C4;R11C7_X08_C4;1;R11C22_C1;R11C22_N220_C1;1;R6C11_C2;R6C11_X04_C2;1;R18C5_D0;R18C5_X08_D0;1;R14C23_C2;R14C23_X04_C2;1;R12C27_B1;R12C27_X04_B1;1;R20C20_N22;R20C20_VCC_N220;1;R20C20_C0;R20C20_N220_C0;1;R26C21_C1;R26C21_X04_C1;1;R25C12_C5;R25C12_X08_C5;1;R18C7_D1;R18C7_X08_D1;1;R15C22_D2;R15C22_X08_D2;1;R23C7_D4;R23C7_W270_D4;1;R17C4_C1;R17C4_N220_C1;1;R12C29_C3;R12C29_X04_C3;1;R12C16_C1;R12C16_X04_C1;1;R11C16_E20;R11C16_VCC_E200;1;R11C16_A2;R11C16_E200_A2;1;R18C6_D0;R18C6_X08_D0;1;R24C5_X08;R24C5_VCC_X08;1;R24C5_C4;R24C5_X08_C4;1;R18C16_C2;R18C16_X04_C2;1;R23C9_D1;R23C9_X08_D1;1;R6C11_X08;R6C11_VCC_X08;1;R6C11_C5;R6C11_X08_C5;1;R25C12_C3;R25C12_X04_C3;1;R11C7_C2;R11C7_X04_C2;1;R12C26_X08;R12C26_VCC_X08;1;R12C26_D3;R12C26_X08_D3;1;R17C4_A5;R17C4_X07_A5;1;R17C6_A2;R17C6_X07_A2;1;R16C23_D4;R16C23_X04_D4;1;R15C13_C1;R15C13_X04_C1;1;R15C22_X07;R15C22_VCC_X07;1;R25C19_D4;R25C19_X04_D4;1;R18C19_C2;R18C19_X04_C2;1;R15C28_X07;R15C28_VCC_X07;1;R15C28_A2;R15C28_X07_A2;1;R15C16_X03;R15C16_VCC_X03;1;R15C16_A1;R15C16_X03_A1;1;R17C6_X03;R17C6_VCC_X03;1;R17C6_A0;R17C6_X03_A0;1;R18C27_X07;R18C27_VCC_X07;1;R18C27_A2;R18C27_X07_A2;1;R11C16_N22;R11C16_VCC_N220;1;R11C16_C1;R11C16_N220_C1;1;R12C9_W24;R12C9_VCC_W240;1;R12C8_C2;R12C8_W241_C2;1;R14C27_D3;R14C27_X03_D3;1;R14C27_D2;R14C27_X03_D2;1;R27C20_C0;R27C20_X04_C0;1;R25C10_C5;R25C10_X08_C5;1;R11C10_C4;R11C10_X08_C4;1;R23C8_D5;R23C8_X04_D5;1;R18C3_D5;R18C3_X07_D5;1;R16C27_C3;R16C27_X04_C3;1;R24C5_X07;R24C5_VCC_X07;1;R24C5_A3;R24C5_X07_A3;1;R13C18_E20;R13C18_VCC_E200;1;R13C18_A2;R13C18_E200_A2;1;R12C22_D1;R12C22_X03_D1;1;R24C20_D0;R24C20_X08_D0;1;R6C14_W22;R6C14_VCC_W220;1;R6C14_C3;R6C14_W220_C3;1;R18C5_W22;R18C5_VCC_W220;1;R18C5_C3;R18C5_W220_C3;1;R15C13_X07;R15C13_VCC_X07;1;R15C13_A2;R15C13_X07_A2;1;R20C19_C0;R20C19_X04_C0;1;R18C7_D4;R18C7_X04_D4;1;R18C7_D5;R18C7_X04_D5;1;R7C15_D0;R7C15_X08_D0;1;R12C10_C5;R12C10_X08_C5;1;R14C27_X03;R14C27_VCC_X03;1;R14C27_A1;R14C27_X03_A1;1;R24C20_C2;R24C20_W220_C2;1;R14C29_C3;R14C29_X04_C3;1;R20C19_C4;R20C19_X08_C4;1;R11C25_C2;R11C25_X04_C2;1;R6C11_C3;R6C11_X04_C3;1;R24C4_C2;R24C4_X04_C2;1;R23C7_C1;R23C7_S241_C1;1;R17C7_C1;R17C7_N220_C1;1;R11C21_N22;R11C21_VCC_N220;1;R11C21_C1;R11C21_N220_C1;1;R7C12_D4;R7C12_X04_D4;1;R25C11_D4;R25C11_X04_D4;1;R23C4_N20;R23C4_VCC_N200;1;R23C4_A1;R23C4_N200_A1;1;R18C21_D2;R18C21_X03_D2;1;R24C6_A2;R24C6_X07_A2;1;R6C14_N22;R6C14_VCC_N220;1;R6C14_C1;R6C14_N220_C1;1;R11C10_C5;R11C10_X08_C5;1;R6C12_X08;R6C12_VCC_X08;1;R6C12_C4;R6C12_X08_C4;1;R26C21_C3;R26C21_X04_C3;1;R11C11_C3;R11C11_W220_C3;1;R23C8_C0;R23C8_X04_C0;1;R7C16_C0;R7C16_N220_C0;1;R11C22_N22;R11C22_VCC_N220;1;R11C22_C0;R11C22_N220_C0;1;R14C29_A2;R14C29_E200_A2;1;R7C12_C3;R7C12_X04_C3;1;R17C7_W24;R17C7_VCC_W240;1;R17C6_C5;R17C6_W241_C5;1;R7C13_D2;R7C13_X08_D2;1;R13C15_X07;R13C15_VCC_X07;1;R13C15_A2;R13C15_X07_A2;1;R13C26_C1;R13C26_X04_C1;1;R15C19_S27;R15C19_VCC_S270;1;R12C28_C2;R12C28_X04_C2;1;R11C23_X07;R11C23_VCC_X07;1;R11C23_A2;R11C23_X07_A2;1;R13C15_C1;R13C15_X04_C1;1;R14C29_C2;R14C29_X04_C2;1;R26C21_D2;R26C21_X08_D2;1;R23C4_D2;R23C4_X08_D2;1;R26C21_X04;R26C21_VCC_X04;1;R26C21_D5;R26C21_X04_D5;1;R26C21_C4;R26C21_X08_C4;1;R27C21_C2;R27C21_W220_C2;1;R16C27_C2;R16C27_X04_C2;1;R14C19_X04;R14C19_VCC_X04;1;R14C19_C0;R14C19_X04_C0;1;R23C6_D1;R23C6_X08_D1;1;R24C4_X08;R24C4_VCC_X08;1;R24C4_C5;R24C4_X08_C5;1;R12C13_C1;R12C13_X04_C1;1;R15C16_E20;R15C16_VCC_E200;1;R15C16_A2;R15C16_E200_A2;1;R7C14_C5;R7C14_X08_C5;1;R11C16_W27;R11C16_VCC_W270;1;R11C16_D4;R11C16_W270_D4;1;R25C13_D1;R25C13_X08_D1;1;R12C19_D4;R12C19_X04_D4;1;R7C15_C4;R7C15_X08_C4;1;R23C5_C5;R23C5_S220_C5;1;R14C29_X04;R14C29_VCC_X04;1;R14C29_C0;R14C29_X04_C0;1;R24C6_X04;R24C6_VCC_X04;1;R24C6_C0;R24C6_X04_C0;1;R17C7_W22;R17C7_VCC_W220;1;R17C7_C3;R17C7_W220_C3;1;R25C19_C0;R25C19_X04_C0;1;R7C15_D5;R7C15_X04_D5;1;R17C4_X08;R17C4_VCC_X08;1;R17C4_C5;R17C4_X08_C5;1;R23C8_C4;R23C8_X08_C4;1;R17C6_E24;R17C6_VCC_E240;1;R17C7_C4;R17C7_E241_C4;1;R18C25_N22;R18C25_VCC_N220;1;R12C28_C5;R12C28_X08_C5;1;R11C16_A1;R11C16_X03_A1;1;R27C20_D1;R27C20_X08_D1;1;R17C5_C5;R17C5_N221_C5;1;R12C26_C2;R12C26_S261_C2;1;R12C29_C2;R12C29_X04_C2;1;R12C29_C1;R12C29_X04_C1;1;R12C16_C3;R12C16_X04_C3;1;R24C20_D3;R24C20_X08_D3;1;R12C22_X03;R12C22_VCC_X03;1;R12C22_A1;R12C22_X03_A1;1;R12C22_N22;R12C22_VCC_N220;1;R16C23_X07;R16C23_VCC_X07;1;R16C23_A2;R16C23_X07_A2;1;R17C7_N22;R17C7_VCC_N220;1;R17C7_C0;R17C7_N220_C0;1;R12C22_X07;R12C22_VCC_X07;1;R12C22_A2;R12C22_X07_A2;1;R6C12_C2;R6C12_X04_C2;1;R16C15_E20;R16C15_VCC_E200;1;R16C15_A2;R16C15_E200_A2;1;R20C19_D3;R20C19_X03_D3;1;R23C9_C2;R23C9_X04_C2;1;R25C9_D2;R25C9_X03_D2;1;R11C10_C1;R11C10_X04_C1;1;R26C20_D3;R26C20_X08_D3;1;R16C15_C1;R16C15_N220_C1;1;R25C9_C5;R25C9_X08_C5;1;R25C10_C4;R25C10_X08_C4;1;R25C10_N26;R25C10_VCC_N260;1;R25C10_D4;R25C10_N260_D4;1;R24C19_C1;R24C19_X04_C1;1;R14C27_N22;R14C27_VCC_N220;1;R14C27_C1;R14C27_N220_C1;1;R24C20_W27;R24C20_VCC_W270;1;R24C20_D4;R24C20_W270_D4;1;R11C21_X08;R11C21_VCC_X08;1;R11C21_C4;R11C21_X08_C4;1;R16C14_C1;R16C14_X04_C1;1;R16C20_X03;R16C20_VCC_X03;1;R16C20_A1;R16C20_X03_A1;1;R23C5_S22;R23C5_VCC_S220;1;R23C5_C4;R23C5_S220_C4;1;R7C12_C4;R7C12_X08_C4;1;R16C15_W22;R16C15_VCC_W220;1;R16C15_C3;R16C15_W220_C3;1;R23C6_D2;R23C6_X08_D2;1;R25C11_C1;R25C11_X04_C1;1;R14C24_D4;R14C24_X04_D4;1;R18C3_D2;R18C3_X03_D2;1;R24C6_C5;R24C6_X08_C5;1;R13C17_C0;R13C17_X04_C0;1;R14C20_C1;R14C20_N220_C1;1;R24C4_C3;R24C4_X04_C3;1;R24C20_D2;R24C20_X08_D2;1;R11C26_S26;R11C26_VCC_S260;1;R12C26_C3;R12C26_S261_C3;1;R17C8_C1;R17C8_X04_C1;1;R24C5_A1;R24C5_N200_A1;1;R24C19_S27;R24C19_VCC_S270;1;R24C19_D3;R24C19_S270_D3;1;R7C14_D3;R7C14_X03_D3;1;R12C8_D1;R12C8_X08_D1;1;R18C7_D0;R18C7_X08_D0;1;R11C23_C1;R11C23_X04_C1;1;R15C16_W27;R15C16_VCC_W270;1;R16C20_E20;R16C20_VCC_E200;1;R16C20_A2;R16C20_E200_A2;1;R12C27_C3;R12C27_X04_C3;1;R12C27_X08;R12C27_VCC_X08;1;R12C27_C4;R12C27_X08_C4;1;R17C4_N22;R17C4_VCC_N220;1;R17C4_C0;R17C4_N220_C0;1;R7C11_C2;R7C11_X04_C2;1;R12C10_C2;R12C10_X04_C2;1;R23C7_C5;R23C7_X08_C5;1;R17C5_X07;R17C5_VCC_X07;1;R17C5_A3;R17C5_X07_A3;1;R23C4_D1;R23C4_X08_D1;1;R18C21_C3;R18C21_X04_C3;1;R18C3_X07;R18C3_VCC_X07;1;R18C3_D4;R18C3_X07_D4;1;R12C13_C2;R12C13_X04_C2;1;R25C10_D2;R25C10_X08_D2;1;R18C7_C0;R18C7_X04_C0;1;R23C9_C1;R23C9_X04_C1;1;R11C16_C2;R11C16_W220_C2;1;R25C19_C4;R25C19_S220_C4;1;R14C23_X04;R14C23_VCC_X04;1;R14C23_C0;R14C23_X04_C0;1;R18C5_C5;R18C5_X08_C5;1;R16C14_D1;R16C14_X03_D1;1;R15C13_X04;R15C13_VCC_X04;1;R15C13_C2;R15C13_X04_C2;1;R12C8_W22;R12C8_VCC_W220;1;R6C13_A2;R6C13_X07_A2;1;R18C6_C2;R18C6_X04_C2;1;R23C4_X08;R23C4_VCC_X08;1;R23C4_C4;R23C4_X08_C4;1;R23C4_C1;R23C4_X04_C1;1;R7C12_C1;R7C12_X04_C1;1;R23C7_W27;R23C7_VCC_W270;1;R23C7_D5;R23C7_W270_D5;1;R18C19_D4;R18C19_X07_D4;1;R18C16_C1;R18C16_X04_C1;1;R18C4_C4;R18C4_X08_C4;1;R13C24_D3;R13C24_X03_D3;1;R18C19_C1;R18C19_X04_C1;1;R11C25_C1;R11C25_X04_C1;1;R12C26_N20;R12C26_VCC_N200;1;R12C26_A1;R12C26_N200_A1;1;R18C17_W22;R18C17_VCC_W220;1;R18C17_C3;R18C17_W220_C3;1;R16C20_D2;R16C20_X08_D2;1;R12C8_X03;R12C8_VCC_X03;1;R12C8_A1;R12C8_X03_A1;1;R20C17_C2;R20C17_X04_C2;1;R12C26_C0;R12C26_N220_C0;1;R12C26_D4;R12C26_W270_D4;1;R11C11_C2;R11C11_W220_C2;1;R6C16_C2;R6C16_X04_C2;1;R13C18_D3;R13C18_X08_D3;1;R25C19_S22;R25C19_VCC_S220;1;R25C19_C5;R25C19_S220_C5;1;R18C21_X03;R18C21_VCC_X03;1;R18C21_D3;R18C21_X03_D3;1;R18C8_X03;R18C8_VCC_X03;1;R18C8_D1;R18C8_X03_D1;1;R11C25_X04;R11C25_VCC_X04;1;R11C25_C3;R11C25_X04_C3;1;R18C17_N22;R18C17_VCC_N220;1;R18C17_C0;R18C17_N220_C0;1;R11C24_D1;R11C24_X08_D1;1;R25C10_D0;R25C10_X08_D0;1;R24C5_N20;R24C5_VCC_N200;1;R24C5_A0;R24C5_N200_A0;1;R7C15_X04;R7C15_VCC_X04;1;R7C15_C3;R7C15_X04_C3;1;R13C24_D4;R13C24_X04_D4;1;R25C10_X08;R25C10_VCC_X08;1;R25C10_D3;R25C10_X08_D3;1;R12C22_C4;R12C22_X08_C4;1;R7C11_D5;R7C11_X04_D5;1;R12C28_C1;R12C28_X04_C1;1;R16C14_C2;R16C14_X04_C2;1;R25C11_D1;R25C11_X08_D1;1;R6C16_C0;R6C16_X04_C0;1;R18C8_C2;R18C8_X04_C2;1;R13C18_W22;R13C18_VCC_W220;1;R13C18_C3;R13C18_W220_C3;1;R7C14_D2;R7C14_X03_D2;1;R17C6_X07;R17C6_VCC_X07;1;R17C6_A3;R17C6_X07_A3;1;R18C7_C3;R18C7_X04_C3;1;R13C15_X04;R13C15_VCC_X04;1;R13C15_C0;R13C15_X04_C0;1;R11C8_A1;R11C8_X03_A1;1;R14C24_D3;R14C24_X08_D3;1;R16C14_X04;R16C14_VCC_X04;1;R16C14_C3;R16C14_X04_C3;1;R26C20_D4;R26C20_X04_D4;1;R6C15_C1;R6C15_X04_C1;1;R11C21_C3;R11C21_W220_C3;1;R7C13_C0;R7C13_S241_C0;1;R18C19_X07;R18C19_VCC_X07;1;R18C19_A2;R18C19_X07_A2;1;R25C12_C2;R25C12_X04_C2;1;R12C9_C3;R12C9_E261_C3;1;R16C15_N22;R16C15_VCC_N220;1;R16C15_C0;R16C15_N220_C0;1;R25C20_C0;R25C20_X04_C0;1;R15C16_D3;R15C16_X03_D3;1;R18C6_D5;R18C6_X04_D5;1;R14C21_C2;R14C21_X04_C2;1;R6C14_S22;R6C14_VCC_S220;1;R6C14_C5;R6C14_S220_C5;1;R7C12_C5;R7C12_X08_C5;1;R7C11_C3;R7C11_X04_C3;1;R7C13_C3;R7C13_W220_C3;1;R6C13_X07;R6C13_VCC_X07;1;R6C13_A3;R6C13_X07_A3;1;R20C20_D2;R20C20_X03_D2;1;R23C4_C0;R23C4_X04_C0;1;R6C13_C4;R6C13_X08_C4;1;R25C20_D2;R25C20_X08_D2;1;R11C8_C3;R11C8_X04_C3;1;R13C18_C4;R13C18_X08_C4;1;R20C20_X03;R20C20_VCC_X03;1;R20C20_D0;R20C20_X03_D0;1;R23C9_X08;R23C9_VCC_X08;1;R23C9_D2;R23C9_X08_D2;1;R23C5_E26;R23C5_VCC_E260;1;R23C5_D3;R23C5_E260_D3;1;R25C9_C2;R25C9_X04_C2;1;R18C5_D4;R18C5_X07_D4;1;R12C26_N22;R12C26_VCC_N220;1;R18C3_C4;R18C3_S220_C4;1;R13C24_X03;R13C24_VCC_X03;1;R13C24_D1;R13C24_X03_D1;1;R16C20_D3;R16C20_X08_D3;1;R23C7_W22;R23C7_VCC_W220;1;R23C7_C2;R23C7_W220_C2;1;R11C22_C3;R11C22_W220_C3;1;R24C19_C2;R24C19_X04_C2;1;R11C23_C0;R11C23_X04_C0;1;R6C13_C1;R6C13_X04_C1;1;R14C19_C3;R14C19_X04_C3;1;R18C5_X07;R18C5_VCC_X07;1;R18C5_D5;R18C5_X07_D5;1;R12C10_C1;R12C10_X04_C1;1;R6C11_X04;R6C11_VCC_X04;1;R6C11_C1;R6C11_X04_C1;1;R12C8_D4;R12C8_X07_D4;1;R16C18_B1;R16C18_X04_B1;1;R16C23_D2;R16C23_X03_D2;1;R25C9_C0;R25C9_X04_C0;1;R7C14_D1;R7C14_X08_D1;1;R13C17_C4;R13C17_X08_C4;1;R11C10_X08;R11C10_VCC_X08;1;R12C8_D3;R12C8_X08_D3;1;R23C6_C2;R23C6_X04_C2;1;R25C12_X04;R25C12_VCC_X04;1;R25C12_C1;R25C12_X04_C1;1;R16C23_D1;R16C23_X08_D1;1;R25C20_D0;R25C20_X08_D0;1;R14C29_E20;R14C29_VCC_E200;1;R23C6_D0;R23C6_X08_D0;1;R15C28_W22;R15C28_VCC_W220;1;R20C20_N26;R20C20_VCC_N260;1;R20C20_D5;R20C20_N260_D5;1;R18C8_X04;R18C8_VCC_X04;1;R18C8_C0;R18C8_X04_C0;1;R12C11_C4;R12C11_X08_C4;1;R17C9_C0;R17C9_N220_C0;1;R25C20_C1;R25C20_X04_C1;1;R16C20_W27;R16C20_VCC_W270;1;R16C17_N22;R16C17_VCC_N220;1;R16C17_C0;R16C17_N220_C0;1;R11C25_X07;R11C25_VCC_X07;1;R11C25_A2;R11C25_X07_A2;1;R20C25_C1;R20C25_X04_C1;1;R12C12_C5;R12C12_X08_C5;1;R6C12_C3;R6C12_X04_C3;1;R17C22_C0;R17C22_X04_C0;1;R25C11_D2;R25C11_X08_D2;1;R20C19_C3;R20C19_X04_C3;1;R16C23_D3;R16C23_X08_D3;1;R7C13_C5;R7C13_X08_C5;1;R25C11_D3;R25C11_X08_D3;1;R23C8_D2;R23C8_X08_D2;1;R23C6_C0;R23C6_X04_C0;1;R27C20_C5;R27C20_X08_C5;1;R12C19_D3;R12C19_X03_D3;1;R12C28_C3;R12C28_X04_C3;1;R11C9_C2;R11C9_X04_C2;1;R17C9_N22;R17C9_VCC_N220;1;R17C9_C1;R17C9_N220_C1;1;R18C4_D2;R18C4_X08_D2;1;R24C6_X07;R24C6_VCC_X07;1;R24C6_A3;R24C6_X07_A3;1;R19C20_S26;R19C20_VCC_S260;1;R20C20_C2;R20C20_S261_C2;1;R25C13_X08;R25C13_VCC_X08;1;R25C13_D0;R25C13_X08_D0;1;R25C12_D1;R25C12_X08_D1;1;R14C21_C0;R14C21_X04_C0;1;R18C25_X07;R18C25_VCC_X07;1;R18C25_A2;R18C25_X07_A2;1;R20C17_C3;R20C17_X04_C3;1;R17C6_C1;R17C6_X04_C1;1;R11C11_W22;R11C11_VCC_W220;1;R12C11_D3;R12C11_X08_D3;1;R18C19_C0;R18C19_X04_C0;1;R18C6_C3;R18C6_X04_C3;1;R27C20_C4;R27C20_X08_C4;1;R16C18_C0;R16C18_X04_C0;1;R17C5_C0;R17C5_X04_C0;1;R24C20_W22;R24C20_VCC_W220;1;R24C20_C3;R24C20_W220_C3;1;R13C17_D4;R13C17_X07_D4;1;R17C22_C2;R17C22_X04_C2;1;R18C19_D3;R18C19_X08_D3;1;R11C23_X04;R11C23_VCC_X04;1;R11C23_C3;R11C23_X04_C3;1;R7C14_C0;R7C14_X04_C0;1;R12C10_D5;R12C10_X04_D5;1;R11C7_X07;R11C7_VCC_X07;1;R11C7_A4;R11C7_X07_A4;1;R12C10_X08;R12C10_VCC_X08;1;R12C10_D2;R12C10_X08_D2;1;R25C9_D4;R25C9_X04_D4;1;R7C12_D0;R7C12_X08_D0;1;R7C15_D3;R7C15_X08_D3;1;R7C11_C4;R7C11_X08_C4;1;R14C24_C4;R14C24_X08_C4;1;R12C16_C0;R12C16_X04_C0;1;R12C19_C2;R12C19_X04_C2;1;R6C13_C2;R6C13_X04_C2;1;R6C12_X04;R6C12_VCC_X04;1;R6C12_C0;R6C12_X04_C0;1;R14C24_X04;R14C24_VCC_X04;1;R14C24_C0;R14C24_X04_C0;1;R7C12_D3;R7C12_X08_D3;1;R25C10_W22;R25C10_VCC_W220;1;R25C10_C2;R25C10_W220_C2;1;R7C13_W22;R7C13_VCC_W220;1;R7C13_C2;R7C13_W220_C2;1;R7C13_D0;R7C13_X08_D0;1;R13C26_X07;R13C26_VCC_X07;1;R13C26_A2;R13C26_X07_A2;1;R25C9_A1;R25C9_X03_A1;1;R18C21_B1;R18C21_X04_B1;1;R26C20_C4;R26C20_X08_C4;1;R20C19_X04;R20C19_VCC_X04;1;R20C19_C1;R20C19_X04_C1;1;R12C12_X08;R12C12_VCC_X08;1;R12C12_C4;R12C12_X08_C4;1;R12C12_C0;R12C12_X04_C0;1;R25C11_D5;R25C11_X04_D5;1;R25C10_C0;R25C10_S261_C0;1;R12C12_D2;R12C12_X03_D2;1;R23C5_N22;R23C5_VCC_N220;1;R23C5_C1;R23C5_N220_C1;1;R17C5_A1;R17C5_X03_A1;1;R18C7_D3;R18C7_X08_D3;1;R16C20_N22;R16C20_VCC_N220;1;R18C27_X04;R18C27_VCC_X04;1;R18C27_C3;R18C27_X04_C3;1;R11C10_C2;R11C10_X04_C2;1;R13C17_A1;R13C17_X03_A1;1;R20C19_D1;R20C19_X03_D1;1;R18C4_D5;R18C4_X07_D5;1;R24C20_C4;R24C20_X08_C4;1;R15C28_D1;R15C28_X08_D1;1;R25C9_C1;R25C9_X04_C1;1;R27C21_D0;R27C21_X08_D0;1;R15C28_D4;R15C28_X07_D4;1;R17C4_C2;R17C4_W220_C2;1;R17C22_X04;R17C22_VCC_X04;1;R17C22_C1;R17C22_X04_C1;1;R18C4_D1;R18C4_X08_D1;1;R11C8_X07;R11C8_VCC_X07;1;R11C8_A3;R11C8_X07_A3;1;R25C9_X08;R25C9_VCC_X08;1;R25C9_C4;R25C9_X08_C4;1;R7C13_X08;R7C13_VCC_X08;1;R24C6_C1;R24C6_X04_C1;1;R25C20_D3;R25C20_X08_D3;1;R15C16_W22;R15C16_VCC_W220;1;R20C25_C2;R20C25_X04_C2;1;R12C22_D3;R12C22_X08_D3;1;R14C24_X03;R14C24_VCC_X03;1;R14C24_A1;R14C24_X03_A1;1;R11C24_D3;R11C24_X08_D3;1;R11C10_C3;R11C10_X04_C3;1;R16C18_X04;R16C18_VCC_X04;1;R16C18_C3;R16C18_X04_C3;1;R16C27_X07;R16C27_VCC_X07;1;R16C27_A2;R16C27_X07_A2;1;R12C22_X08;R12C22_VCC_X08;1;R12C22_D2;R12C22_X08_D2;1;R13C18_N22;R13C18_VCC_N220;1;R13C18_C0;R13C18_N220_C0;1;R12C8_X07;R12C8_VCC_X07;1;R12C8_D5;R12C8_X07_D5;1;R24C19_D4;R24C19_X07_D4;1;R18C4_X08;R18C4_VCC_X08;1;R18C4_D0;R18C4_X08_D0;1;R12C22_W22;R12C22_VCC_W220;1;R11C9_C1;R11C9_X04_C1;1;R24C4_X04;R24C4_VCC_X04;1;R24C4_C0;R24C4_X04_C0;1;R11C7_X08;R11C7_VCC_X08;1;R11C7_C5;R11C7_X08_C5;1;R18C21_B2;R18C21_X04_B2;1;R18C7_C5;R18C7_X08_C5;1;R12C10_D1;R12C10_E270_D1;1;R14C24_C3;R14C24_X04_C3;1;R16C14_A1;R16C14_X03_A1;1;R18C4_X07;R18C4_VCC_X07;1;R18C4_D4;R18C4_X07_D4;1;R12C19_D2;R12C19_X03_D2;1;R11C18_C0;R11C18_X04_C0;1;R7C14_X08;R7C14_VCC_X08;1;R7C14_C4;R7C14_X08_C4;1;R25C19_D5;R25C19_X04_D5;1;R24C19_S26;R24C19_VCC_S260;1;R24C19_D1;R24C19_S260_D1;1;R24C10_S26;R24C10_VCC_S260;1;R25C10_C1;R25C10_S261_C1;1;R6C15_X04;R6C15_VCC_X04;1;R6C15_C2;R6C15_X04_C2;1;R12C28_X04;R12C28_VCC_X04;1;R12C28_C0;R12C28_X04_C0;1;R13C24_C2;R13C24_X04_C2;1;R16C14_X03;R16C14_VCC_X03;1;R16C14_D2;R16C14_X03_D2;1;R16C18_C1;R16C18_X04_C1;1;R23C5_X07;R23C5_VCC_X07;1;R23C5_D4;R23C5_X07_D4;1;R16C25_X04;R16C25_VCC_X04;1;R16C25_C2;R16C25_X04_C2;1;R16C27_D2;R16C27_X08_D2;1;R18C25_X03;R18C25_VCC_X03;1;R18C25_A1;R18C25_X03_A1;1;R17C8_C2;R17C8_X04_C2;1;R12C11_X08;R12C11_VCC_X08;1;R12C11_C5;R12C11_X08_C5;1;R14C24_D2;R14C24_X08_D2;1;R11C9_X07;R11C9_VCC_X07;1;R11C9_A3;R11C9_X07_A3;1;R12C10_X04;R12C10_VCC_X04;1;R12C10_C3;R12C10_X04_C3;1;R23C6_D5;R23C6_X04_D5;1;R11C18_C2;R11C18_X04_C2;1;R13C17_X08;R13C17_VCC_X08;1;R18C25_D4;R18C25_X07_D4;1;R18C25_D2;R18C25_X08_D2;1;R6C15_C5;R6C15_X08_C5;1;R24C9_W22;R24C9_VCC_W220;1;R24C9_C2;R24C9_W220_C2;1;R16C14_D4;R16C14_X07_D4;1;R23C7_C4;R23C7_X08_C4;1;R18C19_D1;R18C19_X03_D1;1;R11C24_D4;R11C24_X04_D4;1;R13C18_D2;R13C18_X08_D2;1;R27C20_D3;R27C20_X08_D3;1;R24C8_C5;R24C8_X08_C5;1;R12C19_X08;R12C19_VCC_X08;1;R12C19_C4;R12C19_X08_C4;1;R18C21_X04;R18C21_VCC_X04;1;R18C21_C0;R18C21_X04_C0;1;R25C20_C5;R25C20_X08_C5;1;R24C8_C1;R24C8_X04_C1;1;R18C7_X08;R18C7_VCC_X08;1;R18C7_C4;R18C7_X08_C4;1;R16C27_X04;R16C27_VCC_X04;1;R16C27_C1;R16C27_X04_C1;1;R14C23_X07;R14C23_VCC_X07;1;R14C23_A2;R14C23_X07_A2;1;R18C6_D1;R18C6_X08_D1;1;R11C18_X04;R11C18_VCC_X04;1;R11C18_C3;R11C18_X04_C3;1;R20C19_D4;R20C19_X07_D4;1;R11C21_X07;R11C21_VCC_X07;1;R11C21_A2;R11C21_X07_A2;1;R23C8_C1;R23C8_X04_C1;1;R6C12_X03;R6C12_VCC_X03;1;R6C12_A0;R6C12_X03_A0;1;R24C19_C4;R24C19_W261_C4;1;R6C13_X08;R6C13_VCC_X08;1;R6C13_C5;R6C13_X08_C5;1;R18C3_S22;R18C3_VCC_S220;1;R18C3_C5;R18C3_S220_C5;1;R24C5_N22;R24C5_VCC_N220;1;R24C5_C1;R24C5_N220_C1;1;R16C20_X08;R16C20_VCC_X08;1;R16C20_C4;R16C20_X08_C4;1;R7C11_D2;R7C11_X08_D2;1;R20C17_X04;R20C17_VCC_X04;1;R20C17_C1;R20C17_X04_C1;1;R23C6_X08;R23C6_VCC_X08;1;R23C6_C4;R23C6_X08_C4;1;R17C9_W22;R17C9_VCC_W220;1;R17C9_C2;R17C9_W220_C2;1;R23C8_X04;R23C8_VCC_X04;1;R23C8_D4;R23C8_X04_D4;1;R7C11_X08;R7C11_VCC_X08;1;R7C11_C5;R7C11_X08_C5;1;R24C19_X04;R24C19_VCC_X04;1;R24C19_C0;R24C19_X04_C0;1;R11C9_X04;R11C9_VCC_X04;1;R11C9_C0;R11C9_X04_C0;1;R14C21_X04;R14C21_VCC_X04;1;R14C21_C3;R14C21_X04_C3;1;R18C17_C2;R18C17_W220_C2;1;R26C21_D4;R26C21_X04_D4;1;R25C20_D1;R25C20_X08_D1;1;R12C11_D5;R12C11_X04_D5;1;R16C23_X08;R16C23_VCC_X08;1;R16C23_C4;R16C23_X08_C4;1;R22C7_S24;R22C7_VCC_S240;1;R23C7_C0;R23C7_S241_C0;1;R14C24_X08;R14C24_VCC_X08;1;R14C24_D1;R14C24_X08_D1;1;R15C19_C2;R15C19_X04_C2;1;R26C21_X08;R26C21_VCC_X08;1;R26C21_C5;R26C21_X08_C5;1;R18C6_D3;R18C6_X08_D3;1;R24C8_C2;R24C8_X04_C2;1;R11C16_D3;R11C16_X03_D3;1;R12C16_X04;R12C16_VCC_X04;1;R12C16_C2;R12C16_X04_C2;1;R27C20_D5;R27C20_X04_D5;1;R12C28_X08;R12C28_VCC_X08;1;R12C28_C4;R12C28_X08_C4;1;R12C11_C1;R12C11_X04_C1;1;R18C19_X04;R18C19_VCC_X04;1;R18C19_C3;R18C19_X04_C3;1;R23C4_C3;R23C4_X04_C3;1;R25C11_D0;R25C11_X08_D0;1;R23C4_X04;R23C4_VCC_X04;1;R23C4_D4;R23C4_X04_D4;1;R13C17_C1;R13C17_X04_C1;1;R12C19_X03;R12C19_VCC_X03;1;R12C19_A1;R12C19_X03_A1;1;R7C12_X08;R7C12_VCC_X08;1;R7C12_D2;R7C12_X08_D2;1;R7C11_C0;R7C11_X04_C0;1;R18C5_C4;R18C5_X08_C4;1;R11C16_D1;R11C16_X03_D1;1;R18C16_D2;R18C16_X08_D2;1;R11C16_X08;R11C16_VCC_X08;1;R11C16_C4;R11C16_X08_C4;1;R13C24_X04;R13C24_VCC_X04;1;R13C24_C1;R13C24_X04_C1;1;R25C20_D5;R25C20_X04_D5;1;R18C16_X07;R18C16_VCC_X07;1;R18C16_A2;R18C16_X07_A2;1;R12C8_E26;R12C8_VCC_E260;1;R25C20_X08;R25C20_VCC_X08;1;R25C20_C4;R25C20_X08_C4;1;R11C11_N22;R11C11_VCC_N220;1;R11C11_C0;R11C11_N220_C0;1;R15C19_A1;R15C19_N271_A1;1;R6C15_X08;R6C15_VCC_X08;1;R6C15_C4;R6C15_X08_C4;1;R14C27_X07;R14C27_VCC_X07;1;R14C27_A2;R14C27_X07_A2;1;R16C17_W22;R16C17_VCC_W220;1;R16C17_C3;R16C17_W220_C3;1;R15C19_D4;R15C19_X07_D4;1;R12C9_N22;R12C9_VCC_N220;1;R7C14_X04;R7C14_VCC_X04;1;R7C14_C1;R7C14_X04_C1;1;R24C7_X04;R24C7_VCC_X04;1;R24C7_C2;R24C7_X04_C2;1;R16C18_C2;R16C18_X04_C2;1;R26C21_C0;R26C21_X04_C0;1;R17C5_X04;R17C5_VCC_X04;1;R17C5_C3;R17C5_X04_C3;1;R11C7_C3;R11C7_X04_C3;1;R17C4_W22;R17C4_VCC_W220;1;R17C4_C3;R17C4_W220_C3;1;R27C20_D4;R27C20_X04_D4;1;R12C16_X07;R12C16_VCC_X07;1;R12C16_A2;R12C16_X07_A2;1;R18C19_X08;R18C19_VCC_X08;1;R18C19_C4;R18C19_X08_C4;1;R13C26_X04;R13C26_VCC_X04;1;R13C26_C2;R13C26_X04_C2;1;R27C21_W22;R27C21_VCC_W220;1;R27C21_C3;R27C21_W220_C3;1;R12C10_E27;R12C10_VCC_E270;1;R12C10_D0;R12C10_E270_D0;1;R12C11_C3;R12C11_X04_C3;1;R17C6_X04;R17C6_VCC_X04;1;R17C6_C0;R17C6_X04_C0;1;R16C19_N27;R16C19_VCC_N270;1;R15C28_C2;R15C28_W220_C2;1;R18C6_X08;R18C6_VCC_X08;1;R18C6_D2;R18C6_X08_D2;1;R12C9_D0;R12C9_X08_D0;1;R11C10_X04;R11C10_VCC_X04;1;R11C10_C0;R11C10_X04_C0;1;R12C29_X04;R12C29_VCC_X04;1;R12C29_C0;R12C29_X04_C0;1;R15C19_X04;R15C19_VCC_X04;1;R15C19_C0;R15C19_X04_C0;1;R12C9_D3;R12C9_X08_D3;1;R24C7_X08;R24C7_VCC_X08;1;R24C7_C4;R24C7_X08_C4;1;R16C23_X03;R16C23_VCC_X03;1;R16C23_A1;R16C23_X03_A1;1;R13C17_X04;R13C17_VCC_X04;1;R13C17_C2;R13C17_X04_C2;1;R18C16_D1;R18C16_X08_D1;1;R12C26_W27;R12C26_VCC_W270;1;R7C16_N22;R7C16_VCC_N220;1;R7C16_C1;R7C16_N220_C1;1;R24C20_W26;R24C20_VCC_W260;1;R24C19_C5;R24C19_W261_C5;1;R11C8_X04;R11C8_VCC_X04;1;R11C8_C2;R11C8_X04_C2;1;R18C16_D3;R18C16_X08_D3;1;R18C3_C3;R18C3_W220_C3;1;R18C17_X07;R18C17_VCC_X07;1;R18C17_A2;R18C17_X07_A2;1;R6C16_X04;R6C16_VCC_X04;1;R6C16_C1;R6C16_X04_C1;1;R24C5_W22;R24C5_VCC_W220;1;R24C5_C2;R24C5_W220_C2;1;R25C13_N22;R25C13_VCC_N220;1;R25C13_C0;R25C13_N220_C0;1;R16C17_X07;R16C17_VCC_X07;1;R16C17_A2;R16C17_X07_A2;1;R23C5_S26;R23C5_VCC_S260;1;R23C5_D1;R23C5_S260_D1;1;R20C25_X04;R20C25_VCC_X04;1;R20C25_C3;R20C25_X04_C3;1;R11C16_X03;R11C16_VCC_X03;1;R11C16_D2;R11C16_X03_D2;1;R18C25_X08;R18C25_VCC_X08;1;R18C25_D3;R18C25_X08_D3;1;R12C19_X04;R12C19_VCC_X04;1;R12C19_C0;R12C19_X04_C0;1;R25C19_X04;R25C19_VCC_X04;1;R25C19_C3;R25C19_X04_C3;1;R18C4_W22;R18C4_VCC_W220;1;R18C4_C2;R18C4_W220_C2;1;R13C26_C0;R13C26_X04_C0;1;R15C23_W24;R15C23_VCC_W240;1;R25C9_X04;R25C9_VCC_X04;1;R25C9_D5;R25C9_X04_D5;1;R25C20_X04;R25C20_VCC_X04;1;R25C20_C3;R25C20_X04_C3;1;R18C6_X04;R18C6_VCC_X04;1;R18C6_C0;R18C6_X04_C0;1;R18C19_X03;R18C19_VCC_X03;1;R18C19_A1;R18C19_X03_A1;1;R11C24_X04;R11C24_VCC_X04;1;R11C24_C1;R11C24_X04_C1;1;R13C26_C3;R13C26_X04_C3;1;R7C13_D5;R7C13_X07_D5;1;R20C19_X03;R20C19_VCC_X03;1;R20C19_D2;R20C19_X03_D2;1;R23C8_D1;R23C8_X08_D1;1;R18C7_X04;R18C7_VCC_X04;1;R18C7_C2;R18C7_X04_C2;1;R26C20_C3;R26C20_X04_C3;1;R23C5_W22;R23C5_VCC_W220;1;R23C5_C2;R23C5_W220_C2;1;R25C12_X08;R25C12_VCC_X08;1;R25C12_C4;R25C12_X08_C4;1;R12C27_X04;R12C27_VCC_X04;1;R12C27_C1;R12C27_X04_C1;1;R17C8_X04;R17C8_VCC_X04;1;R17C8_C3;R17C8_X04_C3;1;R24C19_X07;R24C19_VCC_X07;1;R24C19_D5;R24C19_X07_D5;1;R25C12_X03;R25C12_VCC_X03;1;R25C12_D2;R25C12_X03_D2;1;R7C15_D2;R7C15_X08_D2;1;R18C16_C3;R18C16_X04_C3;1;R25C9_X03;R25C9_VCC_X03;1;R25C9_D1;R25C9_X03_D1;1;R23C6_X04;R23C6_VCC_X04;1;R23C6_C1;R23C6_X04_C1;1;R23C7_D1;R23C7_X08_D1;1;R6C13_S24;R6C13_VCC_S240;1;R7C13_C1;R7C13_S241_C1;1;R12C8_C5;R12C8_X08_C5;1;R11C8_X03;R11C8_VCC_X03;1;R11C8_A0;R11C8_X03_A0;1;R7C14_C2;R7C14_X04_C2;1;R25C10_D1;R25C10_X08_D1;1;R12C11_X04;R12C11_VCC_X04;1;R12C11_C0;R12C11_X04_C0;1;R27C21_X07;R27C21_VCC_X07;1;R27C21_D5;R27C21_X07_D5;1;R12C9_C4;R12C9_X08_C4;1;R15C22_X08;R15C22_VCC_X08;1;R15C22_C4;R15C22_X08_C4;1;R7C14_X07;R7C14_VCC_X07;1;R7C14_D4;R7C14_X07_D4;1;R18C16_X04;R18C16_VCC_X04;1;R18C16_D4;R18C16_X04_D4;1;R17C5_X03;R17C5_VCC_X03;1;R17C5_A0;R17C5_X03_A0;1;R7C11_X04;R7C11_VCC_X04;1;R7C11_C1;R7C11_X04_C1;1;R11C18_X07;R11C18_VCC_X07;1;R11C18_A2;R11C18_X07_A2;1;R20C20_C3;R20C20_S261_C3;1;R23C5_C3;R23C5_W220_C3;1;R12C12_X04;R12C12_VCC_X04;1;R12C12_C2;R12C12_X04_C2;1;R11C9_X08;R11C9_VCC_X08;1;R11C9_C5;R11C9_X08_C5;1;R11C9_A2;R11C9_X07_A2;1;R7C12_D5;R7C12_X04_D5;1;R18C3_X03;R18C3_VCC_X03;1;R18C3_D3;R18C3_X03_D3;1;R12C19_X07;R12C19_VCC_X07;1;R12C19_A2;R12C19_X07_A2;1;R7C12_X04;R7C12_VCC_X04;1;R7C12_C0;R7C12_X04_C0;1;R18C3_W22;R18C3_VCC_W220;1;R18C3_C2;R18C3_W220_C2;1;R12C8_X08;R12C8_VCC_X08;1;R12C8_C4;R12C8_X08_C4;1;R11C8_X08;R11C8_VCC_X08;1;R11C8_C4;R11C8_X08_C4;1;R18C16_X08;R18C16_VCC_X08;1;R18C16_C4;R18C16_X08_C4;1;R24C9_N22;R24C9_VCC_N220;1;R24C9_C0;R24C9_N220_C0;1;R24C8_X04;R24C8_VCC_X04;1;R24C8_C0;R24C8_X04_C0;1;R16C27_D3;R16C27_X08_D3;1;R13C18_X08;R13C18_VCC_X08;1;R13C18_D1;R13C18_X08_D1;1;R18C4_N22;R18C4_VCC_N220;1;R18C4_C1;R18C4_N220_C1;1;R12C10_S27;R12C10_VCC_S270;1;R12C10_D3;R12C10_S270_D3;1;R11C16_C0;R11C16_N220_C0;1;R9C21_N22;R9C21_VCC_N220;1;R24C20_X08;R24C20_VCC_X08;1;R24C20_D1;R24C20_X08_D1;1;R27C20_X08;R27C20_VCC_X08;1;R27C20_D2;R27C20_X08_D2;1;R12C9_X08;R12C9_VCC_X08;1;R12C9_D1;R12C9_X08_D1;1;R13C17_X07;R13C17_VCC_X07;1;R13C17_A2;R13C17_X07_A2;1;R6C12_X07;R6C12_VCC_X07;1;R6C12_A3;R6C12_X07_A3;1;R14C20_N22;R14C20_VCC_N220;1;R14C20_C0;R14C20_N220_C0;1;R6C13_X04;R6C13_VCC_X04;1;R6C13_C3;R6C13_X04_C3;1;R25C11_X08;R25C11_VCC_X08;1;R25C11_C4;R25C11_X08_C4;1;R7C11_N20;R7C11_VCC_N200;1;R7C11_A1;R7C11_N200_A1;1;R23C7_X08;R23C7_VCC_X08;1;R23C7_D2;R23C7_X08_D2;1;R18C5_X08;R18C5_VCC_X08;1;R18C5_D3;R18C5_X08_D3;1;R11C24_X08;R11C24_VCC_X08;1;R11C24_C4;R11C24_X08_C4;1;R11C11_X08;R11C11_VCC_X08;1;R11C11_C5;R11C11_X08_C5;1;R25C11_X04;R25C11_VCC_X04;1;R25C11_C0;R25C11_X04_C0;1;R16C14_X07;R16C14_VCC_X07;1;R16C14_A2;R16C14_X07_A2;1;R7C14_X03;R7C14_VCC_X03;1;R7C14_D0;R7C14_X03_D0;1;R23C8_X08;R23C8_VCC_X08;1;R23C8_D3;R23C8_X08_D3;1;R7C15_C5;R7C15_X08_C5;1;R18C5_N22;R18C5_VCC_N220;1;R18C5_C0;R18C5_N220_C0;1;R26C20_X04;R26C20_VCC_X04;1;R26C20_D5;R26C20_X04_D5;1;R20C19_X07;R20C19_VCC_X07;1;R20C19_D5;R20C19_X07_D5;1;R24C6_X08;R24C6_VCC_X08;1;R24C6_C4;R24C6_X08_C4;1;R7C15_X08;R7C15_VCC_X08;1;R7C15_D1;R7C15_X08_D1;1;R12C12_X03;R12C12_VCC_X03;1;R12C12_D3;R12C12_X03_D3;1;R11C7_X04;R11C7_VCC_X04;1;R11C7_C0;R11C7_X04_C0;1;R26C20_X08;R26C20_VCC_X08;1;R26C20_D1;R26C20_X08_D1;1;R16C27_D1;R16C27_X08_D1;1;R27C21_C4;R27C21_X08_C4;1;R17C4_X07;R17C4_VCC_X07;1;R17C4_A4;R17C4_X07_A4;1;R13C24_X07;R13C24_VCC_X07;1;R13C24_A2;R13C24_X07_A2;1;R24C8_X08;R24C8_VCC_X08;1;R24C8_C4;R24C8_X08_C4;1;R27C21_X08;R27C21_VCC_X08;1;R27C21_C5;R27C21_X08_C5;1;R23C9_X04;R23C9_VCC_X04;1;R23C9_C0;R23C9_X04_C0;1;R20C19_X08;R20C19_VCC_X08;1;R20C19_C5;R20C19_X08_C5;1;R20C17_X07;R20C17_VCC_X07;1;R20C17_A2;R20C17_X07_A2;1;R16C27_X08;R16C27_VCC_X08;1;R16C27_C4;R16C27_X08_C4;1;R27C20_X04;R27C20_VCC_X04;1;R27C20_C1;R27C20_X04_C1;1;R12C13_X04;R12C13_VCC_X04;1;R12C13_C0;R12C13_X04_C0;1;VCC;;1;R16C23_X04;R16C23_VCC_X04;1;R16C23_C2;R16C23_X04_C2;1"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_I1[9]": {
          "hide_name": 0,
          "bits": [ 3877859 ] ,
          "attributes": {
            "ROUTING": "R27C21_F4;;1;R27C21_N10;R27C21_F4_N100;1;R26C21_B4;R26C21_N101_B4;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:32.24-32.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3883504 ] ,
          "attributes": {
            "ROUTING": "R12C8_A4;R12C8_S211_A4;1;R12C8_A5;R12C8_S211_A5;1;R17C7_D3;R17C7_S270_D3;1;R6C15_D5;R6C15_W270_D5;1;R18C21_A3;R18C21_N210_A3;1;R11C11_D4;R11C11_W270_D4;1;R11C22_D3;R11C22_S270_D3;1;R18C4_A1;R18C4_E210_A1;1;R17C22_E27;R17C22_VSS_E270;1;R17C22_D1;R17C22_E270_D1;1;R17C7_A1;R17C7_E210_A1;1;R14C20_D2;R14C20_S270_D2;1;R13C15_E21;R13C15_VSS_E210;1;R13C15_A1;R13C15_E210_A1;1;R14C21_E27;R14C21_VSS_E270;1;R14C21_D1;R14C21_E270_D1;1;R12C12_A4;R12C12_W210_A4;1;R24C6_D0;R24C6_E270_D0;1;R11C9_D2;R11C9_S270_D2;1;R17C7_D4;R17C7_W270_D4;1;R16C15_A1;R16C15_S271_A1;1;R15C22_A3;R15C22_W271_A3;1;R13C15_D2;R13C15_S270_D2;1;R25C20_A3;R25C20_N210_A3;1;R24C7_A0;R24C7_E210_A0;1;R12C12_A2;R12C12_N210_A2;1;R11C22_E27;R11C22_VSS_E270;1;R11C22_D1;R11C22_E270_D1;1;R12C29_D2;R12C29_S270_D2;1;R13C18_W27;R13C18_VSS_W270;1;R13C17_A4;R13C17_W271_A4;1;R18C4_A5;R18C4_W210_A5;1;R7C13_X02;R7C13_E211_X02;1;R7C13_A2;R7C13_X02_A2;1;R11C10_D2;R11C10_S270_D2;1;R11C8_D2;R11C8_S221_D2;1;R18C7_A3;R18C7_S271_A3;1;R12C16_D2;R12C16_S270_D2;1;R6C14_A5;R6C14_W210_A5;1;R18C6_A1;R18C6_E210_A1;1;R17C4_A1;R17C4_W271_A1;1;R24C8_D3;R24C8_S270_D3;1;R6C14_D4;R6C14_W270_D4;1;R17C9_D1;R17C9_E270_D1;1;R16C17_E21;R16C17_VSS_E210;1;R16C17_A1;R16C17_E210_A1;1;R24C7_A5;R24C7_W210_A5;1;R18C4_A2;R18C4_S271_A2;1;R12C18_S23;R12C18_VSS_S230;1;R13C18_A4;R13C18_S231_A4;1;R18C17_D2;R18C17_S270_D2;1;R16C18_S25;R16C18_VSS_S250;1;R16C18_B2;R16C18_S250_B2;1;R24C6_D3;R24C6_X06_D3;1;R17C4_A2;R17C4_N210_A2;1;R9C21_E27;R9C21_VSS_E270;1;R9C21_D1;R9C21_E270_D1;1;R6C15_A3;R6C15_N210_A3;1;R12C28_D2;R12C28_S270_D2;1;R7C11_A3;R7C11_N210_A3;1;R11C18_D2;R11C18_S221_D2;1;R10C8_S22;R10C8_VSS_S220;1;R11C8_D3;R11C8_S221_D3;1;R24C19_W25;R24C19_VSS_W250;1;R24C19_B1;R24C19_W250_B1;1;R14C19_S25;R14C19_VSS_S250;1;R14C19_B3;R14C19_S250_B3;1;R24C7_D2;R24C7_S270_D2;1;R18C7_A4;R18C7_E251_A4;1;R17C8_D2;R17C8_S270_D2;1;R24C4_A3;R24C4_N210_A3;1;R18C7_A1;R18C7_E210_A1;1;R12C12_A0;R12C12_E210_A0;1;R24C4_D3;R24C4_S270_D3;1;R23C4_A2;R23C4_N210_A2;1;R25C12_A1;R25C12_E210_A1;1;R16C18_X08;R16C18_E271_X08;1;R16C18_D1;R16C18_X08_D1;1;R17C5_N21;R17C5_VSS_N210;1;R17C5_A2;R17C5_N210_A2;1;R20C25_E21;R20C25_VSS_E210;1;R20C25_A1;R20C25_E210_A1;1;R6C15_D2;R6C15_S270_D2;1;R24C4_X06;R24C4_W211_X06;1;R24C4_D1;R24C4_X06_D1;1;R6C15_N21;R6C15_VSS_N210;1;R6C15_A2;R6C15_N210_A2;1;R6C16_A1;R6C16_E210_A1;1;R11C25_E21;R11C25_VSS_E210;1;R11C25_A1;R11C25_E210_A1;1;R13C15_E27;R13C15_VSS_E270;1;R13C15_D1;R13C15_E270_D1;1;R7C12_A0;R7C12_E210_A0;1;R23C7_A3;R23C7_E251_A3;1;R18C7_E21;R18C7_VSS_E210;1;R18C7_A0;R18C7_E210_A0;1;R11C22_A1;R11C22_E251_A1;1;R11C11_D0;R11C11_E270_D0;1;R12C28_B4;R12C28_E250_B4;1;R7C15_A2;R7C15_S271_A2;1;R25C11_A3;R25C11_N210_A3;1;R11C9_A5;R11C9_E271_A5;1;R6C12_A4;R6C12_W210_A4;1;R11C9_A4;R11C9_W271_A4;1;R23C5_A5;R23C5_W210_A5;1;R18C3_A2;R18C3_N210_A2;1;R12C28_D5;R12C28_W270_D5;1;R6C12_D4;R6C12_W270_D4;1;R12C9_A5;R12C9_W210_A5;1;R9C21_D3;R9C21_S270_D3;1;R20C25_D2;R20C25_S270_D2;1;R11C8_A5;R11C8_W210_A5;1;R14C19_E27;R14C19_VSS_E270;1;R14C19_D1;R14C19_E270_D1;1;R17C22_D3;R17C22_X06_D3;1;R11C9_E21;R11C9_VSS_E210;1;R11C9_A1;R11C9_E210_A1;1;R6C15_A1;R6C15_E210_A1;1;R16C17_D2;R16C17_S270_D2;1;R16C27_W21;R16C27_VSS_W210;1;R16C27_A4;R16C27_W210_A4;1;R12C9_A3;R12C9_N210_A3;1;R6C14_A0;R6C14_E210_A0;1;R12C16_N21;R12C16_VSS_N210;1;R12C16_A3;R12C16_N210_A3;1;R17C5_D3;R17C5_S270_D3;1;R16C15_W27;R16C15_VSS_W270;1;R16C14_A4;R16C14_W271_A4;1;R11C21_N21;R11C21_VSS_N210;1;R11C21_A3;R11C21_N210_A3;1;R23C7_A5;R23C7_W210_A5;1;R11C12_D0;R11C12_S201_D0;1;R18C3_A4;R18C3_W210_A4;1;R12C8_X02;R12C8_W211_X02;1;R12C8_A2;R12C8_X02_A2;1;R25C11_A5;R25C11_W210_A5;1;R7C15_A5;R7C15_X06_A5;1;R20C17_N21;R20C17_VSS_N210;1;R20C17_A3;R20C17_N210_A3;1;R12C26_A4;R12C26_W210_A4;1;R23C7_W21;R23C7_VSS_W210;1;R23C7_A4;R23C7_W210_A4;1;R17C4_N21;R17C4_VSS_N210;1;R17C4_A3;R17C4_N210_A3;1;R6C15_E21;R6C15_VSS_E210;1;R6C15_A0;R6C15_E210_A0;1;R11C7_A3;R11C7_N210_A3;1;R24C5_D3;R24C5_S270_D3;1;R18C19_W21;R18C19_VSS_W210;1;R18C19_A4;R18C19_W210_A4;1;R10C12_S20;R10C12_VSS_S200;1;R11C12_D1;R11C12_S201_D1;1;R18C3_W21;R18C3_VSS_W210;1;R18C3_A5;R18C3_W210_A5;1;R6C11_E27;R6C11_VSS_E270;1;R6C11_D1;R6C11_E270_D1;1;R24C8_D1;R24C8_E270_D1;1;R11C11_A3;R11C11_N210_A3;1;R23C9_X02;R23C9_N211_X02;1;R23C9_A2;R23C9_X02_A2;1;R6C13_A4;R6C13_W210_A4;1;R11C12_A0;R11C12_E210_A0;1;R24C6_A5;R24C6_W210_A5;1;R7C11_N21;R7C11_VSS_N210;1;R7C11_A2;R7C11_N210_A2;1;R11C18_E21;R11C18_VSS_E210;1;R11C18_A1;R11C18_E210_A1;1;R17C9_A1;R17C9_E210_A1;1;R12C27_B2;R12C27_E211_B2;1;R24C7_D0;R24C7_E270_D0;1;R11C7_E21;R11C7_VSS_E210;1;R11C7_A1;R11C7_E210_A1;1;R14C24_W21;R14C24_VSS_W210;1;R14C24_A4;R14C24_W210_A4;1;R12C13_X02;R12C13_E211_X02;1;R12C13_A2;R12C13_X02_A2;1;R9C21_S25;R9C21_VSS_S250;1;R9C21_B3;R9C21_S250_B3;1;R13C26_N21;R13C26_VSS_N210;1;R13C26_A3;R13C26_N210_A3;1;R25C13_A1;R25C13_E210_A1;1;R24C5_D1;R24C5_E270_D1;1;R18C5_A0;R18C5_E210_A0;1;R18C27_E27;R18C27_VSS_E270;1;R18C27_D1;R18C27_E270_D1;1;R14C27_N21;R14C27_VSS_N210;1;R14C27_A3;R14C27_N210_A3;1;R18C17_S27;R18C17_VSS_S270;1;R18C17_D3;R18C17_S270_D3;1;R24C8_A4;R24C8_W210_A4;1;R11C11_N21;R11C11_VSS_N210;1;R11C11_A2;R11C11_N210_A2;1;R6C15_D3;R6C15_S270_D3;1;R11C7_N21;R11C7_VSS_N210;1;R11C7_A2;R11C7_N210_A2;1;R18C4_W21;R18C4_VSS_W210;1;R18C4_A4;R18C4_W210_A4;1;R10C18_S22;R10C18_VSS_S220;1;R11C18_D3;R11C18_S221_D3;1;R12C28_B1;R12C28_W250_B1;1;R6C14_W27;R6C14_VSS_W270;1;R6C14_D5;R6C14_W270_D5;1;R18C8_A0;R18C8_E210_A0;1;R17C7_W27;R17C7_VSS_W270;1;R17C7_D5;R17C7_W270_D5;1;R25C20_A4;R25C20_W210_A4;1;R11C18_A3;R11C18_N210_A3;1;R17C7_A2;R17C7_W271_A2;1;R18C4_A3;R18C4_S271_A3;1;R24C8_A1;R24C8_E210_A1;1;R18C8_A2;R18C8_S271_A2;1;R15C23_W27;R15C23_VSS_W270;1;R11C11_D2;R11C11_S270_D2;1;R16C18_D2;R16C18_S270_D2;1;R6C15_D0;R6C15_E270_D0;1;R23C4_N21;R23C4_VSS_N210;1;R23C4_A3;R23C4_N210_A3;1;R13C26_S27;R13C26_VSS_S270;1;R13C26_D2;R13C26_S270_D2;1;R16C18_A3;R16C18_E271_A3;1;R23C8_X06;R23C8_E211_X06;1;R23C8_A4;R23C8_X06_A4;1;R17C22_X06;R17C22_N271_X06;1;R17C22_D2;R17C22_X06_D2;1;R11C10_A1;R11C10_E210_A1;1;R24C6_W21;R24C6_VSS_W210;1;R24C6_A4;R24C6_W210_A4;1;R25C10_A5;R25C10_W210_A5;1;R24C5_D5;R24C5_W270_D5;1;R6C15_A5;R6C15_W210_A5;1;R13C26_E21;R13C26_VSS_E210;1;R13C26_A1;R13C26_E210_A1;1;R23C4_A4;R23C4_W210_A4;1;R12C27_D5;R12C27_W270_D5;1;R23C5_A2;R23C5_N210_A2;1;R17C8_A4;R17C8_W210_A4;1;R17C5_D4;R17C5_W270_D4;1;R12C10_A1;R12C10_E210_A1;1;R24C9_A1;R24C9_E210_A1;1;R18C5_A2;R18C5_N210_A2;1;R24C8_D4;R24C8_X02_D4;1;R6C16_D0;R6C16_E270_D0;1;R18C27_N21;R18C27_VSS_N210;1;R18C27_A3;R18C27_N210_A3;1;R24C19_B3;R24C19_E231_B3;1;R27C20_B2;R27C20_S250_B2;1;R11C7_D5;R11C7_W270_D5;1;R9C21_N21;R9C21_VSS_N210;1;R9C21_A3;R9C21_N210_A3;1;R12C23_N27;R12C23_VSS_N270;1;R11C23_A1;R11C23_N271_A1;1;R24C7_E21;R24C7_VSS_E210;1;R24C7_A1;R24C7_E210_A1;1;R11C8_W21;R11C8_VSS_W210;1;R11C8_A4;R11C8_W210_A4;1;R25C12_A3;R25C12_N210_A3;1;R24C8_E21;R24C8_VSS_E210;1;R24C8_A0;R24C8_E210_A0;1;R18C27_D3;R18C27_S270_D3;1;R12C11_X02;R12C11_W211_X02;1;R12C11_A3;R12C11_X02_A3;1;R25C10_A0;R25C10_E210_A0;1;R12C29_B1;R12C29_W250_B1;1;R12C11_A2;R12C11_S271_A2;1;R16C15_E27;R16C15_VSS_E270;1;R16C15_D1;R16C15_E270_D1;1;R13C19_N23;R13C19_VSS_N230;1;R12C19_A4;R12C19_N231_A4;1;R20C17_E27;R20C17_VSS_E270;1;R20C17_D1;R20C17_E270_D1;1;R25C9_A3;R25C9_N210_A3;1;R6C14_D1;R6C14_E270_D1;1;R6C12_D0;R6C12_E270_D0;1;R17C6_D1;R17C6_X08_D1;1;R12C28_B3;R12C28_S250_B3;1;R7C14_A0;R7C14_E210_A0;1;R25C11_N21;R25C11_VSS_N210;1;R25C11_A2;R25C11_N210_A2;1;R11C23_D3;R11C23_S270_D3;1;R12C11_A1;R12C11_S271_A1;1;R18C17_N21;R18C17_VSS_N210;1;R18C17_A3;R18C17_N210_A3;1;R11C9_D4;R11C9_W270_D4;1;R11C7_D3;R11C7_S270_D3;1;R14C23_D2;R14C23_S270_D2;1;R14C29_E21;R14C29_VSS_E210;1;R14C29_A1;R14C29_E210_A1;1;R14C19_D3;R14C19_S270_D3;1;R7C14_A2;R7C14_N210_A2;1;R12C27_D2;R12C27_X06_D2;1;R24C5_W27;R24C5_VSS_W270;1;R24C5_D4;R24C5_W270_D4;1;R18C16_N21;R18C16_VSS_N210;1;R18C16_A3;R18C16_N210_A3;1;R11C11_W27;R11C11_VSS_W270;1;R11C11_D5;R11C11_W270_D5;1;R18C21_N21;R18C21_VSS_N210;1;R18C21_A2;R18C21_N210_A2;1;R13C15_N21;R13C15_VSS_N210;1;R13C15_A3;R13C15_N210_A3;1;R20C17_D3;R20C17_S270_D3;1;R26C21_N21;R26C21_VSS_N210;1;R26C21_A3;R26C21_N210_A3;1;R6C14_E27;R6C14_VSS_E270;1;R6C14_D0;R6C14_E270_D0;1;R24C9_D0;R24C9_E270_D0;1;R24C6_D4;R24C6_W270_D4;1;R6C11_E21;R6C11_VSS_E210;1;R6C11_A1;R6C11_E210_A1;1;R12C13_A1;R12C13_E210_A1;1;R11C25_D3;R11C25_X08_D3;1;R24C6_X06;R24C6_W211_X06;1;R24C6_D2;R24C6_X06_D2;1;R7C15_A4;R7C15_X06_A4;1;R20C19_B5;R20C19_E250_B5;1;R23C6_A4;R23C6_W210_A4;1;R12C10_A3;R12C10_N210_A3;1;R24C7_A2;R24C7_N210_A2;1;R6C12_W27;R6C12_VSS_W270;1;R6C12_D5;R6C12_W270_D5;1;R11C22_S27;R11C22_VSS_S270;1;R11C22_D2;R11C22_S270_D2;1;R16C17_S27;R16C17_VSS_S270;1;R16C17_D3;R16C17_S270_D3;1;R24C8_W21;R24C8_VSS_W210;1;R24C8_A5;R24C8_W210_A5;1;R11C7_S27;R11C7_VSS_S270;1;R11C7_D2;R11C7_S270_D2;1;R15C23_N25;R15C23_VSS_N250;1;R14C23_X06;R14C23_N251_X06;1;R14C23_D1;R14C23_X06_D1;1;R14C29_N21;R14C29_VSS_N210;1;R14C29_A3;R14C29_N210_A3;1;R12C16_E27;R12C16_VSS_E270;1;R12C16_D1;R12C16_E270_D1;1;R20C17_S27;R20C17_VSS_S270;1;R20C17_D2;R20C17_S270_D2;1;R11C8_S21;R11C8_VSS_S210;1;R12C10_N21;R12C10_VSS_N210;1;R12C10_A2;R12C10_N210_A2;1;R16C23_W21;R16C23_VSS_W210;1;R16C23_A4;R16C23_W210_A4;1;R16C19_E27;R16C19_VSS_E270;1;R16C20_A4;R16C20_E271_A4;1;R12C26_A3;R12C26_N210_A3;1;R16C18_S27;R16C18_VSS_S270;1;R16C18_D3;R16C18_S270_D3;1;R24C7_D4;R24C7_W270_D4;1;R17C16_S21;R17C16_VSS_S210;1;R18C16_A4;R18C16_S211_A4;1;R7C15_A1;R7C15_S271_A1;1;R12C28_E25;R12C28_VSS_E250;1;R12C28_B5;R12C28_E250_B5;1;R13C15_S27;R13C15_VSS_S270;1;R13C15_D3;R13C15_S270_D3;1;R14C19_S23;R14C19_VSS_S230;1;R15C19_A4;R15C19_S231_A4;1;R23C6_A2;R23C6_W251_A2;1;R24C9_E21;R24C9_VSS_E210;1;R24C9_A0;R24C9_E210_A0;1;R17C6_A4;R17C6_W210_A4;1;R15C15_S27;R15C15_VSS_S270;1;R16C15_A3;R16C15_S271_A3;1;R7C13_A0;R7C13_E210_A0;1;R6C15_E27;R6C15_VSS_E270;1;R6C15_D1;R6C15_E270_D1;1;R26C21_A5;R26C21_W210_A5;1;R17C7_A3;R17C7_W271_A3;1;R17C7_A4;R17C7_W271_A4;1;R20C19_B2;R20C19_S250_B2;1;R17C5_D0;R17C5_E270_D0;1;R17C7_E21;R17C7_VSS_E210;1;R17C7_A0;R17C7_E210_A0;1;R12C27_X06;R12C27_E211_X06;1;R12C27_D3;R12C27_X06_D3;1;R14C20_S27;R14C20_VSS_S270;1;R14C20_D3;R14C20_S270_D3;1;R26C21_A1;R26C21_W251_A1;1;R26C20_A5;R26C20_W210_A5;1;R12C26_E21;R12C26_VSS_E210;1;R12C27_B3;R12C27_E211_B3;1;R12C29_W25;R12C29_VSS_W250;1;R12C29_B0;R12C29_W250_B0;1;R14C23_E21;R14C23_VSS_E210;1;R14C23_A1;R14C23_E210_A1;1;R14C20_N21;R14C20_VSS_N210;1;R14C20_A3;R14C20_N210_A3;1;R24C5_S27;R24C5_VSS_S270;1;R24C5_D2;R24C5_S270_D2;1;R18C26_E25;R18C26_VSS_E250;1;R18C27_A1;R18C27_E251_A1;1;R7C12_X06;R7C12_S271_X06;1;R7C12_A4;R7C12_X06_A4;1;R20C25_N21;R20C25_VSS_N210;1;R20C25_A3;R20C25_N210_A3;1;R7C14_A4;R7C14_W210_A4;1;R14C21_D2;R14C21_S270_D2;1;R17C9_S27;R17C9_VSS_S270;1;R17C9_D2;R17C9_S270_D2;1;R12C29_D0;R12C29_E270_D0;1;R18C22_N27;R18C22_VSS_N270;1;R17C22_A1;R17C22_N271_A1;1;R18C3_N21;R18C3_VSS_N210;1;R18C3_A3;R18C3_N210_A3;1;R11C24_W21;R11C24_VSS_W210;1;R11C24_A4;R11C24_W210_A4;1;R18C27_S27;R18C27_VSS_S270;1;R18C27_D2;R18C27_S270_D2;1;R11C22_N21;R11C22_VSS_N210;1;R11C22_A3;R11C22_N210_A3;1;R11C7_W27;R11C7_VSS_W270;1;R11C7_D4;R11C7_W270_D4;1;R17C9_A2;R17C9_E271_A2;1;R11C11_A1;R11C11_E210_A1;1;R11C16_N21;R11C16_VSS_N210;1;R11C16_A3;R11C16_N210_A3;1;R24C7_E27;R24C7_VSS_E270;1;R24C7_D1;R24C7_E270_D1;1;R17C7_E27;R17C7_VSS_E270;1;R17C7_D0;R17C7_E270_D0;1;R6C15_W21;R6C15_VSS_W210;1;R6C15_A4;R6C15_W210_A4;1;R6C11_D3;R6C11_S270_D3;1;R25C20_N21;R25C20_VSS_N210;1;R25C20_A2;R25C20_N210_A2;1;R17C5_A5;R17C5_W210_A5;1;R12C28_W25;R12C28_VSS_W250;1;R12C28_B0;R12C28_W250_B0;1;R6C11_D5;R6C11_W270_D5;1;R6C11_N21;R6C11_VSS_N210;1;R6C11_A3;R6C11_N210_A3;1;R20C19_S25;R20C19_VSS_S250;1;R20C19_B3;R20C19_S250_B3;1;R11C10_A3;R11C10_N210_A3;1;R17C4_D2;R17C4_S270_D2;1;R16C18_A2;R16C18_E271_A2;1;R18C5_E21;R18C5_VSS_E210;1;R18C5_A1;R18C5_E210_A1;1;R6C12_E27;R6C12_VSS_E270;1;R6C12_D1;R6C12_E270_D1;1;R13C24_X02;R13C24_N211_X02;1;R13C24_A3;R13C24_X02_A3;1;R16C25_D2;R16C25_S270_D2;1;R17C5_W27;R17C5_VSS_W270;1;R17C5_D5;R17C5_W270_D5;1;R23C8_A5;R23C8_N211_A5;1;R12C27_E27;R12C27_VSS_E270;1;R12C27_D1;R12C27_E270_D1;1;R26C20_W21;R26C20_VSS_W210;1;R26C20_A4;R26C20_W210_A4;1;R17C5_S27;R17C5_VSS_S270;1;R17C5_D2;R17C5_S270_D2;1;R7C14_E21;R7C14_VSS_E210;1;R7C14_A1;R7C14_E210_A1;1;R17C4_S27;R17C4_VSS_S270;1;R17C4_D3;R17C4_S270_D3;1;R23C5_A0;R23C5_E210_A0;1;R11C21_W21;R11C21_VSS_W210;1;R11C21_A4;R11C21_W210_A4;1;R26C21_A2;R26C21_N210_A2;1;R7C12_A3;R7C12_S271_A3;1;R6C13_D1;R6C13_E270_D1;1;R23C8_A1;R23C8_E210_A1;1;R24C7_N21;R24C7_VSS_N210;1;R24C7_A3;R24C7_N210_A3;1;R7C13_A3;R7C13_S271_A3;1;R12C9_A0;R12C9_E210_A0;1;R7C16_A0;R7C16_E210_A0;1;R18C6_A3;R18C6_N210_A3;1;R17C9_E27;R17C9_VSS_E270;1;R17C9_D0;R17C9_E270_D0;1;R6C13_E21;R6C13_VSS_E210;1;R6C13_A1;R6C13_E210_A1;1;R23C4_W21;R23C4_VSS_W210;1;R23C4_A5;R23C4_W210_A5;1;R6C16_E21;R6C16_VSS_E210;1;R6C16_A0;R6C16_E210_A0;1;R14C21_N21;R14C21_VSS_N210;1;R14C21_A3;R14C21_N210_A3;1;R18C25_W21;R18C25_VSS_W210;1;R18C25_A4;R18C25_W210_A4;1;R17C27_N27;R17C27_VSS_N270;1;R16C27_A3;R16C27_N271_A3;1;R16C17_N21;R16C17_VSS_N210;1;R16C17_A3;R16C17_N210_A3;1;R24C7_W27;R24C7_VSS_W270;1;R24C7_D5;R24C7_W270_D5;1;R20C19_E25;R20C19_VSS_E250;1;R20C19_B4;R20C19_E250_B4;1;R17C6_D5;R17C6_W270_D5;1;R11C10_A4;R11C10_E271_A4;1;R11C8_D5;R11C8_W270_D5;1;R12C16_E21;R12C16_VSS_E210;1;R12C16_A1;R12C16_E210_A1;1;R7C12_A2;R7C12_S271_A2;1;R17C7_A5;R17C7_W271_A5;1;R24C5_A4;R24C5_W210_A4;1;R24C8_S27;R24C8_VSS_S270;1;R24C8_D2;R24C8_S270_D2;1;R11C18_N21;R11C18_VSS_N210;1;R11C11_A4;R11C11_E271_A4;1;R11C24_N21;R11C24_VSS_N210;1;R11C24_A3;R11C24_N210_A3;1;R18C19_N21;R18C19_VSS_N210;1;R18C19_A3;R18C19_N210_A3;1;R15C13_N21;R15C13_VSS_N210;1;R15C13_A3;R15C13_N210_A3;1;R25C12_A5;R25C12_W210_A5;1;R23C8_E21;R23C8_VSS_E210;1;R23C8_A0;R23C8_E210_A0;1;R12C9_E21;R12C9_VSS_E210;1;R12C9_A1;R12C9_E210_A1;1;R11C10_D5;R11C10_W270_D5;1;R18C7_A5;R18C7_E251_A5;1;R25C19_A5;R25C19_W210_A5;1;R13C26_D1;R13C26_X08_D1;1;R7C15_A0;R7C15_S271_A0;1;R7C16_A2;R7C16_S271_A2;1;R25C10_E21;R25C10_VSS_E210;1;R25C10_A1;R25C10_E210_A1;1;R6C13_E27;R6C13_VSS_E270;1;R6C13_D0;R6C13_E270_D0;1;R12C16_S27;R12C16_VSS_S270;1;R12C16_D3;R12C16_S270_D3;1;R15C19_A3;R15C19_S271_A3;1;R6C13_D5;R6C13_W270_D5;1;R12C28_S25;R12C28_VSS_S250;1;R12C28_B2;R12C28_S250_B2;1;R15C13_D2;R15C13_S270_D2;1;R23C7_E21;R23C7_VSS_E210;1;R23C7_A1;R23C7_E210_A1;1;R20C25_S27;R20C25_VSS_S270;1;R20C25_D3;R20C25_S270_D3;1;R24C4_W27;R24C4_VSS_W270;1;R24C4_D5;R24C4_W270_D5;1;R23C9_A0;R23C9_E210_A0;1;R17C22_N21;R17C22_VSS_N210;1;R17C22_A3;R17C22_N210_A3;1;R17C6_A1;R17C6_E271_A1;1;R24C6_D1;R24C6_E270_D1;1;R11C25_N21;R11C25_VSS_N210;1;R11C25_A3;R11C25_N210_A3;1;R14C29_S25;R14C29_VSS_S250;1;R14C29_B3;R14C29_S250_B3;1;R15C16_N21;R15C16_VSS_N210;1;R15C16_A3;R15C16_N210_A3;1;R25C11_A0;R25C11_E210_A0;1;R11C11_E27;R11C11_VSS_E270;1;R11C11_D1;R11C11_E270_D1;1;R11C16_W21;R11C16_VSS_W210;1;R11C16_A4;R11C16_W210_A4;1;R24C7_S27;R24C7_VSS_S270;1;R24C7_D3;R24C7_S270_D3;1;R24C18_E23;R24C18_VSS_E230;1;R24C19_B2;R24C19_E231_B2;1;R6C14_W21;R6C14_VSS_W210;1;R6C14_A4;R6C14_W210_A4;1;R11C23_N21;R11C23_VSS_N210;1;R11C23_A3;R11C23_N210_A3;1;R14C21_S27;R14C21_VSS_S270;1;R14C21_D3;R14C21_S270_D3;1;R24C6_W27;R24C6_VSS_W270;1;R24C6_D5;R24C6_W270_D5;1;R23C6_A1;R23C6_E210_A1;1;R12C10_A4;R12C10_X06_A4;1;R11C10_E21;R11C10_VSS_E210;1;R11C10_A0;R11C10_E210_A0;1;R11C25_E27;R11C25_VSS_E270;1;R11C25_D1;R11C25_E270_D1;1;R12C22_N21;R12C22_VSS_N210;1;R12C22_A3;R12C22_N210_A3;1;R24C4_N21;R24C4_VSS_N210;1;R24C4_A2;R24C4_N210_A2;1;R8C11_N21;R8C11_VSS_N210;1;R7C11_A4;R7C11_N211_A4;1;R24C8_A2;R24C8_N210_A2;1;R24C6_E27;R24C6_VSS_E270;1;R25C9_N21;R25C9_VSS_N210;1;R25C9_A2;R25C9_N210_A2;1;R17C6_X08;R17C6_N211_X08;1;R17C6_D0;R17C6_X08_D0;1;R17C5_E27;R17C5_VSS_E270;1;R17C5_D1;R17C5_E270_D1;1;R6C14_A3;R6C14_N210_A3;1;R12C10_X06;R12C10_S271_X06;1;R12C10_A5;R12C10_X06_A5;1;R11C12_N21;R11C12_VSS_N210;1;R11C12_A2;R11C12_N210_A2;1;R10C25_S21;R10C25_VSS_S210;1;R11C25_X08;R11C25_S211_X08;1;R11C25_D2;R11C25_X08_D2;1;R26C21_W21;R26C21_VSS_W210;1;R26C21_A4;R26C21_W210_A4;1;R6C16_N21;R6C16_VSS_N210;1;R6C16_A2;R6C16_N210_A2;1;R12C18_S27;R12C18_VSS_S270;1;R13C18_A3;R13C18_S271_A3;1;R11C12_E21;R11C12_VSS_E210;1;R11C12_A1;R11C12_E210_A1;1;R16C25_E21;R16C25_VSS_E210;1;R16C25_A1;R16C25_E210_A1;1;R24C5_E27;R24C5_VSS_E270;1;R24C5_D0;R24C5_E270_D0;1;R16C15_D2;R16C15_S270_D2;1;R24C4_D4;R24C4_W270_D4;1;R13C25_E25;R13C25_VSS_E250;1;R13C26_X08;R13C26_E251_X08;1;R13C26_D3;R13C26_X08_D3;1;R24C5_W21;R24C5_VSS_W210;1;R24C5_A5;R24C5_W210_A5;1;R25C12_N21;R25C12_VSS_N210;1;R25C12_A2;R25C12_N210_A2;1;R23C5_N21;R23C5_VSS_N210;1;R23C5_A3;R23C5_N210_A3;1;R23C6_W21;R23C6_VSS_W210;1;R23C6_A5;R23C6_W210_A5;1;R12C28_D0;R12C28_E270_D0;1;R12C11_A0;R12C11_S271_A0;1;R11C10_S27;R11C10_VSS_S270;1;R11C10_D3;R11C10_S270_D3;1;R11C10_A5;R11C10_E271_A5;1;R26C22_W25;R26C22_VSS_W250;1;R26C21_A0;R26C21_W251_A0;1;R23C5_W21;R23C5_VSS_W210;1;R23C5_A4;R23C5_W210_A4;1;R6C11_S27;R6C11_VSS_S270;1;R6C11_D2;R6C11_S270_D2;1;R12C12_E21;R12C12_VSS_E210;1;R12C12_A1;R12C12_E210_A1;1;R17C7_X06;R17C7_W211_X06;1;R17C7_D1;R17C7_X06_D1;1;R27C20_W25;R27C20_VSS_W250;1;R27C20_B1;R27C20_W250_B1;1;R18C6_A4;R18C6_W210_A4;1;R27C20_S25;R27C20_VSS_S250;1;R27C20_B3;R27C20_S250_B3;1;R24C6_E21;R24C6_VSS_E210;1;R24C6_A1;R24C6_E210_A1;1;R20C17_E21;R20C17_VSS_E210;1;R20C17_A1;R20C17_E210_A1;1;R11C10_D1;R11C10_E270_D1;1;R17C6_W21;R17C6_VSS_W210;1;R17C6_A5;R17C6_W210_A5;1;R12C27_B4;R12C27_E250_B4;1;R25C19_W21;R25C19_VSS_W210;1;R25C19_A4;R25C19_W210_A4;1;R6C15_W27;R6C15_VSS_W270;1;R6C15_D4;R6C15_W270_D4;1;R23C9_E21;R23C9_VSS_E210;1;R23C9_A1;R23C9_E210_A1;1;R6C14_D3;R6C14_S270_D3;1;R24C4_E21;R24C4_VSS_E210;1;R24C4_A1;R24C4_E210_A1;1;R25C11_W21;R25C11_VSS_W210;1;R25C11_A4;R25C11_W210_A4;1;R11C11_S27;R11C11_VSS_S270;1;R11C11_D3;R11C11_S270_D3;1;R12C9_N21;R12C9_VSS_N210;1;R12C9_A2;R12C9_N210_A2;1;R11C8_D4;R11C8_W270_D4;1;R17C7_S27;R17C7_VSS_S270;1;R17C7_D2;R17C7_S270_D2;1;R17C8_D4;R17C8_W270_D4;1;R18C17_E27;R18C17_VSS_E270;1;R18C17_D1;R18C17_E270_D1;1;R18C17_E21;R18C17_VSS_E210;1;R18C17_A1;R18C17_E210_A1;1;R25C9_A4;R25C9_W210_A4;1;R15C13_E21;R15C13_VSS_E210;1;R15C13_A1;R15C13_E210_A1;1;R17C8_W21;R17C8_VSS_W210;1;R17C8_A5;R17C8_W210_A5;1;R12C29_E27;R12C29_VSS_E270;1;R12C29_D1;R12C29_E270_D1;1;R11C11_E21;R11C11_VSS_E210;1;R11C11_A0;R11C11_E210_A0;1;R6C12_D3;R6C12_S270_D3;1;R9C21_S27;R9C21_VSS_S270;1;R9C21_D2;R9C21_S270_D2;1;R11C7_E27;R11C7_VSS_E270;1;R11C7_D1;R11C7_E270_D1;1;R18C5_N21;R18C5_VSS_N210;1;R18C5_A3;R18C5_N210_A3;1;R25C20_A1;R25C20_W251_A1;1;R24C9_E27;R24C9_VSS_E270;1;R24C9_D1;R24C9_E270_D1;1;R12C9_W21;R12C9_VSS_W210;1;R12C9_A4;R12C9_W210_A4;1;R18C5_A4;R18C5_W210_A4;1;R16C25_N21;R16C25_VSS_N210;1;R16C25_A3;R16C25_N210_A3;1;R6C11_W27;R6C11_VSS_W270;1;R6C11_D4;R6C11_W270_D4;1;R12C19_N21;R12C19_VSS_N210;1;R12C19_A3;R12C19_N210_A3;1;R16C25_S27;R16C25_VSS_S270;1;R16C25_D3;R16C25_S270_D3;1;R7C13_E21;R7C13_VSS_E210;1;R7C13_A1;R7C13_E210_A1;1;R25C20_W21;R25C20_VSS_W210;1;R25C20_A5;R25C20_W210_A5;1;R17C4_E27;R17C4_VSS_E270;1;R17C4_D1;R17C4_E270_D1;1;R23C6_E21;R23C6_VSS_E210;1;R23C6_A0;R23C6_E210_A0;1;R17C8_W27;R17C8_VSS_W270;1;R17C8_D5;R17C8_W270_D5;1;R17C8_D0;R17C8_E270_D0;1;R6C15_S27;R6C15_VSS_S270;1;R7C15_A3;R7C15_S271_A3;1;R11C23_S27;R11C23_VSS_S270;1;R11C23_D2;R11C23_S270_D2;1;R12C28_S27;R12C28_VSS_S270;1;R12C28_D3;R12C28_S270_D3;1;R17C6_W27;R17C6_VSS_W270;1;R17C6_D4;R17C6_W270_D4;1;R7C12_E21;R7C12_VSS_E210;1;R7C12_A1;R7C12_E210_A1;1;R24C8_N21;R24C8_VSS_N210;1;R24C8_A3;R24C8_N210_A3;1;R25C9_W21;R25C9_VSS_W210;1;R25C9_A5;R25C9_W210_A5;1;R11C9_D0;R11C9_E270_D0;1;R12C22_W21;R12C22_VSS_W210;1;R12C22_A4;R12C22_W210_A4;1;R14C19_S27;R14C19_VSS_S270;1;R14C19_D2;R14C19_S270_D2;1;R17C9_E21;R17C9_VSS_E210;1;R17C9_A0;R17C9_E210_A0;1;R23C8_A3;R23C8_X02_A3;1;R16C25_E27;R16C25_VSS_E270;1;R16C25_D1;R16C25_E270_D1;1;R15C28_W21;R15C28_VSS_W210;1;R15C28_A4;R15C28_W210_A4;1;R12C11_A5;R12C11_W210_A5;1;R24C4_S27;R24C4_VSS_S270;1;R24C4_D2;R24C4_S270_D2;1;R20C25_E27;R20C25_VSS_E270;1;R20C25_D1;R20C25_E270_D1;1;R7C13_A4;R7C13_W210_A4;1;R14C21_E21;R14C21_VSS_E210;1;R14C21_A1;R14C21_E210_A1;1;R15C16_W21;R15C16_VSS_W210;1;R15C16_A4;R15C16_W210_A4;1;R17C8_S27;R17C8_VSS_S270;1;R17C8_D3;R17C8_S270_D3;1;R11C10_W27;R11C10_VSS_W270;1;R11C10_D4;R11C10_W270_D4;1;R15C13_S27;R15C13_VSS_S270;1;R15C13_D3;R15C13_S270_D3;1;R18C4_E21;R18C4_VSS_E210;1;R18C4_A0;R18C4_E210_A0;1;R6C13_D3;R6C13_S270_D3;1;R12C29_B2;R12C29_S250_B2;1;R7C14_N21;R7C14_VSS_N210;1;R7C14_A3;R7C14_N210_A3;1;R25C13_E21;R25C13_VSS_E210;1;R25C13_A0;R25C13_E210_A0;1;R14C29_E27;R14C29_VSS_E270;1;R14C29_D1;R14C29_E270_D1;1;R7C16_E21;R7C16_VSS_E210;1;R7C16_A1;R7C16_E210_A1;1;R6C12_W21;R6C12_VSS_W210;1;R6C12_A5;R6C12_W210_A5;1;R14C20_E27;R14C20_VSS_E270;1;R14C20_D1;R14C20_E270_D1;1;R18C6_E21;R18C6_VSS_E210;1;R18C6_A0;R18C6_E210_A0;1;R12C10_E21;R12C10_VSS_E210;1;R12C10_A0;R12C10_E210_A0;1;R23C7_A0;R23C7_E210_A0;1;R24C5_A2;R24C5_W271_A2;1;R12C29_S27;R12C29_VSS_S270;1;R12C29_D3;R12C29_S270_D3;1;R6C16_S27;R6C16_VSS_S270;1;R6C16_D2;R6C16_S270_D2;1;R25C12_W21;R25C12_VSS_W210;1;R25C12_A4;R25C12_W210_A4;1;R11C8_D0;R11C8_E270_D0;1;R24C9_S27;R24C9_VSS_S270;1;R24C9_D2;R24C9_S270_D2;1;R23C7_E23;R23C7_VSS_E230;1;R23C8_X02;R23C8_E231_X02;1;R23C8_A2;R23C8_X02_A2;1;R6C14_N21;R6C14_VSS_N210;1;R6C14_A2;R6C14_N210_A2;1;R25C21_W25;R25C21_VSS_W250;1;R25C20_A0;R25C20_W251_A0;1;R16C17_E27;R16C17_VSS_E270;1;R16C17_D1;R16C17_E270_D1;1;R17C6_D2;R17C6_S270_D2;1;R14C23_S27;R14C23_VSS_S270;1;R14C23_D3;R14C23_S270_D3;1;R25C10_A2;R25C10_N210_A2;1;R17C4_D5;R17C4_X02_D5;1;R12C26_N21;R12C26_VSS_N210;1;R14C29_D2;R14C29_S270_D2;1;R24C9_N21;R24C9_VSS_N210;1;R24C9_A2;R24C9_N210_A2;1;R24C8_E27;R24C8_VSS_E270;1;R24C8_D0;R24C8_E270_D0;1;R12C12_W21;R12C12_VSS_W210;1;R12C12_A5;R12C12_W210_A5;1;R17C8_N21;R17C8_VSS_N210;1;R17C8_A3;R17C8_N210_A3;1;R12C8_A3;R12C8_X02_A3;1;R7C12_A5;R7C12_X06_A5;1;R17C6_S27;R17C6_VSS_S270;1;R17C6_D3;R17C6_S270_D3;1;R13C17_N21;R13C17_VSS_N210;1;R13C17_A3;R13C17_N210_A3;1;R24C9_W21;R24C9_VSS_W210;1;R24C8_X02;R24C8_W211_X02;1;R24C8_D5;R24C8_X02_D5;1;R14C20_E21;R14C20_VSS_E210;1;R14C20_A1;R14C20_E210_A1;1;R18C21_S25;R18C21_VSS_S250;1;R18C21_B3;R18C21_S250_B3;1;R15C22_W21;R15C22_VSS_W210;1;R15C22_A4;R15C22_W210_A4;1;R12C12_N21;R12C12_VSS_N210;1;R12C12_A3;R12C12_N210_A3;1;R14C24_N21;R14C24_VSS_N210;1;R14C24_A3;R14C24_N210_A3;1;R11C9_W27;R11C9_VSS_W270;1;R11C9_D5;R11C9_W270_D5;1;R14C29_S27;R14C29_VSS_S270;1;R14C29_D3;R14C29_S270_D3;1;R11C21_E25;R11C21_VSS_E250;1;R11C21_B4;R11C21_E250_B4;1;R12C29_S25;R12C29_VSS_S250;1;R12C29_B3;R12C29_S250_B3;1;R18C25_N21;R18C25_VSS_N210;1;R18C25_A3;R18C25_N210_A3;1;R11C8_N21;R11C8_VSS_N210;1;R11C8_A2;R11C8_N210_A2;1;R9C21_E21;R9C21_VSS_E210;1;R9C21_A1;R9C21_E210_A1;1;R12C26_W21;R12C26_VSS_W210;1;R6C11_A2;R6C11_N210_A2;1;R25C11_E21;R25C11_VSS_E210;1;R25C11_A1;R25C11_E210_A1;1;R13C18_E25;R13C18_VSS_E250;1;R13C18_B4;R13C18_E250_B4;1;R18C5_W21;R18C5_VSS_W210;1;R18C5_A5;R18C5_W210_A5;1;R18C6_N21;R18C6_VSS_N210;1;R18C6_A2;R18C6_N210_A2;1;R14C19_E21;R14C19_VSS_E210;1;R14C19_A1;R14C19_E210_A1;1;R17C8_E27;R17C8_VSS_E270;1;R17C8_D1;R17C8_E270_D1;1;R23C5_E21;R23C5_VSS_E210;1;R23C5_A1;R23C5_E210_A1;1;R15C13_E27;R15C13_VSS_E270;1;R15C13_D1;R15C13_E270_D1;1;R25C10_N21;R25C10_VSS_N210;1;R25C10_A3;R25C10_N210_A3;1;R12C28_W27;R12C28_VSS_W270;1;R12C28_D4;R12C28_W270_D4;1;R17C8_A0;R17C8_E210_A0;1;R12C27_E25;R12C27_VSS_E250;1;R12C27_B5;R12C27_E250_B5;1;R6C13_W21;R6C13_VSS_W210;1;R6C13_A5;R6C13_W210_A5;1;R12C13_E21;R12C13_VSS_E210;1;R12C13_A0;R12C13_E210_A0;1;R6C14_E21;R6C14_VSS_E210;1;R6C14_A1;R6C14_E210_A1;1;R16C23_N21;R16C23_VSS_N210;1;R16C23_A3;R16C23_N210_A3;1;R23C6_E25;R23C6_VSS_E250;1;R23C7_A2;R23C7_E251_A2;1;R20C19_W25;R20C19_VSS_W250;1;R20C19_B1;R20C19_W250_B1;1;R11C9_E27;R11C9_VSS_E270;1;R11C9_D1;R11C9_E270_D1;1;R25C10_W21;R25C10_VSS_W210;1;R25C10_A4;R25C10_W210_A4;1;R11C12_S27;R11C12_VSS_S270;1;R11C12_D2;R11C12_S270_D2;1;R18C8_E21;R18C8_VSS_E210;1;R18C8_A1;R18C8_E210_A1;1;R15C28_N21;R15C28_VSS_N210;1;R15C28_A3;R15C28_N210_A3;1;R16C14_N21;R16C14_VSS_N210;1;R16C14_A3;R16C14_N210_A3;1;R12C11_W21;R12C11_VSS_W210;1;R12C11_A4;R12C11_W210_A4;1;R17C5_W21;R17C5_VSS_W210;1;R17C5_A4;R17C5_W210_A4;1;R14C23_N21;R14C23_VSS_N210;1;R14C23_A3;R14C23_N210_A3;1;R16C15_S27;R16C15_VSS_S270;1;R16C15_D3;R16C15_S270_D3;1;R12C28_E27;R12C28_VSS_E270;1;R12C28_D1;R12C28_E270_D1;1;R11C10_D0;R11C10_E270_D0;1;R17C8_A2;R17C8_N210_A2;1;R7C11_A5;R7C11_N211_A5;1;R6C14_S27;R6C14_VSS_S270;1;R6C14_D2;R6C14_S270_D2;1;R17C3_E23;R17C3_VSS_E230;1;R17C4_X02;R17C4_E231_X02;1;R17C4_D4;R17C4_X02_D4;1;R6C12_S27;R6C12_VSS_S270;1;R6C12_D2;R6C12_S270_D2;1;R6C13_W27;R6C13_VSS_W270;1;R6C13_D4;R6C13_W270_D4;1;R6C12_N21;R6C12_VSS_N210;1;R6C12_A2;R6C12_N210_A2;1;R18C6_W21;R18C6_VSS_W210;1;R18C6_A5;R18C6_W210_A5;1;R24C7_W21;R24C7_VSS_W210;1;R24C7_A4;R24C7_W210_A4;1;R12C27_W27;R12C27_VSS_W270;1;R12C27_D4;R12C27_W270_D4;1;R11C8_E27;R11C8_VSS_E270;1;R11C8_D1;R11C8_E270_D1;1;R25C12_E21;R25C12_VSS_E210;1;R25C12_A0;R25C12_E210_A0;1;R16C20_N21;R16C20_VSS_N210;1;R16C20_A3;R16C20_N210_A3;1;R11C10_E27;R11C10_VSS_E270;1;R11C11_A5;R11C11_E271_A5;1;R6C16_E27;R6C16_VSS_E270;1;R6C16_D1;R6C16_E270_D1;1;R7C14_W21;R7C14_VSS_W210;1;R7C14_A5;R7C14_W210_A5;1;R23C7_W25;R23C7_VSS_W250;1;R23C6_A3;R23C6_W251_A3;1;R18C6_E25;R18C6_VSS_E250;1;R18C7_A2;R18C7_E251_A2;1;R11C8_W27;R11C8_VSS_W270;1;R7C15_X06;R7C15_E211_X06;1;R11C9_S27;R11C9_VSS_S270;1;R11C9_D3;R11C9_S270_D3;1;R7C13_W21;R7C13_VSS_W210;1;R7C13_A5;R7C13_W210_A5;1;R6C13_S27;R6C13_VSS_S270;1;R6C13_D2;R6C13_S270_D2;1;R11C18_E27;R11C18_VSS_E270;1;R11C18_D1;R11C18_E270_D1;1;R17C8_E21;R17C8_VSS_E210;1;R17C8_A1;R17C8_E210_A1;1;R13C24_W21;R13C24_VSS_W210;1;R13C24_A4;R13C24_W210_A4;1;R11C10_N21;R11C10_VSS_N210;1;R11C10_A2;R11C10_N210_A2;1;R14C19_N21;R14C19_VSS_N210;1;R14C19_A3;R14C19_N210_A3;1;VSS;;1;R11C23_E27;R11C23_VSS_E270;1;R11C23_D1;R11C23_E270_D1;1"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[9]": {
          "hide_name": 0,
          "bits": [ 3877689 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_9_COUT[8]": {
          "hide_name": 0,
          "bits": [ 3877687 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "10 ",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:52.24-52.25",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1[10]": {
          "hide_name": 0,
          "bits": [ 3877684 ] ,
          "attributes": {
            "ROUTING": "R26C21_F5;;1;R26C21_E13;R26C21_F5_E130;1;R26C22_B3;R26C22_E131_B3;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3877681 ] ,
          "attributes": {
            "ROUTING": "R26C20_F2;;1;R26C20_N22;R26C20_F2_N220;1;R24C20_N23;R24C20_N222_N230;1;R23C20_E23;R23C20_N231_E230;1;R23C22_E23;R23C22_E232_E230;1;R23C23_B3;R23C23_E231_B3;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A[2]": {
          "hide_name": 0,
          "bits": [ 3877671 ] ,
          "attributes": {
            "ROUTING": "R22C23_E23;R22C23_N131_E230;1;R22C25_B4;R22C25_E232_B4;1;R23C23_A7;R23C23_E130_A7;1;R23C23_A5;R23C23_E100_A5;1;R22C21_W26;R22C21_W232_W260;1;R22C19_X07;R22C19_W262_X07;1;R22C19_A5;R22C19_X07_A5;1;R23C24_A7;R23C24_X06_A7;1;R23C23_W10;R23C23_Q3_W100;1;R23C22_C5;R23C22_W101_C5;1;R23C22_B7;R23C22_W231_B7;1;R23C22_C1;R23C22_W101_C1;1;R23C23_W23;R23C23_Q3_W230;1;R23C24_X06;R23C24_E231_X06;1;R22C19_A0;R22C19_N271_A0;1;R22C21_B4;R22C21_W232_B4;1;R23C26_X08;R23C26_E272_X08;1;R23C21_B1;R23C21_W232_B1;1;R22C23_W23;R22C23_N131_W230;1;R23C20_W27;R23C20_W262_W270;1;R23C19_N27;R23C19_W271_N270;1;R23C23_EW20;R23C23_Q3_EW20;1;R23C24_E27;R23C24_E131_E270;1;R23C25_A3;R23C25_E271_A3;1;R23C23_E13;R23C23_Q3_E130;1;R23C24_N27;R23C24_E131_N270;1;R23C23_S13;R23C23_Q3_S130;1;R23C23_E23;R23C23_Q3_E230;1;R26C20_B6;R26C20_S271_B6;1;R23C25_X06;R23C25_E232_X06;1;R24C22_B4;R24C22_W231_B4;1;R24C22_B0;R24C22_W231_B0;1;R24C23_W23;R24C23_S131_W230;1;R26C20_B7;R26C20_S271_B7;1;R23C25_A6;R23C25_X06_A6;1;R23C25_A7;R23C25_X06_A7;1;R22C24_B6;R22C24_N271_B6;1;R23C23_E10;R23C23_Q3_E100;1;R23C26_B5;R23C26_X08_B5;1;R27C21_X06;R27C21_S272_X06;1;R23C23_N13;R23C23_Q3_N130;1;R23C20_S26;R23C20_W262_S260;1;R23C24_N24;R23C24_E101_N240;1;R25C20_S27;R25C20_S262_S270;1;R25C21_S27;R25C21_S262_S270;1;R22C24_C1;R22C24_N241_C1;1;R23C20_A1;R23C20_X03_A1;1;R23C23_Q3;;1;R27C21_A7;R27C21_X06_A7;1;R23C22_W26;R23C22_W121_W260;1;R23C21_S26;R23C21_W261_S260;1;R23C20_X03;R23C20_W262_X03;1;R27C21_A6;R27C21_X06_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "control_inst A"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883135 ] ,
          "attributes": {
            "ROUTING": "R14C25_F4;;1;R14C25_I0MUX4;R14C25_F4_DUMMY_I0MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.A_DFFCE_Q_9_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877668 ] ,
          "attributes": {
            "ROUTING": "R23C22_F0;;1;R23C22_E20;R23C22_F0_E200;1;R23C23_X05;R23C23_E201_X05;1;R23C23_LSR1;R23C23_X05_LSR1;1"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3877666 ] ,
          "attributes": {
            "ROUTING": "R26C20_F3;;1;R26C20_E23;R26C20_F3_E230;1;R26C22_N23;R26C22_E232_N230;1;R24C22_E23;R24C22_N232_E230;1;R24C23_B4;R24C23_E231_B4;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A[3]": {
          "hide_name": 0,
          "bits": [ 3877660 ] ,
          "attributes": {
            "ROUTING": "R23C26_X01;R23C26_E201_X01;1;R23C26_A1;R23C26_X01_A1;1;R24C24_B0;R24C24_E131_B0;1;R22C24_A4;R22C24_X06_A4;1;R24C23_X07;R24C23_Q4_X07;1;R24C23_B6;R24C23_X07_B6;1;R27C22_A3;R27C22_W251_A3;1;R22C21_W24;R22C21_N241_W240;1;R27C22_A6;R27C22_W251_A6;1;R23C23_W24;R23C23_N101_W240;1;R23C21_X07;R23C21_W242_X07;1;R24C24_N23;R24C24_E131_N230;1;R22C24_A7;R22C24_N232_A7;1;R23C24_A6;R23C24_N231_A6;1;R23C21_N24;R23C21_W242_N240;1;R27C23_W25;R27C23_S251_W250;1;R26C23_S25;R26C23_S242_S250;1;R23C21_A5;R23C21_X07_A5;1;R23C23_E20;R23C23_N101_E200;1;R23C26_A4;R23C26_S200_A4;1;R24C24_N25;R24C24_E111_N250;1;R22C24_X06;R22C24_N252_X06;1;R24C22_C0;R24C22_W241_C0;1;R23C25_A4;R23C25_X05_A4;1;R23C25_E20;R23C25_E202_E200;1;R23C26_S20;R23C26_E201_S200;1;R24C23_EW10;R24C23_Q4_EW10;1;R22C20_C1;R22C20_W241_C1;1;R23C25_B7;R23C25_X05_B7;1;R23C22_B4;R23C22_N251_B4;1;R22C20_A3;R22C20_W252_A3;1;R24C22_C4;R24C22_W241_C4;1;R22C20_A4;R22C20_W252_A4;1;R24C23_N10;R24C23_Q4_N100;1;R22C22_W25;R22C22_N252_W250;1;R24C22_N25;R24C22_W111_N250;1;R27C20_B7;R27C20_X05_B7;1;R24C23_E24;R24C23_Q4_E240;1;R24C25_N24;R24C25_E242_N240;1;R23C25_C3;R23C25_N241_C3;1;R24C23_S24;R24C23_Q4_S240;1;R26C23_W24;R26C23_S242_W240;1;R26C21_W24;R26C21_W242_W240;1;R26C20_S24;R26C20_W241_S240;1;R27C20_X05;R27C20_S241_X05;1;R27C20_B6;R27C20_X05_B6;1;R24C23_Q4;;1;R24C23_E13;R24C23_Q4_E130;1;R23C25_X05;R23C25_E202_X05;1;R24C22_B1;R24C22_W111_B1;1;R24C23_W24;R24C23_Q4_W240;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "control_inst A"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883131 ] ,
          "attributes": {
            "ROUTING": "R14C25_F7;;1;R14C25_I1MUX6;R14C25_F7_DUMMY_I1MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.A_DFFCE_Q_8_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877657 ] ,
          "attributes": {
            "ROUTING": "R24C26_F7;;1;R24C26_N10;R24C26_F7_N100;1;R24C26_W20;R24C26_N100_W200;1;R24C24_W21;R24C24_W202_W210;1;R24C23_LSR2;R24C23_W211_LSR2;1"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3877655 ] ,
          "attributes": {
            "ROUTING": "R26C20_F4;;1;R26C20_N24;R26C20_F4_N240;1;R24C20_E24;R24C20_N242_E240;1;R24C22_X03;R24C22_E242_X03;1;R24C22_B3;R24C22_X03_B3;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A[4]": {
          "hide_name": 0,
          "bits": [ 3877649 ] ,
          "attributes": {
            "ROUTING": "R24C25_E27;R24C25_E262_E270;1;R24C26_N27;R24C26_E271_N270;1;R23C26_X04;R23C26_N271_X04;1;R23C26_B1;R23C26_X04_B1;1;R23C26_A7;R23C26_X03_A7;1;R24C23_E22;R24C23_E121_E220;1;R24C25_N22;R24C25_E222_N220;1;R23C25_C4;R23C25_N221_C4;1;R23C26_X03;R23C26_E261_X03;1;R24C22_B6;R24C22_W130_B6;1;R24C22_X02;R24C22_Q3_X02;1;R24C22_C1;R24C22_X02_C1;1;R24C23_E26;R24C23_E121_E260;1;R24C25_N26;R24C25_E262_N260;1;R23C25_E26;R23C25_N261_E260;1;R24C22_EW20;R24C22_Q3_EW20;1;R24C23_E27;R24C23_E131_E270;1;R24C25_A3;R24C25_E272_A3;1;R24C22_SN20;R24C22_Q3_SN20;1;R25C22_B6;R25C22_S121_B6;1;R24C22_S23;R24C22_Q3_S230;1;R26C22_S26;R26C22_S232_S260;1;R27C22_X05;R27C22_S261_X05;1;R27C22_A2;R27C22_X05_A2;1;R23C21_X06;R23C21_N271_X06;1;R23C21_C4;R23C21_X06_C4;1;R24C22_N23;R24C22_Q3_N230;1;R22C22_A5;R22C22_N232_A5;1;R27C21_B7;R27C21_X05_B7;1;R24C21_S23;R24C21_W131_S230;1;R26C21_S26;R26C21_S232_S260;1;R27C21_X05;R27C21_S261_X05;1;R27C21_B6;R27C21_X05_B6;1;R24C23_C6;R24C23_E121_C6;1;R24C23_E23;R24C23_E131_E230;1;R24C22_W13;R24C22_Q3_W130;1;R24C21_N27;R24C21_W131_N270;1;R22C21_B5;R22C21_N272_B5;1;R24C24_A6;R24C24_E271_A6;1;R24C22_SN10;R24C22_Q3_SN10;1;R24C22_E13;R24C22_Q3_E130;1;R25C22_B0;R25C22_S111_B0;1;R24C22_Q3;;1;R26C22_S23;R26C22_S232_S230;1;R27C22_A4;R27C22_S231_A4;1;R24C22_EW10;R24C22_Q3_EW10;1;R24C24_B2;R24C24_E231_B2;1;R24C23_A7;R24C23_E111_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "control_inst A"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883130 ] ,
          "attributes": {
            "ROUTING": "R14C25_F6;;1;R14C25_I0MUX6;R14C25_F6_DUMMY_I0MUX6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.A_DFFCE_Q_7_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877646 ] ,
          "attributes": {
            "ROUTING": "R24C22_F7;;1;R24C22_X08;R24C22_F7_X08;1;R24C22_LSR1;R24C22_X08_LSR1;1"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 3877644 ] ,
          "attributes": {
            "ROUTING": "R26C20_F5;;1;R26C20_EW20;R26C20_F5_EW20;1;R26C21_E22;R26C21_E121_E220;1;R26C23_N22;R26C23_E222_N220;1;R25C23_X01;R25C23_N221_X01;1;R25C23_B3;R25C23_X01_B3;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A[5]": {
          "hide_name": 0,
          "bits": [ 3877638 ] ,
          "attributes": {
            "ROUTING": "R25C23_N10;R25C23_Q3_N100;1;R24C23_N24;R24C23_N101_N240;1;R22C23_C2;R22C23_N242_C2;1;R23C26_C7;R23C26_X06_C7;1;R24C24_A7;R24C24_E251_A7;1;R25C23_E23;R25C23_Q3_E230;1;R25C24_X06;R25C24_E231_X06;1;R25C24_A7;R25C24_X06_A7;1;R26C22_X02;R26C22_S231_X02;1;R26C22_A1;R26C22_X02_A1;1;R25C23_N23;R25C23_Q3_N230;1;R23C23_N23;R23C23_N232_N230;1;R22C23_B3;R22C23_N231_B3;1;R27C22_X08;R27C22_S232_X08;1;R27C22_B6;R27C22_X08_B6;1;R23C25_E23;R23C25_N232_E230;1;R25C23_W10;R25C23_Q3_W100;1;R25C22_C6;R25C22_W101_C6;1;R25C22_S23;R25C22_W131_S230;1;R27C22_B3;R27C22_S232_B3;1;R25C23_B6;R25C23_W130_B6;1;R25C23_B7;R25C23_W130_B7;1;R26C22_A5;R26C22_S231_A5;1;R24C23_E25;R24C23_N111_E250;1;R25C23_SN10;R25C23_Q3_SN10;1;R25C25_B0;R25C25_E232_B0;1;R24C24_A1;R24C24_E251_A1;1;R25C22_C0;R25C22_W101_C0;1;R25C25_N23;R25C25_E232_N230;1;R23C23_X08;R23C23_N232_X08;1;R23C23_B4;R23C23_X08_B4;1;R23C26_X06;R23C26_E231_X06;1;R25C23_Q3;;1;R25C23_W13;R25C23_Q3_W130;1;R25C22_N23;R25C22_W131_N230;1;R23C22_N23;R23C22_N232_N230;1;R22C22_A6;R22C22_N231_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "control_inst A"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883128 ] ,
          "attributes": {
            "ROUTING": "R14C25_OF4;;1;R14C25_I1MUX5;R14C25_OF4_DUMMY_I1MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "control_inst.A_DFFCE_Q_6_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877635 ] ,
          "attributes": {
            "ROUTING": "R26C23_F4;;1;R26C23_W13;R26C23_F4_W130;1;R26C23_N27;R26C23_W130_N270;1;R25C23_LSR1;R25C23_N271_LSR1;1"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1[5]": {
          "hide_name": 0,
          "bits": [ 3877633 ] ,
          "attributes": {
            "ROUTING": "R26C21_F0;;1;R26C21_SN20;R26C21_F0_SN20;1;R25C21_E26;R25C21_N121_E260;1;R25C23_X03;R25C23_E262_X03;1;R25C23_B5;R25C23_X03_B5;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A[6]": {
          "hide_name": 0,
          "bits": [ 3877628 ] ,
          "attributes": {
            "ROUTING": "R25C25_A3;R25C25_E252_A3;1;R25C23_SN20;R25C23_Q5_SN20;1;R24C23_N22;R24C23_N121_N220;1;R23C23_C5;R23C23_N221_C5;1;R26C23_S23;R26C23_S131_S230;1;R27C23_A5;R27C23_S231_A5;1;R23C23_A1;R23C23_N252_A1;1;R26C23_S27;R26C23_S131_S270;1;R27C23_A0;R27C23_S271_A0;1;R25C23_C6;R25C23_X08_C6;1;R25C23_S13;R25C23_Q5_S130;1;R27C22_X04;R27C22_S252_X04;1;R27C22_B2;R27C22_X04_B2;1;R25C23_N13;R25C23_Q5_N130;1;R24C23_B2;R24C23_N131_B2;1;R25C23_W25;R25C23_Q5_W250;1;R25C22_S25;R25C22_W251_S250;1;R27C22_B4;R27C22_S252_B4;1;R25C23_E25;R25C23_Q5_E250;1;R25C24_A6;R25C24_E251_A6;1;R25C26_A0;R25C26_E251_A0;1;R25C25_E25;R25C25_E252_E250;1;R25C26_A1;R25C26_E251_A1;1;R25C23_C7;R25C23_X08_C7;1;R25C24_B5;R25C24_E131_B5;1;R23C23_B7;R23C23_N252_B7;1;R23C23_A0;R23C23_N252_A0;1;R25C23_N25;R25C23_Q5_N250;1;R25C23_X04;R25C23_Q5_X04;1;R25C23_B0;R25C23_X04_B0;1;R25C23_X08;R25C23_Q5_X08;1;R23C24_C2;R23C24_X02_C2;1;R23C24_C3;R23C24_X02_C3;1;R25C23_E13;R25C23_Q5_E130;1;R25C23_Q5;;1;R25C24_N27;R25C24_E131_N270;1;R23C24_X02;R23C24_N272_X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "control_inst A"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 3883127 ] ,
          "attributes": {
            "ROUTING": "R14C25_OF6;;1;R14C25_I0MUX5;R14C25_OF6_DUMMY_I0MUX5;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "control_inst.A_DFFCE_Q_5_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877625 ] ,
          "attributes": {
            "ROUTING": "R26C23_F6;;1;R26C23_N26;R26C23_F6_N260;1;R25C23_X05;R25C23_N261_X05;1;R25C23_LSR2;R25C23_X05_LSR2;1"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1[6]": {
          "hide_name": 0,
          "bits": [ 3877623 ] ,
          "attributes": {
            "ROUTING": "R26C21_F1;;1;R26C21_E21;R26C21_F1_E210;1;R26C23_E21;R26C23_E212_E210;1;R26C24_N21;R26C24_E211_N210;1;R25C24_B3;R25C24_N211_B3;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A[7]": {
          "hide_name": 0,
          "bits": [ 3877619 ] ,
          "attributes": {
            "ROUTING": "R25C25_X06;R25C25_E231_X06;1;R25C25_A6;R25C25_X06_A6;1;R25C24_E23;R25C24_Q3_E230;1;R25C25_B7;R25C25_E231_B7;1;R26C24_W21;R26C24_S111_W210;1;R26C22_B5;R26C22_W212_B5;1;R25C24_N10;R25C24_Q3_N100;1;R25C24_C5;R25C24_N100_C5;1;R25C24_N23;R25C24_Q3_N230;1;R23C24_X08;R23C24_N232_X08;1;R23C24_C6;R23C24_X08_C6;1;R25C24_S10;R25C24_Q3_S100;1;R25C24_B1;R25C24_S100_B1;1;R25C24_W23;R25C24_Q3_W230;1;R25C23_B1;R25C23_W231_B1;1;R26C22_A0;R26C22_W252_A0;1;R26C24_W25;R26C24_S111_W250;1;R26C22_X04;R26C22_W252_X04;1;R26C22_B1;R26C22_X04_B1;1;R25C24_W10;R25C24_Q3_W100;1;R26C22_A7;R26C22_W252_A7;1;R25C23_C0;R25C23_W101_C0;1;R22C24_A5;R22C24_N212_A5;1;R25C24_Q3;;1;R25C24_SN10;R25C24_Q3_SN10;1;R24C24_N21;R24C24_N111_N210;1;R22C24_X08;R22C24_N212_X08;1;R22C24_B7;R22C24_X08_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "control_inst A"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883123 ] ,
          "attributes": {
            "ROUTING": "R16C28_F1;;1;R16C28_I1MUX0;R16C28_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.A_DFFCE_Q_4_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877616 ] ,
          "attributes": {
            "ROUTING": "R26C23_F5;;1;R26C23_S13;R26C23_F5_S130;1;R27C23_E27;R27C23_S131_E270;1;R27C24_N27;R27C24_E271_N270;1;R25C24_LSR1;R25C24_N272_LSR1;1"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1[7]": {
          "hide_name": 0,
          "bits": [ 3877614 ] ,
          "attributes": {
            "ROUTING": "R26C21_F2;;1;R26C21_EW10;R26C21_F2_EW10;1;R26C22_E21;R26C22_E111_E210;1;R26C23_B1;R26C23_E211_B1;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A[8]": {
          "hide_name": 0,
          "bits": [ 3877610 ] ,
          "attributes": {
            "ROUTING": "R25C23_E22;R25C23_N121_E220;1;R25C25_E22;R25C25_E222_E220;1;R25C25_C7;R25C25_E220_C7;1;R24C24_X08;R24C24_N272_X08;1;R24C24_C6;R24C24_X08_C6;1;R25C25_B4;R25C25_N271_B4;1;R26C23_X02;R26C23_Q1_X02;1;R26C23_A3;R26C23_X02_A3;1;R26C23_SN10;R26C23_Q1_SN10;1;R27C23_B0;R27C23_S111_B0;1;R27C23_B5;R27C23_S121_B5;1;R26C24_E27;R26C24_E131_E270;1;R26C25_N27;R26C25_E271_N270;1;R24C23_B7;R24C23_X08_B7;1;R25C23_C1;R25C23_N121_C1;1;R26C23_SN20;R26C23_Q1_SN20;1;R25C24_B4;R25C24_N271_B4;1;R26C23_N21;R26C23_Q1_N210;1;R24C23_X08;R24C23_N212_X08;1;R26C23_Q1;;1;R24C24_E27;R24C24_N272_E270;1;R24C25_A2;R24C25_E271_A2;1;R26C23_E13;R26C23_Q1_E130;1;R26C24_N27;R26C24_E131_N270;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "control_inst A"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883122 ] ,
          "attributes": {
            "ROUTING": "R16C28_F0;;1;R16C28_I0MUX0;R16C28_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.A_DFFCE_Q_3_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877607 ] ,
          "attributes": {
            "ROUTING": "R26C23_F2;;1;R26C23_X05;R26C23_F2_X05;1;R26C23_LSR0;R26C23_X05_LSR0;1"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877605 ] ,
          "attributes": {
            "ROUTING": "R26C21_F3;;1;R26C21_E23;R26C21_F3_E230;1;R26C23_E23;R26C23_E232_E230;1;R26C24_B0;R26C24_E231_B0;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A[9]": {
          "hide_name": 0,
          "bits": [ 3877600 ] ,
          "attributes": {
            "ROUTING": "R24C24_X05;R24C24_N202_X05;1;R24C24_B1;R24C24_X05_B1;1;R25C25_D4;R25C25_E201_D4;1;R25C24_E21;R25C24_N111_E210;1;R25C25_B2;R25C25_E211_B2;1;R26C22_B7;R26C22_X05_B7;1;R26C24_W20;R26C24_Q0_W200;1;R26C22_X05;R26C22_W202_X05;1;R26C22_B0;R26C22_X05_B0;1;R26C24_SN10;R26C24_Q0_SN10;1;R25C24_A0;R25C24_N111_A0;1;R26C24_N10;R26C24_Q0_N100;1;R25C24_E20;R25C24_N101_E200;1;R26C24_Q0;;1;R26C24_N20;R26C24_Q0_N200;1;R24C24_C7;R24C24_N202_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "control_inst A"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883118 ] ,
          "attributes": {
            "ROUTING": "R16C28_F3;;1;R16C28_I1MUX2;R16C28_F3_DUMMY_I1MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.A_DFFCE_Q_2_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877597 ] ,
          "attributes": {
            "ROUTING": "R26C24_F7;;1;R26C24_X08;R26C24_F7_X08;1;R26C24_LSR0;R26C24_X08_LSR0;1"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1[9]": {
          "hide_name": 0,
          "bits": [ 3877595 ] ,
          "attributes": {
            "ROUTING": "R26C21_F4;;1;R26C21_E10;R26C21_F4_E100;1;R26C22_E24;R26C22_E101_E240;1;R26C24_X03;R26C24_E242_X03;1;R26C24_B2;R26C24_X03_B2;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A[0]": {
          "hide_name": 0,
          "bits": [ 3877584 ] ,
          "attributes": {
            "ROUTING": "R22C21_A0;R22C21_X03_A0;1;R22C21_X03;R22C21_W242_X03;1;R22C21_A1;R22C21_X03_A1;1;R22C23_W27;R22C23_W130_W270;1;R22C21_S27;R22C21_W272_S270;1;R23C21_E27;R23C21_S271_E270;1;R23C21_D1;R23C21_E270_D1;1;R22C23_X07;R22C23_Q4_X07;1;R22C23_B6;R22C23_X07_B6;1;R21C24_E25;R21C24_N251_E250;1;R21C25_X04;R21C25_E251_X04;1;R21C25_B0;R21C25_X04_B0;1;R22C23_N10;R22C23_Q4_N100;1;R22C23_E13;R22C23_Q4_E130;1;R22C24_E23;R22C24_E131_E230;1;R22C23_N25;R22C23_S130_N250;1;R21C23_A0;R21C23_N251_A0;1;R22C23_W13;R22C23_Q4_W130;1;R22C22_A2;R22C22_W131_A2;1;R22C24_A0;R22C24_E111_A0;1;R23C21_W27;R23C21_W272_W270;1;R23C20_A4;R23C20_W271_A4;1;R23C21_A4;R23C21_W272_A4;1;R22C24_N25;R22C24_E111_N250;1;R21C24_A1;R21C24_N251_A1;1;R21C24_B3;R21C24_N211_B3;1;R22C23_W24;R22C23_Q4_W240;1;R23C21_C0;R23C21_X04_C0;1;R22C23_EW10;R22C23_Q4_EW10;1;R23C21_X04;R23C21_W272_X04;1;R22C21_A7;R22C21_W272_A7;1;R22C24_N21;R22C24_E111_N210;1;R23C23_W27;R23C23_S131_W270;1;R23C22_A2;R23C22_S251_A2;1;R22C23_S13;R22C23_Q4_S130;1;R22C25_B2;R22C25_E231_B2;1;R21C23_A2;R21C23_N251_A2;1;R22C23_E24;R22C23_Q4_E240;1;R22C25_E25;R22C25_E242_E250;1;R22C26_A1;R22C26_E251_A1;1;R22C22_S25;R22C22_W111_S250;1;R21C23_B6;R21C23_N101_B6;1;R22C22_N25;R22C22_W111_N250;1;R23C22_A3;R23C22_S251_A3;1;R21C22_A0;R21C22_N251_A0;1;R26C20_A6;R26C20_W251_A6;1;R26C20_A7;R26C20_W251_A7;1;R22C23_Q4;;1;R22C23_S24;R22C23_Q4_S240;1;R24C23_S25;R24C23_S242_S250;1;R26C23_W25;R26C23_S252_W250;1;R26C21_W25;R26C21_W252_W250;1;R26C20_S25;R26C20_W251_S250;1;R27C20_A1;R27C20_S251_A1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "control_inst A"
          }
        },
        "control_inst.B_DFFCE_Q_11_D[0]": {
          "hide_name": 0,
          "bits": [ 3877582 ] ,
          "attributes": {
            "ROUTING": "R25C16_A6;R25C16_F5_A6;1;R25C23_N21;R25C23_E211_N210;1;R23C23_N21;R23C23_N212_N210;1;R22C23_A4;R22C23_N211_A4;1;R25C18_E20;R25C18_E252_E200;1;R25C20_E20;R25C20_E202_E200;1;R25C22_E21;R25C22_E202_E210;1;R25C16_E25;R25C16_F5_E250;1;R25C24_N21;R25C24_E212_N210;1;R24C24_A4;R24C24_N211_A4;1;R25C16_F5;;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_11_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877581 ] ,
          "attributes": {
            "ROUTING": "R24C23_F3;;1;R24C23_N23;R24C23_F3_N230;1;R22C23_X08;R22C23_N232_X08;1;R22C23_LSR2;R22C23_X08_LSR2;1"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3877579 ] ,
          "attributes": {
            "ROUTING": "R26C20_F1;;1;R26C20_N21;R26C20_F1_N210;1;R24C20_E21;R24C20_N212_E210;1;R24C22_N21;R24C22_E212_N210;1;R22C22_B1;R22C22_N212_B1;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:41.26-41.44|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:34.28-34.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.A_DFFCE_Q_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877578 ] ,
          "attributes": {
            "ROUTING": "R24C17_B4;R24C17_W231_B4;1;R23C23_S21;R23C23_E111_S210;1;R24C23_A4;R24C23_S211_A4;1;R24C17_B0;R24C17_W231_B0;1;R25C23_A3;R25C23_S252_A3;1;R25C23_A5;R25C23_X07_A5;1;R23C23_E25;R23C23_E111_E250;1;R23C24_A0;R23C24_E251_A0;1;R22C25_A1;R22C25_N251_A1;1;R22C22_N20;R22C22_N101_N200;1;R23C24_S25;R23C24_E251_S250;1;R25C24_A3;R25C24_S252_A3;1;R25C22_A4;R25C22_X05_A4;1;R23C21_S25;R23C21_W111_S250;1;R24C21_A0;R24C21_S251_A0;1;R25C22_X05;R25C22_S262_X05;1;R25C22_A2;R25C22_X05_A2;1;R26C24_A2;R26C24_E251_A2;1;R24C18_W23;R24C18_W232_W230;1;R24C23_A1;R24C23_S251_A1;1;R23C22_EW10;R23C22_F6_EW10;1;R23C23_S25;R23C23_E111_S250;1;R23C26_A2;R23C26_E251_A2;1;R23C25_A0;R23C25_E252_A0;1;R25C21_X06;R25C21_S252_X06;1;R25C21_A5;R25C21_X06_A5;1;R23C23_A3;R23C23_E111_A3;1;R25C21_A2;R25C21_S252_A2;1;R23C24_A4;R23C24_E251_A4;1;R22C22_A1;R22C22_N200_A1;1;R23C25_E25;R23C25_E252_E250;1;R25C23_X07;R25C23_S242_X07;1;R23C22_E10;R23C22_F6_E100;1;R26C22_A3;R26C22_S271_A3;1;R23C23_S24;R23C23_E101_S240;1;R26C22_E27;R26C22_S271_E270;1;R26C23_A1;R26C23_E271_A1;1;R23C25_N25;R23C25_E252_N250;1;R23C22_S13;R23C22_F6_S130;1;R24C22_A3;R24C22_S131_A3;1;R23C22_N10;R23C22_F6_N100;1;R23C22_S26;R23C22_F6_S260;1;R25C22_S27;R25C22_S262_S270;1;R24C20_W23;R24C20_W232_W230;1;R23C22_F6;;1;R24C22_W23;R24C22_S131_W230;1;R25C23_S25;R25C23_S242_S250;1;R26C23_E25;R26C23_S251_E250;1;R26C24_A0;R26C24_E251_A0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "control_inst.rst": {
          "hide_name": 0,
          "bits": [ 3877566 ] ,
          "attributes": {
            "ROUTING": "R13C11_S23;R13C11_S232_S230;1;R14C11_A5;R14C11_S231_A5;1;R13C10_S26;R13C10_S262_S260;1;R15C10_S26;R15C10_S262_S260;1;R17C10_S27;R17C10_S262_S270;1;R18C10_A0;R18C10_S271_A0;1;R7C14_S80;R7C14_E804_S800;1;R11C14_W23;R11C14_S804_W230;1;R11C13_S23;R11C13_W231_S230;1;R12C13_A6;R12C13_S231_A6;1;R22C8_A7;R22C8_S231_A7;1;R13C19_S27;R13C19_S272_S270;1;R15C19_S82;R15C19_S272_S820;1;R23C19_N24;R23C19_S828_N240;1;R21C19_X07;R21C19_N242_X07;1;R21C19_A2;R21C19_X07_A2;1;R16C9_A6;R16C9_X06_A6;1;R21C6_S26;R21C6_E262_S260;1;R22C6_X03;R22C6_S261_X03;1;R22C6_A6;R22C6_X03_A6;1;R13C5_S26;R13C5_S232_S260;1;R15C5_S27;R15C5_S262_S270;1;R17C5_S22;R17C5_S272_S220;1;R19C5_S22;R19C5_S222_S220;1;R20C5_X01;R20C5_S221_X01;1;R20C5_A7;R20C5_X01_A7;1;R16C14_E23;R16C14_S231_E230;1;R16C16_E23;R16C16_E232_E230;1;R16C18_E23;R16C18_E232_E230;1;R16C20_E26;R16C20_E232_E260;1;R16C22_E27;R16C22_E262_E270;1;R16C24_E27;R16C24_E272_E270;1;R16C26_E27;R16C26_E272_E270;1;R16C28_E27;R16C28_E272_E270;1;R16C29_A1;R16C29_E271_A1;1;R11C16_S27;R11C16_E272_S270;1;R13C16_S22;R13C16_S272_S220;1;R15C16_E22;R15C16_S222_E220;1;R15C18_E22;R15C18_E222_E220;1;R15C20_E22;R15C20_E222_E220;1;R15C22_S22;R15C22_E222_S220;1;R17C22_S22;R17C22_S222_S220;1;R19C22_S23;R19C22_S222_S230;1;R21C22_S26;R21C22_S232_S260;1;R23C22_S27;R23C22_S262_S270;1;R25C22_A1;R25C22_S272_A1;1;R26C22_E25;R26C22_E242_E250;1;R26C23_A4;R26C23_E251_A4;1;R20C4_E26;R20C4_S261_E260;1;R20C6_E27;R20C6_E262_E270;1;R20C7_A3;R20C7_E271_A3;1;R21C7_X06;R21C7_S272_X06;1;R21C7_A6;R21C7_X06_A6;1;R9C11_S22;R9C11_S272_S220;1;R5C14_S26;R5C14_E262_S260;1;R7C14_S83;R7C14_S262_S830;1;R15C14_N13;R15C14_S838_N130;1;R14C14_N23;R14C14_N131_N230;1;R12C14_A5;R12C14_N232_A5;1;R24C14_A7;R24C14_X03_A7;1;R21C22_E20;R21C22_E202_E200;1;R21C24_E20;R21C24_E202_E200;1;R21C25_S20;R21C25_E201_S200;1;R23C25_S21;R23C25_S202_S210;1;R24C25_A6;R24C25_S211_A6;1;R7C8_E23;R7C8_E222_E230;1;R7C10_E80;R7C10_E232_E800;1;R7C18_W13;R7C18_E808_W130;1;R7C17_W27;R7C17_W131_W270;1;R7C16_A6;R7C16_W271_A6;1;R13C4_E22;R13C4_S222_E220;1;R13C6_E81;R13C6_E222_E810;1;R13C14_W13;R13C14_E818_W130;1;R13C13_W27;R13C13_W131_W270;1;R13C11_A7;R13C11_W272_A7;1;R19C2_S27;R19C2_S272_S270;1;R20C2_E27;R20C2_S271_E270;1;R20C3_A7;R20C3_E271_A7;1;R7C12_S23;R7C12_E232_S230;1;R9C12_S23;R9C12_S232_S230;1;R11C12_S26;R11C12_S232_S260;1;R13C12_S26;R13C12_S262_S260;1;R15C12_S26;R15C12_S262_S260;1;R17C12_S26;R17C12_S262_S260;1;R19C12_S27;R19C12_S262_S270;1;R21C12_S27;R21C12_S272_S270;1;R23C12_S27;R23C12_S272_S270;1;R25C12_S82;R25C12_S272_S820;1;R26C12_E27;R26C12_N828_E270;1;R26C13_A6;R26C13_E271_A6;1;R23C6_E80;R23C6_E232_E800;1;R23C14_E20;R23C14_E808_E200;1;R23C16_E21;R23C16_E202_E210;1;R23C18_E21;R23C18_E212_E210;1;R23C20_E24;R23C20_E212_E240;1;R23C22_E24;R23C22_E242_E240;1;R23C24_E25;R23C24_E242_E250;1;R23C26_A0;R23C26_E252_A0;1;R9C12_S22;R9C12_S272_S220;1;R11C12_S81;R11C12_S222_S810;1;R19C12_S21;R19C12_S818_S210;1;R21C12_E21;R21C12_S212_E210;1;R21C14_E21;R21C14_E212_E210;1;R21C16_E24;R21C16_E212_E240;1;R21C18_E25;R21C18_E242_E250;1;R21C20_A6;R21C20_E252_A6;1;R26C23_A6;R26C23_S231_A6;1;R6C16_A7;R6C16_X01_A7;1;R20C20_E22;R20C20_S221_E220;1;R20C21_X01;R20C21_E221_X01;1;R20C21_A7;R20C21_X01_A7;1;R21C9_A5;R21C9_X06_A5;1;R7C9_S27;R7C9_E271_S270;1;R9C9_S82;R9C9_S272_S820;1;R17C9_S24;R17C9_S828_S240;1;R19C9_S25;R19C9_S242_S250;1;R21C9_S20;R21C9_S252_S200;1;R22C9_W20;R22C9_S201_W200;1;R22C9_A7;R22C9_W200_A7;1;R11C9_S22;R11C9_S272_S220;1;R13C9_X03;R13C9_S222_X03;1;R13C9_A6;R13C9_X03_A6;1;R14C9_A1;R14C9_X03_A1;1;R14C9_A2;R14C9_X02_A2;1;R23C9_S24;R23C9_S242_S240;1;R24C9_X03;R24C9_S241_X03;1;R24C9_A6;R24C9_X03_A6;1;R19C23_S23;R19C23_S232_S230;1;R21C23_S23;R21C23_S232_S230;1;R23C23_S23;R23C23_S232_S230;1;R25C23_S23;R25C23_S232_S230;1;R21C8_S10;R21C8_S828_S100;1;R21C8_E21;R21C8_S100_E210;1;R21C8_A1;R21C8_E210_A1;1;R15C29_A3;R15C29_E271_A3;1;R25C14_E21;R25C14_S212_E210;1;R25C16_E21;R25C16_E212_E210;1;R25C18_E24;R25C18_E212_E240;1;R25C20_S24;R25C20_E242_S240;1;R21C22_X02;R21C22_E232_X02;1;R21C22_A1;R21C22_X02_A1;1;R11C16_S26;R11C16_E262_S260;1;R13C16_S26;R13C16_S262_S260;1;R15C16_S26;R15C16_S262_S260;1;R17C16_S83;R17C16_S262_S830;1;R25C16_S10;R25C16_S838_S100;1;R26C16_A6;R26C16_S101_A6;1;R13C10_A7;R13C10_X01_A7;1;R11C7_S23;R11C7_S222_S230;1;R13C7_S23;R13C7_S232_S230;1;R15C7_S26;R15C7_S232_S260;1;R17C7_S83;R17C7_S262_S830;1;R25C7_S10;R25C7_S838_S100;1;R25C7_S21;R25C7_S100_S210;1;R25C7_A7;R25C7_S210_A7;1;R24C26_X06;R24C26_N271_X06;1;R24C26_A4;R24C26_X06_A4;1;R23C15_X01;R23C15_E221_X01;1;R23C15_A7;R23C15_X01_A7;1;R11C14_E27;R11C14_S272_E270;1;R25C24_S83;R25C24_E834_S830;1;R26C24_S10;R26C24_N838_S100;1;R26C24_S21;R26C24_S100_S210;1;R26C24_A6;R26C24_S210_A6;1;R20C4_A7;R20C4_S231_A7;1;R15C6_E26;R15C6_S262_E260;1;R15C8_E27;R15C8_E262_E270;1;R15C10_E27;R15C10_E272_E270;1;R15C12_A1;R15C12_E272_A1;1;R21C4_E26;R21C4_S262_E260;1;R21C6_X03;R21C6_E262_X03;1;R21C6_A6;R21C6_X03_A6;1;R21C8_S22;R21C8_S272_S220;1;R22C8_X01;R22C8_S221_X01;1;R22C8_A6;R22C8_X01_A6;1;R13C12_E27;R13C12_E272_E270;1;R21C8_S23;R21C8_E232_S230;1;R23C8_E23;R23C8_S232_E230;1;R21C6_E23;R21C6_E232_E230;1;R23C10_E23;R23C10_E232_E230;1;R23C12_S23;R23C12_E232_S230;1;R25C12_E23;R25C12_S232_E230;1;R25C14_E26;R25C14_E232_E260;1;R25C16_E83;R25C16_E262_E830;1;R25C24_W25;R25C24_E838_W250;1;R25C22_A7;R25C22_W252_A7;1;R5C14_E22;R5C14_E272_E220;1;R5C16_S22;R5C16_E222_S220;1;R6C16_X01;R6C16_S221_X01;1;R12C10_E22;R12C10_E272_E220;1;R12C12_E23;R12C12_E222_E230;1;R12C14_X06;R12C14_E232_X06;1;R17C4_E26;R17C4_E262_E260;1;R17C6_E26;R17C6_E262_E260;1;R17C8_E83;R17C8_E262_E830;1;R17C16_E25;R17C16_E838_E250;1;R17C18_E20;R17C18_E252_E200;1;R17C20_E21;R17C20_E202_E210;1;R17C22_S21;R17C22_E212_S210;1;R19C22_E21;R19C22_S212_E210;1;R19C24_S21;R19C24_E212_S210;1;R21C24_S21;R21C24_S212_S210;1;R23C24_S81;R23C24_S212_S810;1;R28C24_N21;R28C24_N818_N210;1;R26C24_A7;R26C24_N212_A7;1;R13C8_S82;R13C8_S272_S820;1;R21C8_E24;R21C8_S828_E240;1;R21C10_E25;R21C10_E242_E250;1;R21C12_E20;R21C12_E252_E200;1;R21C14_S20;R21C14_E202_S200;1;R23C14_S21;R23C14_S202_S210;1;R25C14_S24;R25C14_S212_S240;1;R26C14_X05;R26C14_S241_X05;1;R26C14_A3;R26C14_X05_A3;1;R17C8_S23;R17C8_S232_S230;1;R18C8_A6;R18C8_S231_A6;1;R11C18_S27;R11C18_E272_S270;1;R13C18_S22;R13C18_S272_S220;1;R15C18_S23;R15C18_S222_S230;1;R17C18_S23;R17C18_S232_S230;1;R19C18_S23;R19C18_S232_S230;1;R20C18_A6;R20C18_S231_A6;1;R19C10_E23;R19C10_S232_E230;1;R19C12_E26;R19C12_E232_E260;1;R19C14_E27;R19C14_E262_E270;1;R19C16_S27;R19C16_E272_S270;1;R15C8_E22;R15C8_E222_E220;1;R15C9_S22;R15C9_E221_S220;1;R17C9_S23;R17C9_S222_S230;1;R13C10_S22;R13C10_E222_S220;1;R18C9_A7;R18C9_S231_A7;1;R8C13_A7;R8C13_E271_A7;1;R25C12_E24;R25C12_E242_E240;1;R25C14_E24;R25C14_E242_E240;1;R25C16_E24;R25C16_E242_E240;1;R25C18_E25;R25C18_E242_E250;1;R25C20_E83;R25C20_E252_E830;1;R25C24_N25;R25C24_E834_N250;1;R24C24_W25;R24C24_N251_W250;1;R24C23_A3;R24C23_W251_A3;1;R25C5_A7;R25C5_X03_A7;1;R15C5_S26;R15C5_S232_S260;1;R17C5_S26;R17C5_S262_S260;1;R19C5_S26;R19C5_S262_S260;1;R21C5_X01;R21C5_S262_X01;1;R21C5_A7;R21C5_X01_A7;1;R13C16_S27;R13C16_E272_S270;1;R15C16_S27;R15C16_S272_S270;1;R17C16_S22;R17C16_S272_S220;1;R19C16_S23;R19C16_S222_S230;1;R21C16_S26;R21C16_S232_S260;1;R23C16_S27;R23C16_S262_S270;1;R24C16_E27;R24C16_S271_E270;1;R24C17_A6;R24C17_E271_A6;1;R7C6_E27;R7C6_S272_E270;1;R7C8_E27;R7C8_E272_E270;1;R7C10_E27;R7C10_E272_E270;1;R7C12_S27;R7C12_E272_S270;1;R8C12_E27;R8C12_S271_E270;1;R8C14_A6;R8C14_E272_A6;1;R13C8_X03;R13C8_E262_X03;1;R13C8_A7;R13C8_X03_A7;1;R21C18_S27;R21C18_S272_S270;1;R23C18_E27;R23C18_S272_E270;1;R23C20_E27;R23C20_E272_E270;1;R23C22_A0;R23C22_E272_A0;1;R13C28_S27;R13C28_E272_S270;1;R15C28_E27;R15C28_S272_E270;1;R11C8_S27;R11C8_S262_S270;1;R13C8_A3;R13C8_S272_A3;1;R13C12_X05;R13C12_S222_X05;1;R13C12_A4;R13C12_X05_A4;1;R21C18_A4;R21C18_X06_A4;1;R26C20_E24;R26C20_S241_E240;1;R13C7_S27;R13C7_E271_S270;1;R15C7_S22;R15C7_S272_S220;1;R17C7_S23;R17C7_S222_S230;1;R19C7_S26;R19C7_S232_S260;1;R21C7_S26;R21C7_S262_S260;1;R22C7_X03;R22C7_S261_X03;1;R22C7_A7;R22C7_X03_A7;1;R9C4_S27;R9C4_E272_S270;1;R11C4_S22;R11C4_S272_S220;1;R13C4_S22;R13C4_S222_S220;1;R15C4_S23;R15C4_S222_S230;1;R17C4_S80;R17C4_S232_S800;1;R21C4_W80;R21C4_S804_W800;1;R21C5_W13;R21C5_E808_W130;1;R21C4_A5;R21C4_W131_A5;1;R7C10_X02;R7C10_E232_X02;1;R7C10_A2;R7C10_X02_A2;1;R9C12_E27;R9C12_E272_E270;1;R9C14_A7;R9C14_E272_A7;1;R11C6_S23;R11C6_S232_S230;1;R13C6_S23;R13C6_S232_S230;1;R15C6_S26;R15C6_S232_S260;1;R17C6_S83;R17C6_S262_S830;1;R25C6_N13;R25C6_S838_N130;1;R24C6_N23;R24C6_N131_N230;1;R22C6_A7;R22C6_N232_A7;1;R9C7_S22;R9C7_S272_S220;1;R17C8_S26;R17C8_S232_S260;1;R19C8_S27;R19C8_S262_S270;1;R21C8_A2;R21C8_S272_A2;1;R21C12_S22;R21C12_E222_S220;1;R23C12_S22;R23C12_S222_S220;1;R25C12_S22;R25C12_S222_S220;1;R26C12_E22;R26C12_S221_E220;1;R26C14_E22;R26C14_E222_E220;1;R26C16_E23;R26C16_E222_E230;1;R26C18_E80;R26C18_E232_E800;1;R26C26_W13;R26C26_E808_W130;1;R26C25_W27;R26C25_W131_W270;1;R26C23_A5;R26C23_W272_A5;1;R25C4_E20;R25C4_S808_E200;1;R25C6_E20;R25C6_E202_E200;1;R25C8_E21;R25C8_E202_E210;1;R25C10_E24;R25C10_E212_E240;1;R15C20_S23;R15C20_S232_S230;1;R17C20_S26;R17C20_S232_S260;1;R19C20_S27;R19C20_S262_S270;1;R21C20_E27;R21C20_S272_E270;1;R21C21_A0;R21C21_E271_A0;1;R22C7_X01;R22C7_W221_X01;1;R22C7_A6;R22C7_X01_A6;1;R23C4_S23;R23C4_S232_S230;1;R25C4_A7;R25C4_S232_A7;1;R7C19_S23;R7C19_E231_S230;1;R9C19_S26;R9C19_S232_S260;1;R11C19_S27;R11C19_S262_S270;1;R19C4_E23;R19C4_S232_E230;1;R19C5_S23;R19C5_E231_S230;1;R7C18_E23;R7C18_E808_E230;1;R21C4_E23;R21C4_S232_E230;1;R21C5_S23;R21C5_E231_S230;1;R22C5_A4;R22C5_S231_A4;1;R13C12_A7;R13C12_E272_A7;1;R21C18_X06;R21C18_E212_X06;1;R25C4_E26;R25C4_S262_E260;1;R25C6_E26;R25C6_E262_E260;1;R25C8_E27;R25C8_E262_E270;1;R25C10_E22;R25C10_E272_E220;1;R25C12_E22;R25C12_E222_E220;1;R25C14_E23;R25C14_E222_E230;1;R25C16_E23;R25C16_E232_E230;1;R25C18_E26;R25C18_E232_E260;1;R25C20_E27;R25C20_E262_E270;1;R25C21_A7;R25C21_E271_A7;1;R9C14_E26;R9C14_E232_E260;1;R9C15_X03;R9C15_E261_X03;1;R9C15_A0;R9C15_X03_A0;1;R9C5_S27;R9C5_E271_S270;1;R11C5_S22;R11C5_S272_S220;1;R13C5_S23;R13C5_S222_S230;1;R14C5_E23;R14C5_S231_E230;1;R14C6_S23;R14C6_E231_S230;1;R16C6_A7;R16C6_S232_A7;1;R11C14_S22;R11C14_E222_S220;1;R13C14_S22;R13C14_S222_S220;1;R15C14_S22;R15C14_S222_S220;1;R17C14_S23;R17C14_S222_S230;1;R19C14_S23;R19C14_S232_S230;1;R21C14_A4;R21C14_S232_A4;1;R17C8_E26;R17C8_S262_E260;1;R17C10_E27;R17C10_E262_E270;1;R17C12_E27;R17C12_E272_E270;1;R17C14_E27;R17C14_E272_E270;1;R17C16_E22;R17C16_E272_E220;1;R17C18_E23;R17C18_E222_E230;1;R17C20_S23;R17C20_E232_S230;1;R18C20_E23;R18C20_S231_E230;1;R18C21_S23;R18C21_E231_S230;1;R20C21_A6;R20C21_S232_A6;1;R18C22_A0;R18C22_S271_A0;1;R9C9_S27;R9C9_S262_S270;1;R21C5_W20;R21C5_E808_W200;1;R21C5_A6;R21C5_W200_A6;1;R16C4_E23;R16C4_S231_E230;1;R16C6_E23;R16C6_E232_E230;1;R16C7_X06;R16C7_E231_X06;1;R16C7_A4;R16C7_X06_A4;1;R24C14_E21;R24C14_S211_E210;1;R19C18_S27;R19C18_S262_S270;1;R24C15_X02;R24C15_E211_X02;1;R11C20_E22;R11C20_E222_E220;1;R11C22_E22;R11C22_E222_E220;1;R11C24_S22;R11C24_E222_S220;1;R13C24_S22;R13C24_S222_S220;1;R15C24_S23;R15C24_S222_S230;1;R17C24_S23;R17C24_S232_S230;1;R19C24_S26;R19C24_S232_S260;1;R24C24_A3;R24C24_S271_A3;1;R13C12_S23;R13C12_S222_S230;1;R11C14_S27;R11C14_E272_S270;1;R12C14_A7;R12C14_X06_A7;1;R24C14_X03;R24C14_E262_X03;1;R13C26_E26;R13C26_E262_E260;1;R13C28_E27;R13C28_E262_E270;1;R13C29_A4;R13C29_E271_A4;1;R26C14_E26;R26C14_E232_E260;1;R26C16_E26;R26C16_E262_E260;1;R26C18_E26;R26C18_E262_E260;1;R26C20_E26;R26C20_E262_E260;1;R26C22_E26;R26C22_E262_E260;1;R26C23_X07;R26C23_E261_X07;1;R26C23_A2;R26C23_X07_A2;1;R19C18_E27;R19C18_E272_E270;1;R19C20_E22;R19C20_E272_E220;1;R19C22_E23;R19C22_E222_E230;1;R19C24_S23;R19C24_E232_S230;1;R21C24_E23;R21C24_S232_E230;1;R21C26_S23;R21C26_E232_S230;1;R22C26_A7;R22C26_S231_A7;1;R14C10_A7;R14C10_S210_A7;1;R27C22_E22;R27C22_E272_E220;1;R27C24_N22;R27C24_E222_N220;1;R26C24_X07;R26C24_N221_X07;1;R26C24_A5;R26C24_X07_A5;1;R24C15_A1;R24C15_X02_A1;1;R11C8_E22;R11C8_S222_E220;1;R11C10_E22;R11C10_E222_E220;1;R11C12_E22;R11C12_E222_E220;1;R11C13_X01;R11C13_E221_X01;1;R11C13_A6;R11C13_X01_A6;1;R21C7_A7;R21C7_X06_A7;1;R13C11_A6;R13C11_S232_A6;1;R25C26_N27;R25C26_E272_N270;1;R8C16_A6;R8C16_E272_A6;1;R5C15_A0;R5C15_E271_A0;1;R16C3_A7;R16C3_X03_A7;1;R7C10_E23;R7C10_S232_E230;1;R7C12_E23;R7C12_E232_E230;1;R7C14_S23;R7C14_E232_S230;1;R8C14_A7;R8C14_S231_A7;1;R20C10_E26;R20C10_S261_E260;1;R20C12_E27;R20C12_E262_E270;1;R20C14_E22;R20C14_E272_E220;1;R20C16_E23;R20C16_E222_E230;1;R20C18_E80;R20C18_E232_E800;1;R20C22_N20;R20C22_E804_N200;1;R20C22_A0;R20C22_N200_A0;1;R5C11_A0;R5C11_X03_A0;1;R5C8_S22;R5C8_E222_S220;1;R7C8_S23;R7C8_S222_S230;1;R9C8_S26;R9C8_S232_S260;1;R11C8_S26;R11C8_S262_S260;1;R13C8_S26;R13C8_S262_S260;1;R15C8_S26;R15C8_S262_S260;1;R16C8_X03;R16C8_S261_X03;1;R16C8_A6;R16C8_X03_A6;1;R25C6_E23;R25C6_S804_E230;1;R25C8_E26;R25C8_E232_E260;1;R25C10_E27;R25C10_E262_E270;1;R25C12_E27;R25C12_E272_E270;1;R25C14_N27;R25C14_E272_N270;1;R24C14_A2;R24C14_N271_A2;1;R25C10_S23;R25C10_S222_S230;1;R26C10_E23;R26C10_S231_E230;1;R26C11_B7;R26C11_E231_B7;1;R5C11_A1;R5C11_X03_A1;1;R17C6_E22;R17C6_E222_E220;1;R17C8_E22;R17C8_E222_E220;1;R17C10_E22;R17C10_E222_E220;1;R17C12_E23;R17C12_E222_E230;1;R17C14_E26;R17C14_E232_E260;1;R17C16_E26;R17C16_E262_E260;1;R17C18_S26;R17C18_E262_S260;1;R18C18_E26;R18C18_S261_E260;1;R18C20_E27;R18C20_E262_E270;1;R18C21_A7;R18C21_E271_A7;1;R9C8_S22;R9C8_E222_S220;1;R11C8_S23;R11C8_S222_S230;1;R13C8_A6;R13C8_S232_A6;1;R23C10_S22;R23C10_S272_S220;1;R24C10_E22;R24C10_S221_E220;1;R24C12_E23;R24C12_E222_E230;1;R24C14_E23;R24C14_E232_E230;1;R24C16_E23;R24C16_E232_E230;1;R24C18_E26;R24C18_E232_E260;1;R24C20_E27;R24C20_E262_E270;1;R24C22_E22;R24C22_E272_E220;1;R24C24_E22;R24C24_E222_E220;1;R24C26_X01;R24C26_E222_X01;1;R24C26_A7;R24C26_X01_A7;1;R16C4_E22;R16C4_S221_E220;1;R16C6_X01;R16C6_E222_X01;1;R16C6_A6;R16C6_X01_A6;1;R16C3_X03;R16C3_E261_X03;1;R16C3_A6;R16C3_X03_A6;1;R13C4_E23;R13C4_E232_E230;1;R13C6_E23;R13C6_E232_E230;1;R13C8_X02;R13C8_E232_X02;1;R13C8_A2;R13C8_X02_A2;1;R11C5_S23;R11C5_S222_S230;1;R7C12_S26;R7C12_E262_S260;1;R8C12_X03;R8C12_S261_X03;1;R8C12_A1;R8C12_X03_A1;1;R9C16_E27;R9C16_E262_E270;1;R9C18_E27;R9C18_E272_E270;1;R9C20_E27;R9C20_E272_E270;1;R9C22_E27;R9C22_E272_E270;1;R9C24_E27;R9C24_E272_E270;1;R9C26_E22;R9C26_E272_E220;1;R9C28_S22;R9C28_E222_S220;1;R11C28_S23;R11C28_S222_S230;1;R13C28_E23;R13C28_S232_E230;1;R13C29_B5;R13C29_E231_B5;1;R25C5_X03;R25C5_E261_X03;1;R15C9_S23;R15C9_S232_S230;1;R17C9_A7;R17C9_S232_A7;1;R22C22_S23;R22C22_E232_S230;1;R24C22_A7;R24C22_S232_A7;1;R11C6_E26;R11C6_S262_E260;1;R11C8_E26;R11C8_E262_E260;1;R11C10_E26;R11C10_E262_E260;1;R11C12_E27;R11C12_E262_E270;1;R11C13_A7;R11C13_E271_A7;1;R21C20_S23;R21C20_S222_S230;1;R22C20_E23;R22C20_S231_E230;1;R22C21_S23;R22C21_E231_S230;1;R24C21_A7;R24C21_S232_A7;1;R7C6_S26;R7C6_E262_S260;1;R9C6_S26;R9C6_S262_S260;1;R11C6_S26;R11C6_S262_S260;1;R13C6_S26;R13C6_S262_S260;1;R15C6_S27;R15C6_S262_S270;1;R17C6_S22;R17C6_S272_S220;1;R19C6_S23;R19C6_S222_S230;1;R21C6_S80;R21C6_S232_S800;1;R29C6_S81;R29C6_S808_S810;1;R26C6_E21;R26C6_N814_E210;1;R26C6_A1;R26C6_E210_A1;1;R9C14_S23;R9C14_E232_S230;1;R11C14_S26;R11C14_S232_S260;1;R13C14_E26;R13C14_S262_E260;1;R13C16_E27;R13C16_E262_E270;1;R13C18_E27;R13C18_E272_E270;1;R13C20_S27;R13C20_E272_S270;1;R15C20_S22;R15C20_S272_S220;1;R17C20_S22;R17C20_S222_S220;1;R19C20_S22;R19C20_S222_S220;1;R21C20_S81;R21C20_S222_S810;1;R25C20_E22;R25C20_S814_E220;1;R25C21_X01;R25C21_E221_X01;1;R25C21_A6;R25C21_X01_A6;1;R14C9_X03;R14C9_E261_X03;1;R9C14_E27;R9C14_S272_E270;1;R9C16_A3;R9C16_E272_A3;1;R21C8_E27;R21C8_E272_E270;1;R21C9_A4;R21C9_E271_A4;1;R7C14_E27;R7C14_S272_E270;1;R7C16_E27;R7C16_E272_E270;1;R22C8_W22;R22C8_S221_W220;1;R9C2_E27;R9C2_S272_E270;1;R9C4_E27;R9C4_E272_E270;1;R9C6_E22;R9C6_E272_E220;1;R9C8_E22;R9C8_E222_E220;1;R9C10_E23;R9C10_E222_E230;1;R9C12_E23;R9C12_E232_E230;1;R9C14_X02;R9C14_E232_X02;1;R9C14_A1;R9C14_X02_A1;1;R5C11_X03;R5C11_E261_X03;1;R5C11_A7;R5C11_X03_A7;1;R11C10_S23;R11C10_S222_S230;1;R13C10_S23;R13C10_S232_S230;1;R15C10_S23;R15C10_S232_S230;1;R17C10_S26;R17C10_S232_S260;1;R19C10_S26;R19C10_S262_S260;1;R21C10_S27;R21C10_S262_S270;1;R23C10_X06;R23C10_S272_X06;1;R23C10_A4;R23C10_X06_A4;1;R21C16_E27;R21C16_S272_E270;1;R21C18_E22;R21C18_E272_E220;1;R21C20_E23;R21C20_E222_E230;1;R9C9_S22;R9C9_E221_S220;1;R9C10_S22;R9C10_E222_S220;1;R11C9_S23;R11C9_S222_S230;1;R13C9_S23;R13C9_S232_S230;1;R15C14_E23;R15C14_E222_E230;1;R15C16_E26;R15C16_E232_E260;1;R15C18_S26;R15C18_E262_S260;1;R17C18_S27;R17C18_S262_S270;1;R18C18_E27;R18C18_S271_E270;1;R18C20_A7;R18C20_E272_A7;1;R13C7_A5;R13C7_E271_A5;1;R21C9_X06;R21C9_E231_X06;1;R25C4_S22;R25C4_S272_S220;1;R26C4_X07;R26C4_S221_X07;1;R26C4_A5;R26C4_X07_A5;1;R8C16_A1;R8C16_E272_A1;1;R13C10_X01;R13C10_E222_X01;1;R13C10_A6;R13C10_X01_A6;1;R5C10_S23;R5C10_E232_S230;1;R7C10_A6;R7C10_S232_A6;1;R9C6_E27;R9C6_S272_E270;1;R9C8_E27;R9C8_E272_E270;1;R9C10_E27;R9C10_E272_E270;1;R7C6_S22;R7C6_S272_S220;1;R9C6_S23;R9C6_S222_S230;1;R24C12_E26;R24C12_E262_E260;1;R24C14_E26;R24C14_E262_E260;1;R24C16_X07;R24C16_E262_X07;1;R24C16_A2;R24C16_X07_A2;1;R7C10_S26;R7C10_E262_S260;1;R9C10_S26;R9C10_S262_S260;1;R11C10_S26;R11C10_S262_S260;1;R25C9_N24;R25C9_E241_N240;1;R23C9_X03;R23C9_N242_X03;1;R23C9_A6;R23C9_X03_A6;1;R14C8_E26;R14C8_S261_E260;1;R14C10_X03;R14C10_E262_X03;1;R21C20_S27;R21C20_E272_S270;1;R23C20_S82;R23C20_S272_S820;1;R14C10_A6;R14C10_X03_A6;1;R27C20_E27;R27C20_S824_E270;1;R17C8_S82;R17C8_S272_S820;1;R25C8_E24;R25C8_S828_E240;1;R25C10_E25;R25C10_E242_E250;1;R25C12_E25;R25C12_E252_E250;1;R25C14_E25;R25C14_E252_E250;1;R25C16_A7;R25C16_E252_A7;1;R8C12_X06;R8C12_E232_X06;1;R8C12_A6;R8C12_X06_A6;1;R13C16_E23;R13C16_E222_E230;1;R13C18_E26;R13C18_E232_E260;1;R13C20_E26;R13C20_E262_E260;1;R13C22_E26;R13C22_E262_E260;1;R13C24_E26;R13C24_E262_E260;1;R13C10_S21;R13C10_E814_S210;1;R15C10_S24;R15C10_S212_S240;1;R9C14_S27;R9C14_S262_S270;1;R7C13_S26;R7C13_E261_S260;1;R8C13_X03;R8C13_S261_X03;1;R8C13_A6;R8C13_X03_A6;1;R21C4_E27;R21C4_S272_E270;1;R21C6_E27;R21C6_E272_E270;1;R21C8_A6;R21C8_E272_A6;1;R21C9_S24;R21C9_E241_S240;1;R13C14_E22;R13C14_S222_E220;1;R25C22_E27;R25C22_S272_E270;1;R25C24_E27;R25C24_E272_E270;1;R12C8_E27;R12C8_E272_E270;1;R12C10_A6;R12C10_E272_A6;1;R23C10_A5;R23C10_E272_A5;1;R5C14_A7;R5C14_E272_A7;1;R17C7_S26;R17C7_S232_S260;1;R19C7_S27;R19C7_S262_S270;1;R21C6_E26;R21C6_E262_E260;1;R21C8_S26;R21C8_E262_S260;1;R23C8_E26;R23C8_S262_E260;1;R13C8_S27;R13C8_E272_S270;1;R15C8_S27;R15C8_S272_S270;1;R16C8_A0;R16C8_S271_A0;1;R5C14_S27;R5C14_E272_S270;1;R7C14_S27;R7C14_S272_S270;1;R17C15_S26;R17C15_E261_S260;1;R19C15_S83;R19C15_S262_S830;1;R27C15_N25;R27C15_S838_N250;1;R25C15_N25;R25C15_N252_N250;1;R24C15_A2;R24C15_N251_A2;1;R7C6_S27;R7C6_E272_S270;1;R20C6_A7;R20C6_X03_A7;1;R13C12_S27;R13C12_E272_S270;1;R14C12_W27;R14C12_S271_W270;1;R14C11_A4;R14C11_W271_A4;1;R23C24_S27;R23C24_S262_S270;1;R21C24_S26;R21C24_S262_S260;1;R5C12_A6;R5C12_X03_A6;1;R7C2_E26;R7C2_S262_E260;1;R7C4_E27;R7C4_E262_E270;1;R7C6_E22;R7C6_E272_E220;1;R5C13_A7;R5C13_E271_A7;1;R9C12_S27;R9C12_E272_S270;1;R11C12_S22;R11C12_S272_S220;1;R21C14_E20;R21C14_E202_E200;1;R21C16_E21;R21C16_E202_E210;1;R17C23_S23;R17C23_S222_S230;1;R17C2_X03;R17C2_S262_X03;1;R17C2_A7;R17C2_X03_A7;1;R11C14_X01;R11C14_E222_X01;1;R11C14_A7;R11C14_X01_A7;1;R9C14_S26;R9C14_S232_S260;1;R11C14_E26;R11C14_S262_E260;1;R11C16_E27;R11C16_E262_E270;1;R11C18_E22;R11C18_E272_E220;1;R25C5_S26;R25C5_S232_S260;1;R26C5_X05;R26C5_S261_X05;1;R26C5_A2;R26C5_X05_A2;1;R14C9_X02;R14C9_S231_X02;1;R21C8_E23;R21C8_S232_E230;1;R21C10_E23;R21C10_E232_E230;1;R21C12_E23;R21C12_E232_E230;1;R21C14_E26;R21C14_E232_E260;1;R21C16_E26;R21C16_E262_E260;1;R21C18_E27;R21C18_E262_E270;1;R16C9_X06;R16C9_E231_X06;1;R17C3_A7;R17C3_X03_A7;1;R12C4_E27;R12C4_S271_E270;1;R12C6_E22;R12C6_E272_E220;1;R12C7_X01;R12C7_E221_X01;1;R12C7_A7;R12C7_X01_A7;1;R13C4_S23;R13C4_E232_S230;1;R15C4_S26;R15C4_S232_S260;1;R17C4_S26;R17C4_S262_S260;1;R19C4_S26;R19C4_S262_S260;1;R21C4_S26;R21C4_S262_S260;1;R23C4_S26;R23C4_S262_S260;1;R25C4_X01;R25C4_S262_X01;1;R25C4_A6;R25C4_X01_A6;1;R17C10_E23;R17C10_E222_E230;1;R17C12_X06;R17C12_E232_X06;1;R17C12_A7;R17C12_X06_A7;1;R11C11_S23;R11C11_S222_S230;1;R7C11_S27;R7C11_E271_S270;1;R5C12_E27;R5C12_E262_E270;1;R5C13_A6;R5C13_E271_A6;1;R26C12_E23;R26C12_E232_E230;1;R18C16_E22;R18C16_S221_E220;1;R18C18_S22;R18C18_E222_S220;1;R20C18_X03;R20C18_S222_X03;1;R20C18_A7;R20C18_X03_A7;1;R23C4_E27;R23C4_S272_E270;1;R23C6_E27;R23C6_E272_E270;1;R23C8_E27;R23C8_E272_E270;1;R23C10_E22;R23C10_E272_E220;1;R23C12_E23;R23C12_E222_E230;1;R23C14_E26;R23C14_E232_E260;1;R23C16_E26;R23C16_E262_E260;1;R23C18_E83;R23C18_E262_E830;1;R23C26_W26;R23C26_E838_W260;1;R23C24_W27;R23C24_W262_W270;1;R23C23_A6;R23C23_W271_A6;1;R23C5_S23;R23C5_E231_S230;1;R25C5_A6;R25C5_S232_A6;1;R21C4_X06;R21C4_S272_X06;1;R21C4_A7;R21C4_X06_A7;1;R21C6_X02;R21C6_S232_X02;1;R21C6_A0;R21C6_X02_A0;1;R7C9_S26;R7C9_E261_S260;1;R13C13_A3;R13C13_E271_A3;1;R9C23_S27;R9C23_E271_S270;1;R21C4_S23;R21C4_S232_S230;1;R23C4_E23;R23C4_S232_E230;1;R23C6_S23;R23C6_E232_S230;1;R25C6_A6;R25C6_S232_A6;1;R8C11_X02;R8C11_E231_X02;1;R8C11_A1;R8C11_X02_A1;1;R12C6_A0;R12C6_E272_A0;1;R15C12_E23;R15C12_S232_E230;1;R20C5_A6;R20C5_S231_A6;1;R15C14_S23;R15C14_E232_S230;1;R13C8_S23;R13C8_S232_S230;1;R15C8_E23;R15C8_S232_E230;1;R15C10_E26;R15C10_E232_E260;1;R15C12_E26;R15C12_E262_E260;1;R15C14_S26;R15C14_E262_S260;1;R17C14_S26;R17C14_S262_S260;1;R19C14_E26;R19C14_S262_E260;1;R19C16_E27;R19C16_E262_E270;1;R16C4_X01;R16C4_S221_X01;1;R16C4_A6;R16C4_X01_A6;1;R4C2_E26;R4C2_S261_E260;1;R4C4_E27;R4C4_E262_E270;1;R4C6_E27;R4C6_E272_E270;1;R4C8_E27;R4C8_E272_E270;1;R4C10_E27;R4C10_E272_E270;1;R4C12_E27;R4C12_E272_E270;1;R4C13_A0;R4C13_E271_A0;1;R13C8_E26;R13C8_E232_E260;1;R13C10_E27;R13C10_E262_E270;1;R13C13_A2;R13C13_S272_A2;1;R14C4_E22;R14C4_S221_E220;1;R14C6_E81;R14C6_E222_E810;1;R14C10_S21;R14C10_E814_S210;1;R8C15_A6;R8C15_X03_A6;1;R11C12_X01;R11C12_E222_X01;1;R11C12_A7;R11C12_X01_A7;1;R15C10_S22;R15C10_S222_S220;1;R17C10_S23;R17C10_S222_S230;1;R17C2_E26;R17C2_S262_E260;1;R17C3_X03;R17C3_E261_X03;1;R17C3_A6;R17C3_X03_A6;1;R7C7_S26;R7C7_E261_S260;1;R9C7_S27;R9C7_S262_S270;1;R11C7_S22;R11C7_S272_S220;1;R13C7_S22;R13C7_S222_S220;1;R15C7_S23;R15C7_S222_S230;1;R16C7_A7;R16C7_S231_A7;1;R7C4_E26;R7C4_S262_E260;1;R7C6_E26;R7C6_E262_E260;1;R7C8_E26;R7C8_E262_E260;1;R7C10_E26;R7C10_E262_E260;1;R7C12_E26;R7C12_E262_E260;1;R7C14_E26;R7C14_E262_E260;1;R7C16_E26;R7C16_E262_E260;1;R7C17_X03;R7C17_E261_X03;1;R7C17_A0;R7C17_X03_A0;1;R15C12_E22;R15C12_E272_E220;1;R7C17_A6;R7C17_E271_A6;1;R7C18_E27;R7C18_E272_E270;1;R7C20_E27;R7C20_E272_E270;1;R7C22_S27;R7C22_E272_S270;1;R9C22_S22;R9C22_S272_S220;1;R11C22_S22;R11C22_S222_S220;1;R13C22_S23;R13C22_S222_S230;1;R15C22_S26;R15C22_S232_S260;1;R17C22_S27;R17C22_S262_S270;1;R13C14_E27;R13C14_S272_E270;1;R13C16_E22;R13C16_E272_E220;1;R13C18_E23;R13C18_E222_E230;1;R13C20_S23;R13C20_E232_S230;1;R13C4_E27;R13C4_S272_E270;1;R13C6_E27;R13C6_E272_E270;1;R13C8_E22;R13C8_E272_E220;1;R13C23_S22;R13C23_S222_S220;1;R11C23_S22;R11C23_S272_S220;1;R15C23_S22;R15C23_S222_S220;1;R15C6_E22;R15C6_E272_E220;1;R16C8_E23;R16C8_S231_E230;1;R21C8_A7;R21C8_S232_A7;1;R19C8_S23;R19C8_S222_S230;1;R17C8_S22;R17C8_S272_S220;1;R21C10_E22;R21C10_E272_E220;1;R25C6_W20;R25C6_S804_W200;1;R25C6_A7;R25C6_W200_A7;1;R7C20_E26;R7C20_E232_E260;1;R7C22_E26;R7C22_E262_E260;1;R7C24_E27;R7C24_E262_E270;1;R7C26_S27;R7C26_E272_S270;1;R9C26_S27;R9C26_S272_S270;1;R11C26_S27;R11C26_S272_S270;1;R13C26_E27;R13C26_S272_E270;1;R5C4_S26;R5C4_E262_S260;1;R7C4_S26;R7C4_S262_S260;1;R9C4_S26;R9C4_S262_S260;1;R11C4_S27;R11C4_S262_S270;1;R13C4_S27;R13C4_S272_S270;1;R15C4_S22;R15C4_S272_S220;1;R17C4_S23;R17C4_S222_S230;1;R19C4_S23;R19C4_S232_S230;1;R20C4_A6;R20C4_S231_A6;1;R15C2_E26;R15C2_S262_E260;1;R15C4_E27;R15C4_E262_E270;1;R15C6_A4;R15C6_E272_A4;1;R5C6_S27;R5C6_E272_S270;1;R20C6_X03;R20C6_S261_X03;1;R9C6_S27;R9C6_S272_S270;1;R11C6_S22;R11C6_S272_S220;1;R13C6_S22;R13C6_S222_S220;1;R15C6_S23;R15C6_S222_S230;1;R17C6_S26;R17C6_S232_S260;1;R19C6_S26;R19C6_S262_S260;1;R7C5_S27;R7C5_E271_S270;1;R9C5_S22;R9C5_S272_S220;1;R7C7_S27;R7C7_E271_S270;1;R5C12_E26;R5C12_E262_E260;1;R5C14_E27;R5C14_E262_E270;1;R5C15_A6;R5C15_E271_A6;1;R8C2_E27;R8C2_S271_E270;1;R8C4_E27;R8C4_E272_E270;1;R8C6_E27;R8C6_E272_E270;1;R8C8_E22;R8C8_E272_E220;1;R8C10_E23;R8C10_E222_E230;1;R8C12_E26;R8C12_E232_E260;1;R8C14_E27;R8C14_E262_E270;1;R8C15_A7;R8C15_E271_A7;1;R22C4_X06;R22C4_S271_X06;1;R22C4_A6;R22C4_X06_A6;1;R5C2_E26;R5C2_S262_E260;1;R5C4_E27;R5C4_E262_E270;1;R5C6_E22;R5C6_E272_E220;1;R5C8_E23;R5C8_E222_E230;1;R5C10_E26;R5C10_E232_E260;1;R5C12_X03;R5C12_E262_X03;1;R5C12_A7;R5C12_X03_A7;1;R13C2_E23;R13C2_S232_E230;1;R13C4_E26;R13C4_E232_E260;1;R13C6_E26;R13C6_E262_E260;1;R11C13_S27;R11C13_E271_S270;1;R13C12_A6;R13C12_E272_A6;1;R7C14_S26;R7C14_E262_S260;1;R8C14_E26;R8C14_S261_E260;1;R8C15_X03;R8C15_E261_X03;1;R17C10_S25;R17C10_S242_S250;1;R18C10_W25;R18C10_S251_W250;1;R18C9_A6;R18C9_W251_A6;1;R23C10_E27;R23C10_E262_E270;1;R23C12_E27;R23C12_E272_E270;1;R23C14_E22;R23C14_E272_E220;1;R15C8_S23;R15C8_S232_S230;1;R24C4_E27;R24C4_S271_E270;1;R24C6_E22;R24C6_E272_E220;1;R24C8_E23;R24C8_E222_E230;1;R24C10_E26;R24C10_E232_E260;1;R17C4_E22;R17C4_S222_E220;1;R21C20_E20;R21C20_E252_E200;1;R16C2_E26;R16C2_S261_E260;1;R16C4_E27;R16C4_E262_E270;1;R16C5_A7;R16C5_E271_A7;1;R12C2_E23;R12C2_S231_E230;1;R12C4_E26;R12C4_E232_E260;1;R12C6_E27;R12C6_E262_E270;1;R12C7_A6;R12C7_E271_A6;1;R21C4_S27;R21C4_S272_S270;1;R23C4_S27;R23C4_S272_S270;1;R25C4_E27;R25C4_S272_E270;1;R25C6_E22;R25C6_E272_E220;1;R25C8_E23;R25C8_E222_E230;1;R25C10_E26;R25C10_E232_E260;1;R25C12_E26;R25C12_E262_E260;1;R25C14_E27;R25C14_E262_E270;1;R25C16_S27;R25C16_E272_S270;1;R26C16_E27;R26C16_S271_E270;1;R26C18_E27;R26C18_E272_E270;1;R26C20_E27;R26C20_E272_E270;1;R26C22_A4;R26C22_E272_A4;1;R1C2_F6;;1;R1C2_S26;R1C2_F6_S260;1;R3C2_S26;R3C2_S262_S260;1;R5C2_S26;R5C2_S262_S260;1;R7C2_S27;R7C2_S262_S270;1;R9C2_S22;R9C2_S272_S220;1;R11C2_S23;R11C2_S222_S230;1;R13C2_S26;R13C2_S232_S260;1;R15C2_S26;R15C2_S262_S260;1;R17C2_S27;R17C2_S262_S270;1;R19C2_E27;R19C2_S272_E270;1;R19C4_S27;R19C4_E272_S270;1;R20C4_E27;R20C4_S271_E270;1;R20C6_A6;R20C6_E272_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:57.17-64.6|../design/module_row_scanner.v:3.17-3.20",
            "hdlname": "scanner_inst rst"
          }
        },
        "control_inst.A[1]": {
          "hide_name": 0,
          "bits": [ 3877559 ] ,
          "attributes": {
            "ROUTING": "R22C23_S21;R22C23_E211_S210;1;R22C23_A7;R22C23_S210_A7;1;R23C21_A2;R23C21_W271_A2;1;R22C23_A3;R22C23_E200_A3;1;R23C25_A5;R23C25_X07_A5;1;R23C25_B2;R23C25_S211_B2;1;R26C22_S24;R26C22_S242_S240;1;R27C22_W24;R27C22_S241_W240;1;R27C20_X03;R27C20_W242_X03;1;R27C20_A6;R27C20_X03_A6;1;R22C21_B7;R22C21_W211_B7;1;R22C23_B1;R22C23_E211_B1;1;R22C22_S13;R22C22_Q1_S130;1;R23C22_W27;R23C22_S131_W270;1;R22C23_A2;R22C23_E200_A2;1;R23C22_C3;R23C22_S101_C3;1;R22C25_S20;R22C25_E202_S200;1;R23C25_X07;R23C25_S201_X07;1;R22C22_S21;R22C22_Q1_S210;1;R23C22_B1;R23C22_S211_B1;1;R22C22_S10;R22C22_Q1_S100;1;R23C22_C2;R23C22_S101_C2;1;R22C22_SN20;R22C22_Q1_SN20;1;R23C22_B5;R23C22_S121_B5;1;R22C25_E20;R22C25_E202_E200;1;R22C26_X01;R22C26_E201_X01;1;R22C26_C1;R22C26_X01_C1;1;R22C25_A6;R22C25_X01_A6;1;R22C25_X01;R22C25_E202_X01;1;R22C23_E20;R22C23_E101_E200;1;R23C20_C4;R23C20_X08_C4;1;R22C22_E10;R22C22_Q1_E100;1;R23C20_X08;R23C20_S211_X08;1;R22C24_E21;R22C24_E212_E210;1;R27C20_S21;R27C20_N818_S210;1;R27C20_A7;R27C20_S210_A7;1;R22C20_W21;R22C20_W212_W210;1;R22C19_B4;R22C19_W211_B4;1;R22C24_X02;R22C24_E212_X02;1;R22C24_A1;R22C24_X02_A1;1;R24C22_S24;R24C22_S212_S240;1;R22C22_W21;R22C22_Q1_W210;1;R22C20_S21;R22C20_W212_S210;1;R27C20_X07;R27C20_W242_X07;1;R24C20_S81;R24C20_S212_S810;1;R27C20_A2;R27C20_X07_A2;1;R22C22_Q1;;1;R22C22_E21;R22C22_Q1_E210;1;R22C22_W10;R22C22_Q1_W100;1;R22C25_S21;R22C25_E211_S210;1;R22C21_C0;R22C21_W101_C0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "control_inst A"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 3883115 ] ,
          "attributes": {
            "ROUTING": "R16C28_OF0;;1;R16C28_I1MUX1;R16C28_OF0_DUMMY_I1MUX1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "control_inst.A_DFFCE_Q_10_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877556 ] ,
          "attributes": {
            "ROUTING": "R21C22_F1;;1;R21C22_W13;R21C22_F1_W130;1;R21C22_S27;R21C22_W130_S270;1;R22C22_LSR0;R22C22_S271_LSR0;1"
          }
        },
        "control_inst.A[10]": {
          "hide_name": 0,
          "bits": [ 3877554 ] ,
          "attributes": {
            "ROUTING": "R25C25_X04;R25C25_N251_X04;1;R25C25_B3;R25C25_X04_B3;1;R26C25_N25;R26C25_E111_N250;1;R25C25_B5;R25C25_N251_B5;1;R26C24_EW10;R26C24_Q2_EW10;1;R26C23_B3;R26C23_W111_B3;1;R26C24_Q2;;1;R26C24_N22;R26C24_Q2_N220;1;R25C24_C6;R25C24_N221_C6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "control_inst A"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883117 ] ,
          "attributes": {
            "ROUTING": "R16C28_F2;;1;R16C28_I0MUX2;R16C28_F2_DUMMY_I0MUX2;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "control_inst.A_DFFCE_Q_1_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877551 ] ,
          "attributes": {
            "ROUTING": "R26C24_F5;;1;R26C24_S83;R26C24_F5_S830;1;R25C24_S25;R25C24_N838_S250;1;R26C24_X06;R26C24_S251_X06;1;R26C24_LSR1;R26C24_X06_LSR1;1"
          }
        },
        "control_inst.A[11]": {
          "hide_name": 0,
          "bits": [ 3877548 ] ,
          "attributes": {
            "ROUTING": "R26C22_Q3;;1;R26C22_EW20;R26C22_Q3_EW20;1;R26C23_E26;R26C23_E121_E260;1;R26C25_N26;R26C25_E262_N260;1;R25C25_D6;R25C25_N261_D6;1",
            "src": "../design/module_top.v:67.19-79.6|../design/module_input_control.v:16.18-16.19",
            "hdlname": "control_inst A"
          }
        },
        "display_inst.anodo_o_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883136 ] ,
          "attributes": {
            "ROUTING": "R14C25_F5;;1;R14C25_I1MUX4;R14C25_F5_DUMMY_I1MUX4;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "control_inst.clk": {
          "hide_name": 0,
          "bits": [ 3877541 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R26C22_CLK1;R26C22_GB00_CLK1;5;R26C20_GBO0;R26C20_GT00_GBO0;5;R20C20_GT00;R20C20_SPINE16_GT00;5;R10C28_SPINE16;R10C28_PCLKR1_SPINE16;5;R26C24_CLK1;R26C24_GB00_CLK1;5;R26C24_GBO0;R26C24_GT00_GBO0;5;R20C24_GT00;R20C24_SPINE16_GT00;5;R22C22_CLK0;R22C22_GB00_CLK0;5;R22C20_GBO0;R22C20_GT00_GBO0;5;R22C23_CLK2;R22C23_GB00_CLK2;5;R22C24_GBO0;R22C24_GT00_GBO0;5;R26C24_CLK0;R26C24_GB00_CLK0;5;R26C23_CLK0;R26C23_GB00_CLK0;5;R25C24_CLK1;R25C24_GB00_CLK1;5;R25C24_GBO0;R25C24_GT00_GBO0;5;R25C23_CLK2;R25C23_GB00_CLK2;5;R25C23_CLK1;R25C23_GB00_CLK1;5;R24C22_CLK1;R24C22_GB00_CLK1;5;R24C20_GBO0;R24C20_GT00_GBO0;5;R24C23_CLK2;R24C23_GB00_CLK2;5;R24C24_GBO0;R24C24_GT00_GBO0;5;R23C23_CLK1;R23C23_GB00_CLK1;5;R23C24_GBO0;R23C24_GT00_GBO0;5;R25C21_CLK2;R25C21_GB00_CLK2;5;R25C20_GBO0;R25C20_GT00_GBO0;5;R24C21_CLK0;R24C21_GB00_CLK0;5;R24C23_CLK0;R24C23_GB00_CLK0;5;R24C24_CLK2;R24C24_GB00_CLK2;5;R25C21_CLK1;R25C21_GB00_CLK1;5;R23C26_CLK1;R23C26_GB00_CLK1;5;R23C25_CLK0;R23C25_GB00_CLK0;5;R22C25_CLK0;R22C25_GB00_CLK0;5;R23C24_CLK0;R23C24_GB00_CLK0;5;R23C24_CLK2;R23C24_GB00_CLK2;5;R25C22_CLK1;R25C22_GB00_CLK1;5;R25C22_CLK2;R25C22_GB00_CLK2;5;R20C21_CLK2;R20C21_GB00_CLK2;5;R20C20_GBO0;R20C20_GT00_GBO0;5;R20C21_CLK1;R20C21_GB00_CLK1;5;R18C21_CLK2;R18C21_GB00_CLK2;5;R18C20_GBO0;R18C20_GT00_GBO0;5;R18C22_CLK1;R18C22_GB00_CLK1;5;R20C18_CLK2;R20C18_GB00_CLK2;5;R20C16_GBO0;R20C16_GT00_GBO0;5;R20C16_GT00;R20C16_SPINE16_GT00;5;R18C20_CLK2;R18C20_GB00_CLK2;5;R20C18_CLK0;R20C18_GB00_CLK0;5;R21C20_CLK2;R21C20_GB00_CLK2;5;R21C20_GBO0;R21C20_GT00_GBO0;5;R20C18_CLK1;R20C18_GB00_CLK1;5;R21C19_CLK2;R21C19_GB00_CLK2;5;R21C21_CLK2;R21C21_GB00_CLK2;5;R20C22_CLK1;R20C22_GB00_CLK1;5;R24C16_CLK2;R24C16_GB00_CLK2;5;R24C16_GBO0;R24C16_GT00_GBO0;5;R24C17_CLK1;R24C17_GB00_CLK1;5;R24C14_CLK2;R24C14_GB00_CLK2;5;R24C12_GBO0;R24C12_GT00_GBO0;5;R20C12_GT00;R20C12_SPINE16_GT00;5;R18C9_CLK1;R18C9_GB00_CLK1;5;R18C8_GBO0;R18C8_GT00_GBO0;5;R20C8_GT00;R20C8_SPINE16_GT00;5;R16C8_CLK1;R16C8_GB00_CLK1;5;R16C8_GBO0;R16C8_GT00_GBO0;5;R16C7_CLK0;R16C7_GB00_CLK0;5;R16C6_CLK2;R16C6_GB00_CLK2;5;R16C4_GBO0;R16C4_GT00_GBO0;5;R20C4_GT00;R20C4_SPINE16_GT00;5;R20C6_CLK2;R20C6_GB00_CLK2;5;R20C4_GBO0;R20C4_GT00_GBO0;5;R20C7_CLK2;R20C7_GB00_CLK2;5;R20C8_GBO0;R20C8_GT00_GBO0;5;R16C6_CLK1;R16C6_GB00_CLK1;5;R16C5_CLK2;R16C5_GB00_CLK2;5;R20C5_CLK1;R20C5_GB00_CLK1;5;R21C5_CLK1;R21C5_GB00_CLK1;5;R21C4_GBO0;R21C4_GT00_GBO0;5;R20C6_CLK1;R20C6_GB00_CLK1;5;R20C5_CLK2;R20C5_GB00_CLK2;5;R16C9_CLK1;R16C9_GB00_CLK1;5;R20C5_CLK0;R20C5_GB00_CLK0;5;R20C3_CLK0;R20C3_GB00_CLK0;5;R21C4_CLK0;R21C4_GB00_CLK0;5;R20C4_CLK2;R20C4_GB00_CLK2;5;R20C4_CLK0;R20C4_GB00_CLK0;5;R20C4_CLK1;R20C4_GB00_CLK1;5;R16C4_CLK1;R16C4_GB00_CLK1;5;R16C3_CLK0;R16C3_GB00_CLK0;5;R17C3_CLK2;R17C3_GB00_CLK2;5;R17C4_GBO0;R17C4_GT00_GBO0;5;R17C3_CLK1;R17C3_GB00_CLK1;5;R18C8_CLK2;R18C8_GB00_CLK2;5;R17C3_CLK0;R17C3_GB00_CLK0;5;R16C3_CLK2;R16C3_GB00_CLK2;5;R18C9_CLK2;R18C9_GB00_CLK2;5;R18C9_CLK0;R18C9_GB00_CLK0;5;R16C8_CLK2;R16C8_GB00_CLK2;5;R16C7_CLK1;R16C7_GB00_CLK1;5;R17C9_CLK2;R17C9_GB00_CLK2;5;R17C8_GBO0;R17C8_GT00_GBO0;5;R16C6_CLK0;R16C6_GB00_CLK0;5;R23C10_CLK1;R23C10_GB00_CLK1;5;R23C8_GBO0;R23C8_GT00_GBO0;5;R24C14_CLK0;R24C14_GB00_CLK0;5;R23C10_CLK0;R23C10_GB00_CLK0;5;R24C9_CLK2;R24C9_GB00_CLK2;5;R24C8_GBO0;R24C8_GT00_GBO0;5;R22C7_CLK1;R22C7_GB00_CLK1;5;R22C8_GBO0;R22C8_GT00_GBO0;5;R21C8_CLK2;R21C8_GB00_CLK2;5;R21C8_GBO0;R21C8_GT00_GBO0;5;R21C7_CLK0;R21C7_GB00_CLK0;5;R21C7_CLK1;R21C7_GB00_CLK1;5;R21C7_CLK2;R21C7_GB00_CLK2;5;R21C6_CLK2;R21C6_GB00_CLK2;5;R22C7_CLK0;R22C7_GB00_CLK0;5;R22C6_CLK2;R22C6_GB00_CLK2;5;R22C4_GBO0;R22C4_GT00_GBO0;5;R22C6_CLK0;R22C6_GB00_CLK0;5;R21C6_CLK1;R21C6_GB00_CLK1;5;R22C9_CLK2;R22C9_GB00_CLK2;5;R22C6_CLK1;R22C6_GB00_CLK1;5;R25C6_CLK0;R25C6_GB00_CLK0;5;R25C4_GBO0;R25C4_GT00_GBO0;5;R25C6_CLK1;R25C6_GB00_CLK1;5;R25C6_CLK2;R25C6_GB00_CLK2;5;R25C7_CLK1;R25C7_GB00_CLK1;5;R25C8_GBO0;R25C8_GT00_GBO0;5;R25C5_CLK0;R25C5_GB00_CLK0;5;R25C5_CLK1;R25C5_GB00_CLK1;5;R25C4_CLK2;R25C4_GB00_CLK2;5;R25C4_CLK0;R25C4_GB00_CLK0;5;R22C4_CLK2;R22C4_GB00_CLK2;5;R22C9_CLK0;R22C9_GB00_CLK0;5;R25C4_CLK1;R25C4_GB00_CLK1;5;R25C5_CLK2;R25C5_GB00_CLK2;5;R22C8_CLK0;R22C8_GB00_CLK0;5;R22C8_CLK2;R22C8_GB00_CLK2;5;R23C9_CLK2;R23C9_GB00_CLK2;5;R22C8_CLK1;R22C8_GB00_CLK1;5;R22C9_CLK1;R22C9_GB00_CLK1;5;R22C7_CLK2;R22C7_GB00_CLK2;5;R21C14_CLK1;R21C14_GB00_CLK1;5;R21C12_GBO0;R21C12_GT00_GBO0;5;R23C15_CLK0;R23C15_GB00_CLK0;5;R23C16_GBO0;R23C16_GT00_GBO0;5;R8C16_CLK1;R8C16_GB00_CLK1;5;R8C16_GBO0;R8C16_GT00_GBO0;5;R2C16_GT00;R2C16_SPINE8_GT00;5;R10C27_SPINE8;R10C27_PCLKR1_SPINE8;5;R7C17_CLK2;R7C17_GB00_CLK2;5;R7C16_GBO0;R7C16_GT00_GBO0;5;R7C17_CLK1;R7C17_GB00_CLK1;5;R8C14_CLK2;R8C14_GB00_CLK2;5;R8C12_GBO0;R8C12_GT00_GBO0;5;R2C12_GT00;R2C12_SPINE8_GT00;5;R8C14_CLK0;R8C14_GB00_CLK0;5;R8C15_CLK2;R8C15_GB00_CLK2;5;R9C14_CLK2;R9C14_GB00_CLK2;5;R9C12_GBO0;R9C12_GT00_GBO0;5;R8C13_CLK0;R8C13_GB00_CLK0;5;R5C14_CLK0;R5C14_GB00_CLK0;5;R5C12_GBO0;R5C12_GT00_GBO0;5;R8C13_CLK1;R8C13_GB00_CLK1;5;R5C13_CLK0;R5C13_GB00_CLK0;5;R5C13_CLK1;R5C13_GB00_CLK1;5;R9C16_CLK2;R9C16_GB00_CLK2;5;R9C16_GBO0;R9C16_GT00_GBO0;5;R8C13_CLK2;R8C13_GB00_CLK2;5;R7C16_CLK2;R7C16_GB00_CLK2;5;R5C13_CLK2;R5C13_GB00_CLK2;5;R8C12_CLK1;R8C12_GB00_CLK1;5;R5C12_CLK0;R5C12_GB00_CLK0;5;R5C12_CLK2;R5C12_GB00_CLK2;5;R5C12_CLK1;R5C12_GB00_CLK1;5;R8C11_CLK2;R8C11_GB00_CLK2;5;R7C10_CLK0;R7C10_GB00_CLK0;5;R7C8_GBO0;R7C8_GT00_GBO0;5;R2C8_GT00;R2C8_SPINE8_GT00;5;R5C11_CLK1;R5C11_GB00_CLK1;5;R8C15_CLK0;R8C15_GB00_CLK0;5;R5C11_CLK2;R5C11_GB00_CLK2;5;R7C10_CLK2;R7C10_GB00_CLK2;5;R5C15_CLK1;R5C15_GB00_CLK1;5;R5C16_GBO0;R5C16_GT00_GBO0;5;R8C16_CLK2;R8C16_GB00_CLK2;5;R5C15_CLK2;R5C15_GB00_CLK2;5;R6C16_CLK2;R6C16_GB00_CLK2;5;R6C16_GBO0;R6C16_GT00_GBO0;5;R8C15_CLK1;R8C15_GB00_CLK1;5;R8C14_CLK1;R8C14_GB00_CLK1;5;R15C12_CLK1;R15C12_GB00_CLK1;5;R15C12_GBO0;R15C12_GT00_GBO0;5;R24C15_CLK2;R24C15_GB00_CLK2;5;R13C13_CLK2;R13C13_GB00_CLK2;5;R13C12_GBO0;R13C12_GT00_GBO0;5;R12C14_CLK1;R12C14_GB00_CLK1;5;R12C12_GBO0;R12C12_GT00_GBO0;5;R11C12_CLK2;R11C12_GB00_CLK2;5;R11C12_GBO0;R11C12_GT00_GBO0;5;R13C11_CLK1;R13C11_GB00_CLK1;5;R13C11_CLK2;R13C11_GB00_CLK2;5;R14C11_CLK1;R14C11_GB00_CLK1;5;R14C12_GBO0;R14C12_GT00_GBO0;5;R14C11_CLK0;R14C11_GB00_CLK0;5;R14C10_CLK2;R14C10_GB00_CLK2;5;R14C8_GBO0;R14C8_GT00_GBO0;5;R14C10_CLK1;R14C10_GB00_CLK1;5;R13C10_CLK1;R13C10_GB00_CLK1;5;R13C8_GBO0;R13C8_GT00_GBO0;5;R13C10_CLK2;R13C10_GB00_CLK2;5;R13C11_CLK0;R13C11_GB00_CLK0;5;R13C13_CLK0;R13C13_GB00_CLK0;5;R14C10_CLK0;R14C10_GB00_CLK0;5;R14C9_CLK2;R14C9_GB00_CLK2;5;R13C9_CLK2;R13C9_GB00_CLK2;5;R13C9_CLK1;R13C9_GB00_CLK1;5;R13C10_CLK0;R13C10_GB00_CLK0;5;R13C9_CLK0;R13C9_GB00_CLK0;5;R13C8_CLK0;R13C8_GB00_CLK0;5;R12C7_CLK2;R12C7_GB00_CLK2;5;R12C8_GBO0;R12C8_GT00_GBO0;5;R12C7_CLK1;R12C7_GB00_CLK1;5;R13C7_CLK0;R13C7_GB00_CLK0;5;R12C13_CLK2;R12C13_GB00_CLK2;5;R12C7_CLK0;R12C7_GB00_CLK0;5;R13C8_CLK2;R13C8_GB00_CLK2;5;R13C12_CLK1;R13C12_GB00_CLK1;5;R11C13_CLK2;R11C13_GB00_CLK2;5;R12C14_CLK0;R12C14_GB00_CLK0;5;R11C13_CLK1;R11C13_GB00_CLK1;5;R13C12_CLK0;R13C12_GB00_CLK0;5;R11C13_CLK0;R11C13_GB00_CLK0;5;R17C12_CLK1;R17C12_GB00_CLK1;5;R17C12_GBO0;R17C12_GT00_GBO0;5;R16C29_CLK2;R16C29_GB00_CLK2;5;R16C32_GBO0;R16C32_GT00_GBO0;5;R20C32_GT00;R20C32_SPINE24_GT00;5;R10C29_SPINE24;R10C29_PCLKR1_SPINE24;5;R15C29_CLK2;R15C29_GB00_CLK2;5;R15C32_GBO0;R15C32_GT00_GBO0;5;R11C29_CLK2;R11C29_GB00_CLK2;5;R11C32_GBO0;R11C32_GT00_GBO0;5;R11C28_CLK1;R11C28_GB00_CLK1;5;R11C24_GBO0;R11C24_GT00_GBO0;5;R11C28_CLK2;R11C28_GB00_CLK2;5;R13C28_CLK0;R13C28_GB00_CLK0;5;R13C24_GBO0;R13C24_GT00_GBO0;5;R11C27_CLK1;R11C27_GB00_CLK1;5;R11C29_CLK1;R11C29_GB00_CLK1;5;R12C29_CLK2;R12C29_GB00_CLK2;5;R12C32_GBO0;R12C32_GT00_GBO0;5;R13C28_CLK2;R13C28_GB00_CLK2;5;R13C27_CLK2;R13C27_GB00_CLK2;5;R11C27_CLK2;R11C27_GB00_CLK2;5;R13C29_CLK0;R13C29_GB00_CLK0;5;R13C32_GBO0;R13C32_GT00_GBO0;5;R25C13_CLK1;R25C13_GB00_CLK1;5;R25C12_GBO0;R25C12_GT00_GBO0;5;R25C13_CLK2;R25C13_GB00_CLK2;5;R26C11_CLK2;R26C11_GB00_CLK2;5;R26C12_GBO0;R26C12_GT00_GBO0;5;R24C11_CLK2;R24C11_GB00_CLK2;5;R26C11_CLK1;R26C11_GB00_CLK1;5;R24C11_CLK1;R24C11_GB00_CLK1;5;R26C10_CLK0;R26C10_GB00_CLK0;5;R26C8_GBO0;R26C8_GT00_GBO0;5;R24C10_CLK1;R24C10_GB00_CLK1;5;R24C10_CLK0;R24C10_GB00_CLK0;5;R24C10_CLK2;R24C10_GB00_CLK2;5;R26C12_CLK2;R26C12_GB00_CLK2;5;R26C9_CLK1;R26C9_GB00_CLK1;5;R26C9_CLK2;R26C9_GB00_CLK2;5;R25C8_CLK0;R25C8_GB00_CLK0;5;R26C9_CLK0;R26C9_GB00_CLK0;5;R24C12_CLK0;R24C12_GB00_CLK0;5;R24C12_CLK2;R24C12_GB00_CLK2;5;R24C12_CLK1;R24C12_GB00_CLK1;5;R26C12_CLK1;R26C12_GB00_CLK1;5;R26C13_CLK2;R26C13_GB00_CLK2;5",
            "src": "../design/module_top.v:28.18-32.6|../design/module_freq_divider.v:3.17-3.20",
            "hdlname": "divisor_inst clk"
          }
        },
        "control_inst.A_DFFCE_Q_CLEAR": {
          "hide_name": 0,
          "bits": [ 3877539 ] ,
          "attributes": {
            "ROUTING": "R26C22_F4;;1;R26C22_X07;R26C22_F4_X07;1;R26C22_LSR1;R26C22_X07_LSR1;1"
          }
        },
        "control_inst.operator_ready_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 3877538 ] ,
          "attributes": {
            "ROUTING": "R24C23_N25;R24C23_E252_N250;1;R22C23_X06;R22C23_N252_X06;1;R22C23_CE2;R22C23_X06_CE2;1;R24C22_X05;R24C22_E201_X05;1;R24C22_CE1;R24C22_X05_CE1;1;R24C21_E25;R24C21_E252_E250;1;R24C22_S25;R24C22_E251_S250;1;R25C22_E25;R25C22_S251_E250;1;R25C24_X08;R25C24_E252_X08;1;R25C24_CE1;R25C24_X08_CE1;1;R24C21_E20;R24C21_E252_E200;1;R24C23_X05;R24C23_E202_X05;1;R24C23_CE2;R24C23_X05_CE2;1;R24C21_S25;R24C21_E252_S250;1;R26C21_E25;R26C21_S252_E250;1;R26C23_E20;R26C23_E252_E200;1;R26C24_X05;R26C24_E201_X05;1;R26C24_CE0;R26C24_X05_CE0;1;R24C19_E25;R24C19_E242_E250;1;R24C20_N25;R24C20_E251_N250;1;R23C20_E25;R23C20_N251_E250;1;R23C22_N25;R23C22_E252_N250;1;R22C22_X06;R22C22_N251_X06;1;R22C22_CE0;R22C22_X06_CE0;1;R25C23_CE2;R25C23_X06_CE2;1;R26C23_E27;R26C23_S272_E270;1;R26C24_CE1;R26C24_E271_CE1;1;R26C23_W27;R26C23_S272_W270;1;R26C22_X08;R26C22_W271_X08;1;R26C22_CE1;R26C22_X08_CE1;1;R25C23_X06;R25C23_S271_X06;1;R25C23_CE1;R25C23_X06_CE1;1;R24C23_S27;R24C23_E824_S270;1;R26C23_X06;R26C23_S272_X06;1;R26C23_CE0;R26C23_X06_CE0;1;R24C17_F4;;1;R24C17_E24;R24C17_F4_E240;1;R24C19_E82;R24C19_E242_E820;1;R24C23_N27;R24C23_E824_N270;1;R23C23_X06;R23C23_N271_X06;1;R23C23_CE1;R23C23_X06_CE1;1"
          }
        },
        "slow_clk": {
          "hide_name": 0,
          "bits": [ 3883454 ] ,
          "attributes": {
            "ROUTING": "R26C14_N20;R26C14_E101_N200;1;R25C14_E20;R25C14_N201_E200;1;R25C15_X01;R25C15_E201_X01;1;R25C15_CLK1;R25C15_X01_CLK1;1;R26C15_CLK0;R26C15_E241_CLK0;1;R26C14_N24;R26C14_E101_N240;1;R25C14_CLK2;R25C14_N241_CLK2;1;R26C13_E10;R26C13_Q5_E100;1;R26C14_E24;R26C14_E101_E240;1;R26C15_CLK2;R26C15_E241_CLK2;1;R26C13_Q5;;1;R26C13_A5;R26C13_Q5_A5;1",
            "src": "../design/module_top.v:10.11-10.19",
            "hdlname": "scanner_inst slow_clk"
          }
        },
        "col_shift_reg[0]": {
          "hide_name": 0,
          "bits": [ 3877533 ] ,
          "attributes": {
            "ROUTING": "R26C15_N25;R26C15_Q5_N250;1;R25C15_B6;R25C15_N251_B6;1;R27C19_E24;R27C19_E242_E240;1;R27C21_E25;R27C21_E242_E250;1;R27C23_S25;R27C23_E252_S250;1;R29C23_X08;R29C23_S252_X08;1;R29C23_D1;R29C23_X08_D1;1;R26C15_S83;R26C15_Q5_S830;1;R25C15_S25;R25C15_N838_S250;1;R26C15_A1;R26C15_S251_A1;1;R26C15_X08;R26C15_Q5_X08;1;R26C15_D2;R26C15_X08_D2;1;R26C16_N27;R26C16_E131_N270;1;R26C16_D7;R26C16_N270_D7;1;R26C15_E13;R26C15_Q5_E130;1;R26C15_A7;R26C15_E130_A7;1;R26C15_SN10;R26C15_Q5_SN10;1;R25C15_C4;R25C15_N111_C4;1;R26C15_Q5;;1;R27C15_E21;R27C15_S111_E210;1;R27C17_E24;R27C17_E212_E240;1",
            "hdlname": "scanner_inst col_shift_reg",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:57.17-64.6|../design/module_row_scanner.v:4.23-4.36"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3883455 ] ,
          "attributes": {
            "ROUTING": "R26C13_F6;;1;R26C13_X07;R26C13_F6_X07;1;R26C13_LSR2;R26C13_X07_LSR2;1"
          }
        },
        "col_shift_reg[1]": {
          "hide_name": 0,
          "bits": [ 3877527 ] ,
          "attributes": {
            "ROUTING": "R26C18_S24;R26C18_E242_S240;1;R28C18_E24;R28C18_S242_E240;1;R28C20_E25;R28C20_E242_E250;1;R28C22_S25;R28C22_E252_S250;1;R29C22_E25;R29C22_N252_E250;1;R29C23_A0;R29C23_E251_A0;1;R26C15_N10;R26C15_Q1_N100;1;R25C15_B4;R25C15_N101_B4;1;R26C15_X02;R26C15_Q1_X02;1;R26C15_A2;R26C15_X02_A2;1;R26C15_E10;R26C15_Q1_E100;1;R26C16_E24;R26C16_E101_E240;1;R26C16_B7;R26C16_E240_B7;1;R26C15_N21;R26C15_Q1_N210;1;R25C15_X02;R25C15_N211_X02;1;R25C15_A3;R25C15_X02_A3;1;R26C15_N13;R26C15_Q1_N130;1;R25C15_D6;R25C15_N131_D6;1;R26C15_Q1;;1;R26C15_X06;R26C15_Q1_X06;1;R26C15_C7;R26C15_X06_C7;1",
            "hdlname": "scanner_inst col_shift_reg",
            "force_downto": "00000000000000000000000000000001",
            "src": "../design/module_top.v:57.17-64.6|../design/module_row_scanner.v:4.23-4.36"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3883458 ] ,
          "attributes": {
            "ROUTING": "R26C12_OF0;;1;R26C12_SN10;R26C12_OF0_SN10;1;R25C12_W25;R25C12_N111_W250;1;R25C11_A7;R25C11_W251_A7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_shift_reg[2]": {
          "hide_name": 0,
          "bits": [ 3877522 ] ,
          "attributes": {
            "ROUTING": "R25C15_SEL0;R25C15_X06_SEL0;1;R25C14_S22;R25C14_W121_S220;1;R27C14_S22;R27C14_S222_S220;1;R29C14_W22;R29C14_S222_W220;1;R29C13_D1;R29C13_W221_D1;1;R25C15_A4;R25C15_X06_A4;1;R25C15_X06;R25C15_Q3_X06;1;R25C15_C6;R25C15_X06_C6;1;R25C15_SN20;R25C15_Q3_SN20;1;R26C15_B6;R26C15_S121_B6;1;R25C15_W13;R25C15_Q3_W130;1;R25C14_A4;R25C14_W131_A4;1;R25C15_Q3;;1;R25C15_EW20;R25C15_Q3_EW20;1;R25C16_S22;R25C16_E121_S220;1;R26C16_C7;R26C16_S221_C7;1",
            "hdlname": "scanner_inst col_shift_reg",
            "src": "../design/module_top.v:57.17-64.6|../design/module_row_scanner.v:4.23-4.36"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3883459 ] ,
          "attributes": {
            "ROUTING": "R25C11_F6;;1;R25C11_W13;R25C11_F6_W130;1;R25C11_B7;R25C11_W130_B7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "col_shift_reg[3]": {
          "hide_name": 0,
          "bits": [ 3877517 ] ,
          "attributes": {
            "ROUTING": "R25C13_S25;R25C13_W111_S250;1;R27C13_S25;R27C13_S252_S250;1;R29C13_A0;R29C13_S252_A0;1;R25C14_E10;R25C14_Q4_E100;1;R25C15_D4;R25C15_E101_D4;1;R25C14_EW10;R25C14_Q4_EW10;1;R25C15_A6;R25C15_E111_A6;1;R26C14_E27;R26C14_S131_E270;1;R26C15_A6;R26C15_E271_A6;1;R25C14_E13;R25C14_Q4_E130;1;R25C15_S23;R25C15_E131_S230;1;R26C15_A5;R26C15_S231_A5;1;R25C14_Q4;;1;R25C14_S13;R25C14_Q4_S130;1;R26C14_E23;R26C14_S131_E230;1;R26C16_X06;R26C16_E232_X06;1;R26C16_A7;R26C16_X06_A7;1",
            "hdlname": "scanner_inst col_shift_reg",
            "src": "../design/module_top.v:57.17-64.6|../design/module_row_scanner.v:4.23-4.36"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3883460 ] ,
          "attributes": {
            "ROUTING": "R25C10_F7;;1;R25C10_EW20;R25C10_F7_EW20;1;R25C11_C7;R25C11_E121_C7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.catodo_o[0]": {
          "hide_name": 0,
          "bits": [ 3877513 ] ,
          "attributes": {
            "ROUTING": "R23C41_F3;;1;R23C41_S23;R23C41_F3_S230;1;R25C41_S26;R25C41_S232_S260;1;R27C41_S27;R27C41_S262_S270;1;R29C41_X08;R29C41_S272_X08;1;R29C41_D1;R29C41_X08_D1;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3883461 ] ,
          "attributes": {
            "ROUTING": "R25C9_F7;;1;R25C9_E10;R25C9_F7_E100;1;R25C10_E20;R25C10_E101_E200;1;R25C11_D7;R25C11_E201_D7;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.catodo_o[1]": {
          "hide_name": 0,
          "bits": [ 3877510 ] ,
          "attributes": {
            "ROUTING": "R23C41_F7;;1;R23C41_S27;R23C41_F7_S270;1;R25C41_S27;R25C41_S272_S270;1;R27C41_S22;R27C41_S272_S220;1;R29C41_X01;R29C41_S222_X01;1;R29C41_A0;R29C41_X01_A0;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3883463 ] ,
          "attributes": {
            "ROUTING": "R25C10_F6;;1;R25C10_EW10;R25C10_F6_EW10;1;R25C11_A6;R25C11_E111_A6;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.catodo_o[2]": {
          "hide_name": 0,
          "bits": [ 3877507 ] ,
          "attributes": {
            "ROUTING": "R14C46_F7;;1;R14C46_E13;R14C46_F7_E130;1;R14C47_N27;R14C47_E131_N270;1;R13C47_A0;R13C47_N271_A0;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 3883468 ] ,
          "attributes": {
            "ROUTING": "R26C12_F0;;1;R26C12_I0MUX0;R26C12_F0_DUMMY_I0MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "display_inst.catodo_o[3]": {
          "hide_name": 0,
          "bits": [ 3877504 ] ,
          "attributes": {
            "ROUTING": "R14C46_F4;;1;R14C46_EW10;R14C46_F4_EW10;1;R14C47_A0;R14C47_E111_A0;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 3883469 ] ,
          "attributes": {
            "ROUTING": "R26C12_F1;;1;R26C12_I1MUX0;R26C12_F1_DUMMY_I1MUX0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "display_inst.catodo_o[4]": {
          "hide_name": 0,
          "bits": [ 3877501 ] ,
          "attributes": {
            "ROUTING": "R14C46_F2;;1;R14C46_E10;R14C46_F2_E100;1;R14C47_D1;R14C47_E101_D1;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 3883470 ] ,
          "attributes": {
            "ROUTING": "R25C12_F7;;1;R25C12_S27;R25C12_F7_S270;1;R26C12_X06;R26C12_S271_X06;1;R26C12_SEL0;R26C12_X06_SEL0;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.catodo_o[5]": {
          "hide_name": 0,
          "bits": [ 3877498 ] ,
          "attributes": {
            "ROUTING": "R15C46_F7;;1;R15C46_E10;R15C46_F7_E100;1;R15C47_D1;R15C47_E101_D1;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "divisor_inst.slow_clk_DFFRE_Q_CE_LUT4_F_I0_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 3883473 ] ,
          "attributes": {
            "ROUTING": "R26C11_F6;;1;R26C11_E26;R26C11_F6_E260;1;R26C12_X03;R26C12_E261_X03;1;R26C12_D1;R26C12_X03_D1;1",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "display_inst.catodo_o[6]": {
          "hide_name": 0,
          "bits": [ 3877495 ] ,
          "attributes": {
            "ROUTING": "R15C46_F6;;1;R15C46_EW10;R15C46_F6_EW10;1;R15C47_A0;R15C47_E111_A0;1",
            "src": "../design/module_top.v:92.23-98.6|../design/module_7_segments.v:8.24-8.32",
            "hdlname": "display_inst catodo_o"
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3883479 ] ,
          "attributes": {
            "ROUTING": "R26C14_F3;;1;R26C14_N23;R26C14_F3_N230;1;R25C14_X08;R25C14_N231_X08;1;R25C14_LSR2;R25C14_X08_LSR2;1"
          }
        },
        "display_inst.anodo_o[0]": {
          "hide_name": 0,
          "bits": [ 3877489 ] ,
          "attributes": {
            "ROUTING": "R17C25_W27;R17C25_W262_W270;1;R17C24_S27;R17C24_W271_S270;1;R18C24_X04;R18C24_S271_X04;1;R18C24_SEL3;R18C24_X04_SEL3;1;R17C26_X03;R17C26_W261_X03;1;R17C26_SEL1;R17C26_X03_SEL1;1;R18C26_SEL0;R18C26_W261_SEL0;1;R16C29_SN20;R16C29_F6_SN20;1;R17C29_W26;R17C29_S121_W260;1;R17C27_W26;R17C27_W262_W260;1;R17C25_X03;R17C25_W262_X03;1;R17C25_B4;R17C25_X03_B4;1;R18C29_E26;R18C29_S262_E260;1;R18C31_S26;R18C31_E262_S260;1;R20C31_S26;R20C31_S262_S260;1;R22C31_E26;R22C31_S262_E260;1;R22C33_S26;R22C33_E262_S260;1;R24C33_S26;R24C33_S262_S260;1;R26C33_S27;R26C33_S262_S270;1;R28C33_S22;R28C33_S272_S220;1;R29C33_D1;R29C33_S221_D1;1;R18C26_SEL2;R18C26_W261_SEL2;1;R18C26_SEL6;R18C26_W261_SEL6;1;R16C29_F6;;1;R16C29_S26;R16C29_F6_S260;1;R18C29_W26;R18C29_S262_W260;1;R18C27_W26;R18C27_W262_W260;1;R18C26_SEL4;R18C26_W261_SEL4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "display_inst anodo_o"
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 3883481 ] ,
          "attributes": {
            "ROUTING": "R24C15_F1;;1;R24C15_S21;R24C15_F1_S210;1;R25C15_X08;R25C15_S211_X08;1;R25C15_LSR1;R25C15_X08_LSR1;1"
          }
        },
        "display_inst.anodo_o[1]": {
          "hide_name": 0,
          "bits": [ 3877483 ] ,
          "attributes": {
            "ROUTING": "R17C27_C7;R17C27_S221_C7;1;R16C28_X01;R16C28_W221_X01;1;R16C28_SEL3;R16C28_X01_SEL3;1;R16C27_S22;R16C27_W222_S220;1;R17C27_X01;R17C27_S221_X01;1;R17C27_SEL1;R17C27_X01_SEL1;1;R16C25_S23;R16C25_W232_S230;1;R17C25_X02;R17C25_S231_X02;1;R17C25_SEL1;R17C25_X02_SEL1;1;R16C29_F2;;1;R16C29_W22;R16C29_F2_W220;1;R16C27_W23;R16C27_W222_W230;1;R16C25_W26;R16C25_W232_W260;1;R16C23_S26;R16C23_W262_S260;1;R18C23_S26;R18C23_S262_S260;1;R20C23_S26;R20C23_S262_S260;1;R22C23_S27;R22C23_S262_S270;1;R24C23_W27;R24C23_S272_W270;1;R24C21_S27;R24C21_W272_S270;1;R26C21_S22;R26C21_S272_S220;1;R28C21_W22;R28C21_S222_W220;1;R28C19_W22;R28C19_W222_W220;1;R28C17_W23;R28C17_W222_W230;1;R28C15_W26;R28C15_W232_W260;1;R28C13_W26;R28C13_W262_W260;1;R28C11_W27;R28C11_W262_W270;1;R28C9_W22;R28C9_W272_W220;1;R28C8_S22;R28C8_W221_S220;1;R29C8_D1;R29C8_S221_D1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "display_inst anodo_o"
          }
        },
        "registro_inst.col_shift_reg_DFFRE_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 3883484 ] ,
          "attributes": {
            "ROUTING": "R26C16_F6;;1;R26C16_S10;R26C16_F6_S100;1;R26C16_W21;R26C16_S100_W210;1;R26C15_LSR0;R26C15_W211_LSR0;1"
          }
        },
        "display_inst.anodo_o[2]": {
          "hide_name": 0,
          "bits": [ 3877476 ] ,
          "attributes": {
            "ROUTING": "R16C25_N26;R16C25_W262_N260;1;R15C25_X05;R15C25_N261_X05;1;R15C25_SEL0;R15C25_X05_SEL0;1;R16C26_N26;R16C26_W261_N260;1;R14C26_X07;R14C26_N262_X07;1;R14C26_SEL0;R14C26_X07_SEL0;1;R14C25_X02;R14C25_W232_X02;1;R14C25_SEL3;R14C25_X02_SEL3;1;R16C26_SEL0;R16C26_W261_SEL0;1;R16C26_SEL4;R16C26_W261_SEL4;1;R16C29_W23;R16C29_F3_W230;1;R16C27_W26;R16C27_W232_W260;1;R16C26_SEL6;R16C26_W261_SEL6;1;R14C26_SEL2;R14C26_X06_SEL2;1;R14C26_X06;R14C26_W231_X06;1;R14C26_SEL6;R14C26_X06_SEL6;1;R16C29_S23;R16C29_F3_S230;1;R18C29_S26;R18C29_S232_S260;1;R20C29_S27;R20C29_S262_S270;1;R22C29_S27;R22C29_S272_S270;1;R24C29_S27;R24C29_S272_S270;1;R26C29_S27;R26C29_S272_S270;1;R28C29_S27;R28C29_S272_S270;1;R29C29_A0;R29C29_S271_A0;1;R15C25_SEL4;R15C25_W262_SEL4;1;R15C25_SEL6;R15C25_W262_SEL6;1;R15C29_W23;R15C29_N231_W230;1;R15C27_W26;R15C27_W232_W260;1;R15C25_SEL2;R15C25_W262_SEL2;1;R16C29_F3;;1;R16C29_N23;R16C29_F3_N230;1;R14C29_W23;R14C29_N232_W230;1;R14C27_W23;R14C27_W232_W230;1;R14C26_SEL4;R14C26_X06_SEL4;1;R16C26_SEL2;R16C26_W261_SEL2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "display_inst anodo_o"
          }
        },
        "registro_inst.col_shift_reg_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 3883488 ] ,
          "attributes": {
            "ROUTING": "R25C16_F7;;1;R25C16_W13;R25C16_F7_W130;1;R25C15_S27;R25C15_W131_S270;1;R26C15_LSR2;R26C15_S271_LSR2;1"
          }
        },
        "display_inst.anodo_o[3]": {
          "hide_name": 0,
          "bits": [ 3877471 ] ,
          "attributes": {
            "ROUTING": "R15C24_SEL2;R15C24_X06_SEL2;1;R15C24_SEL6;R15C24_X06_SEL6;1;R14C27_C4;R14C27_N202_C4;1;R16C29_E20;R16C29_F0_E200;1;R16C31_E21;R16C31_E202_E210;1;R16C33_E24;R16C33_E212_E240;1;R16C35_E24;R16C35_E242_E240;1;R16C37_E24;R16C37_E242_E240;1;R16C39_E25;R16C39_E242_E250;1;R16C41_E20;R16C41_E252_E200;1;R16C43_E20;R16C43_E202_E200;1;R16C45_E20;R16C45_E202_E200;1;R16C47_S20;R16C47_E202_S200;1;R17C47_D1;R17C47_S201_D1;1;R14C27_C6;R14C27_N202_C6;1;R15C24_SEL0;R15C24_X06_SEL0;1;R15C27_W20;R15C27_N201_W200;1;R15C25_W21;R15C25_W202_W210;1;R15C24_X06;R15C24_W211_X06;1;R15C24_SEL4;R15C24_X06_SEL4;1;R16C29_F0;;1;R16C29_W20;R16C29_F0_W200;1;R16C27_N20;R16C27_W202_N200;1;R14C27_C7;R14C27_N202_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "display_inst anodo_o"
          }
        }
      }
    }
  }
}
