Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_setupLDPC_top -prj setupLDPC.prj --lib ieee_proposed=./ieee_proposed -s setupLDPC 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dougo/LDPC_INIT_DSP3/solution1/sim/verilog/AESL_automem_etaIndexM_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_etaIndexM_V
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dougo/LDPC_INIT_DSP3/solution1/sim/verilog/AESL_automem_etaIndexN_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_etaIndexN_V
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dougo/LDPC_INIT_DSP3/solution1/sim/verilog/AESL_automem_lambdaIndexM_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_lambdaIndexM_V
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dougo/LDPC_INIT_DSP3/solution1/sim/verilog/setupLDPC.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_setupLDPC_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dougo/LDPC_INIT_DSP3/solution1/sim/verilog/setupLDPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setupLDPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dougo/LDPC_INIT_DSP3/solution1/sim/verilog/setupLDPC_load_etaIndexM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setupLDPC_load_etaIndexM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dougo/LDPC_INIT_DSP3/solution1/sim/verilog/setupLDPC_load_etaIndexN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setupLDPC_load_etaIndexN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dougo/LDPC_INIT_DSP3/solution1/sim/verilog/setupLDPC_load_lambdaIndexM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setupLDPC_load_lambdaIndexM
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.setupLDPC_load_etaIndexM
Compiling module xil_defaultlib.setupLDPC_load_lambdaIndexM
Compiling module xil_defaultlib.setupLDPC_load_etaIndexN
Compiling module xil_defaultlib.setupLDPC
Compiling module xil_defaultlib.AESL_automem_etaIndexM_V
Compiling module xil_defaultlib.AESL_automem_etaIndexN_V
Compiling module xil_defaultlib.AESL_automem_lambdaIndexM_V
Compiling module xil_defaultlib.apatb_setupLDPC_top
Built simulation snapshot setupLDPC
