
SAMD51.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000072a0  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000188  20000000  000072a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  00020188  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  00020188  2**0
                  CONTENTS
  4 .bss          00003064  20000190  00007430  00020188  2**4
                  ALLOC
  5 .stack        00010004  200031f4  0000a494  00020188  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020188  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000201b6  2**0
                  CONTENTS, READONLY
  8 .debug_info   0005a965  00000000  00000000  0002020f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000924e  00000000  00000000  0007ab74  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0001a88e  00000000  00000000  00083dc2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001b50  00000000  00000000  0009e650  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000021b8  00000000  00000000  000a01a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001b0b8  00000000  00000000  000a2358  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0002c29b  00000000  00000000  000bd410  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00107cdf  00000000  00000000  000e96ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004938  00000000  00000000  001f138c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	f8 31 01 20 19 12 00 00 15 12 00 00 15 12 00 00     .1. ............
      10:	15 12 00 00 15 12 00 00 15 12 00 00 00 00 00 00     ................
	...
      2c:	b1 36 00 00 15 12 00 00 00 00 00 00 51 37 00 00     .6..........Q7..
      3c:	b5 37 00 00 15 12 00 00 15 12 00 00 15 12 00 00     .7..............
      4c:	15 12 00 00 15 12 00 00 15 12 00 00 15 12 00 00     ................
      5c:	15 12 00 00 15 12 00 00 15 12 00 00 15 12 00 00     ................
      6c:	15 12 00 00 15 12 00 00 15 12 00 00 15 12 00 00     ................
      7c:	15 12 00 00 15 12 00 00 15 12 00 00 15 12 00 00     ................
      8c:	15 12 00 00 15 12 00 00 15 12 00 00 15 12 00 00     ................
      9c:	15 12 00 00 15 12 00 00 15 12 00 00 15 12 00 00     ................
      ac:	15 12 00 00 15 12 00 00 a1 25 00 00 b5 25 00 00     .........%...%..
      bc:	31 23 00 00 3d 23 00 00 49 23 00 00 55 23 00 00     1#..=#..I#..U#..
      cc:	61 23 00 00 15 12 00 00 15 12 00 00 15 12 00 00     a#..............
      dc:	15 12 00 00 15 12 00 00 15 12 00 00 15 12 00 00     ................
      ec:	15 12 00 00 00 00 00 00 b1 26 00 00 15 12 00 00     .........&......
      fc:	15 12 00 00 15 12 00 00 15 12 00 00 15 12 00 00     ................
     10c:	15 12 00 00 15 12 00 00 15 12 00 00 15 12 00 00     ................
     11c:	15 12 00 00 15 12 00 00 15 12 00 00 1d 07 00 00     ................
     12c:	29 07 00 00 35 07 00 00 15 12 00 00 15 12 00 00     )...5...........
     13c:	15 12 00 00 15 12 00 00 15 12 00 00 15 12 00 00     ................
     14c:	15 12 00 00 fd 10 00 00 15 12 00 00 00 00 00 00     ................
	...
     180:	15 12 00 00 15 12 00 00 15 12 00 00 15 12 00 00     ................
     190:	00 00 00 00 51 2c 00 00 15 12 00 00 15 12 00 00     ....Q,..........
     1a0:	15 12 00 00 15 12 00 00 15 12 00 00 15 12 00 00     ................
     1b0:	65 2c 00 00 15 12 00 00 15 12 00 00 15 12 00 00     e,..............
     1c0:	15 12 00 00 79 2c 00 00 15 12 00 00 15 12 00 00     ....y,..........
     1d0:	15 12 00 00 8d 2c 00 00 15 12 00 00 15 12 00 00     .....,..........
     1e0:	a1 2c 00 00 15 12 00 00 15 12 00 00 95 31 00 00     .,...........1..
     1f0:	a9 31 00 00 bd 31 00 00 d1 31 00 00 e5 31 00 00     .1...1...1...1..
     200:	f9 31 00 00 00 00 00 00 00 00 00 00 15 12 00 00     .1..............
     210:	15 12 00 00 15 12 00 00 15 12 00 00 15 12 00 00     ................
     220:	15 12 00 00 15 12 00 00 15 12 00 00 15 12 00 00     ................
     230:	15 12 00 00 15 12 00 00 15 12 00 00 15 12 00 00     ................
     240:	15 12 00 00 15 12 00 00 15 12 00 00 15 12 00 00     ................
     250:	15 12 00 00 15 12 00 00 15 12 00 00 15 12 00 00     ................
     260:	00 00 00 00                                         ....

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	20000190 	.word	0x20000190
     280:	00000000 	.word	0x00000000
     284:	000072a0 	.word	0x000072a0

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	000072a0 	.word	0x000072a0
     2c4:	20000194 	.word	0x20000194
     2c8:	000072a0 	.word	0x000072a0
     2cc:	00000000 	.word	0x00000000

000002d0 <vApplicationStackOverflowHook>:
 *  Author: anilj
 */ 
#include "Apps/Common/Common.h"

void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
     2d0:	b580      	push	{r7, lr}
     2d2:	b09a      	sub	sp, #104	; 0x68
     2d4:	4606      	mov	r6, r0
     2d6:	460f      	mov	r7, r1
	uint8_t dbgBuffer[100];
	memset(dbgBuffer,'\0',100);
     2d8:	2264      	movs	r2, #100	; 0x64
     2da:	2100      	movs	r1, #0
     2dc:	a801      	add	r0, sp, #4
     2de:	4b0d      	ldr	r3, [pc, #52]	; (314 <vApplicationStackOverflowHook+0x44>)
     2e0:	4798      	blx	r3

	DEBUG_PRINT("**********************************************************");
     2e2:	4d0d      	ldr	r5, [pc, #52]	; (318 <vApplicationStackOverflowHook+0x48>)
     2e4:	4628      	mov	r0, r5
     2e6:	4c0d      	ldr	r4, [pc, #52]	; (31c <vApplicationStackOverflowHook+0x4c>)
     2e8:	47a0      	blx	r4
	DEBUG_PRINT("***************STACK OVERFLOW DETECTED********************");
     2ea:	480d      	ldr	r0, [pc, #52]	; (320 <vApplicationStackOverflowHook+0x50>)
     2ec:	47a0      	blx	r4
	DEBUG_PRINT("**********************************************************");
     2ee:	4628      	mov	r0, r5
     2f0:	47a0      	blx	r4
	DEBUG_PRINT("\r\n");
     2f2:	480c      	ldr	r0, [pc, #48]	; (324 <vApplicationStackOverflowHook+0x54>)
     2f4:	47a0      	blx	r4
	sprintf((int8_t*)dbgBuffer," Task Handle - %d ### Task Name - %s",xTask,pcTaskName);
     2f6:	463b      	mov	r3, r7
     2f8:	4632      	mov	r2, r6
     2fa:	490b      	ldr	r1, [pc, #44]	; (328 <vApplicationStackOverflowHook+0x58>)
     2fc:	a801      	add	r0, sp, #4
     2fe:	4c0b      	ldr	r4, [pc, #44]	; (32c <vApplicationStackOverflowHook+0x5c>)
     300:	47a0      	blx	r4
	SerialDebugPrint(dbgBuffer,strlen(dbgBuffer));
     302:	a801      	add	r0, sp, #4
     304:	4b0a      	ldr	r3, [pc, #40]	; (330 <vApplicationStackOverflowHook+0x60>)
     306:	4798      	blx	r3
     308:	b281      	uxth	r1, r0
     30a:	a801      	add	r0, sp, #4
     30c:	4b09      	ldr	r3, [pc, #36]	; (334 <vApplicationStackOverflowHook+0x64>)
     30e:	4798      	blx	r3
     310:	e7fe      	b.n	310 <vApplicationStackOverflowHook+0x40>
     312:	bf00      	nop
     314:	00005541 	.word	0x00005541
     318:	00005e50 	.word	0x00005e50
     31c:	0000106d 	.word	0x0000106d
     320:	00005e8c 	.word	0x00005e8c
     324:	00006b50 	.word	0x00006b50
     328:	00005ec8 	.word	0x00005ec8
     32c:	000056c9 	.word	0x000056c9
     330:	00005721 	.word	0x00005721
     334:	00001029 	.word	0x00001029

00000338 <DispatchTask>:
#include "thirdparty/RTOS/freertos/FreeRTOSV10.0.0/Source/include/queue.h"
#include "Apps/SerialDebug/SerialDebug.h"


void DispatchTask( void *DispatchTaskParam)
{
     338:	b570      	push	{r4, r5, r6, lr}
     33a:	b082      	sub	sp, #8
	TickType_t xLastWakeTime;
	const TickType_t xDelayMs = pdMS_TO_TICKS(10000UL);
	xLastWakeTime = xTaskGetTickCount();
     33c:	4b07      	ldr	r3, [pc, #28]	; (35c <DispatchTask+0x24>)
     33e:	4798      	blx	r3
     340:	9001      	str	r0, [sp, #4]

	while(1)
	{
		DEBUG_PRINT("Running Dispatch Task successfully");
     342:	4e07      	ldr	r6, [pc, #28]	; (360 <DispatchTask+0x28>)
     344:	4d07      	ldr	r5, [pc, #28]	; (364 <DispatchTask+0x2c>)
		kickWatchDog();
     346:	4c08      	ldr	r4, [pc, #32]	; (368 <DispatchTask+0x30>)
		DEBUG_PRINT("Running Dispatch Task successfully");
     348:	4630      	mov	r0, r6
     34a:	47a8      	blx	r5
		kickWatchDog();
     34c:	47a0      	blx	r4
		vTaskDelayUntil( &xLastWakeTime, xDelayMs);
     34e:	f242 7110 	movw	r1, #10000	; 0x2710
     352:	a801      	add	r0, sp, #4
     354:	4b05      	ldr	r3, [pc, #20]	; (36c <DispatchTask+0x34>)
     356:	4798      	blx	r3
     358:	e7f6      	b.n	348 <DispatchTask+0x10>
     35a:	bf00      	nop
     35c:	00004705 	.word	0x00004705
     360:	00005ef0 	.word	0x00005ef0
     364:	0000106d 	.word	0x0000106d
     368:	000011e9 	.word	0x000011e9
     36c:	00004945 	.word	0x00004945

00000370 <getModemCommandData>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void getModemCommandData(AT_CMD_TYPE cmd, MODEM_CMD_DATA* cmdData)
{
     370:	b430      	push	{r4, r5}
	*cmdData = ModemCmdData[cmd];
     372:	eb00 0080 	add.w	r0, r0, r0, lsl #2
     376:	460d      	mov	r5, r1
     378:	4c04      	ldr	r4, [pc, #16]	; (38c <getModemCommandData+0x1c>)
     37a:	eb04 0480 	add.w	r4, r4, r0, lsl #2
     37e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
     380:	c50f      	stmia	r5!, {r0, r1, r2, r3}
     382:	6823      	ldr	r3, [r4, #0]
     384:	602b      	str	r3, [r5, #0]
}
     386:	bc30      	pop	{r4, r5}
     388:	4770      	bx	lr
     38a:	bf00      	nop
     38c:	00005f14 	.word	0x00005f14

00000390 <mdmParser_SetKhttpHeaderString>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmParser_SetKhttpHeaderString(uint8_t* sessionID)
{
     390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	switch (*sessionID)
     392:	7803      	ldrb	r3, [r0, #0]
     394:	3b31      	subs	r3, #49	; 0x31
     396:	2b07      	cmp	r3, #7
     398:	d86d      	bhi.n	476 <mdmParser_SetKhttpHeaderString+0xe6>
     39a:	e8df f003 	tbb	[pc, r3]
     39e:	2d04      	.short	0x2d04
     3a0:	51483f36 	.word	0x51483f36
     3a4:	635a      	.short	0x635a
	{
		case 49:
		{
			kHttpHeaderString[15] = '1';
     3a6:	4b36      	ldr	r3, [pc, #216]	; (480 <mdmParser_SetKhttpHeaderString+0xf0>)
     3a8:	2231      	movs	r2, #49	; 0x31
     3aa:	73da      	strb	r2, [r3, #15]
			kHttpGetString[12] = '1';
     3ac:	f883 2020 	strb.w	r2, [r3, #32]
			DEBUG_PRINT("Session ID - 1");
     3b0:	4834      	ldr	r0, [pc, #208]	; (484 <mdmParser_SetKhttpHeaderString+0xf4>)
     3b2:	4b35      	ldr	r3, [pc, #212]	; (488 <mdmParser_SetKhttpHeaderString+0xf8>)
     3b4:	4798      	blx	r3
			DEBUG_PRINT("Session ID value exceeds the max value");
		}
		break;
	}

	DEBUG_PRINT("KHTTP HEADER String is ");
     3b6:	4835      	ldr	r0, [pc, #212]	; (48c <mdmParser_SetKhttpHeaderString+0xfc>)
     3b8:	4b33      	ldr	r3, [pc, #204]	; (488 <mdmParser_SetKhttpHeaderString+0xf8>)
     3ba:	4798      	blx	r3

	strncpy(kHttpGetCompleteData,kHttpGetString,15);
     3bc:	4c34      	ldr	r4, [pc, #208]	; (490 <mdmParser_SetKhttpHeaderString+0x100>)
     3be:	220f      	movs	r2, #15
     3c0:	4934      	ldr	r1, [pc, #208]	; (494 <mdmParser_SetKhttpHeaderString+0x104>)
     3c2:	4620      	mov	r0, r4
     3c4:	4b34      	ldr	r3, [pc, #208]	; (498 <mdmParser_SetKhttpHeaderString+0x108>)
     3c6:	4798      	blx	r3
	strncat(kHttpGetCompleteData,"\"?i=359998070228764&d=A1Y52XA2Y36&b=36&s=2\"\r",44);
     3c8:	4620      	mov	r0, r4
     3ca:	4b34      	ldr	r3, [pc, #208]	; (49c <mdmParser_SetKhttpHeaderString+0x10c>)
     3cc:	4798      	blx	r3
     3ce:	4d34      	ldr	r5, [pc, #208]	; (4a0 <mdmParser_SetKhttpHeaderString+0x110>)
     3d0:	4404      	add	r4, r0
     3d2:	f105 0720 	add.w	r7, r5, #32
     3d6:	462e      	mov	r6, r5
     3d8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
     3da:	6020      	str	r0, [r4, #0]
     3dc:	6061      	str	r1, [r4, #4]
     3de:	60a2      	str	r2, [r4, #8]
     3e0:	60e3      	str	r3, [r4, #12]
     3e2:	4635      	mov	r5, r6
     3e4:	3410      	adds	r4, #16
     3e6:	42be      	cmp	r6, r7
     3e8:	d1f5      	bne.n	3d6 <mdmParser_SetKhttpHeaderString+0x46>
     3ea:	cd07      	ldmia	r5!, {r0, r1, r2}
     3ec:	6020      	str	r0, [r4, #0]
     3ee:	6061      	str	r1, [r4, #4]
     3f0:	60a2      	str	r2, [r4, #8]
     3f2:	782b      	ldrb	r3, [r5, #0]
     3f4:	7323      	strb	r3, [r4, #12]
     3f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			kHttpHeaderString[15] = '2';
     3f8:	4b21      	ldr	r3, [pc, #132]	; (480 <mdmParser_SetKhttpHeaderString+0xf0>)
     3fa:	2232      	movs	r2, #50	; 0x32
     3fc:	73da      	strb	r2, [r3, #15]
			kHttpGetString[12] = '2';
     3fe:	f883 2020 	strb.w	r2, [r3, #32]
			DEBUG_PRINT("Session ID - 2");
     402:	4828      	ldr	r0, [pc, #160]	; (4a4 <mdmParser_SetKhttpHeaderString+0x114>)
     404:	4b20      	ldr	r3, [pc, #128]	; (488 <mdmParser_SetKhttpHeaderString+0xf8>)
     406:	4798      	blx	r3
		break;
     408:	e7d5      	b.n	3b6 <mdmParser_SetKhttpHeaderString+0x26>
			kHttpHeaderString[15] = '3';
     40a:	4b1d      	ldr	r3, [pc, #116]	; (480 <mdmParser_SetKhttpHeaderString+0xf0>)
     40c:	2233      	movs	r2, #51	; 0x33
     40e:	73da      	strb	r2, [r3, #15]
			kHttpGetString[12] = '3';
     410:	f883 2020 	strb.w	r2, [r3, #32]
			DEBUG_PRINT("Session ID - 3");
     414:	4824      	ldr	r0, [pc, #144]	; (4a8 <mdmParser_SetKhttpHeaderString+0x118>)
     416:	4b1c      	ldr	r3, [pc, #112]	; (488 <mdmParser_SetKhttpHeaderString+0xf8>)
     418:	4798      	blx	r3
		break;
     41a:	e7cc      	b.n	3b6 <mdmParser_SetKhttpHeaderString+0x26>
			kHttpHeaderString[15] = '4';
     41c:	4b18      	ldr	r3, [pc, #96]	; (480 <mdmParser_SetKhttpHeaderString+0xf0>)
     41e:	2234      	movs	r2, #52	; 0x34
     420:	73da      	strb	r2, [r3, #15]
			kHttpGetString[12] = '4';
     422:	f883 2020 	strb.w	r2, [r3, #32]
			DEBUG_PRINT("Session ID - 4");
     426:	4821      	ldr	r0, [pc, #132]	; (4ac <mdmParser_SetKhttpHeaderString+0x11c>)
     428:	4b17      	ldr	r3, [pc, #92]	; (488 <mdmParser_SetKhttpHeaderString+0xf8>)
     42a:	4798      	blx	r3
		break;
     42c:	e7c3      	b.n	3b6 <mdmParser_SetKhttpHeaderString+0x26>
			kHttpHeaderString[15] = '5';
     42e:	4b14      	ldr	r3, [pc, #80]	; (480 <mdmParser_SetKhttpHeaderString+0xf0>)
     430:	2235      	movs	r2, #53	; 0x35
     432:	73da      	strb	r2, [r3, #15]
			kHttpGetString[12] = '5';
     434:	f883 2020 	strb.w	r2, [r3, #32]
			DEBUG_PRINT("Session ID - 5");
     438:	481d      	ldr	r0, [pc, #116]	; (4b0 <mdmParser_SetKhttpHeaderString+0x120>)
     43a:	4b13      	ldr	r3, [pc, #76]	; (488 <mdmParser_SetKhttpHeaderString+0xf8>)
     43c:	4798      	blx	r3
		break;
     43e:	e7ba      	b.n	3b6 <mdmParser_SetKhttpHeaderString+0x26>
			kHttpHeaderString[15] = '6';
     440:	4b0f      	ldr	r3, [pc, #60]	; (480 <mdmParser_SetKhttpHeaderString+0xf0>)
     442:	2236      	movs	r2, #54	; 0x36
     444:	73da      	strb	r2, [r3, #15]
			kHttpGetString[12] = '6';
     446:	f883 2020 	strb.w	r2, [r3, #32]
			DEBUG_PRINT("Session ID - 6");
     44a:	481a      	ldr	r0, [pc, #104]	; (4b4 <mdmParser_SetKhttpHeaderString+0x124>)
     44c:	4b0e      	ldr	r3, [pc, #56]	; (488 <mdmParser_SetKhttpHeaderString+0xf8>)
     44e:	4798      	blx	r3
		break;
     450:	e7b1      	b.n	3b6 <mdmParser_SetKhttpHeaderString+0x26>
			kHttpHeaderString[15] = '7';
     452:	4b0b      	ldr	r3, [pc, #44]	; (480 <mdmParser_SetKhttpHeaderString+0xf0>)
     454:	2237      	movs	r2, #55	; 0x37
     456:	73da      	strb	r2, [r3, #15]
			kHttpGetString[12] = '7';
     458:	f883 2020 	strb.w	r2, [r3, #32]
			DEBUG_PRINT("Session ID - 7");
     45c:	4816      	ldr	r0, [pc, #88]	; (4b8 <mdmParser_SetKhttpHeaderString+0x128>)
     45e:	4b0a      	ldr	r3, [pc, #40]	; (488 <mdmParser_SetKhttpHeaderString+0xf8>)
     460:	4798      	blx	r3
		break;
     462:	e7a8      	b.n	3b6 <mdmParser_SetKhttpHeaderString+0x26>
			kHttpHeaderString[15] = '8';
     464:	4b06      	ldr	r3, [pc, #24]	; (480 <mdmParser_SetKhttpHeaderString+0xf0>)
     466:	2238      	movs	r2, #56	; 0x38
     468:	73da      	strb	r2, [r3, #15]
			kHttpGetString[12] = '8';
     46a:	f883 2020 	strb.w	r2, [r3, #32]
			DEBUG_PRINT("Session ID - 8");
     46e:	4813      	ldr	r0, [pc, #76]	; (4bc <mdmParser_SetKhttpHeaderString+0x12c>)
     470:	4b05      	ldr	r3, [pc, #20]	; (488 <mdmParser_SetKhttpHeaderString+0xf8>)
     472:	4798      	blx	r3
		break;
     474:	e79f      	b.n	3b6 <mdmParser_SetKhttpHeaderString+0x26>
			DEBUG_PRINT("Session ID value exceeds the max value");
     476:	4812      	ldr	r0, [pc, #72]	; (4c0 <mdmParser_SetKhttpHeaderString+0x130>)
     478:	4b03      	ldr	r3, [pc, #12]	; (488 <mdmParser_SetKhttpHeaderString+0xf8>)
     47a:	4798      	blx	r3
		break;
     47c:	e79b      	b.n	3b6 <mdmParser_SetKhttpHeaderString+0x26>
     47e:	bf00      	nop
     480:	20000000 	.word	0x20000000
     484:	000063c4 	.word	0x000063c4
     488:	0000106d 	.word	0x0000106d
     48c:	0000646c 	.word	0x0000646c
     490:	200001ac 	.word	0x200001ac
     494:	20000014 	.word	0x20000014
     498:	00005755 	.word	0x00005755
     49c:	00005721 	.word	0x00005721
     4a0:	00006484 	.word	0x00006484
     4a4:	000063d4 	.word	0x000063d4
     4a8:	000063e4 	.word	0x000063e4
     4ac:	000063f4 	.word	0x000063f4
     4b0:	00006404 	.word	0x00006404
     4b4:	00006414 	.word	0x00006414
     4b8:	00006424 	.word	0x00006424
     4bc:	00006434 	.word	0x00006434
     4c0:	00006444 	.word	0x00006444

000004c4 <mdmParser_SendCommandToModem>:
**
** Description:        Transmits Data to Modem
**
**===========================================================================*/
void mdmParser_SendCommandToModem(AT_CMD_TYPE atCmd)
{
     4c4:	b510      	push	{r4, lr}
     4c6:	b086      	sub	sp, #24
     4c8:	4604      	mov	r4, r0
	MODEM_CMD_DATA ModemCmdData;
	getModemCommandData(atCmd, &ModemCmdData);
     4ca:	a901      	add	r1, sp, #4
     4cc:	4b0d      	ldr	r3, [pc, #52]	; (504 <mdmParser_SendCommandToModem+0x40>)
     4ce:	4798      	blx	r3

	if(atCmd == CMD_AT_KHTTP_GET)
     4d0:	2c18      	cmp	r4, #24
     4d2:	d011      	beq.n	4f8 <mdmParser_SendCommandToModem+0x34>
	{
		SerialDebugPrint("\r\n",2);
	}
	mdmCtrlr_FlushRxBuffer();
     4d4:	4b0c      	ldr	r3, [pc, #48]	; (508 <mdmParser_SendCommandToModem+0x44>)
     4d6:	4798      	blx	r3
	mdmCtrlr_SendDataToModem(ModemCmdData.AtString,ModemCmdData.CmdLength);
     4d8:	f89d 100c 	ldrb.w	r1, [sp, #12]
     4dc:	9802      	ldr	r0, [sp, #8]
     4de:	4b0b      	ldr	r3, [pc, #44]	; (50c <mdmParser_SendCommandToModem+0x48>)
     4e0:	4798      	blx	r3
	lastSendATCommand = atCmd;
     4e2:	4b0b      	ldr	r3, [pc, #44]	; (510 <mdmParser_SendCommandToModem+0x4c>)
     4e4:	701c      	strb	r4, [r3, #0]
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmParser_SetLastCmdProcessed(bool status)
{
	isPrevCmdRespProcessed = status;
     4e6:	2200      	movs	r2, #0
     4e8:	4b0a      	ldr	r3, [pc, #40]	; (514 <mdmParser_SendCommandToModem+0x50>)
     4ea:	701a      	strb	r2, [r3, #0]
	delay_ms(1000);
     4ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     4f0:	4b09      	ldr	r3, [pc, #36]	; (518 <mdmParser_SendCommandToModem+0x54>)
     4f2:	4798      	blx	r3
}
     4f4:	b006      	add	sp, #24
     4f6:	bd10      	pop	{r4, pc}
		SerialDebugPrint("\r\n",2);
     4f8:	2102      	movs	r1, #2
     4fa:	4808      	ldr	r0, [pc, #32]	; (51c <mdmParser_SendCommandToModem+0x58>)
     4fc:	4b08      	ldr	r3, [pc, #32]	; (520 <mdmParser_SendCommandToModem+0x5c>)
     4fe:	4798      	blx	r3
     500:	e7e8      	b.n	4d4 <mdmParser_SendCommandToModem+0x10>
     502:	bf00      	nop
     504:	00000371 	.word	0x00000371
     508:	00000851 	.word	0x00000851
     50c:	000007d5 	.word	0x000007d5
     510:	200001e8 	.word	0x200001e8
     514:	20000023 	.word	0x20000023
     518:	00001b55 	.word	0x00001b55
     51c:	00006b50 	.word	0x00006b50
     520:	00001029 	.word	0x00001029

00000524 <mdmParser_solicitedCmdParser>:
{
     524:	b570      	push	{r4, r5, r6, lr}
     526:	f5ad 7d34 	sub.w	sp, sp, #720	; 0x2d0
     52a:	460c      	mov	r4, r1
	getModemCommandData(cmd, &cmdData);
     52c:	4669      	mov	r1, sp
     52e:	4b16      	ldr	r3, [pc, #88]	; (588 <mdmParser_solicitedCmdParser+0x64>)
     530:	4798      	blx	r3
	uint8_t dataStartIndex = (cmdData.CmdLength + 2);
     532:	f89d 6008 	ldrb.w	r6, [sp, #8]
	readStatus = mdmCtrlr_ReadResponseFromModem(dataBuffer,cmdData.ResponseLength);
     536:	f8bd 1010 	ldrh.w	r1, [sp, #16]
     53a:	a805      	add	r0, sp, #20
     53c:	4b13      	ldr	r3, [pc, #76]	; (58c <mdmParser_solicitedCmdParser+0x68>)
     53e:	4798      	blx	r3
	if(readStatus != false)
     540:	4605      	mov	r5, r0
     542:	b1b8      	cbz	r0, 574 <mdmParser_solicitedCmdParser+0x50>
		if(VERIFIED_EQUAL == strncmp(cmdData.AtString, dataBuffer, cmdData.CmdLength))
     544:	f89d 2008 	ldrb.w	r2, [sp, #8]
     548:	a905      	add	r1, sp, #20
     54a:	9801      	ldr	r0, [sp, #4]
     54c:	4b10      	ldr	r3, [pc, #64]	; (590 <mdmParser_solicitedCmdParser+0x6c>)
     54e:	4798      	blx	r3
     550:	b9c0      	cbnz	r0, 584 <mdmParser_solicitedCmdParser+0x60>
			while(parseCnt < cmdData.validDataCnt)
     552:	f8bd 000a 	ldrh.w	r0, [sp, #10]
     556:	b198      	cbz	r0, 580 <mdmParser_solicitedCmdParser+0x5c>
     558:	2300      	movs	r3, #0
	uint8_t dataStartIndex = (cmdData.CmdLength + 2);
     55a:	1cb1      	adds	r1, r6, #2
				response[parseCnt] = dataBuffer[dataStartIndex + parseCnt];
     55c:	b2c9      	uxtb	r1, r1
     55e:	aa05      	add	r2, sp, #20
     560:	441a      	add	r2, r3
     562:	5c52      	ldrb	r2, [r2, r1]
     564:	54e2      	strb	r2, [r4, r3]
				parseCnt++;
     566:	3301      	adds	r3, #1
     568:	b2db      	uxtb	r3, r3
			while(parseCnt < cmdData.validDataCnt)
     56a:	b29a      	uxth	r2, r3
     56c:	4282      	cmp	r2, r0
     56e:	d3f6      	bcc.n	55e <mdmParser_solicitedCmdParser+0x3a>
			response[parseCnt] = '\0';
     570:	2200      	movs	r2, #0
     572:	54e2      	strb	r2, [r4, r3]
	mdmCtrlr_FlushRxBuffer();
     574:	4b07      	ldr	r3, [pc, #28]	; (594 <mdmParser_solicitedCmdParser+0x70>)
     576:	4798      	blx	r3
}
     578:	4628      	mov	r0, r5
     57a:	f50d 7d34 	add.w	sp, sp, #720	; 0x2d0
     57e:	bd70      	pop	{r4, r5, r6, pc}
			while(parseCnt < cmdData.validDataCnt)
     580:	2300      	movs	r3, #0
     582:	e7f5      	b.n	570 <mdmParser_solicitedCmdParser+0x4c>
			parseStatus = false;
     584:	2500      	movs	r5, #0
     586:	e7f5      	b.n	574 <mdmParser_solicitedCmdParser+0x50>
     588:	00000371 	.word	0x00000371
     58c:	000007fd 	.word	0x000007fd
     590:	00005731 	.word	0x00005731
     594:	00000851 	.word	0x00000851

00000598 <mdmParser_ProcessModemResponse>:
{
     598:	b570      	push	{r4, r5, r6, lr}
     59a:	b086      	sub	sp, #24
	getModemCommandData(lastSendATCommand, &cmdData);
     59c:	4c27      	ldr	r4, [pc, #156]	; (63c <mdmParser_ProcessModemResponse+0xa4>)
     59e:	a901      	add	r1, sp, #4
     5a0:	7820      	ldrb	r0, [r4, #0]
     5a2:	4b27      	ldr	r3, [pc, #156]	; (640 <mdmParser_ProcessModemResponse+0xa8>)
     5a4:	4798      	blx	r3
	if(lastSendATCommand != CMD_AT_MAX)
     5a6:	7820      	ldrb	r0, [r4, #0]
     5a8:	2800      	cmp	r0, #0
     5aa:	d043      	beq.n	634 <mdmParser_ProcessModemResponse+0x9c>
		if(false != mdmParser_solicitedCmdParser(lastSendATCommand,responseDataBuffer))
     5ac:	1d21      	adds	r1, r4, #4
     5ae:	4b25      	ldr	r3, [pc, #148]	; (644 <mdmParser_ProcessModemResponse+0xac>)
     5b0:	4798      	blx	r3
     5b2:	b190      	cbz	r0, 5da <mdmParser_ProcessModemResponse+0x42>
			if(lastSendATCommand == cmdData.AtCmd)
     5b4:	f89d 2004 	ldrb.w	r2, [sp, #4]
     5b8:	7823      	ldrb	r3, [r4, #0]
     5ba:	429a      	cmp	r2, r3
     5bc:	d004      	beq.n	5c8 <mdmParser_ProcessModemResponse+0x30>
		lastSendATCommand = CMD_AT_MAX;
     5be:	2200      	movs	r2, #0
     5c0:	4b1e      	ldr	r3, [pc, #120]	; (63c <mdmParser_ProcessModemResponse+0xa4>)
     5c2:	701a      	strb	r2, [r3, #0]
}
     5c4:	b006      	add	sp, #24
     5c6:	bd70      	pop	{r4, r5, r6, pc}
				cmdData.respHandler(responseDataBuffer,cmdData.validDataCnt);
     5c8:	f89d 100e 	ldrb.w	r1, [sp, #14]
     5cc:	1d20      	adds	r0, r4, #4
     5ce:	9b04      	ldr	r3, [sp, #16]
     5d0:	4798      	blx	r3
	isPrevCmdRespProcessed = status;
     5d2:	2201      	movs	r2, #1
     5d4:	4b1c      	ldr	r3, [pc, #112]	; (648 <mdmParser_ProcessModemResponse+0xb0>)
     5d6:	701a      	strb	r2, [r3, #0]
     5d8:	e7f1      	b.n	5be <mdmParser_ProcessModemResponse+0x26>
			DEBUG_PRINT("Expected modem response is not received");
     5da:	481c      	ldr	r0, [pc, #112]	; (64c <mdmParser_ProcessModemResponse+0xb4>)
     5dc:	4b1c      	ldr	r3, [pc, #112]	; (650 <mdmParser_ProcessModemResponse+0xb8>)
     5de:	4798      	blx	r3
			if (lastSendATCommand == CMD_AT_KHTTP_GET)
     5e0:	4b16      	ldr	r3, [pc, #88]	; (63c <mdmParser_ProcessModemResponse+0xa4>)
     5e2:	781b      	ldrb	r3, [r3, #0]
     5e4:	2b18      	cmp	r3, #24
     5e6:	d1ea      	bne.n	5be <mdmParser_ProcessModemResponse+0x26>
				DEBUG_PRINT("No Response from Web Sever....Posting data to sever is failed");
     5e8:	481a      	ldr	r0, [pc, #104]	; (654 <mdmParser_ProcessModemResponse+0xbc>)
     5ea:	4c19      	ldr	r4, [pc, #100]	; (650 <mdmParser_ProcessModemResponse+0xb8>)
     5ec:	47a0      	blx	r4
				DEBUG_PRINT("Performing the Error Recovery Procedures..");
     5ee:	481a      	ldr	r0, [pc, #104]	; (658 <mdmParser_ProcessModemResponse+0xc0>)
     5f0:	47a0      	blx	r4
	mdmParser_SendCommandToModem(CMD_AT_KHTTP_CLOSE_1);
     5f2:	200a      	movs	r0, #10
     5f4:	4e19      	ldr	r6, [pc, #100]	; (65c <mdmParser_ProcessModemResponse+0xc4>)
     5f6:	47b0      	blx	r6
	delay_ms(1000);
     5f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     5fc:	4d18      	ldr	r5, [pc, #96]	; (660 <mdmParser_ProcessModemResponse+0xc8>)
     5fe:	47a8      	blx	r5
	mdmParser_ProcessModemResponse();
     600:	f7ff ffca 	bl	598 <mdmParser_ProcessModemResponse>
	mdmParser_SendCommandToModem(CMD_AT_KCNX_DOWN);
     604:	201a      	movs	r0, #26
     606:	47b0      	blx	r6
	delay_ms(1000);
     608:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     60c:	47a8      	blx	r5
	mdmParser_ProcessModemResponse();
     60e:	f7ff ffc3 	bl	598 <mdmParser_ProcessModemResponse>
	mdmParser_SendCommandToModem(CMD_AT_CGATT);
     612:	201b      	movs	r0, #27
     614:	47b0      	blx	r6
	delay_ms(1000);
     616:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     61a:	47a8      	blx	r5
	mdmParser_ProcessModemResponse();
     61c:	f7ff ffbc 	bl	598 <mdmParser_ProcessModemResponse>
	delay_ms(3000);
     620:	f640 30b8 	movw	r0, #3000	; 0xbb8
     624:	47a8      	blx	r5
	mdmParam_InitiateConnection();
     626:	4b0f      	ldr	r3, [pc, #60]	; (664 <mdmParser_ProcessModemResponse+0xcc>)
     628:	4798      	blx	r3
	DEBUG_PRINT("Closed and Reopened the session......");
     62a:	480f      	ldr	r0, [pc, #60]	; (668 <mdmParser_ProcessModemResponse+0xd0>)
     62c:	47a0      	blx	r4
	DEBUG_PRINT("Auto recovery completed......");
     62e:	480f      	ldr	r0, [pc, #60]	; (66c <mdmParser_ProcessModemResponse+0xd4>)
     630:	47a0      	blx	r4
     632:	e7c4      	b.n	5be <mdmParser_ProcessModemResponse+0x26>
		DEBUG_PRINT("Error : Process response failed - Last Command Invalid");
     634:	480e      	ldr	r0, [pc, #56]	; (670 <mdmParser_ProcessModemResponse+0xd8>)
     636:	4b06      	ldr	r3, [pc, #24]	; (650 <mdmParser_ProcessModemResponse+0xb8>)
     638:	4798      	blx	r3
}
     63a:	e7c3      	b.n	5c4 <mdmParser_ProcessModemResponse+0x2c>
     63c:	200001e8 	.word	0x200001e8
     640:	00000371 	.word	0x00000371
     644:	00000525 	.word	0x00000525
     648:	20000023 	.word	0x20000023
     64c:	00006690 	.word	0x00006690
     650:	0000106d 	.word	0x0000106d
     654:	000066b8 	.word	0x000066b8
     658:	000066f8 	.word	0x000066f8
     65c:	000004c5 	.word	0x000004c5
     660:	00001b55 	.word	0x00001b55
     664:	00000949 	.word	0x00000949
     668:	00006724 	.word	0x00006724
     66c:	0000674c 	.word	0x0000674c
     670:	0000676c 	.word	0x0000676c

00000674 <mdmParser_SetLastCmdProcessed>:
	isPrevCmdRespProcessed = status;
     674:	4b01      	ldr	r3, [pc, #4]	; (67c <mdmParser_SetLastCmdProcessed+0x8>)
     676:	7018      	strb	r0, [r3, #0]
     678:	4770      	bx	lr
     67a:	bf00      	nop
     67c:	20000023 	.word	0x20000023

00000680 <mdmParser_SetLastSentAtCommand>:
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmParser_SetLastSentAtCommand(AT_CMD_TYPE cmd)
{
	lastSendATCommand = cmd;
     680:	4b01      	ldr	r3, [pc, #4]	; (688 <mdmParser_SetLastSentAtCommand+0x8>)
     682:	7018      	strb	r0, [r3, #0]
     684:	4770      	bx	lr
     686:	bf00      	nop
     688:	200001e8 	.word	0x200001e8

0000068c <mdmParser_GetLastSentAtCommand>:
**
**===========================================================================*/
AT_CMD_TYPE mdmParser_GetLastSentAtCommand(void)
{
	return lastSendATCommand;
}
     68c:	4b01      	ldr	r3, [pc, #4]	; (694 <mdmParser_GetLastSentAtCommand+0x8>)
     68e:	7818      	ldrb	r0, [r3, #0]
     690:	4770      	bx	lr
     692:	bf00      	nop
     694:	200001e8 	.word	0x200001e8

00000698 <mdmCtrlr_DataCommInit>:
**
** Description:        Initializes the SERCOM3 UART Module for Modem Data.
**
**===========================================================================*/
void mdmCtrlr_DataCommInit(void)
{
     698:	b510      	push	{r4, lr}
	uint32_t initStatus;
	initStatus = _usart_async_init(&MODEM_SERCOM3_UART,SERCOM3);
     69a:	4912      	ldr	r1, [pc, #72]	; (6e4 <mdmCtrlr_DataCommInit+0x4c>)
     69c:	4812      	ldr	r0, [pc, #72]	; (6e8 <mdmCtrlr_DataCommInit+0x50>)
     69e:	4b13      	ldr	r3, [pc, #76]	; (6ec <mdmCtrlr_DataCommInit+0x54>)
     6a0:	4798      	blx	r3
	
	if(initStatus == ERR_NONE)
     6a2:	b118      	cbz	r0, 6ac <mdmCtrlr_DataCommInit+0x14>
		ConsoleDebugPrint("SERCOM3 PRIORITY", prior);
		
	}
	else
	{
		DEBUG_PRINT("Failed to initialize the MODEM DATA UART");
     6a4:	4812      	ldr	r0, [pc, #72]	; (6f0 <mdmCtrlr_DataCommInit+0x58>)
     6a6:	4b13      	ldr	r3, [pc, #76]	; (6f4 <mdmCtrlr_DataCommInit+0x5c>)
     6a8:	4798      	blx	r3
     6aa:	bd10      	pop	{r4, pc}
		initStatus = ringbuffer_init(&RxRingBuffer, ModemRxDatabuffer, SIZE_MODEM_RX_DATA_BUF);
     6ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
     6b0:	4911      	ldr	r1, [pc, #68]	; (6f8 <mdmCtrlr_DataCommInit+0x60>)
     6b2:	4812      	ldr	r0, [pc, #72]	; (6fc <mdmCtrlr_DataCommInit+0x64>)
     6b4:	4b12      	ldr	r3, [pc, #72]	; (700 <mdmCtrlr_DataCommInit+0x68>)
     6b6:	4798      	blx	r3
	if(initStatus == ERR_NONE)
     6b8:	2800      	cmp	r0, #0
     6ba:	d1f3      	bne.n	6a4 <mdmCtrlr_DataCommInit+0xc>
		_usart_async_set_irq_state(&MODEM_SERCOM3_UART,USART_ASYNC_RX_DONE,true);
     6bc:	4c0a      	ldr	r4, [pc, #40]	; (6e8 <mdmCtrlr_DataCommInit+0x50>)
     6be:	2201      	movs	r2, #1
     6c0:	4611      	mov	r1, r2
     6c2:	4620      	mov	r0, r4
     6c4:	4b0f      	ldr	r3, [pc, #60]	; (704 <mdmCtrlr_DataCommInit+0x6c>)
     6c6:	4798      	blx	r3
		_usart_async_enable(&MODEM_SERCOM3_UART);
     6c8:	4620      	mov	r0, r4
     6ca:	4b0f      	ldr	r3, [pc, #60]	; (708 <mdmCtrlr_DataCommInit+0x70>)
     6cc:	4798      	blx	r3
		DEBUG_PRINT("MODEM DATA UART (SERCOM3) initialized");
     6ce:	480f      	ldr	r0, [pc, #60]	; (70c <mdmCtrlr_DataCommInit+0x74>)
     6d0:	4b08      	ldr	r3, [pc, #32]	; (6f4 <mdmCtrlr_DataCommInit+0x5c>)
     6d2:	4798      	blx	r3
__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{

  if ((int32_t)(IRQn) >= 0)
  {
    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
     6d4:	4b0e      	ldr	r3, [pc, #56]	; (710 <mdmCtrlr_DataCommInit+0x78>)
     6d6:	f893 133c 	ldrb.w	r1, [r3, #828]	; 0x33c
		ConsoleDebugPrint("SERCOM3 PRIORITY", prior);
     6da:	0949      	lsrs	r1, r1, #5
     6dc:	480d      	ldr	r0, [pc, #52]	; (714 <mdmCtrlr_DataCommInit+0x7c>)
     6de:	4b0e      	ldr	r3, [pc, #56]	; (718 <mdmCtrlr_DataCommInit+0x80>)
     6e0:	4798      	blx	r3
     6e2:	bd10      	pop	{r4, pc}
     6e4:	41014000 	.word	0x41014000
     6e8:	20000024 	.word	0x20000024
     6ec:	0000282d 	.word	0x0000282d
     6f0:	000067e0 	.word	0x000067e0
     6f4:	0000106d 	.word	0x0000106d
     6f8:	20002814 	.word	0x20002814
     6fc:	20003014 	.word	0x20003014
     700:	00001e15 	.word	0x00001e15
     704:	000028d9 	.word	0x000028d9
     708:	000028a1 	.word	0x000028a1
     70c:	000067a4 	.word	0x000067a4
     710:	e000e100 	.word	0xe000e100
     714:	000067cc 	.word	0x000067cc
     718:	000010b5 	.word	0x000010b5

0000071c <SERCOM3_0_Handler>:
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
}

static inline void hri_sercomusart_clear_interrupt_DRE_bit(const void *const hw)
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_DRE;
     71c:	2201      	movs	r2, #1
     71e:	4b01      	ldr	r3, [pc, #4]	; (724 <SERCOM3_0_Handler+0x8>)
     720:	761a      	strb	r2, [r3, #24]
     722:	4770      	bx	lr
     724:	41014000 	.word	0x41014000

00000728 <SERCOM3_1_Handler>:
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
}

static inline void hri_sercomusart_clear_interrupt_TXC_bit(const void *const hw)
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;
     728:	2202      	movs	r2, #2
     72a:	4b01      	ldr	r3, [pc, #4]	; (730 <SERCOM3_1_Handler+0x8>)
     72c:	761a      	strb	r2, [r3, #24]
     72e:	4770      	bx	lr
     730:	41014000 	.word	0x41014000

00000734 <SERCOM3_2_Handler>:
** Description:        RXC : Receive Complete Interrupt
**
**===========================================================================*/

void SERCOM3_2_Handler( void )
{
     734:	b530      	push	{r4, r5, lr}
     736:	b089      	sub	sp, #36	; 0x24
	BaseType_t xHigherPriorityTaskWoken;
	uint32_t ulValue;
	MODEM_CMD_DATA cmdData;
	AT_CMD_TYPE lastCmd;
	
	while (!_usart_async_is_byte_received(&MODEM_SERCOM3_UART));
     738:	4d1a      	ldr	r5, [pc, #104]	; (7a4 <SERCOM3_2_Handler+0x70>)
     73a:	4c1b      	ldr	r4, [pc, #108]	; (7a8 <SERCOM3_2_Handler+0x74>)
     73c:	4628      	mov	r0, r5
     73e:	47a0      	blx	r4
     740:	2800      	cmp	r0, #0
     742:	d0fb      	beq.n	73c <SERCOM3_2_Handler+0x8>
	rcvdChar[0] = _usart_async_read_byte(&MODEM_SERCOM3_UART);
     744:	4817      	ldr	r0, [pc, #92]	; (7a4 <SERCOM3_2_Handler+0x70>)
     746:	4b19      	ldr	r3, [pc, #100]	; (7ac <SERCOM3_2_Handler+0x78>)
     748:	4798      	blx	r3
	rcvdChar[1] = '\0';
	sprintf((char*)rxPrint,"%s",rcvdChar);
	SerialDebugPrint(rxPrint,sizeof(rxPrint));
#endif
	
	ringbuffer_put(&RxRingBuffer, rcvdChar[0]);
     74a:	4601      	mov	r1, r0
     74c:	4818      	ldr	r0, [pc, #96]	; (7b0 <SERCOM3_2_Handler+0x7c>)
     74e:	4b19      	ldr	r3, [pc, #100]	; (7b4 <SERCOM3_2_Handler+0x80>)
     750:	4798      	blx	r3
	lastCmd = mdmParser_GetLastSentAtCommand();
     752:	4b19      	ldr	r3, [pc, #100]	; (7b8 <SERCOM3_2_Handler+0x84>)
     754:	4798      	blx	r3
     756:	4604      	mov	r4, r0

	if(lastCmd != CMD_AT_MAX)
     758:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
     75c:	d101      	bne.n	762 <SERCOM3_2_Handler+0x2e>

			mdmParser_SetLastSentAtCommand(CMD_AT_MAX);
		}
	}

}
     75e:	b009      	add	sp, #36	; 0x24
     760:	bd30      	pop	{r4, r5, pc}
		getModemCommandData(lastCmd, &cmdData);
     762:	a902      	add	r1, sp, #8
     764:	4b15      	ldr	r3, [pc, #84]	; (7bc <SERCOM3_2_Handler+0x88>)
     766:	4798      	blx	r3
		if(ringbuffer_num(&RxRingBuffer) >= cmdData.ResponseLength)
     768:	4811      	ldr	r0, [pc, #68]	; (7b0 <SERCOM3_2_Handler+0x7c>)
     76a:	4b15      	ldr	r3, [pc, #84]	; (7c0 <SERCOM3_2_Handler+0x8c>)
     76c:	4798      	blx	r3
     76e:	f8bd 3018 	ldrh.w	r3, [sp, #24]
     772:	4298      	cmp	r0, r3
     774:	d3f3      	bcc.n	75e <SERCOM3_2_Handler+0x2a>
		    xTaskNotifyFromISR( xModemRxTaskHandle, lastCmd, eSetValueWithOverwrite, &xHigherPriorityTaskWoken );
     776:	4b13      	ldr	r3, [pc, #76]	; (7c4 <SERCOM3_2_Handler+0x90>)
     778:	6818      	ldr	r0, [r3, #0]
     77a:	ab07      	add	r3, sp, #28
     77c:	9300      	str	r3, [sp, #0]
     77e:	2300      	movs	r3, #0
     780:	2203      	movs	r2, #3
     782:	b2e1      	uxtb	r1, r4
     784:	4c10      	ldr	r4, [pc, #64]	; (7c8 <SERCOM3_2_Handler+0x94>)
     786:	47a0      	blx	r4
			portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
     788:	9b07      	ldr	r3, [sp, #28]
     78a:	b13b      	cbz	r3, 79c <SERCOM3_2_Handler+0x68>
     78c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
     790:	4b0e      	ldr	r3, [pc, #56]	; (7cc <SERCOM3_2_Handler+0x98>)
     792:	601a      	str	r2, [r3, #0]
     794:	f3bf 8f4f 	dsb	sy
     798:	f3bf 8f6f 	isb	sy
			mdmParser_SetLastSentAtCommand(CMD_AT_MAX);
     79c:	2000      	movs	r0, #0
     79e:	4b0c      	ldr	r3, [pc, #48]	; (7d0 <SERCOM3_2_Handler+0x9c>)
     7a0:	4798      	blx	r3
}
     7a2:	e7dc      	b.n	75e <SERCOM3_2_Handler+0x2a>
     7a4:	20000024 	.word	0x20000024
     7a8:	000028cd 	.word	0x000028cd
     7ac:	000028bb 	.word	0x000028bb
     7b0:	20003014 	.word	0x20003014
     7b4:	00001ea9 	.word	0x00001ea9
     7b8:	0000068d 	.word	0x0000068d
     7bc:	00000371 	.word	0x00000371
     7c0:	00001ee9 	.word	0x00001ee9
     7c4:	200027f8 	.word	0x200027f8
     7c8:	00004fa5 	.word	0x00004fa5
     7cc:	e000ed04 	.word	0xe000ed04
     7d0:	00000681 	.word	0x00000681

000007d4 <mdmCtrlr_SendDataToModem>:
**
** Description:        Transmits Data to Modem
**
**===========================================================================*/
uint32_t mdmCtrlr_SendDataToModem(const uint8_t *const TxData,const uint16_t length)
{
     7d4:	b570      	push	{r4, r5, r6, lr}
     7d6:	4605      	mov	r5, r0
     7d8:	460e      	mov	r6, r1
	_usart_async_enable(&MODEM_SERCOM3_UART);
     7da:	4c05      	ldr	r4, [pc, #20]	; (7f0 <mdmCtrlr_SendDataToModem+0x1c>)
     7dc:	4620      	mov	r0, r4
     7de:	4b05      	ldr	r3, [pc, #20]	; (7f4 <mdmCtrlr_SendDataToModem+0x20>)
     7e0:	4798      	blx	r3
	return usart_async_write(&MODEM_SERCOM3_UART, TxData, length);
     7e2:	4632      	mov	r2, r6
     7e4:	4629      	mov	r1, r5
     7e6:	4620      	mov	r0, r4
     7e8:	4b03      	ldr	r3, [pc, #12]	; (7f8 <mdmCtrlr_SendDataToModem+0x24>)
     7ea:	4798      	blx	r3
}
     7ec:	bd70      	pop	{r4, r5, r6, pc}
     7ee:	bf00      	nop
     7f0:	20000024 	.word	0x20000024
     7f4:	000028a1 	.word	0x000028a1
     7f8:	00000fa5 	.word	0x00000fa5

000007fc <mdmCtrlr_ReadResponseFromModem>:
**
** Description:        Transmits Data to Modem
**
**===========================================================================*/
bool mdmCtrlr_ReadResponseFromModem(uint8_t *const buf, const uint16_t length)
{
     7fc:	b5f0      	push	{r4, r5, r6, r7, lr}
     7fe:	b083      	sub	sp, #12
     800:	4605      	mov	r5, r0
     802:	460e      	mov	r6, r1
	bool status = false;
	
	uint16_t readCnt = 0;
	if (ringbuffer_num(&RxRingBuffer) >= length)
     804:	480d      	ldr	r0, [pc, #52]	; (83c <mdmCtrlr_ReadResponseFromModem+0x40>)
     806:	4b0e      	ldr	r3, [pc, #56]	; (840 <mdmCtrlr_ReadResponseFromModem+0x44>)
     808:	4798      	blx	r3
     80a:	42b0      	cmp	r0, r6
     80c:	d201      	bcs.n	812 <mdmCtrlr_ReadResponseFromModem+0x16>
	else
	{
		/* Data is not available at Rx Buffer */
		status = false;
	}	
}
     80e:	b003      	add	sp, #12
     810:	bdf0      	pop	{r4, r5, r6, r7, pc}
		CRITICAL_SECTION_ENTER()
     812:	a801      	add	r0, sp, #4
     814:	4b0b      	ldr	r3, [pc, #44]	; (844 <mdmCtrlr_ReadResponseFromModem+0x48>)
     816:	4798      	blx	r3
		while (readCnt < length)
     818:	b166      	cbz	r6, 834 <mdmCtrlr_ReadResponseFromModem+0x38>
     81a:	462c      	mov	r4, r5
     81c:	3e01      	subs	r6, #1
     81e:	b2b6      	uxth	r6, r6
     820:	3601      	adds	r6, #1
     822:	4435      	add	r5, r6
			ringbuffer_get(&RxRingBuffer, &buf[readCnt++]);
     824:	4f05      	ldr	r7, [pc, #20]	; (83c <mdmCtrlr_ReadResponseFromModem+0x40>)
     826:	4e08      	ldr	r6, [pc, #32]	; (848 <mdmCtrlr_ReadResponseFromModem+0x4c>)
     828:	4621      	mov	r1, r4
     82a:	4638      	mov	r0, r7
     82c:	47b0      	blx	r6
     82e:	3401      	adds	r4, #1
		while (readCnt < length)
     830:	42ac      	cmp	r4, r5
     832:	d1f9      	bne.n	828 <mdmCtrlr_ReadResponseFromModem+0x2c>
		CRITICAL_SECTION_LEAVE()
     834:	a801      	add	r0, sp, #4
     836:	4b05      	ldr	r3, [pc, #20]	; (84c <mdmCtrlr_ReadResponseFromModem+0x50>)
     838:	4798      	blx	r3
     83a:	e7e8      	b.n	80e <mdmCtrlr_ReadResponseFromModem+0x12>
     83c:	20003014 	.word	0x20003014
     840:	00001ee9 	.word	0x00001ee9
     844:	00001ae5 	.word	0x00001ae5
     848:	00001e65 	.word	0x00001e65
     84c:	00001af3 	.word	0x00001af3

00000850 <mdmCtrlr_FlushRxBuffer>:
**
** Description:        Flushes the Rx Ring Buffer
**
**===========================================================================*/
void mdmCtrlr_FlushRxBuffer(void)
{
     850:	b508      	push	{r3, lr}
	ringbuffer_flush(&RxRingBuffer);
     852:	4802      	ldr	r0, [pc, #8]	; (85c <mdmCtrlr_FlushRxBuffer+0xc>)
     854:	4b02      	ldr	r3, [pc, #8]	; (860 <mdmCtrlr_FlushRxBuffer+0x10>)
     856:	4798      	blx	r3
     858:	bd08      	pop	{r3, pc}
     85a:	bf00      	nop
     85c:	20003014 	.word	0x20003014
     860:	00001f0d 	.word	0x00001f0d

00000864 <ModemDiagTask>:
*
* DESCRIPTION: Gets the current Modem Power State.
*
********************************************************************************/
void ModemDiagTask( void *ModemTaskParam)
{
     864:	b5f0      	push	{r4, r5, r6, r7, lr}
     866:	b083      	sub	sp, #12
* DESCRIPTION: Gets the current Modem Power State.
*
********************************************************************************/
static void ModemDiagInit(void)
{
	ModemDiagState = MODEM_DIAG_TEST_AT;
     868:	2200      	movs	r2, #0
     86a:	4b28      	ldr	r3, [pc, #160]	; (90c <ModemDiagTask+0xa8>)
     86c:	701a      	strb	r2, [r3, #0]
		if(getModemPowerStatus() == MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS)
     86e:	4c28      	ldr	r4, [pc, #160]	; (910 <ModemDiagTask+0xac>)
		{
			switch(ModemDiagState)
			{
				case MODEM_DIAG_TEST_AT:
				{
					vTaskDelay(powerUpDelayMs);
     870:	4d28      	ldr	r5, [pc, #160]	; (914 <ModemDiagTask+0xb0>)
								vTaskDelay(DiagDelayMs);
							}
						}
						else
						{
							DEBUG_PRINT("Couldn't obtain the semaphore");
     872:	4e29      	ldr	r6, [pc, #164]	; (918 <ModemDiagTask+0xb4>)
     874:	e01b      	b.n	8ae <ModemDiagTask+0x4a>
							TxMsgQueueData.taskID = MODEM_DIAG_TASK;
     876:	2304      	movs	r3, #4
     878:	f88d 3000 	strb.w	r3, [sp]
							TxMsgQueueData.atCmd = CMD_AT_CGSN;
     87c:	2302      	movs	r3, #2
     87e:	f88d 3001 	strb.w	r3, [sp, #1]
							TxMsgQueueData.pData = NULL;
     882:	2300      	movs	r3, #0
     884:	9301      	str	r3, [sp, #4]
							TxQueuePushStatus = xQueueSendToBack(AtTransmitQueue, &TxMsgQueueData, QueuePushDelayMs);
     886:	2264      	movs	r2, #100	; 0x64
     888:	4669      	mov	r1, sp
     88a:	4824      	ldr	r0, [pc, #144]	; (91c <ModemDiagTask+0xb8>)
     88c:	6800      	ldr	r0, [r0, #0]
     88e:	4f24      	ldr	r7, [pc, #144]	; (920 <ModemDiagTask+0xbc>)
     890:	47b8      	blx	r7
							if(TxQueuePushStatus == pdPASS)
     892:	2801      	cmp	r0, #1
     894:	d029      	beq.n	8ea <ModemDiagTask+0x86>
								DEBUG_PRINT("Failed to sent the Diag data to Tx Task");
     896:	4823      	ldr	r0, [pc, #140]	; (924 <ModemDiagTask+0xc0>)
     898:	47b0      	blx	r6
								vTaskDelay(DiagDelayMs);
     89a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     89e:	47a8      	blx	r5
			kickWatchDog();
     8a0:	4b21      	ldr	r3, [pc, #132]	; (928 <ModemDiagTask+0xc4>)
     8a2:	4798      	blx	r3
			DEBUG_PRINT("Running Diag Process Task successfully");
     8a4:	4821      	ldr	r0, [pc, #132]	; (92c <ModemDiagTask+0xc8>)
     8a6:	47b0      	blx	r6
			vTaskDelay(xDelayMs);
     8a8:	f640 50ac 	movw	r0, #3500	; 0xdac
     8ac:	47a8      	blx	r5
		if(getModemPowerStatus() == MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS)
     8ae:	47a0      	blx	r4
     8b0:	2804      	cmp	r0, #4
     8b2:	d1fc      	bne.n	8ae <ModemDiagTask+0x4a>
	switch(ModemDiagOpMode)
     8b4:	4b1e      	ldr	r3, [pc, #120]	; (930 <ModemDiagTask+0xcc>)
     8b6:	781b      	ldrb	r3, [r3, #0]
     8b8:	2b00      	cmp	r3, #0
     8ba:	d1f1      	bne.n	8a0 <ModemDiagTask+0x3c>
			switch(ModemDiagState)
     8bc:	4b13      	ldr	r3, [pc, #76]	; (90c <ModemDiagTask+0xa8>)
     8be:	781b      	ldrb	r3, [r3, #0]
     8c0:	2b00      	cmp	r3, #0
     8c2:	d1ed      	bne.n	8a0 <ModemDiagTask+0x3c>
					vTaskDelay(powerUpDelayMs);
     8c4:	f641 3058 	movw	r0, #7000	; 0x1b58
     8c8:	47a8      	blx	r5
					if (uxQueueMessagesWaiting(AtTransmitQueue) == 0)
     8ca:	4b14      	ldr	r3, [pc, #80]	; (91c <ModemDiagTask+0xb8>)
     8cc:	6818      	ldr	r0, [r3, #0]
     8ce:	4b19      	ldr	r3, [pc, #100]	; (934 <ModemDiagTask+0xd0>)
     8d0:	4798      	blx	r3
     8d2:	2800      	cmp	r0, #0
     8d4:	d1e4      	bne.n	8a0 <ModemDiagTask+0x3c>
						if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
     8d6:	2100      	movs	r1, #0
     8d8:	4b17      	ldr	r3, [pc, #92]	; (938 <ModemDiagTask+0xd4>)
     8da:	6818      	ldr	r0, [r3, #0]
     8dc:	4b17      	ldr	r3, [pc, #92]	; (93c <ModemDiagTask+0xd8>)
     8de:	4798      	blx	r3
     8e0:	2801      	cmp	r0, #1
     8e2:	d0c8      	beq.n	876 <ModemDiagTask+0x12>
							DEBUG_PRINT("Couldn't obtain the semaphore");
     8e4:	4816      	ldr	r0, [pc, #88]	; (940 <ModemDiagTask+0xdc>)
     8e6:	47b0      	blx	r6
     8e8:	e7da      	b.n	8a0 <ModemDiagTask+0x3c>
								DEBUG_PRINT("Sent the Diag data to Tx Task");
     8ea:	4816      	ldr	r0, [pc, #88]	; (944 <ModemDiagTask+0xe0>)
     8ec:	47b0      	blx	r6
								xSemaphoreGive(AtTxQueueLoadSemaphore);
     8ee:	2300      	movs	r3, #0
     8f0:	461a      	mov	r2, r3
     8f2:	4619      	mov	r1, r3
     8f4:	4810      	ldr	r0, [pc, #64]	; (938 <ModemDiagTask+0xd4>)
     8f6:	6800      	ldr	r0, [r0, #0]
     8f8:	47b8      	blx	r7
								vTaskDelay(DiagDelayMs);
     8fa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     8fe:	47a8      	blx	r5
								ModemDiagState = MODEM_DIAG_GET_IMEI;
     900:	2301      	movs	r3, #1
     902:	4a02      	ldr	r2, [pc, #8]	; (90c <ModemDiagTask+0xa8>)
     904:	7013      	strb	r3, [r2, #0]
								ModemDiagOpMode = OP_RX_MODE;
     906:	4a0a      	ldr	r2, [pc, #40]	; (930 <ModemDiagTask+0xcc>)
     908:	7013      	strb	r3, [r2, #0]
     90a:	e7c9      	b.n	8a0 <ModemDiagTask+0x3c>
     90c:	20003024 	.word	0x20003024
     910:	000009e5 	.word	0x000009e5
     914:	000049f1 	.word	0x000049f1
     918:	0000106d 	.word	0x0000106d
     91c:	20002804 	.word	0x20002804
     920:	00003ce1 	.word	0x00003ce1
     924:	0000682c 	.word	0x0000682c
     928:	000011e9 	.word	0x000011e9
     92c:	00006874 	.word	0x00006874
     930:	20003025 	.word	0x20003025
     934:	0000432d 	.word	0x0000432d
     938:	20002808 	.word	0x20002808
     93c:	0000414d 	.word	0x0000414d
     940:	00006854 	.word	0x00006854
     944:	0000680c 	.word	0x0000680c

00000948 <mdmParam_InitiateConnection>:




void mdmParam_InitiateConnection(void)
{
     948:	b570      	push	{r4, r5, r6, lr}
}


static void closeExistingConnections(void)
{
	mdmParser_SendCommandToModem(CMD_AT_KHTTP_CLOSE_1);
     94a:	200a      	movs	r0, #10
     94c:	4e21      	ldr	r6, [pc, #132]	; (9d4 <mdmParam_InitiateConnection+0x8c>)
     94e:	47b0      	blx	r6
	delay_ms(1000);
     950:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     954:	4c20      	ldr	r4, [pc, #128]	; (9d8 <mdmParam_InitiateConnection+0x90>)
     956:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     958:	4d20      	ldr	r5, [pc, #128]	; (9dc <mdmParam_InitiateConnection+0x94>)
     95a:	47a8      	blx	r5
	delay_ms(1000);
     95c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     960:	47a0      	blx	r4

	mdmParser_SendCommandToModem(CMD_AT_KHTTP_CLOSE_2);
     962:	200b      	movs	r0, #11
     964:	47b0      	blx	r6
	delay_ms(1000);
     966:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     96a:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     96c:	47a8      	blx	r5
	delay_ms(1000);
     96e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     972:	47a0      	blx	r4
	
}

static void sendAT_KPATTERN(void)
{
	mdmParser_SendCommandToModem(CMD_AT_KPATTERN);
     974:	2014      	movs	r0, #20
     976:	47b0      	blx	r6
	delay_ms(2000);
     978:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     97c:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     97e:	47a8      	blx	r5
	delay_ms(2000);
     980:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     984:	47a0      	blx	r4
}

static void sendAT_KCNXCFG(void)
{
	mdmParser_SendCommandToModem(CMD_AT_KCNXCFG);
     986:	2015      	movs	r0, #21
     988:	47b0      	blx	r6
	delay_ms(2000);
     98a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     98e:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     990:	47a8      	blx	r5
	delay_ms(2000);
     992:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     996:	47a0      	blx	r4
}

static void sendAT_KCNXTIMER(void)
{
	mdmParser_SendCommandToModem(CMD_AT_KCNXTIMER);
     998:	2016      	movs	r0, #22
     99a:	47b0      	blx	r6
	delay_ms(2000);
     99c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     9a0:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     9a2:	47a8      	blx	r5
	delay_ms(2000);
     9a4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     9a8:	47a0      	blx	r4
}

static void sendAT_KHTTPCFG(void)
{
	mdmParser_SendCommandToModem(CMD_AT_KHTTP_CFG);
     9aa:	2009      	movs	r0, #9
     9ac:	47b0      	blx	r6
	delay_ms(2000);
     9ae:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     9b2:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     9b4:	47a8      	blx	r5
	delay_ms(2000);
     9b6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     9ba:	47a0      	blx	r4
}

static void sendAT_KHTTPHEADER(void)
{
	mdmParser_SendCommandToModem(CMD_AT_KHTTP_HEADER);
     9bc:	2017      	movs	r0, #23
     9be:	47b0      	blx	r6
	delay_ms(2000);
     9c0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     9c4:	47a0      	blx	r4
	mdmParser_ProcessModemResponse();
     9c6:	47a8      	blx	r5
	delay_ms(2000);
     9c8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
     9cc:	47a0      	blx	r4
	mdmCtrlr_FlushRxBuffer();
     9ce:	4b04      	ldr	r3, [pc, #16]	; (9e0 <mdmParam_InitiateConnection+0x98>)
     9d0:	4798      	blx	r3
     9d2:	bd70      	pop	{r4, r5, r6, pc}
     9d4:	000004c5 	.word	0x000004c5
     9d8:	00001b55 	.word	0x00001b55
     9dc:	00000599 	.word	0x00000599
     9e0:	00000851 	.word	0x00000851

000009e4 <getModemPowerStatus>:
*
********************************************************************************/
MODEM_POWER_STATES_T getModemPowerStatus(void)
{
    return ModemPwrState;
}
     9e4:	4b01      	ldr	r3, [pc, #4]	; (9ec <getModemPowerStatus+0x8>)
     9e6:	7818      	ldrb	r0, [r3, #0]
     9e8:	4770      	bx	lr
     9ea:	bf00      	nop
     9ec:	200004a8 	.word	0x200004a8

000009f0 <modemPowerStateInit>:
* DESCRIPTION: Initializes the Modem Power State Machines
*
********************************************************************************/
void modemPowerStateInit(void)
{
    ModemPwrState = MDM_PWR_SHUTDOWN;
     9f0:	4b03      	ldr	r3, [pc, #12]	; (a00 <modemPowerStateInit+0x10>)
     9f2:	2200      	movs	r2, #0
     9f4:	701a      	strb	r2, [r3, #0]
    ModemPwrOnSubState = MDM_PWR_ALL_SIG_INIT;
     9f6:	705a      	strb	r2, [r3, #1]
    ModemResetSubState = MDM_PWR_RESET_DEASSERT;
     9f8:	2201      	movs	r2, #1
     9fa:	709a      	strb	r2, [r3, #2]
    ModemForcedOffSubState = MDM_PWR_FORCED_OFF_CMPLTD;
     9fc:	70da      	strb	r2, [r3, #3]
     9fe:	4770      	bx	lr
     a00:	200004a8 	.word	0x200004a8

00000a04 <modemPowerSchedule>:
*
* DESCRIPTION: Modem Power - Main State Machine Function
*
********************************************************************************/
void modemPowerSchedule(void)
{
     a04:	b538      	push	{r3, r4, r5, lr}
    const TickType_t ModemSigInitDelay = pdMS_TO_TICKS(500UL);
    const TickType_t ModemOnBurstDelay = pdMS_TO_TICKS(50UL);
    const TickType_t ModemOnWaitDelay = pdMS_TO_TICKS(3000UL);
    const TickType_t ModemResetWaitDelay = pdMS_TO_TICKS(25UL);

    switch(ModemPwrState)
     a06:	4b5d      	ldr	r3, [pc, #372]	; (b7c <modemPowerSchedule+0x178>)
     a08:	781b      	ldrb	r3, [r3, #0]
     a0a:	2b06      	cmp	r3, #6
     a0c:	f000 8089 	beq.w	b22 <modemPowerSchedule+0x11e>
     a10:	2b07      	cmp	r3, #7
     a12:	d054      	beq.n	abe <modemPowerSchedule+0xba>
     a14:	b103      	cbz	r3, a18 <modemPowerSchedule+0x14>
     a16:	bd38      	pop	{r3, r4, r5, pc}
        case MDM_PWR_SHUTDOWN:
        {
            /* Turn on the HL7588 modem by providing an active low 
             * signal at POWER_ON_N pin of modem.
             */
            switch(ModemPwrOnSubState)
     a18:	4b58      	ldr	r3, [pc, #352]	; (b7c <modemPowerSchedule+0x178>)
     a1a:	785b      	ldrb	r3, [r3, #1]
     a1c:	2b03      	cmp	r3, #3
     a1e:	d8fa      	bhi.n	a16 <modemPowerSchedule+0x12>
     a20:	e8df f003 	tbb	[pc, r3]
     a24:	49413502 	.word	0x49413502
	((Port *)hw)->Group[submodule_index].DIRTGL.reg = PORT_DIR_DIR(mask);
}

static inline void hri_port_set_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     a28:	4b55      	ldr	r3, [pc, #340]	; (b80 <modemPowerSchedule+0x17c>)
     a2a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
     a2e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a32:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
     a36:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     a3a:	4c52      	ldr	r4, [pc, #328]	; (b84 <modemPowerSchedule+0x180>)
     a3c:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
static inline void hri_port_write_PINCFG_PMUXEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                    bool value)
{
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a40:	f893 00d0 	ldrb.w	r0, [r3, #208]	; 0xd0
	tmp &= ~PORT_PINCFG_PMUXEN;
     a44:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a48:	f883 00d0 	strb.w	r0, [r3, #208]	; 0xd0
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     a4c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     a50:	f44f 2500 	mov.w	r5, #524288	; 0x80000
     a54:	609d      	str	r5, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a56:	6299      	str	r1, [r3, #40]	; 0x28
     a58:	484b      	ldr	r0, [pc, #300]	; (b88 <modemPowerSchedule+0x184>)
     a5a:	6298      	str	r0, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a5c:	f893 0053 	ldrb.w	r0, [r3, #83]	; 0x53
	tmp &= ~PORT_PINCFG_PMUXEN;
     a60:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a64:	f883 0053 	strb.w	r0, [r3, #83]	; 0x53
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     a68:	615d      	str	r5, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     a6a:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a6c:	6299      	str	r1, [r3, #40]	; 0x28
     a6e:	629c      	str	r4, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a70:	f893 1050 	ldrb.w	r1, [r3, #80]	; 0x50
	tmp &= ~PORT_PINCFG_PMUXEN;
     a74:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a78:	f883 1050 	strb.w	r1, [r3, #80]	; 0x50
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     a7c:	615a      	str	r2, [r3, #20]

                    gpio_set_pin_direction(MODEM_DTR, GPIO_DIRECTION_OUT);
                    gpio_set_pin_function(MODEM_DTR, GPIO_PIN_FUNCTION_OFF);
                    gpio_set_pin_level(MODEM_DTR,false);

                    ModemPwrOnSubState = MDM_PWR_MDM_ON_SIG_LOW;
     a7e:	2201      	movs	r2, #1
     a80:	4b3e      	ldr	r3, [pc, #248]	; (b7c <modemPowerSchedule+0x178>)
     a82:	705a      	strb	r2, [r3, #1]
                    vTaskDelay(ModemSigInitDelay);
     a84:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     a88:	4b40      	ldr	r3, [pc, #256]	; (b8c <modemPowerSchedule+0x188>)
     a8a:	4798      	blx	r3
                }
                break;
     a8c:	bd38      	pop	{r3, r4, r5, pc}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     a8e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
     a92:	4b3b      	ldr	r3, [pc, #236]	; (b80 <modemPowerSchedule+0x17c>)
     a94:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

                case MDM_PWR_MDM_ON_SIG_LOW:
                {
                    /* Give a short 50 ms positive pulse on MODEM ON Pin */
                    gpio_set_pin_level(MODEM_ON,true);
                    ModemPwrOnSubState = MDM_PWR_MDM_ON_SIG_HIGH;
     a98:	2202      	movs	r2, #2
     a9a:	4b38      	ldr	r3, [pc, #224]	; (b7c <modemPowerSchedule+0x178>)
     a9c:	705a      	strb	r2, [r3, #1]
                    vTaskDelay(ModemOnBurstDelay);
     a9e:	2032      	movs	r0, #50	; 0x32
     aa0:	4b3a      	ldr	r3, [pc, #232]	; (b8c <modemPowerSchedule+0x188>)
     aa2:	4798      	blx	r3
                }
                break;
     aa4:	bd38      	pop	{r3, r4, r5, pc}

                case MDM_PWR_MDM_ON_SIG_HIGH:
                {
                    /* Wait untill the modem is powered on */
                    ModemPwrOnSubState = MDM_PWR_ON_COMPLETED;
     aa6:	2203      	movs	r2, #3
     aa8:	4b34      	ldr	r3, [pc, #208]	; (b7c <modemPowerSchedule+0x178>)
     aaa:	705a      	strb	r2, [r3, #1]
                    vTaskDelay(ModemOnWaitDelay);
     aac:	f640 30b8 	movw	r0, #3000	; 0xbb8
     ab0:	4b36      	ldr	r3, [pc, #216]	; (b8c <modemPowerSchedule+0x188>)
     ab2:	4798      	blx	r3
                }
                break;
     ab4:	bd38      	pop	{r3, r4, r5, pc}

                case MDM_PWR_ON_COMPLETED:
                {
                    //DEBUG_PRINT("Modem Powered On");
                    ModemPwrState = MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS;
     ab6:	2204      	movs	r2, #4
     ab8:	4b30      	ldr	r3, [pc, #192]	; (b7c <modemPowerSchedule+0x178>)
     aba:	701a      	strb	r2, [r3, #0]
                }
                break;
     abc:	bd38      	pop	{r3, r4, r5, pc}
        }
        break;
                
        case MDM_PWR_RESET_MODEM:
        {
            switch(ModemResetSubState)
     abe:	4b2f      	ldr	r3, [pc, #188]	; (b7c <modemPowerSchedule+0x178>)
     ac0:	789b      	ldrb	r3, [r3, #2]
     ac2:	b113      	cbz	r3, aca <modemPowerSchedule+0xc6>
     ac4:	2b01      	cmp	r3, #1
     ac6:	d017      	beq.n	af8 <modemPowerSchedule+0xf4>
     ac8:	bd38      	pop	{r3, r4, r5, pc}
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     aca:	4b2d      	ldr	r3, [pc, #180]	; (b80 <modemPowerSchedule+0x17c>)
     acc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
     ad0:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     ad2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     ad6:	629a      	str	r2, [r3, #40]	; 0x28
     ad8:	4a2b      	ldr	r2, [pc, #172]	; (b88 <modemPowerSchedule+0x184>)
     ada:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     adc:	f893 2053 	ldrb.w	r2, [r3, #83]	; 0x53
	tmp &= ~PORT_PINCFG_PMUXEN;
     ae0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ae4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     ae8:	6199      	str	r1, [r3, #24]
                case MDM_PWR_RESET_ASSERT:
                {
                    gpio_set_pin_direction(MODEM_RESET, GPIO_DIRECTION_OUT);
                    gpio_set_pin_function(MODEM_RESET, GPIO_PIN_FUNCTION_OFF);
                    gpio_set_pin_level(MODEM_RESET,true);
                    ModemResetSubState = MDM_PWR_RESET_DEASSERT;
     aea:	2201      	movs	r2, #1
     aec:	4b23      	ldr	r3, [pc, #140]	; (b7c <modemPowerSchedule+0x178>)
     aee:	709a      	strb	r2, [r3, #2]
                    vTaskDelay(ModemResetWaitDelay);
     af0:	2019      	movs	r0, #25
     af2:	4b26      	ldr	r3, [pc, #152]	; (b8c <modemPowerSchedule+0x188>)
     af4:	4798      	blx	r3
                }
                break;
     af6:	bd38      	pop	{r3, r4, r5, pc}
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     af8:	4b21      	ldr	r3, [pc, #132]	; (b80 <modemPowerSchedule+0x17c>)
     afa:	f44f 2100 	mov.w	r1, #524288	; 0x80000
     afe:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     b00:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     b04:	629a      	str	r2, [r3, #40]	; 0x28
     b06:	4a20      	ldr	r2, [pc, #128]	; (b88 <modemPowerSchedule+0x184>)
     b08:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b0a:	f893 2053 	ldrb.w	r2, [r3, #83]	; 0x53
	tmp &= ~PORT_PINCFG_PMUXEN;
     b0e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b12:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     b16:	6159      	str	r1, [r3, #20]
                    gpio_set_pin_direction(MODEM_RESET, GPIO_DIRECTION_OUT);
                    gpio_set_pin_function(MODEM_RESET, GPIO_PIN_FUNCTION_OFF);
                    gpio_set_pin_level(MODEM_RESET,false);

                    /* Power On the Modem after reset */
                    ModemPwrState = MDM_PWR_SHUTDOWN;
     b18:	4b18      	ldr	r3, [pc, #96]	; (b7c <modemPowerSchedule+0x178>)
     b1a:	2200      	movs	r2, #0
     b1c:	701a      	strb	r2, [r3, #0]
                    ModemPwrOnSubState = MDM_PWR_ALL_SIG_INIT;
     b1e:	705a      	strb	r2, [r3, #1]
                }
                break;
     b20:	bd38      	pop	{r3, r4, r5, pc}
        }
        break;

        case MDM_PWR_FORCED_POWER_OFF:
        {
            switch(ModemForcedOffSubState)
     b22:	4b16      	ldr	r3, [pc, #88]	; (b7c <modemPowerSchedule+0x178>)
     b24:	78db      	ldrb	r3, [r3, #3]
     b26:	2b00      	cmp	r3, #0
     b28:	f47f af75 	bne.w	a16 <modemPowerSchedule+0x12>
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     b2c:	4b14      	ldr	r3, [pc, #80]	; (b80 <modemPowerSchedule+0x17c>)
     b2e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
     b32:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     b36:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
     b3a:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
     b3e:	4a11      	ldr	r2, [pc, #68]	; (b84 <modemPowerSchedule+0x180>)
     b40:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b44:	f893 20d0 	ldrb.w	r2, [r3, #208]	; 0xd0
	tmp &= ~PORT_PINCFG_PMUXEN;
     b48:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b4c:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     b50:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     b54:	f44f 2100 	mov.w	r1, #524288	; 0x80000
     b58:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     b5a:	6298      	str	r0, [r3, #40]	; 0x28
     b5c:	4a0a      	ldr	r2, [pc, #40]	; (b88 <modemPowerSchedule+0x184>)
     b5e:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b60:	f893 2053 	ldrb.w	r2, [r3, #83]	; 0x53
	tmp &= ~PORT_PINCFG_PMUXEN;
     b64:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b68:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     b6c:	6199      	str	r1, [r3, #24]
                    gpio_set_pin_level(MODEM_ON,false);

                    gpio_set_pin_direction(MODEM_RESET, GPIO_DIRECTION_OUT);
                    gpio_set_pin_function(MODEM_RESET, GPIO_PIN_FUNCTION_OFF);
                    gpio_set_pin_level(MODEM_RESET,true);
                    ModemForcedOffSubState = MDM_PWR_FORCED_OFF_CMPLTD;
     b6e:	2201      	movs	r2, #1
     b70:	4b02      	ldr	r3, [pc, #8]	; (b7c <modemPowerSchedule+0x178>)
     b72:	70da      	strb	r2, [r3, #3]
                    vTaskDelay(ModemResetWaitDelay);
     b74:	2019      	movs	r0, #25
     b76:	4b05      	ldr	r3, [pc, #20]	; (b8c <modemPowerSchedule+0x188>)
     b78:	4798      	blx	r3
        break;
        
        default:
        break;
    }
}
     b7a:	e74c      	b.n	a16 <modemPowerSchedule+0x12>
     b7c:	200004a8 	.word	0x200004a8
     b80:	41008000 	.word	0x41008000
     b84:	c0000001 	.word	0xc0000001
     b88:	c0000008 	.word	0xc0000008
     b8c:	000049f1 	.word	0x000049f1

00000b90 <ModemProcessTask>:
* DESCRIPTION: This function converts a given signed integer(16-bit or 32-bit)
*               into a string and returns the string.
*
********************************************************************************/
void ModemProcessTask( void *ModemTaskParam)
{
     b90:	b570      	push	{r4, r5, r6, lr}
    const TickType_t xDelayMs = pdMS_TO_TICKS(5000UL);

    modemPowerStateInit();
     b92:	4b09      	ldr	r3, [pc, #36]	; (bb8 <ModemProcessTask+0x28>)
     b94:	4798      	blx	r3

    while(1)
    {
        modemPowerSchedule();
     b96:	4d09      	ldr	r5, [pc, #36]	; (bbc <ModemProcessTask+0x2c>)

        if(getModemPowerStatus() == MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS)
     b98:	4c09      	ldr	r4, [pc, #36]	; (bc0 <ModemProcessTask+0x30>)
        {
            DEBUG_PRINT("Running Modem Process Task successfully");
     b9a:	4e0a      	ldr	r6, [pc, #40]	; (bc4 <ModemProcessTask+0x34>)
        modemPowerSchedule();
     b9c:	47a8      	blx	r5
        if(getModemPowerStatus() == MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS)
     b9e:	47a0      	blx	r4
     ba0:	2804      	cmp	r0, #4
     ba2:	d1fb      	bne.n	b9c <ModemProcessTask+0xc>
            DEBUG_PRINT("Running Modem Process Task successfully");
     ba4:	4630      	mov	r0, r6
     ba6:	4b08      	ldr	r3, [pc, #32]	; (bc8 <ModemProcessTask+0x38>)
     ba8:	4798      	blx	r3
			kickWatchDog();
     baa:	4b08      	ldr	r3, [pc, #32]	; (bcc <ModemProcessTask+0x3c>)
     bac:	4798      	blx	r3
            vTaskDelay(xDelayMs);
     bae:	f241 3088 	movw	r0, #5000	; 0x1388
     bb2:	4b07      	ldr	r3, [pc, #28]	; (bd0 <ModemProcessTask+0x40>)
     bb4:	4798      	blx	r3
     bb6:	e7f1      	b.n	b9c <ModemProcessTask+0xc>
     bb8:	000009f1 	.word	0x000009f1
     bbc:	00000a05 	.word	0x00000a05
     bc0:	000009e5 	.word	0x000009e5
     bc4:	0000689c 	.word	0x0000689c
     bc8:	0000106d 	.word	0x0000106d
     bcc:	000011e9 	.word	0x000011e9
     bd0:	000049f1 	.word	0x000049f1

00000bd4 <mdmResp_AtRespHandler>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmResp_AtRespHandler(uint8_t* response, uint8_t length)
{
     bd4:	b570      	push	{r4, r5, r6, lr}
     bd6:	4605      	mov	r5, r0
     bd8:	460e      	mov	r6, r1
	SerialDebugPrint("In AT handler\r\n",15);
     bda:	210f      	movs	r1, #15
     bdc:	4804      	ldr	r0, [pc, #16]	; (bf0 <mdmResp_AtRespHandler+0x1c>)
     bde:	4c05      	ldr	r4, [pc, #20]	; (bf4 <mdmResp_AtRespHandler+0x20>)
     be0:	47a0      	blx	r4
	SerialDebugPrint(response,length);
     be2:	4631      	mov	r1, r6
     be4:	4628      	mov	r0, r5
     be6:	47a0      	blx	r4
	SerialDebugPrint("\r\n",2);
     be8:	2102      	movs	r1, #2
     bea:	4803      	ldr	r0, [pc, #12]	; (bf8 <mdmResp_AtRespHandler+0x24>)
     bec:	47a0      	blx	r4
     bee:	bd70      	pop	{r4, r5, r6, pc}
     bf0:	000068c4 	.word	0x000068c4
     bf4:	00001029 	.word	0x00001029
     bf8:	00006b50 	.word	0x00006b50

00000bfc <defaultFunctionPointer>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void defaultFunctionPointer(uint8_t* response, uint8_t length)
{
     bfc:	4770      	bx	lr
	...

00000c00 <mdmResp_IMEIRespHandler>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmResp_IMEIRespHandler(uint8_t* response, uint8_t length)
{
     c00:	b538      	push	{r3, r4, r5, lr}
     c02:	4604      	mov	r4, r0
     c04:	460d      	mov	r5, r1
	DEBUG_PRINT("In CGSN handler");
     c06:	4804      	ldr	r0, [pc, #16]	; (c18 <mdmResp_IMEIRespHandler+0x18>)
     c08:	4b04      	ldr	r3, [pc, #16]	; (c1c <mdmResp_IMEIRespHandler+0x1c>)
     c0a:	4798      	blx	r3
	SerialDebugPrint(response,length);
     c0c:	4629      	mov	r1, r5
     c0e:	4620      	mov	r0, r4
     c10:	4b03      	ldr	r3, [pc, #12]	; (c20 <mdmResp_IMEIRespHandler+0x20>)
     c12:	4798      	blx	r3
     c14:	bd38      	pop	{r3, r4, r5, pc}
     c16:	bf00      	nop
     c18:	000068d4 	.word	0x000068d4
     c1c:	0000106d 	.word	0x0000106d
     c20:	00001029 	.word	0x00001029

00000c24 <mdmResp_KhttpCloseHandler>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmResp_KhttpCloseHandler(uint8_t* response, uint8_t length)
{
     c24:	b570      	push	{r4, r5, r6, lr}
	//DEBUG_PRINT("In KHTTP CLOSE handler");

	if(response[0] == 'O')
     c26:	7803      	ldrb	r3, [r0, #0]
     c28:	2b4f      	cmp	r3, #79	; 0x4f
     c2a:	d008      	beq.n	c3e <mdmResp_KhttpCloseHandler+0x1a>
		delay_ms(500);
		mdmCtrlr_FlushRxBuffer();
	}
	else
	{
		DEBUG_PRINT("There is no connection established with this session ID...");
     c2c:	4812      	ldr	r0, [pc, #72]	; (c78 <mdmResp_KhttpCloseHandler+0x54>)
     c2e:	4c13      	ldr	r4, [pc, #76]	; (c7c <mdmResp_KhttpCloseHandler+0x58>)
     c30:	47a0      	blx	r4
		DEBUG_PRINT("Checking for an active connection with next session ID...\n");
     c32:	4813      	ldr	r0, [pc, #76]	; (c80 <mdmResp_KhttpCloseHandler+0x5c>)
     c34:	47a0      	blx	r4
	}

	DEBUG_PRINT("\r\n");
     c36:	4813      	ldr	r0, [pc, #76]	; (c84 <mdmResp_KhttpCloseHandler+0x60>)
     c38:	4b10      	ldr	r3, [pc, #64]	; (c7c <mdmResp_KhttpCloseHandler+0x58>)
     c3a:	4798      	blx	r3
     c3c:	bd70      	pop	{r4, r5, r6, pc}
		SerialDebugPrint(response,length);
     c3e:	4b12      	ldr	r3, [pc, #72]	; (c88 <mdmResp_KhttpCloseHandler+0x64>)
     c40:	4798      	blx	r3
		DEBUG_PRINT("\r\nClosed an active connection");
     c42:	4812      	ldr	r0, [pc, #72]	; (c8c <mdmResp_KhttpCloseHandler+0x68>)
     c44:	4b0d      	ldr	r3, [pc, #52]	; (c7c <mdmResp_KhttpCloseHandler+0x58>)
     c46:	4798      	blx	r3
		mdmParser_SendCommandToModem(CMD_AT_KCNX_DOWN);
     c48:	201a      	movs	r0, #26
     c4a:	4e11      	ldr	r6, [pc, #68]	; (c90 <mdmResp_KhttpCloseHandler+0x6c>)
     c4c:	47b0      	blx	r6
		delay_ms(1000);
     c4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     c52:	4c10      	ldr	r4, [pc, #64]	; (c94 <mdmResp_KhttpCloseHandler+0x70>)
     c54:	47a0      	blx	r4
		mdmParser_ProcessModemResponse();
     c56:	4d10      	ldr	r5, [pc, #64]	; (c98 <mdmResp_KhttpCloseHandler+0x74>)
     c58:	47a8      	blx	r5
		delay_ms(500);
     c5a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     c5e:	47a0      	blx	r4
		mdmParser_SendCommandToModem(CMD_AT_CGATT);
     c60:	201b      	movs	r0, #27
     c62:	47b0      	blx	r6
		delay_ms(1000);
     c64:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     c68:	47a0      	blx	r4
		mdmParser_ProcessModemResponse();
     c6a:	47a8      	blx	r5
		delay_ms(500);
     c6c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     c70:	47a0      	blx	r4
		mdmCtrlr_FlushRxBuffer();
     c72:	4b0a      	ldr	r3, [pc, #40]	; (c9c <mdmResp_KhttpCloseHandler+0x78>)
     c74:	4798      	blx	r3
     c76:	e7de      	b.n	c36 <mdmResp_KhttpCloseHandler+0x12>
     c78:	00006904 	.word	0x00006904
     c7c:	0000106d 	.word	0x0000106d
     c80:	00006940 	.word	0x00006940
     c84:	00006b50 	.word	0x00006b50
     c88:	00001029 	.word	0x00001029
     c8c:	000068e4 	.word	0x000068e4
     c90:	000004c5 	.word	0x000004c5
     c94:	00001b55 	.word	0x00001b55
     c98:	00000599 	.word	0x00000599
     c9c:	00000851 	.word	0x00000851

00000ca0 <mdmResp_KPatternHandler>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmResp_KPatternHandler(uint8_t* response, uint8_t length)
{
     ca0:	b570      	push	{r4, r5, r6, lr}
     ca2:	4605      	mov	r5, r0
     ca4:	460e      	mov	r6, r1
	DEBUG_PRINT("In KPATTERN handler");
     ca6:	4805      	ldr	r0, [pc, #20]	; (cbc <mdmResp_KPatternHandler+0x1c>)
     ca8:	4c05      	ldr	r4, [pc, #20]	; (cc0 <mdmResp_KPatternHandler+0x20>)
     caa:	47a0      	blx	r4
	SerialDebugPrint(response,length);
     cac:	4631      	mov	r1, r6
     cae:	4628      	mov	r0, r5
     cb0:	4b04      	ldr	r3, [pc, #16]	; (cc4 <mdmResp_KPatternHandler+0x24>)
     cb2:	4798      	blx	r3
	DEBUG_PRINT("\r\n");
     cb4:	4804      	ldr	r0, [pc, #16]	; (cc8 <mdmResp_KPatternHandler+0x28>)
     cb6:	47a0      	blx	r4
     cb8:	bd70      	pop	{r4, r5, r6, pc}
     cba:	bf00      	nop
     cbc:	0000697c 	.word	0x0000697c
     cc0:	0000106d 	.word	0x0000106d
     cc4:	00001029 	.word	0x00001029
     cc8:	00006b50 	.word	0x00006b50

00000ccc <mdmResp_KcnxCfgHandler>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmResp_KcnxCfgHandler(uint8_t* response, uint8_t length)
{
     ccc:	b570      	push	{r4, r5, r6, lr}
     cce:	4605      	mov	r5, r0
     cd0:	460e      	mov	r6, r1
	DEBUG_PRINT("In KCNXCFG handler");
     cd2:	4805      	ldr	r0, [pc, #20]	; (ce8 <mdmResp_KcnxCfgHandler+0x1c>)
     cd4:	4c05      	ldr	r4, [pc, #20]	; (cec <mdmResp_KcnxCfgHandler+0x20>)
     cd6:	47a0      	blx	r4
	SerialDebugPrint(response,length);
     cd8:	4631      	mov	r1, r6
     cda:	4628      	mov	r0, r5
     cdc:	4b04      	ldr	r3, [pc, #16]	; (cf0 <mdmResp_KcnxCfgHandler+0x24>)
     cde:	4798      	blx	r3
	DEBUG_PRINT("\r\n");
     ce0:	4804      	ldr	r0, [pc, #16]	; (cf4 <mdmResp_KcnxCfgHandler+0x28>)
     ce2:	47a0      	blx	r4
     ce4:	bd70      	pop	{r4, r5, r6, pc}
     ce6:	bf00      	nop
     ce8:	00006990 	.word	0x00006990
     cec:	0000106d 	.word	0x0000106d
     cf0:	00001029 	.word	0x00001029
     cf4:	00006b50 	.word	0x00006b50

00000cf8 <mdmResp_KcnxTimerHandler>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmResp_KcnxTimerHandler(uint8_t* response, uint8_t length)
{
     cf8:	b570      	push	{r4, r5, r6, lr}
     cfa:	4605      	mov	r5, r0
     cfc:	460e      	mov	r6, r1
	DEBUG_PRINT("In KCNXTIMER handler");
     cfe:	4805      	ldr	r0, [pc, #20]	; (d14 <mdmResp_KcnxTimerHandler+0x1c>)
     d00:	4c05      	ldr	r4, [pc, #20]	; (d18 <mdmResp_KcnxTimerHandler+0x20>)
     d02:	47a0      	blx	r4
	SerialDebugPrint(response,length);
     d04:	4631      	mov	r1, r6
     d06:	4628      	mov	r0, r5
     d08:	4b04      	ldr	r3, [pc, #16]	; (d1c <mdmResp_KcnxTimerHandler+0x24>)
     d0a:	4798      	blx	r3
	DEBUG_PRINT("\r\n");
     d0c:	4804      	ldr	r0, [pc, #16]	; (d20 <mdmResp_KcnxTimerHandler+0x28>)
     d0e:	47a0      	blx	r4
     d10:	bd70      	pop	{r4, r5, r6, pc}
     d12:	bf00      	nop
     d14:	000069a4 	.word	0x000069a4
     d18:	0000106d 	.word	0x0000106d
     d1c:	00001029 	.word	0x00001029
     d20:	00006b50 	.word	0x00006b50

00000d24 <mdmResp_KhttpCfgHandler>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmResp_KhttpCfgHandler(uint8_t* response, uint8_t length)
{
     d24:	b570      	push	{r4, r5, r6, lr}
     d26:	4604      	mov	r4, r0
     d28:	460e      	mov	r6, r1
	DEBUG_PRINT("In KHTTPCFG handler");
     d2a:	4807      	ldr	r0, [pc, #28]	; (d48 <mdmResp_KhttpCfgHandler+0x24>)
     d2c:	4d07      	ldr	r5, [pc, #28]	; (d4c <mdmResp_KhttpCfgHandler+0x28>)
     d2e:	47a8      	blx	r5
	SerialDebugPrint(response,length);
     d30:	4631      	mov	r1, r6
     d32:	4620      	mov	r0, r4
     d34:	4b06      	ldr	r3, [pc, #24]	; (d50 <mdmResp_KhttpCfgHandler+0x2c>)
     d36:	4798      	blx	r3
	DEBUG_PRINT("\r\n");
     d38:	4806      	ldr	r0, [pc, #24]	; (d54 <mdmResp_KhttpCfgHandler+0x30>)
     d3a:	47a8      	blx	r5

	sessionID = response[11];
     d3c:	4806      	ldr	r0, [pc, #24]	; (d58 <mdmResp_KhttpCfgHandler+0x34>)
     d3e:	7ae3      	ldrb	r3, [r4, #11]
     d40:	7003      	strb	r3, [r0, #0]
	mdmParser_SetKhttpHeaderString(&sessionID);
     d42:	4b06      	ldr	r3, [pc, #24]	; (d5c <mdmResp_KhttpCfgHandler+0x38>)
     d44:	4798      	blx	r3
     d46:	bd70      	pop	{r4, r5, r6, pc}
     d48:	000069bc 	.word	0x000069bc
     d4c:	0000106d 	.word	0x0000106d
     d50:	00001029 	.word	0x00001029
     d54:	00006b50 	.word	0x00006b50
     d58:	200004ac 	.word	0x200004ac
     d5c:	00000391 	.word	0x00000391

00000d60 <mdmResp_KhttpHeaderHandler>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmResp_KhttpHeaderHandler(uint8_t* response, uint8_t length)
{
     d60:	b570      	push	{r4, r5, r6, lr}
     d62:	4604      	mov	r4, r0
     d64:	460e      	mov	r6, r1
	DEBUG_PRINT("In KHTTP HEADER handler");
     d66:	4814      	ldr	r0, [pc, #80]	; (db8 <mdmResp_KhttpHeaderHandler+0x58>)
     d68:	4d14      	ldr	r5, [pc, #80]	; (dbc <mdmResp_KhttpHeaderHandler+0x5c>)
     d6a:	47a8      	blx	r5
	SerialDebugPrint(response,length);
     d6c:	4631      	mov	r1, r6
     d6e:	4620      	mov	r0, r4
     d70:	4b13      	ldr	r3, [pc, #76]	; (dc0 <mdmResp_KhttpHeaderHandler+0x60>)
     d72:	4798      	blx	r3
	DEBUG_PRINT("\r\n");
     d74:	4813      	ldr	r0, [pc, #76]	; (dc4 <mdmResp_KhttpHeaderHandler+0x64>)
     d76:	47a8      	blx	r5

	if(0==memcmp(response,"CONNECT",7))
     d78:	2207      	movs	r2, #7
     d7a:	4913      	ldr	r1, [pc, #76]	; (dc8 <mdmResp_KhttpHeaderHandler+0x68>)
     d7c:	4620      	mov	r0, r4
     d7e:	4b13      	ldr	r3, [pc, #76]	; (dcc <mdmResp_KhttpHeaderHandler+0x6c>)
     d80:	4798      	blx	r3
     d82:	b138      	cbz	r0, d94 <mdmResp_KhttpHeaderHandler+0x34>
		mdmCtrlr_FlushRxBuffer();
		dataPacketSentOk = true;
	}
	else
	{
		headerResponseOk = false;
     d84:	4b12      	ldr	r3, [pc, #72]	; (dd0 <mdmResp_KhttpHeaderHandler+0x70>)
     d86:	2200      	movs	r2, #0
     d88:	705a      	strb	r2, [r3, #1]
		dataPacketSentOk = false;
     d8a:	709a      	strb	r2, [r3, #2]
		DEBUG_PRINT("Header Response Not Ok");
     d8c:	4811      	ldr	r0, [pc, #68]	; (dd4 <mdmResp_KhttpHeaderHandler+0x74>)
     d8e:	4b0b      	ldr	r3, [pc, #44]	; (dbc <mdmResp_KhttpHeaderHandler+0x5c>)
     d90:	4798      	blx	r3
     d92:	bd70      	pop	{r4, r5, r6, pc}
		headerResponseOk = true;
     d94:	4c0e      	ldr	r4, [pc, #56]	; (dd0 <mdmResp_KhttpHeaderHandler+0x70>)
     d96:	2501      	movs	r5, #1
     d98:	7065      	strb	r5, [r4, #1]
		DEBUG_PRINT("Header Response Ok");
     d9a:	480f      	ldr	r0, [pc, #60]	; (dd8 <mdmResp_KhttpHeaderHandler+0x78>)
     d9c:	4b07      	ldr	r3, [pc, #28]	; (dbc <mdmResp_KhttpHeaderHandler+0x5c>)
     d9e:	4798      	blx	r3
		mdmCtrlr_SendDataToModem("--EOF--Pattern--",16);
     da0:	2110      	movs	r1, #16
     da2:	480e      	ldr	r0, [pc, #56]	; (ddc <mdmResp_KhttpHeaderHandler+0x7c>)
     da4:	4b0e      	ldr	r3, [pc, #56]	; (de0 <mdmResp_KhttpHeaderHandler+0x80>)
     da6:	4798      	blx	r3
		delay_ms(1000);
     da8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     dac:	4b0d      	ldr	r3, [pc, #52]	; (de4 <mdmResp_KhttpHeaderHandler+0x84>)
     dae:	4798      	blx	r3
		mdmCtrlr_FlushRxBuffer();
     db0:	4b0d      	ldr	r3, [pc, #52]	; (de8 <mdmResp_KhttpHeaderHandler+0x88>)
     db2:	4798      	blx	r3
		dataPacketSentOk = true;
     db4:	70a5      	strb	r5, [r4, #2]
     db6:	bd70      	pop	{r4, r5, r6, pc}
     db8:	000069d0 	.word	0x000069d0
     dbc:	0000106d 	.word	0x0000106d
     dc0:	00001029 	.word	0x00001029
     dc4:	00006b50 	.word	0x00006b50
     dc8:	000069e8 	.word	0x000069e8
     dcc:	000054d9 	.word	0x000054d9
     dd0:	200004ac 	.word	0x200004ac
     dd4:	00006a04 	.word	0x00006a04
     dd8:	000069f0 	.word	0x000069f0
     ddc:	0000665c 	.word	0x0000665c
     de0:	000007d5 	.word	0x000007d5
     de4:	00001b55 	.word	0x00001b55
     de8:	00000851 	.word	0x00000851

00000dec <mdmResp_KhttpGetHandler>:
**
** Description:        Gets the parsed modem response
**
**===========================================================================*/
void mdmResp_KhttpGetHandler(uint8_t* response, uint8_t length)
{
     dec:	b508      	push	{r3, lr}
	DEBUG_PRINT("\r\n\n");
     dee:	4803      	ldr	r0, [pc, #12]	; (dfc <mdmResp_KhttpGetHandler+0x10>)
     df0:	4b03      	ldr	r3, [pc, #12]	; (e00 <mdmResp_KhttpGetHandler+0x14>)
     df2:	4798      	blx	r3
	//SerialDebugPrint(response,length);
	dataPacketSentOk = true;
     df4:	2201      	movs	r2, #1
     df6:	4b03      	ldr	r3, [pc, #12]	; (e04 <mdmResp_KhttpGetHandler+0x18>)
     df8:	709a      	strb	r2, [r3, #2]
     dfa:	bd08      	pop	{r3, pc}
     dfc:	00006a1c 	.word	0x00006a1c
     e00:	0000106d 	.word	0x0000106d
     e04:	200004ac 	.word	0x200004ac

00000e08 <ModemRxTask>:
#include "thirdparty/RTOS/freertos/FreeRTOSV10.0.0/Source/include/queue.h"
#include "thirdparty/RTOS/freertos/FreeRTOSV10.0.0/Source/include/projdefs.h"
#include "Apps/Tasks/ModemTask/include/ModemCmdParser.h"

void ModemRxTask( void *ModemTaskParam)
{
     e08:	b5f0      	push	{r4, r5, r6, r7, lr}
     e0a:	b087      	sub	sp, #28

	while(1)
	{
		/* Wait to receive a notification sent directly to this task from the
		interrupt handler. */
		xResult = xTaskNotifyWait(0,ULONG_MAX,&atCmd,xMaxExpectedBlockTime);
     e0c:	4e1f      	ldr	r6, [pc, #124]	; (e8c <ModemRxTask+0x84>)
		getModemCommandData(atCmd, &cmdData);
     e0e:	4d20      	ldr	r5, [pc, #128]	; (e90 <ModemRxTask+0x88>)
		else
		{
			/* If this part of the function is reached then an interrupt did not
			arrive within the expected time, and (in a real application) it may
			be necessary to perform some error recovery operations. */
			DEBUG_PRINT("Notification Not Received to Rx Task");
     e10:	4f20      	ldr	r7, [pc, #128]	; (e94 <ModemRxTask+0x8c>)
     e12:	e01f      	b.n	e54 <ModemRxTask+0x4c>
			responseBuffer = (uint8_t*)pvPortMalloc((cmdData.validDataCnt)*(sizeof(uint8_t)));
     e14:	f8bd 000a 	ldrh.w	r0, [sp, #10]
     e18:	4b1f      	ldr	r3, [pc, #124]	; (e98 <ModemRxTask+0x90>)
     e1a:	4798      	blx	r3
			if(responseBuffer != NULL)
     e1c:	4604      	mov	r4, r0
     e1e:	2800      	cmp	r0, #0
     e20:	d02f      	beq.n	e82 <ModemRxTask+0x7a>
				DEBUG_PRINT("Notification Received to Rx Task. Memory Allocated");
     e22:	481e      	ldr	r0, [pc, #120]	; (e9c <ModemRxTask+0x94>)
     e24:	4b1e      	ldr	r3, [pc, #120]	; (ea0 <ModemRxTask+0x98>)
     e26:	4798      	blx	r3
				if(false != mdmParser_solicitedCmdParser(cmdData.AtCmd,responseBuffer))
     e28:	4621      	mov	r1, r4
     e2a:	f89d 0000 	ldrb.w	r0, [sp]
     e2e:	4b1d      	ldr	r3, [pc, #116]	; (ea4 <ModemRxTask+0x9c>)
     e30:	4798      	blx	r3
     e32:	b310      	cbz	r0, e7a <ModemRxTask+0x72>
					cmdData.respHandler(responseBuffer,cmdData.validDataCnt);
     e34:	f89d 100a 	ldrb.w	r1, [sp, #10]
     e38:	4620      	mov	r0, r4
     e3a:	9b03      	ldr	r3, [sp, #12]
     e3c:	4798      	blx	r3
					DEBUG_PRINT("Called Resp Handler");
     e3e:	481a      	ldr	r0, [pc, #104]	; (ea8 <ModemRxTask+0xa0>)
     e40:	4b17      	ldr	r3, [pc, #92]	; (ea0 <ModemRxTask+0x98>)
     e42:	4798      	blx	r3
					mdmParser_SetLastCmdProcessed(true);
     e44:	2001      	movs	r0, #1
     e46:	4b19      	ldr	r3, [pc, #100]	; (eac <ModemRxTask+0xa4>)
     e48:	4798      	blx	r3
				vPortFree(responseBuffer);
     e4a:	4620      	mov	r0, r4
     e4c:	4b18      	ldr	r3, [pc, #96]	; (eb0 <ModemRxTask+0xa8>)
     e4e:	4798      	blx	r3
		}
		kickWatchDog();
     e50:	4b18      	ldr	r3, [pc, #96]	; (eb4 <ModemRxTask+0xac>)
     e52:	4798      	blx	r3
		xResult = xTaskNotifyWait(0,ULONG_MAX,&atCmd,xMaxExpectedBlockTime);
     e54:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
     e58:	f10d 0217 	add.w	r2, sp, #23
     e5c:	f04f 31ff 	mov.w	r1, #4294967295
     e60:	2000      	movs	r0, #0
     e62:	47b0      	blx	r6
     e64:	4604      	mov	r4, r0
		getModemCommandData(atCmd, &cmdData);
     e66:	4669      	mov	r1, sp
     e68:	f89d 0017 	ldrb.w	r0, [sp, #23]
     e6c:	47a8      	blx	r5
		if(xResult == pdPASS)
     e6e:	2c01      	cmp	r4, #1
     e70:	d0d0      	beq.n	e14 <ModemRxTask+0xc>
			DEBUG_PRINT("Notification Not Received to Rx Task");
     e72:	4638      	mov	r0, r7
     e74:	4b0a      	ldr	r3, [pc, #40]	; (ea0 <ModemRxTask+0x98>)
     e76:	4798      	blx	r3
     e78:	e7ea      	b.n	e50 <ModemRxTask+0x48>
					DEBUG_PRINT("ERROR: Solicited Command Parsing Failed");
     e7a:	480f      	ldr	r0, [pc, #60]	; (eb8 <ModemRxTask+0xb0>)
     e7c:	4b08      	ldr	r3, [pc, #32]	; (ea0 <ModemRxTask+0x98>)
     e7e:	4798      	blx	r3
     e80:	e7e3      	b.n	e4a <ModemRxTask+0x42>
				DEBUG_PRINT("Error: Heap Allocation Failed");
     e82:	480e      	ldr	r0, [pc, #56]	; (ebc <ModemRxTask+0xb4>)
     e84:	4b06      	ldr	r3, [pc, #24]	; (ea0 <ModemRxTask+0x98>)
     e86:	4798      	blx	r3
     e88:	e7e2      	b.n	e50 <ModemRxTask+0x48>
     e8a:	bf00      	nop
     e8c:	00004ef1 	.word	0x00004ef1
     e90:	00000371 	.word	0x00000371
     e94:	00006acc 	.word	0x00006acc
     e98:	00003985 	.word	0x00003985
     e9c:	00006a3c 	.word	0x00006a3c
     ea0:	0000106d 	.word	0x0000106d
     ea4:	00000525 	.word	0x00000525
     ea8:	00006a70 	.word	0x00006a70
     eac:	00000675 	.word	0x00000675
     eb0:	000039ed 	.word	0x000039ed
     eb4:	000011e9 	.word	0x000011e9
     eb8:	00006a84 	.word	0x00006a84
     ebc:	00006aac 	.word	0x00006aac

00000ec0 <ModemTxTask>:
*
* DESCRIPTION: Gets the current Modem Power State.
*
********************************************************************************/
void ModemTxTask( void *ModemTaskParam)
{
     ec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     ec4:	b086      	sub	sp, #24
	const TickType_t xDelayMs = pdMS_TO_TICKS(1000UL);
	xSemaphoreGive(AtTxQueueLoadSemaphore);
     ec6:	2300      	movs	r3, #0
     ec8:	461a      	mov	r2, r3
     eca:	4619      	mov	r1, r3
     ecc:	4822      	ldr	r0, [pc, #136]	; (f58 <ModemTxTask+0x98>)
     ece:	6800      	ldr	r0, [r0, #0]
     ed0:	4c22      	ldr	r4, [pc, #136]	; (f5c <ModemTxTask+0x9c>)
     ed2:	47a0      	blx	r4
	while(1)
	{
		if(getModemPowerStatus() == MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS)
     ed4:	4c22      	ldr	r4, [pc, #136]	; (f60 <ModemTxTask+0xa0>)
* DESCRIPTION: Gets the current Modem Power State.
*
********************************************************************************/
static void ModemTxTaskSchedule(void)
{
	if (uxQueueMessagesWaiting(AtTransmitQueue) != 0)
     ed6:	4d23      	ldr	r5, [pc, #140]	; (f64 <ModemTxTask+0xa4>)
     ed8:	4e23      	ldr	r6, [pc, #140]	; (f68 <ModemTxTask+0xa8>)
     eda:	e005      	b.n	ee8 <ModemTxTask+0x28>
			kickWatchDog();
     edc:	4b23      	ldr	r3, [pc, #140]	; (f6c <ModemTxTask+0xac>)
     ede:	4798      	blx	r3
			vTaskDelay(xDelayMs);
     ee0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
     ee4:	4b22      	ldr	r3, [pc, #136]	; (f70 <ModemTxTask+0xb0>)
     ee6:	4798      	blx	r3
		if(getModemPowerStatus() == MDM_PWR_OPERATIONAL_READY_FOR_AT_CMDS)
     ee8:	47a0      	blx	r4
     eea:	2804      	cmp	r0, #4
     eec:	d1fc      	bne.n	ee8 <ModemTxTask+0x28>
	if (uxQueueMessagesWaiting(AtTransmitQueue) != 0)
     eee:	6828      	ldr	r0, [r5, #0]
     ef0:	47b0      	blx	r6
     ef2:	2800      	cmp	r0, #0
     ef4:	d0f2      	beq.n	edc <ModemTxTask+0x1c>
	{
		if(pdPASS == xSemaphoreTake(AtTxQueueLoadSemaphore, 0))
     ef6:	2100      	movs	r1, #0
     ef8:	4b17      	ldr	r3, [pc, #92]	; (f58 <ModemTxTask+0x98>)
     efa:	6818      	ldr	r0, [r3, #0]
     efc:	4b1d      	ldr	r3, [pc, #116]	; (f74 <ModemTxTask+0xb4>)
     efe:	4798      	blx	r3
     f00:	2801      	cmp	r0, #1
     f02:	d1eb      	bne.n	edc <ModemTxTask+0x1c>
		{
			xQueueReceive( AtTransmitQueue, &AtTxQueueReceivedData, portMAX_DELAY );
     f04:	4f1c      	ldr	r7, [pc, #112]	; (f78 <ModemTxTask+0xb8>)
     f06:	f04f 32ff 	mov.w	r2, #4294967295
     f0a:	4639      	mov	r1, r7
     f0c:	6828      	ldr	r0, [r5, #0]
     f0e:	4b1b      	ldr	r3, [pc, #108]	; (f7c <ModemTxTask+0xbc>)
     f10:	4798      	blx	r3
			ModemTx_SendCommandToModem(AtTxQueueReceivedData.atCmd);
     f12:	f897 8001 	ldrb.w	r8, [r7, #1]
**
**===========================================================================*/
static void ModemTx_SendCommandToModem(AT_CMD_TYPE atCmd)
{
	MODEM_CMD_DATA ModemCmdData;
	getModemCommandData(atCmd, &ModemCmdData);
     f16:	a901      	add	r1, sp, #4
     f18:	4640      	mov	r0, r8
     f1a:	4b19      	ldr	r3, [pc, #100]	; (f80 <ModemTxTask+0xc0>)
     f1c:	4798      	blx	r3
	mdmCtrlr_FlushRxBuffer();
     f1e:	4b19      	ldr	r3, [pc, #100]	; (f84 <ModemTxTask+0xc4>)
     f20:	4798      	blx	r3
	mdmCtrlr_SendDataToModem(ModemCmdData.AtString,ModemCmdData.CmdLength);
     f22:	f89d 100c 	ldrb.w	r1, [sp, #12]
     f26:	9802      	ldr	r0, [sp, #8]
     f28:	4b17      	ldr	r3, [pc, #92]	; (f88 <ModemTxTask+0xc8>)
     f2a:	4798      	blx	r3
	mdmParser_SetLastSentAtCommand(atCmd);
     f2c:	4640      	mov	r0, r8
     f2e:	4b17      	ldr	r3, [pc, #92]	; (f8c <ModemTxTask+0xcc>)
     f30:	4798      	blx	r3
	mdmParser_SetLastCmdProcessed(false);
     f32:	2000      	movs	r0, #0
     f34:	4b16      	ldr	r3, [pc, #88]	; (f90 <ModemTxTask+0xd0>)
     f36:	4798      	blx	r3
			ConsoleDebugPrint("Task ID",AtTxQueueReceivedData.taskID);
     f38:	7839      	ldrb	r1, [r7, #0]
     f3a:	4816      	ldr	r0, [pc, #88]	; (f94 <ModemTxTask+0xd4>)
     f3c:	4b16      	ldr	r3, [pc, #88]	; (f98 <ModemTxTask+0xd8>)
     f3e:	4798      	blx	r3
			DEBUG_PRINT("Transmitted a command to Modem");
     f40:	4816      	ldr	r0, [pc, #88]	; (f9c <ModemTxTask+0xdc>)
     f42:	4b17      	ldr	r3, [pc, #92]	; (fa0 <ModemTxTask+0xe0>)
     f44:	4798      	blx	r3
			xSemaphoreGive(AtTxQueueLoadSemaphore);
     f46:	2300      	movs	r3, #0
     f48:	461a      	mov	r2, r3
     f4a:	4619      	mov	r1, r3
     f4c:	4802      	ldr	r0, [pc, #8]	; (f58 <ModemTxTask+0x98>)
     f4e:	6800      	ldr	r0, [r0, #0]
     f50:	4f02      	ldr	r7, [pc, #8]	; (f5c <ModemTxTask+0x9c>)
     f52:	47b8      	blx	r7
     f54:	e7c2      	b.n	edc <ModemTxTask+0x1c>
     f56:	bf00      	nop
     f58:	20002808 	.word	0x20002808
     f5c:	00003ce1 	.word	0x00003ce1
     f60:	000009e5 	.word	0x000009e5
     f64:	20002804 	.word	0x20002804
     f68:	0000432d 	.word	0x0000432d
     f6c:	000011e9 	.word	0x000011e9
     f70:	000049f1 	.word	0x000049f1
     f74:	0000414d 	.word	0x0000414d
     f78:	200004b0 	.word	0x200004b0
     f7c:	00003fc5 	.word	0x00003fc5
     f80:	00000371 	.word	0x00000371
     f84:	00000851 	.word	0x00000851
     f88:	000007d5 	.word	0x000007d5
     f8c:	00000681 	.word	0x00000681
     f90:	00000675 	.word	0x00000675
     f94:	00006af4 	.word	0x00006af4
     f98:	000010b5 	.word	0x000010b5
     f9c:	00006afc 	.word	0x00006afc
     fa0:	0000106d 	.word	0x0000106d

00000fa4 <usart_async_write>:
 *  Author: anilj
 */ 
#include "Apps/UartDriver/include/UartDriver.h"
uint8_t TxBuf[10] = {0};
int32_t usart_async_write(struct _usart_async_device *const device,const uint8_t *const buf, const uint16_t length)
{
     fa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     fa8:	4604      	mov	r4, r0
     faa:	460e      	mov	r6, r1
     fac:	4691      	mov	r9, r2
	uint32_t offset = 0;
	
	while (!_usart_async_is_byte_sent(device));
     fae:	4d0e      	ldr	r5, [pc, #56]	; (fe8 <usart_async_write+0x44>)
     fb0:	4620      	mov	r0, r4
     fb2:	47a8      	blx	r5
     fb4:	2800      	cmp	r0, #0
     fb6:	d0fb      	beq.n	fb0 <usart_async_write+0xc>
     fb8:	3e01      	subs	r6, #1
     fba:	f8df 8030 	ldr.w	r8, [pc, #48]	; fec <usart_async_write+0x48>
     fbe:	2700      	movs	r7, #0
	
	do {
		TxBuf[offset] = buf[offset];
		_usart_async_write_byte(device, buf[offset]);
     fc0:	f8df a02c 	ldr.w	sl, [pc, #44]	; ff0 <usart_async_write+0x4c>
		while (!_usart_async_is_byte_sent(device))
     fc4:	4d08      	ldr	r5, [pc, #32]	; (fe8 <usart_async_write+0x44>)
		TxBuf[offset] = buf[offset];
     fc6:	7873      	ldrb	r3, [r6, #1]
     fc8:	f808 3b01 	strb.w	r3, [r8], #1
		_usart_async_write_byte(device, buf[offset]);
     fcc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
     fd0:	4620      	mov	r0, r4
     fd2:	47d0      	blx	sl
		while (!_usart_async_is_byte_sent(device))
     fd4:	4620      	mov	r0, r4
     fd6:	47a8      	blx	r5
     fd8:	2800      	cmp	r0, #0
     fda:	d0fb      	beq.n	fd4 <usart_async_write+0x30>
		;
	} while (++offset < length);
     fdc:	3701      	adds	r7, #1
     fde:	454f      	cmp	r7, r9
     fe0:	d3f1      	bcc.n	fc6 <usart_async_write+0x22>

	return (int32_t)offset;
}
     fe2:	4638      	mov	r0, r7
     fe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     fe8:	000028c3 	.word	0x000028c3
     fec:	200004b8 	.word	0x200004b8
     ff0:	000028b5 	.word	0x000028b5

00000ff4 <SerialDebugTxByteSentCallBack>:
     ff4:	2302      	movs	r3, #2
     ff6:	7603      	strb	r3, [r0, #24]
     ff8:	4770      	bx	lr

00000ffa <SerialDebugErrorCallBack>:
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
     ffa:	2380      	movs	r3, #128	; 0x80
     ffc:	7603      	strb	r3, [r0, #24]
     ffe:	4770      	bx	lr

00001000 <SerialDebugPrintInit>:
	.usart_cb.rx_done_cb = NULL,
	.usart_cb.error_cb = SerialDebugErrorCallBack,
};

void SerialDebugPrintInit(void)
{
    1000:	b510      	push	{r4, lr}
	uint32_t initStatus;
	
	initStatus = _usart_async_init(&SERIAL_DEBUG_PRINT,SERCOM5);
    1002:	4c05      	ldr	r4, [pc, #20]	; (1018 <SerialDebugPrintInit+0x18>)
    1004:	4905      	ldr	r1, [pc, #20]	; (101c <SerialDebugPrintInit+0x1c>)
    1006:	4620      	mov	r0, r4
    1008:	4b05      	ldr	r3, [pc, #20]	; (1020 <SerialDebugPrintInit+0x20>)
    100a:	4798      	blx	r3
	{
		/* SERCOM5 initialization failed */	
	}
	
	/* Enable only the UART RX Interrupt */
	_usart_async_set_irq_state(&SERIAL_DEBUG_PRINT,USART_ASYNC_RX_DONE,true);
    100c:	2201      	movs	r2, #1
    100e:	4611      	mov	r1, r2
    1010:	4620      	mov	r0, r4
    1012:	4b04      	ldr	r3, [pc, #16]	; (1024 <SerialDebugPrintInit+0x24>)
    1014:	4798      	blx	r3
    1016:	bd10      	pop	{r4, pc}
    1018:	20000040 	.word	0x20000040
    101c:	43000400 	.word	0x43000400
    1020:	0000282d 	.word	0x0000282d
    1024:	000028d9 	.word	0x000028d9

00001028 <SerialDebugPrint>:
}


void SerialDebugPrint(const uint8_t *const dataToPrint,const uint16_t length)
{
    1028:	b570      	push	{r4, r5, r6, lr}
    102a:	4605      	mov	r5, r0
    102c:	460e      	mov	r6, r1
	_usart_async_enable(&SERIAL_DEBUG_PRINT);
    102e:	4c05      	ldr	r4, [pc, #20]	; (1044 <SerialDebugPrint+0x1c>)
    1030:	4620      	mov	r0, r4
    1032:	4b05      	ldr	r3, [pc, #20]	; (1048 <SerialDebugPrint+0x20>)
    1034:	4798      	blx	r3
	
	usart_async_write(&SERIAL_DEBUG_PRINT, dataToPrint, length);
    1036:	4632      	mov	r2, r6
    1038:	4629      	mov	r1, r5
    103a:	4620      	mov	r0, r4
    103c:	4b03      	ldr	r3, [pc, #12]	; (104c <SerialDebugPrint+0x24>)
    103e:	4798      	blx	r3
    1040:	bd70      	pop	{r4, r5, r6, pc}
    1042:	bf00      	nop
    1044:	20000040 	.word	0x20000040
    1048:	000028a1 	.word	0x000028a1
    104c:	00000fa5 	.word	0x00000fa5

00001050 <SerialDebugTxDoneCallBack>:
{
    1050:	b510      	push	{r4, lr}
    1052:	4604      	mov	r4, r0
	SerialDebugPrint((uint8_t*)"Tx serial Debug Done\r\n",22);
    1054:	2116      	movs	r1, #22
    1056:	4803      	ldr	r0, [pc, #12]	; (1064 <SerialDebugTxDoneCallBack+0x14>)
    1058:	4b03      	ldr	r3, [pc, #12]	; (1068 <SerialDebugTxDoneCallBack+0x18>)
    105a:	4798      	blx	r3
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_DRE;
    105c:	2301      	movs	r3, #1
    105e:	7623      	strb	r3, [r4, #24]
    1060:	bd10      	pop	{r4, pc}
    1062:	bf00      	nop
    1064:	00006b1c 	.word	0x00006b1c
    1068:	00001029 	.word	0x00001029

0000106c <SerialStringPrint>:
}


void SerialStringPrint(const uint8_t *const dataToPrint)
{
    106c:	b510      	push	{r4, lr}
    106e:	b09a      	sub	sp, #104	; 0x68
    1070:	4604      	mov	r4, r0
	uint8_t dbgBuffer[100];
	memset(dbgBuffer,'\0',100);
    1072:	2264      	movs	r2, #100	; 0x64
    1074:	2100      	movs	r1, #0
    1076:	a801      	add	r0, sp, #4
    1078:	4b08      	ldr	r3, [pc, #32]	; (109c <SerialStringPrint+0x30>)
    107a:	4798      	blx	r3
	sprintf((int8_t*)dbgBuffer,"%s %s",dataToPrint,"\r\n");
    107c:	4b08      	ldr	r3, [pc, #32]	; (10a0 <SerialStringPrint+0x34>)
    107e:	4622      	mov	r2, r4
    1080:	4908      	ldr	r1, [pc, #32]	; (10a4 <SerialStringPrint+0x38>)
    1082:	a801      	add	r0, sp, #4
    1084:	4c08      	ldr	r4, [pc, #32]	; (10a8 <SerialStringPrint+0x3c>)
    1086:	47a0      	blx	r4
	SerialDebugPrint(dbgBuffer,strlen(dbgBuffer));
    1088:	a801      	add	r0, sp, #4
    108a:	4b08      	ldr	r3, [pc, #32]	; (10ac <SerialStringPrint+0x40>)
    108c:	4798      	blx	r3
    108e:	b281      	uxth	r1, r0
    1090:	a801      	add	r0, sp, #4
    1092:	4b07      	ldr	r3, [pc, #28]	; (10b0 <SerialStringPrint+0x44>)
    1094:	4798      	blx	r3
}
    1096:	b01a      	add	sp, #104	; 0x68
    1098:	bd10      	pop	{r4, pc}
    109a:	bf00      	nop
    109c:	00005541 	.word	0x00005541
    10a0:	00006b50 	.word	0x00006b50
    10a4:	00006b40 	.word	0x00006b40
    10a8:	000056c9 	.word	0x000056c9
    10ac:	00005721 	.word	0x00005721
    10b0:	00001029 	.word	0x00001029

000010b4 <ConsoleDebugPrint>:

void ConsoleDebugPrint(const uint8_t *const txt, uint32_t intData)
{
    10b4:	b530      	push	{r4, r5, lr}
    10b6:	b09b      	sub	sp, #108	; 0x6c
    10b8:	4605      	mov	r5, r0
    10ba:	460c      	mov	r4, r1
	uint8_t dbgBuffer[100];
	memset(dbgBuffer,'\0',100);
    10bc:	2264      	movs	r2, #100	; 0x64
    10be:	2100      	movs	r1, #0
    10c0:	a801      	add	r0, sp, #4
    10c2:	4b09      	ldr	r3, [pc, #36]	; (10e8 <ConsoleDebugPrint+0x34>)
    10c4:	4798      	blx	r3

	if(intData != 0)
    10c6:	b90c      	cbnz	r4, 10cc <ConsoleDebugPrint+0x18>
	{
		sprintf((int8_t*)dbgBuffer,"%s - %d \r\n",txt,intData);
		SerialDebugPrint(dbgBuffer,strlen(dbgBuffer));
	}
}
    10c8:	b01b      	add	sp, #108	; 0x6c
    10ca:	bd30      	pop	{r4, r5, pc}
		sprintf((int8_t*)dbgBuffer,"%s - %d \r\n",txt,intData);
    10cc:	4623      	mov	r3, r4
    10ce:	462a      	mov	r2, r5
    10d0:	4906      	ldr	r1, [pc, #24]	; (10ec <ConsoleDebugPrint+0x38>)
    10d2:	a801      	add	r0, sp, #4
    10d4:	4c06      	ldr	r4, [pc, #24]	; (10f0 <ConsoleDebugPrint+0x3c>)
    10d6:	47a0      	blx	r4
		SerialDebugPrint(dbgBuffer,strlen(dbgBuffer));
    10d8:	a801      	add	r0, sp, #4
    10da:	4b06      	ldr	r3, [pc, #24]	; (10f4 <ConsoleDebugPrint+0x40>)
    10dc:	4798      	blx	r3
    10de:	b281      	uxth	r1, r0
    10e0:	a801      	add	r0, sp, #4
    10e2:	4b05      	ldr	r3, [pc, #20]	; (10f8 <ConsoleDebugPrint+0x44>)
    10e4:	4798      	blx	r3
}
    10e6:	e7ef      	b.n	10c8 <ConsoleDebugPrint+0x14>
    10e8:	00005541 	.word	0x00005541
    10ec:	00006b48 	.word	0x00006b48
    10f0:	000056c9 	.word	0x000056c9
    10f4:	00005721 	.word	0x00005721
    10f8:	00001029 	.word	0x00001029

000010fc <SERCOM5_2_Handler>:
/* UART Rx Interrupt Handler */ 
/*
 **** Just echo back the char entered on the serial terminal****
 */
void SERCOM5_2_Handler( void )
{
    10fc:	b538      	push	{r3, r4, r5, lr}
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
}

static inline void hri_sercomusart_clear_interrupt_RXC_bit(const void *const hw)
{
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_RXC;
    10fe:	2204      	movs	r2, #4
    1100:	4b0b      	ldr	r3, [pc, #44]	; (1130 <SERCOM5_2_Handler+0x34>)
    1102:	761a      	strb	r2, [r3, #24]
	//SerialDebugPrint((uint8_t*)"Serial Rx Complete CallBack\r\n",19);
	hri_sercomusart_clear_interrupt_RXC_bit(SERCOM5);
	
	while (!_usart_async_is_byte_received(&SERIAL_DEBUG_PRINT));
    1104:	4d0b      	ldr	r5, [pc, #44]	; (1134 <SERCOM5_2_Handler+0x38>)
    1106:	4c0c      	ldr	r4, [pc, #48]	; (1138 <SERCOM5_2_Handler+0x3c>)
    1108:	4628      	mov	r0, r5
    110a:	47a0      	blx	r4
    110c:	2800      	cmp	r0, #0
    110e:	d0fb      	beq.n	1108 <SERCOM5_2_Handler+0xc>
	
	rcvdChar[0] = _usart_async_read_byte(&SERIAL_DEBUG_PRINT);
    1110:	4808      	ldr	r0, [pc, #32]	; (1134 <SERCOM5_2_Handler+0x38>)
    1112:	4b0a      	ldr	r3, [pc, #40]	; (113c <SERCOM5_2_Handler+0x40>)
    1114:	4798      	blx	r3
    1116:	490a      	ldr	r1, [pc, #40]	; (1140 <SERCOM5_2_Handler+0x44>)
    1118:	7008      	strb	r0, [r1, #0]
	rcvdChar[1] = '\0';
    111a:	2300      	movs	r3, #0
    111c:	704b      	strb	r3, [r1, #1]
	sprintf((char*)printBuf,"%s",rcvdChar);
    111e:	4c09      	ldr	r4, [pc, #36]	; (1144 <SERCOM5_2_Handler+0x48>)
    1120:	4620      	mov	r0, r4
    1122:	4b09      	ldr	r3, [pc, #36]	; (1148 <SERCOM5_2_Handler+0x4c>)
    1124:	4798      	blx	r3
	SerialDebugPrint(printBuf,sizeof(printBuf));
    1126:	2105      	movs	r1, #5
    1128:	4620      	mov	r0, r4
    112a:	4b08      	ldr	r3, [pc, #32]	; (114c <SERCOM5_2_Handler+0x50>)
    112c:	4798      	blx	r3
    112e:	bd38      	pop	{r3, r4, r5, pc}
    1130:	43000400 	.word	0x43000400
    1134:	20000040 	.word	0x20000040
    1138:	000028cd 	.word	0x000028cd
    113c:	000028bb 	.word	0x000028bb
    1140:	20003028 	.word	0x20003028
    1144:	2000302c 	.word	0x2000302c
    1148:	00005711 	.word	0x00005711
    114c:	00001029 	.word	0x00001029

00001150 <configureWatchDogTimeOut>:
*
* DESCRIPTION: Configure the system watch dog timout.
*
********************************************************************************/
void configureWatchDogTimeOut(WDT_TIMEOUT_TYPE type)
{
    1150:	b538      	push	{r3, r4, r5, lr}
	int32_t cfgstatus;
	
	cfgstatus =  wdt_set_timeout_period(&WDT_0, WDT_FREQ, cfgSystemWdt[type].timeOutValue);
    1152:	4b0a      	ldr	r3, [pc, #40]	; (117c <configureWatchDogTimeOut+0x2c>)
    1154:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    1158:	8845      	ldrh	r5, [r0, #2]
 * \retval -2 Invalid timeout period.
 */
static inline int32_t wdt_set_timeout_period(struct wdt_descriptor *const wdt, const uint32_t clk_rate,
                                             const uint16_t timeout_period)
{
	ASSERT(wdt && wdt->dev.hw);
    115a:	4c09      	ldr	r4, [pc, #36]	; (1180 <configureWatchDogTimeOut+0x30>)
    115c:	6820      	ldr	r0, [r4, #0]
    115e:	2279      	movs	r2, #121	; 0x79
    1160:	4908      	ldr	r1, [pc, #32]	; (1184 <configureWatchDogTimeOut+0x34>)
    1162:	3000      	adds	r0, #0
    1164:	bf18      	it	ne
    1166:	2001      	movne	r0, #1
    1168:	4b07      	ldr	r3, [pc, #28]	; (1188 <configureWatchDogTimeOut+0x38>)
    116a:	4798      	blx	r3

	return _wdt_set_timeout_period(&wdt->dev, clk_rate, timeout_period);
    116c:	462a      	mov	r2, r5
    116e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
    1172:	4620      	mov	r0, r4
    1174:	4b05      	ldr	r3, [pc, #20]	; (118c <configureWatchDogTimeOut+0x3c>)
    1176:	4798      	blx	r3
    1178:	bd38      	pop	{r3, r4, r5, pc}
    117a:	bf00      	nop
    117c:	2000005c 	.word	0x2000005c
    1180:	20003108 	.word	0x20003108
    1184:	00006b54 	.word	0x00006b54
    1188:	00001dad 	.word	0x00001dad
    118c:	00003279 	.word	0x00003279

00001190 <enableWatchDogTimer>:
*
* DESCRIPTION: Enable the WDT
*
********************************************************************************/
void enableWatchDogTimer(void)
{
    1190:	b510      	push	{r4, lr}
	configureWatchDogTimeOut(WDT_TIMEOUT_DELAYED);
    1192:	2002      	movs	r0, #2
    1194:	4b07      	ldr	r3, [pc, #28]	; (11b4 <enableWatchDogTimer+0x24>)
    1196:	4798      	blx	r3
 * \return Operation status of init
 * \retval 0  Completed sucessfully.
 */
static inline int32_t wdt_enable(struct wdt_descriptor *const wdt)
{
	ASSERT(wdt && wdt->dev.hw);
    1198:	4c07      	ldr	r4, [pc, #28]	; (11b8 <enableWatchDogTimer+0x28>)
    119a:	6820      	ldr	r0, [r4, #0]
    119c:	2296      	movs	r2, #150	; 0x96
    119e:	4907      	ldr	r1, [pc, #28]	; (11bc <enableWatchDogTimer+0x2c>)
    11a0:	3000      	adds	r0, #0
    11a2:	bf18      	it	ne
    11a4:	2001      	movne	r0, #1
    11a6:	4b06      	ldr	r3, [pc, #24]	; (11c0 <enableWatchDogTimer+0x30>)
    11a8:	4798      	blx	r3

	return _wdt_enable(&wdt->dev);
    11aa:	4620      	mov	r0, r4
    11ac:	4b05      	ldr	r3, [pc, #20]	; (11c4 <enableWatchDogTimer+0x34>)
    11ae:	4798      	blx	r3
    11b0:	bd10      	pop	{r4, pc}
    11b2:	bf00      	nop
    11b4:	00001151 	.word	0x00001151
    11b8:	20003108 	.word	0x20003108
    11bc:	00006b54 	.word	0x00006b54
    11c0:	00001dad 	.word	0x00001dad
    11c4:	00003395 	.word	0x00003395

000011c8 <atmel_start_init>:
{
    11c8:	b508      	push	{r3, lr}
    system_init();
    11ca:	4b04      	ldr	r3, [pc, #16]	; (11dc <atmel_start_init+0x14>)
    11cc:	4798      	blx	r3
    delay_ms(1000);
    11ce:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    11d2:	4b03      	ldr	r3, [pc, #12]	; (11e0 <atmel_start_init+0x18>)
    11d4:	4798      	blx	r3
    enableWatchDogTimer();
    11d6:	4b03      	ldr	r3, [pc, #12]	; (11e4 <atmel_start_init+0x1c>)
    11d8:	4798      	blx	r3
    11da:	bd08      	pop	{r3, pc}
    11dc:	00001965 	.word	0x00001965
    11e0:	00001b55 	.word	0x00001b55
    11e4:	00001191 	.word	0x00001191

000011e8 <kickWatchDog>:
*
* DESCRIPTION: Restart the WDT
*
********************************************************************************/
int32_t kickWatchDog(void)
{	
    11e8:	b510      	push	{r4, lr}
 * \return Operation status of init
 * \retval 0 Completed sucessfully.
 */
static inline int32_t wdt_feed(struct wdt_descriptor *const wdt)
{
	ASSERT(wdt && wdt->dev.hw);
    11ea:	4c06      	ldr	r4, [pc, #24]	; (1204 <kickWatchDog+0x1c>)
    11ec:	6820      	ldr	r0, [r4, #0]
    11ee:	22b3      	movs	r2, #179	; 0xb3
    11f0:	4905      	ldr	r1, [pc, #20]	; (1208 <kickWatchDog+0x20>)
    11f2:	3000      	adds	r0, #0
    11f4:	bf18      	it	ne
    11f6:	2001      	movne	r0, #1
    11f8:	4b04      	ldr	r3, [pc, #16]	; (120c <kickWatchDog+0x24>)
    11fa:	4798      	blx	r3

	return _wdt_feed(&wdt->dev);
    11fc:	4620      	mov	r0, r4
    11fe:	4b04      	ldr	r3, [pc, #16]	; (1210 <kickWatchDog+0x28>)
    1200:	4798      	blx	r3
		status = ERR_DENIED;
		//DEBUG_PRINT("Not able to Kick WDT");
	}

	return status;
}
    1202:	bd10      	pop	{r4, pc}
    1204:	20003108 	.word	0x20003108
    1208:	00006b54 	.word	0x00006b54
    120c:	00001dad 	.word	0x00001dad
    1210:	000033d1 	.word	0x000033d1

00001214 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1214:	e7fe      	b.n	1214 <Dummy_Handler>
	...

00001218 <Reset_Handler>:
{
    1218:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
    121a:	4b1c      	ldr	r3, [pc, #112]	; (128c <Reset_Handler+0x74>)
    121c:	4a1c      	ldr	r2, [pc, #112]	; (1290 <Reset_Handler+0x78>)
    121e:	429a      	cmp	r2, r3
    1220:	d010      	beq.n	1244 <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
    1222:	4b1c      	ldr	r3, [pc, #112]	; (1294 <Reset_Handler+0x7c>)
    1224:	4a19      	ldr	r2, [pc, #100]	; (128c <Reset_Handler+0x74>)
    1226:	429a      	cmp	r2, r3
    1228:	d20c      	bcs.n	1244 <Reset_Handler+0x2c>
    122a:	3b01      	subs	r3, #1
    122c:	1a9b      	subs	r3, r3, r2
    122e:	f023 0303 	bic.w	r3, r3, #3
    1232:	3304      	adds	r3, #4
    1234:	4413      	add	r3, r2
    1236:	4916      	ldr	r1, [pc, #88]	; (1290 <Reset_Handler+0x78>)
                        *pDest++ = *pSrc++;
    1238:	f851 0b04 	ldr.w	r0, [r1], #4
    123c:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
    1240:	429a      	cmp	r2, r3
    1242:	d1f9      	bne.n	1238 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
    1244:	4b14      	ldr	r3, [pc, #80]	; (1298 <Reset_Handler+0x80>)
    1246:	4a15      	ldr	r2, [pc, #84]	; (129c <Reset_Handler+0x84>)
    1248:	429a      	cmp	r2, r3
    124a:	d20a      	bcs.n	1262 <Reset_Handler+0x4a>
    124c:	3b01      	subs	r3, #1
    124e:	1a9b      	subs	r3, r3, r2
    1250:	f023 0303 	bic.w	r3, r3, #3
    1254:	3304      	adds	r3, #4
    1256:	4413      	add	r3, r2
                *pDest++ = 0;
    1258:	2100      	movs	r1, #0
    125a:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
    125e:	4293      	cmp	r3, r2
    1260:	d1fb      	bne.n	125a <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1262:	4b0f      	ldr	r3, [pc, #60]	; (12a0 <Reset_Handler+0x88>)
    1264:	4a0f      	ldr	r2, [pc, #60]	; (12a4 <Reset_Handler+0x8c>)
    1266:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    126a:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
    126c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    1270:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
    1274:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    1278:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    127c:	f3bf 8f6f 	isb	sy
        __libc_init_array();
    1280:	4b09      	ldr	r3, [pc, #36]	; (12a8 <Reset_Handler+0x90>)
    1282:	4798      	blx	r3
        main();
    1284:	4b09      	ldr	r3, [pc, #36]	; (12ac <Reset_Handler+0x94>)
    1286:	4798      	blx	r3
    1288:	e7fe      	b.n	1288 <Reset_Handler+0x70>
    128a:	bf00      	nop
    128c:	20000000 	.word	0x20000000
    1290:	000072a0 	.word	0x000072a0
    1294:	20000188 	.word	0x20000188
    1298:	200031f4 	.word	0x200031f4
    129c:	20000190 	.word	0x20000190
    12a0:	e000ed00 	.word	0xe000ed00
    12a4:	00000000 	.word	0x00000000
    12a8:	00005491 	.word	0x00005491
    12ac:	0000345d 	.word	0x0000345d

000012b0 <AC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBCMASK_AC_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_AC;
    12b0:	4a04      	ldr	r2, [pc, #16]	; (12c4 <AC_0_CLOCK_init+0x14>)
    12b2:	69d3      	ldr	r3, [r2, #28]
    12b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    12b8:	61d3      	str	r3, [r2, #28]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    12ba:	2240      	movs	r2, #64	; 0x40
    12bc:	4b02      	ldr	r3, [pc, #8]	; (12c8 <AC_0_CLOCK_init+0x18>)
    12be:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    12c2:	4770      	bx	lr
    12c4:	40000800 	.word	0x40000800
    12c8:	40001c00 	.word	0x40001c00

000012cc <AC_0_init>:
	hri_mclk_set_APBCMASK_AC_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, AC_GCLK_ID, CONF_GCLK_AC_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void AC_0_init(void)
{
    12cc:	b508      	push	{r3, lr}
	AC_0_CLOCK_init();
    12ce:	4b03      	ldr	r3, [pc, #12]	; (12dc <AC_0_init+0x10>)
    12d0:	4798      	blx	r3
	ac_sync_init(&AC_0, AC);
    12d2:	4903      	ldr	r1, [pc, #12]	; (12e0 <AC_0_init+0x14>)
    12d4:	4803      	ldr	r0, [pc, #12]	; (12e4 <AC_0_init+0x18>)
    12d6:	4b04      	ldr	r3, [pc, #16]	; (12e8 <AC_0_init+0x1c>)
    12d8:	4798      	blx	r3
    12da:	bd08      	pop	{r3, pc}
    12dc:	000012b1 	.word	0x000012b1
    12e0:	42002000 	.word	0x42002000
    12e4:	200030d4 	.word	0x200030d4
    12e8:	00001a85 	.word	0x00001a85

000012ec <ADC_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    12ec:	4b5d      	ldr	r3, [pc, #372]	; (1464 <ADC_0_PORT_init+0x178>)
    12ee:	2204      	movs	r2, #4
    12f0:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    12f2:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    12f6:	629a      	str	r2, [r3, #40]	; 0x28
    12f8:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
    12fc:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    12fe:	f893 1042 	ldrb.w	r1, [r3, #66]	; 0x42
	tmp &= ~PORT_PINCFG_PMUXEN;
    1302:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1306:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    130a:	f883 1042 	strb.w	r1, [r3, #66]	; 0x42
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    130e:	f893 1031 	ldrb.w	r1, [r3, #49]	; 0x31
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    1312:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    1316:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    131a:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    131e:	2108      	movs	r1, #8
    1320:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1322:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    1326:	6299      	str	r1, [r3, #40]	; 0x28
    1328:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    132a:	f893 1043 	ldrb.w	r1, [r3, #67]	; 0x43
	tmp &= ~PORT_PINCFG_PMUXEN;
    132e:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1332:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1336:	f883 1043 	strb.w	r1, [r3, #67]	; 0x43
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    133a:	f893 1031 	ldrb.w	r1, [r3, #49]	; 0x31
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    133e:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
    1342:	f041 0110 	orr.w	r1, r1, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1346:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    134a:	f44f 7180 	mov.w	r1, #256	; 0x100
    134e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1352:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    1356:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    135a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    135e:	f893 10c8 	ldrb.w	r1, [r3, #200]	; 0xc8
	tmp &= ~PORT_PINCFG_PMUXEN;
    1362:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1366:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    136a:	f883 10c8 	strb.w	r1, [r3, #200]	; 0xc8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    136e:	f893 10b4 	ldrb.w	r1, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    1372:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    1376:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    137a:	f883 10b4 	strb.w	r1, [r3, #180]	; 0xb4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    137e:	f44f 7100 	mov.w	r1, #512	; 0x200
    1382:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1386:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    138a:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    138e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1392:	f893 10c9 	ldrb.w	r1, [r3, #201]	; 0xc9
	tmp &= ~PORT_PINCFG_PMUXEN;
    1396:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    139a:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    139e:	f883 10c9 	strb.w	r1, [r3, #201]	; 0xc9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    13a2:	f893 10b4 	ldrb.w	r1, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    13a6:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
    13aa:	f041 0110 	orr.w	r1, r1, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    13ae:	f883 10b4 	strb.w	r1, [r3, #180]	; 0xb4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    13b2:	2110      	movs	r1, #16
    13b4:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    13b6:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    13ba:	6299      	str	r1, [r3, #40]	; 0x28
    13bc:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    13be:	f893 1044 	ldrb.w	r1, [r3, #68]	; 0x44
	tmp &= ~PORT_PINCFG_PMUXEN;
    13c2:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    13c6:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    13ca:	f883 1044 	strb.w	r1, [r3, #68]	; 0x44
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    13ce:	f893 1032 	ldrb.w	r1, [r3, #50]	; 0x32
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    13d2:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    13d6:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    13da:	f883 1032 	strb.w	r1, [r3, #50]	; 0x32
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    13de:	2120      	movs	r1, #32
    13e0:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    13e2:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    13e6:	6299      	str	r1, [r3, #40]	; 0x28
    13e8:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    13ea:	f893 1045 	ldrb.w	r1, [r3, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
    13ee:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    13f2:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    13f6:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    13fa:	f893 1032 	ldrb.w	r1, [r3, #50]	; 0x32
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    13fe:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
    1402:	f041 0110 	orr.w	r1, r1, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1406:	f883 1032 	strb.w	r1, [r3, #50]	; 0x32
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    140a:	2140      	movs	r1, #64	; 0x40
    140c:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    140e:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    1412:	6299      	str	r1, [r3, #40]	; 0x28
    1414:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1416:	f893 1046 	ldrb.w	r1, [r3, #70]	; 0x46
	tmp &= ~PORT_PINCFG_PMUXEN;
    141a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    141e:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1422:	f883 1046 	strb.w	r1, [r3, #70]	; 0x46
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1426:	f893 1033 	ldrb.w	r1, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    142a:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    142e:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1432:	f883 1033 	strb.w	r1, [r3, #51]	; 0x33
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1436:	2180      	movs	r1, #128	; 0x80
    1438:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    143a:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    143e:	6299      	str	r1, [r3, #40]	; 0x28
    1440:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1442:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
	tmp &= ~PORT_PINCFG_PMUXEN;
    1446:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    144a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    144e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    1452:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    1456:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    145a:	f042 0210 	orr.w	r2, r2, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    145e:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
    1462:	4770      	bx	lr
    1464:	41008000 	.word	0x41008000

00001468 <ADC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
    1468:	4a04      	ldr	r2, [pc, #16]	; (147c <ADC_0_CLOCK_init+0x14>)
    146a:	6a13      	ldr	r3, [r2, #32]
    146c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    1470:	6213      	str	r3, [r2, #32]
    1472:	2241      	movs	r2, #65	; 0x41
    1474:	4b02      	ldr	r3, [pc, #8]	; (1480 <ADC_0_CLOCK_init+0x18>)
    1476:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    147a:	4770      	bx	lr
    147c:	40000800 	.word	0x40000800
    1480:	40001c00 	.word	0x40001c00

00001484 <ADC_0_init>:
	hri_mclk_set_APBDMASK_ADC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC0_GCLK_ID, CONF_GCLK_ADC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void ADC_0_init(void)
{
    1484:	b508      	push	{r3, lr}
	ADC_0_CLOCK_init();
    1486:	4b05      	ldr	r3, [pc, #20]	; (149c <ADC_0_init+0x18>)
    1488:	4798      	blx	r3
	ADC_0_PORT_init();
    148a:	4b05      	ldr	r3, [pc, #20]	; (14a0 <ADC_0_init+0x1c>)
    148c:	4798      	blx	r3
	adc_sync_init(&ADC_0, ADC0, (void *)NULL);
    148e:	2200      	movs	r2, #0
    1490:	4904      	ldr	r1, [pc, #16]	; (14a4 <ADC_0_init+0x20>)
    1492:	4805      	ldr	r0, [pc, #20]	; (14a8 <ADC_0_init+0x24>)
    1494:	4b05      	ldr	r3, [pc, #20]	; (14ac <ADC_0_init+0x28>)
    1496:	4798      	blx	r3
    1498:	bd08      	pop	{r3, pc}
    149a:	bf00      	nop
    149c:	00001469 	.word	0x00001469
    14a0:	000012ed 	.word	0x000012ed
    14a4:	43001c00 	.word	0x43001c00
    14a8:	200030e4 	.word	0x200030e4
    14ac:	00001ab5 	.word	0x00001ab5

000014b0 <ADC_1_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_ADC1_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC1;
    14b0:	4a04      	ldr	r2, [pc, #16]	; (14c4 <ADC_1_CLOCK_init+0x14>)
    14b2:	6a13      	ldr	r3, [r2, #32]
    14b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    14b8:	6213      	str	r3, [r2, #32]
    14ba:	2240      	movs	r2, #64	; 0x40
    14bc:	4b02      	ldr	r3, [pc, #8]	; (14c8 <ADC_1_CLOCK_init+0x18>)
    14be:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    14c2:	4770      	bx	lr
    14c4:	40000800 	.word	0x40000800
    14c8:	40001c00 	.word	0x40001c00

000014cc <ADC_1_init>:
	hri_mclk_set_APBDMASK_ADC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC1_GCLK_ID, CONF_GCLK_ADC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void ADC_1_init(void)
{
    14cc:	b508      	push	{r3, lr}
	ADC_1_CLOCK_init();
    14ce:	4b04      	ldr	r3, [pc, #16]	; (14e0 <ADC_1_init+0x14>)
    14d0:	4798      	blx	r3
	ADC_1_PORT_init();
	adc_sync_init(&ADC_1, ADC1, (void *)NULL);
    14d2:	2200      	movs	r2, #0
    14d4:	4903      	ldr	r1, [pc, #12]	; (14e4 <ADC_1_init+0x18>)
    14d6:	4804      	ldr	r0, [pc, #16]	; (14e8 <ADC_1_init+0x1c>)
    14d8:	4b04      	ldr	r3, [pc, #16]	; (14ec <ADC_1_init+0x20>)
    14da:	4798      	blx	r3
    14dc:	bd08      	pop	{r3, pc}
    14de:	bf00      	nop
    14e0:	000014b1 	.word	0x000014b1
    14e4:	43002000 	.word	0x43002000
    14e8:	2000319c 	.word	0x2000319c
    14ec:	00001ab5 	.word	0x00001ab5

000014f0 <DAC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_DAC_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_DAC;
    14f0:	4a04      	ldr	r2, [pc, #16]	; (1504 <DAC_0_CLOCK_init+0x14>)
    14f2:	6a13      	ldr	r3, [r2, #32]
    14f4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    14f8:	6213      	str	r3, [r2, #32]
    14fa:	2240      	movs	r2, #64	; 0x40
    14fc:	4b02      	ldr	r3, [pc, #8]	; (1508 <DAC_0_CLOCK_init+0x18>)
    14fe:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    1502:	4770      	bx	lr
    1504:	40000800 	.word	0x40000800
    1508:	40001c00 	.word	0x40001c00

0000150c <DAC_0_init>:
	hri_mclk_set_APBDMASK_DAC_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, DAC_GCLK_ID, CONF_GCLK_DAC_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void DAC_0_init(void)
{
    150c:	b508      	push	{r3, lr}
	DAC_0_CLOCK_init();
    150e:	4b03      	ldr	r3, [pc, #12]	; (151c <DAC_0_init+0x10>)
    1510:	4798      	blx	r3
	dac_sync_init(&DAC_0, DAC);
    1512:	4903      	ldr	r1, [pc, #12]	; (1520 <DAC_0_init+0x14>)
    1514:	4803      	ldr	r0, [pc, #12]	; (1524 <DAC_0_init+0x18>)
    1516:	4b04      	ldr	r3, [pc, #16]	; (1528 <DAC_0_init+0x1c>)
    1518:	4798      	blx	r3
    151a:	bd08      	pop	{r3, pc}
    151c:	000014f1 	.word	0x000014f1
    1520:	43002400 	.word	0x43002400
    1524:	2000310c 	.word	0x2000310c
    1528:	00001b01 	.word	0x00001b01

0000152c <EXTERNAL_IRQ_0_init>:
	DAC_0_PORT_init();
}

void EXTERNAL_IRQ_0_init(void)
{
    152c:	b508      	push	{r3, lr}
    152e:	2240      	movs	r2, #64	; 0x40
    1530:	4b05      	ldr	r3, [pc, #20]	; (1548 <EXTERNAL_IRQ_0_init+0x1c>)
    1532:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_EIC;
    1536:	4a05      	ldr	r2, [pc, #20]	; (154c <EXTERNAL_IRQ_0_init+0x20>)
    1538:	6953      	ldr	r3, [r2, #20]
    153a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    153e:	6153      	str	r3, [r2, #20]
	hri_gclk_write_PCHCTRL_reg(GCLK, EIC_GCLK_ID, CONF_GCLK_EIC_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_mclk_set_APBAMASK_EIC_bit(MCLK);

	ext_irq_init();
    1540:	4b03      	ldr	r3, [pc, #12]	; (1550 <EXTERNAL_IRQ_0_init+0x24>)
    1542:	4798      	blx	r3
    1544:	bd08      	pop	{r3, pc}
    1546:	bf00      	nop
    1548:	40001c00 	.word	0x40001c00
    154c:	40000800 	.word	0x40000800
    1550:	00001bb9 	.word	0x00001bb9

00001554 <EVENT_SYSTEM_0_init>:
}

void EVENT_SYSTEM_0_init(void)
{
    1554:	b508      	push	{r3, lr}
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_EVSYS;
    1556:	4a04      	ldr	r2, [pc, #16]	; (1568 <EVENT_SYSTEM_0_init+0x14>)
    1558:	6993      	ldr	r3, [r2, #24]
    155a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    155e:	6193      	str	r3, [r2, #24]

	hri_mclk_set_APBBMASK_EVSYS_bit(MCLK);
	event_system_init();
    1560:	4b02      	ldr	r3, [pc, #8]	; (156c <EVENT_SYSTEM_0_init+0x18>)
    1562:	4798      	blx	r3
    1564:	bd08      	pop	{r3, pc}
    1566:	bf00      	nop
    1568:	40000800 	.word	0x40000800
    156c:	00001b75 	.word	0x00001b75

00001570 <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
    1570:	4a02      	ldr	r2, [pc, #8]	; (157c <FLASH_0_CLOCK_init+0xc>)
    1572:	6913      	ldr	r3, [r2, #16]
    1574:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    1578:	6113      	str	r3, [r2, #16]
    157a:	4770      	bx	lr
    157c:	40000800 	.word	0x40000800

00001580 <FLASH_0_init>:

	hri_mclk_set_AHBMASK_NVMCTRL_bit(MCLK);
}

void FLASH_0_init(void)
{
    1580:	b508      	push	{r3, lr}
	FLASH_0_CLOCK_init();
    1582:	4b03      	ldr	r3, [pc, #12]	; (1590 <FLASH_0_init+0x10>)
    1584:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
    1586:	4903      	ldr	r1, [pc, #12]	; (1594 <FLASH_0_init+0x14>)
    1588:	4803      	ldr	r0, [pc, #12]	; (1598 <FLASH_0_init+0x18>)
    158a:	4b04      	ldr	r3, [pc, #16]	; (159c <FLASH_0_init+0x1c>)
    158c:	4798      	blx	r3
    158e:	bd08      	pop	{r3, pc}
    1590:	00001571 	.word	0x00001571
    1594:	41004000 	.word	0x41004000
    1598:	20003098 	.word	0x20003098
    159c:	00001bf1 	.word	0x00001bf1

000015a0 <ModemData_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    15a0:	4b10      	ldr	r3, [pc, #64]	; (15e4 <ModemData_PORT_init+0x44>)
    15a2:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
	tmp &= ~PORT_PINCFG_PMUXEN;
    15a6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    15aa:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    15ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    15b2:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    15b6:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    15ba:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    15be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    15c2:	f893 2052 	ldrb.w	r2, [r3, #82]	; 0x52
	tmp &= ~PORT_PINCFG_PMUXEN;
    15c6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    15ca:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    15ce:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    15d2:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    15d6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
    15da:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    15de:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    15e2:	4770      	bx	lr
    15e4:	41008000 	.word	0x41008000

000015e8 <ModemData_CLOCK_init>:
    15e8:	4b06      	ldr	r3, [pc, #24]	; (1604 <ModemData_CLOCK_init+0x1c>)
    15ea:	2240      	movs	r2, #64	; 0x40
    15ec:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    15f0:	224a      	movs	r2, #74	; 0x4a
    15f2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
    15f6:	4a04      	ldr	r2, [pc, #16]	; (1608 <ModemData_CLOCK_init+0x20>)
    15f8:	6993      	ldr	r3, [r2, #24]
    15fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    15fe:	6193      	str	r3, [r2, #24]
    1600:	4770      	bx	lr
    1602:	bf00      	nop
    1604:	40001c00 	.word	0x40001c00
    1608:	40000800 	.word	0x40000800

0000160c <ModemData_init>:

	hri_mclk_set_APBBMASK_SERCOM3_bit(MCLK);
}

void ModemData_init(void)
{
    160c:	b508      	push	{r3, lr}
	ModemData_CLOCK_init();
    160e:	4b03      	ldr	r3, [pc, #12]	; (161c <ModemData_init+0x10>)
    1610:	4798      	blx	r3
	mdmCtrlr_DataCommInit();
    1612:	4b03      	ldr	r3, [pc, #12]	; (1620 <ModemData_init+0x14>)
    1614:	4798      	blx	r3
	//usart_sync_init(&USART_3, SERCOM3, (void *)NULL);
	//ModemUsartOsInit();
	ModemData_PORT_init();
    1616:	4b03      	ldr	r3, [pc, #12]	; (1624 <ModemData_init+0x18>)
    1618:	4798      	blx	r3
    161a:	bd08      	pop	{r3, pc}
    161c:	000015e9 	.word	0x000015e9
    1620:	00000699 	.word	0x00000699
    1624:	000015a1 	.word	0x000015a1

00001628 <SerialDebug_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    1628:	4b10      	ldr	r3, [pc, #64]	; (166c <SerialDebug_PORT_init+0x44>)
    162a:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
	tmp &= ~PORT_PINCFG_PMUXEN;
    162e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1632:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1636:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    163a:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    163e:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    1642:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1646:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    164a:	f893 20d7 	ldrb.w	r2, [r3, #215]	; 0xd7
	tmp &= ~PORT_PINCFG_PMUXEN;
    164e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    1652:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    1656:	f883 20d7 	strb.w	r2, [r3, #215]	; 0xd7
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    165a:	f893 20bb 	ldrb.w	r2, [r3, #187]	; 0xbb
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    165e:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    1662:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    1666:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
    166a:	4770      	bx	lr
    166c:	41008000 	.word	0x41008000

00001670 <SerialDebug_CLOCK_init>:
    1670:	4b06      	ldr	r3, [pc, #24]	; (168c <SerialDebug_CLOCK_init+0x1c>)
    1672:	2240      	movs	r2, #64	; 0x40
    1674:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    1678:	224a      	movs	r2, #74	; 0x4a
    167a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
    167e:	4a04      	ldr	r2, [pc, #16]	; (1690 <SerialDebug_CLOCK_init+0x20>)
    1680:	6a13      	ldr	r3, [r2, #32]
    1682:	f043 0302 	orr.w	r3, r3, #2
    1686:	6213      	str	r3, [r2, #32]
    1688:	4770      	bx	lr
    168a:	bf00      	nop
    168c:	40001c00 	.word	0x40001c00
    1690:	40000800 	.word	0x40000800

00001694 <SerialDebug_init>:

	hri_mclk_set_APBDMASK_SERCOM5_bit(MCLK);
}

void SerialDebug_init(void)
{
    1694:	b508      	push	{r3, lr}
	SerialDebug_CLOCK_init();
    1696:	4b03      	ldr	r3, [pc, #12]	; (16a4 <SerialDebug_init+0x10>)
    1698:	4798      	blx	r3
	SerialDebugPrintInit();
    169a:	4b03      	ldr	r3, [pc, #12]	; (16a8 <SerialDebug_init+0x14>)
    169c:	4798      	blx	r3
	SerialDebug_PORT_init();
    169e:	4b03      	ldr	r3, [pc, #12]	; (16ac <SerialDebug_init+0x18>)
    16a0:	4798      	blx	r3
    16a2:	bd08      	pop	{r3, pc}
    16a4:	00001671 	.word	0x00001671
    16a8:	00001001 	.word	0x00001001
    16ac:	00001629 	.word	0x00001629

000016b0 <delay_driver_init>:
}

void delay_driver_init(void)
{
    16b0:	b508      	push	{r3, lr}
	delay_init(SysTick);
    16b2:	4802      	ldr	r0, [pc, #8]	; (16bc <delay_driver_init+0xc>)
    16b4:	4b02      	ldr	r3, [pc, #8]	; (16c0 <delay_driver_init+0x10>)
    16b6:	4798      	blx	r3
    16b8:	bd08      	pop	{r3, pc}
    16ba:	bf00      	nop
    16bc:	e000e010 	.word	0xe000e010
    16c0:	00001b41 	.word	0x00001b41

000016c4 <PWM_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
    16c4:	4a04      	ldr	r2, [pc, #16]	; (16d8 <PWM_0_CLOCK_init+0x14>)
    16c6:	6953      	ldr	r3, [r2, #20]
    16c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    16cc:	6153      	str	r3, [r2, #20]
    16ce:	2240      	movs	r2, #64	; 0x40
    16d0:	4b02      	ldr	r3, [pc, #8]	; (16dc <PWM_0_CLOCK_init+0x18>)
    16d2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    16d6:	4770      	bx	lr
    16d8:	40000800 	.word	0x40000800
    16dc:	40001c00 	.word	0x40001c00

000016e0 <PWM_0_init>:
	hri_mclk_set_APBAMASK_TC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC0_GCLK_ID, CONF_GCLK_TC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void PWM_0_init(void)
{
    16e0:	b508      	push	{r3, lr}
	PWM_0_CLOCK_init();
    16e2:	4b05      	ldr	r3, [pc, #20]	; (16f8 <PWM_0_init+0x18>)
    16e4:	4798      	blx	r3
	PWM_0_PORT_init();
	pwm_init(&PWM_0, TC0, _tc_get_pwm());
    16e6:	4b05      	ldr	r3, [pc, #20]	; (16fc <PWM_0_init+0x1c>)
    16e8:	4798      	blx	r3
    16ea:	4602      	mov	r2, r0
    16ec:	4904      	ldr	r1, [pc, #16]	; (1700 <PWM_0_init+0x20>)
    16ee:	4805      	ldr	r0, [pc, #20]	; (1704 <PWM_0_init+0x24>)
    16f0:	4b05      	ldr	r3, [pc, #20]	; (1708 <PWM_0_init+0x28>)
    16f2:	4798      	blx	r3
    16f4:	bd08      	pop	{r3, pc}
    16f6:	bf00      	nop
    16f8:	000016c5 	.word	0x000016c5
    16fc:	00003191 	.word	0x00003191
    1700:	40003800 	.word	0x40003800
    1704:	20003060 	.word	0x20003060
    1708:	00001c4d 	.word	0x00001c4d

0000170c <PWM_1_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC1;
    170c:	4a04      	ldr	r2, [pc, #16]	; (1720 <PWM_1_CLOCK_init+0x14>)
    170e:	6953      	ldr	r3, [r2, #20]
    1710:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    1714:	6153      	str	r3, [r2, #20]
    1716:	2240      	movs	r2, #64	; 0x40
    1718:	4b02      	ldr	r3, [pc, #8]	; (1724 <PWM_1_CLOCK_init+0x18>)
    171a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    171e:	4770      	bx	lr
    1720:	40000800 	.word	0x40000800
    1724:	40001c00 	.word	0x40001c00

00001728 <PWM_1_init>:
	hri_mclk_set_APBAMASK_TC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC1_GCLK_ID, CONF_GCLK_TC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void PWM_1_init(void)
{
    1728:	b508      	push	{r3, lr}
	PWM_1_CLOCK_init();
    172a:	4b05      	ldr	r3, [pc, #20]	; (1740 <PWM_1_init+0x18>)
    172c:	4798      	blx	r3
	PWM_1_PORT_init();
	pwm_init(&PWM_1, TC1, _tc_get_pwm());
    172e:	4b05      	ldr	r3, [pc, #20]	; (1744 <PWM_1_init+0x1c>)
    1730:	4798      	blx	r3
    1732:	4602      	mov	r2, r0
    1734:	4904      	ldr	r1, [pc, #16]	; (1748 <PWM_1_init+0x20>)
    1736:	4805      	ldr	r0, [pc, #20]	; (174c <PWM_1_init+0x24>)
    1738:	4b05      	ldr	r3, [pc, #20]	; (1750 <PWM_1_init+0x28>)
    173a:	4798      	blx	r3
    173c:	bd08      	pop	{r3, pc}
    173e:	bf00      	nop
    1740:	0000170d 	.word	0x0000170d
    1744:	00003191 	.word	0x00003191
    1748:	40003c00 	.word	0x40003c00
    174c:	20003180 	.word	0x20003180
    1750:	00001c4d 	.word	0x00001c4d

00001754 <PWM_2_CLOCK_init>:
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC2;
    1754:	4a04      	ldr	r2, [pc, #16]	; (1768 <PWM_2_CLOCK_init+0x14>)
    1756:	6993      	ldr	r3, [r2, #24]
    1758:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    175c:	6193      	str	r3, [r2, #24]
    175e:	2240      	movs	r2, #64	; 0x40
    1760:	4b02      	ldr	r3, [pc, #8]	; (176c <PWM_2_CLOCK_init+0x18>)
    1762:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    1766:	4770      	bx	lr
    1768:	40000800 	.word	0x40000800
    176c:	40001c00 	.word	0x40001c00

00001770 <PWM_2_init>:
	hri_mclk_set_APBBMASK_TC2_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC2_GCLK_ID, CONF_GCLK_TC2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void PWM_2_init(void)
{
    1770:	b508      	push	{r3, lr}
	PWM_2_CLOCK_init();
    1772:	4b05      	ldr	r3, [pc, #20]	; (1788 <PWM_2_init+0x18>)
    1774:	4798      	blx	r3
	PWM_2_PORT_init();
	pwm_init(&PWM_2, TC2, _tc_get_pwm());
    1776:	4b05      	ldr	r3, [pc, #20]	; (178c <PWM_2_init+0x1c>)
    1778:	4798      	blx	r3
    177a:	4602      	mov	r2, r0
    177c:	4904      	ldr	r1, [pc, #16]	; (1790 <PWM_2_init+0x20>)
    177e:	4805      	ldr	r0, [pc, #20]	; (1794 <PWM_2_init+0x24>)
    1780:	4b05      	ldr	r3, [pc, #20]	; (1798 <PWM_2_init+0x28>)
    1782:	4798      	blx	r3
    1784:	bd08      	pop	{r3, pc}
    1786:	bf00      	nop
    1788:	00001755 	.word	0x00001755
    178c:	00003191 	.word	0x00003191
    1790:	4101a000 	.word	0x4101a000
    1794:	2000307c 	.word	0x2000307c
    1798:	00001c4d 	.word	0x00001c4d

0000179c <TIMER_3_CLOCK_init>:
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TCC0;
    179c:	4a04      	ldr	r2, [pc, #16]	; (17b0 <TIMER_3_CLOCK_init+0x14>)
    179e:	6993      	ldr	r3, [r2, #24]
    17a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    17a4:	6193      	str	r3, [r2, #24]
    17a6:	2240      	movs	r2, #64	; 0x40
    17a8:	4b02      	ldr	r3, [pc, #8]	; (17b4 <TIMER_3_CLOCK_init+0x18>)
    17aa:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    17ae:	4770      	bx	lr
    17b0:	40000800 	.word	0x40000800
    17b4:	40001c00 	.word	0x40001c00

000017b8 <TIMER_3_init>:
	hri_mclk_set_APBBMASK_TCC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC0_GCLK_ID, CONF_GCLK_TCC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_3_init(void)
{
    17b8:	b508      	push	{r3, lr}
	TIMER_3_CLOCK_init();
    17ba:	4b05      	ldr	r3, [pc, #20]	; (17d0 <TIMER_3_init+0x18>)
    17bc:	4798      	blx	r3
	timer_init(&TIMER_3, TCC0, _tcc_get_timer());
    17be:	4b05      	ldr	r3, [pc, #20]	; (17d4 <TIMER_3_init+0x1c>)
    17c0:	4798      	blx	r3
    17c2:	4602      	mov	r2, r0
    17c4:	4904      	ldr	r1, [pc, #16]	; (17d8 <TIMER_3_init+0x20>)
    17c6:	4805      	ldr	r0, [pc, #20]	; (17dc <TIMER_3_init+0x24>)
    17c8:	4b05      	ldr	r3, [pc, #20]	; (17e0 <TIMER_3_init+0x28>)
    17ca:	4798      	blx	r3
    17cc:	bd08      	pop	{r3, pc}
    17ce:	bf00      	nop
    17d0:	0000179d 	.word	0x0000179d
    17d4:	00002c49 	.word	0x00002c49
    17d8:	41016000 	.word	0x41016000
    17dc:	200031a0 	.word	0x200031a0
    17e0:	00001d69 	.word	0x00001d69

000017e4 <TIMER_4_CLOCK_init>:
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TCC1;
    17e4:	4a04      	ldr	r2, [pc, #16]	; (17f8 <TIMER_4_CLOCK_init+0x14>)
    17e6:	6993      	ldr	r3, [r2, #24]
    17e8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    17ec:	6193      	str	r3, [r2, #24]
    17ee:	2240      	movs	r2, #64	; 0x40
    17f0:	4b02      	ldr	r3, [pc, #8]	; (17fc <TIMER_4_CLOCK_init+0x18>)
    17f2:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
    17f6:	4770      	bx	lr
    17f8:	40000800 	.word	0x40000800
    17fc:	40001c00 	.word	0x40001c00

00001800 <TIMER_4_init>:
	hri_mclk_set_APBBMASK_TCC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC1_GCLK_ID, CONF_GCLK_TCC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_4_init(void)
{
    1800:	b508      	push	{r3, lr}
	TIMER_4_CLOCK_init();
    1802:	4b05      	ldr	r3, [pc, #20]	; (1818 <TIMER_4_init+0x18>)
    1804:	4798      	blx	r3
	timer_init(&TIMER_4, TCC1, _tcc_get_timer());
    1806:	4b05      	ldr	r3, [pc, #20]	; (181c <TIMER_4_init+0x1c>)
    1808:	4798      	blx	r3
    180a:	4602      	mov	r2, r0
    180c:	4904      	ldr	r1, [pc, #16]	; (1820 <TIMER_4_init+0x20>)
    180e:	4805      	ldr	r0, [pc, #20]	; (1824 <TIMER_4_init+0x24>)
    1810:	4b05      	ldr	r3, [pc, #20]	; (1828 <TIMER_4_init+0x28>)
    1812:	4798      	blx	r3
    1814:	bd08      	pop	{r3, pc}
    1816:	bf00      	nop
    1818:	000017e5 	.word	0x000017e5
    181c:	00002c49 	.word	0x00002c49
    1820:	41018000 	.word	0x41018000
    1824:	200030e8 	.word	0x200030e8
    1828:	00001d69 	.word	0x00001d69

0000182c <TIMER_5_CLOCK_init>:
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TCC2;
    182c:	4a04      	ldr	r2, [pc, #16]	; (1840 <TIMER_5_CLOCK_init+0x14>)
    182e:	69d3      	ldr	r3, [r2, #28]
    1830:	f043 0308 	orr.w	r3, r3, #8
    1834:	61d3      	str	r3, [r2, #28]
    1836:	2240      	movs	r2, #64	; 0x40
    1838:	4b02      	ldr	r3, [pc, #8]	; (1844 <TIMER_5_CLOCK_init+0x18>)
    183a:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    183e:	4770      	bx	lr
    1840:	40000800 	.word	0x40000800
    1844:	40001c00 	.word	0x40001c00

00001848 <TIMER_5_init>:
	hri_mclk_set_APBCMASK_TCC2_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC2_GCLK_ID, CONF_GCLK_TCC2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_5_init(void)
{
    1848:	b508      	push	{r3, lr}
	TIMER_5_CLOCK_init();
    184a:	4b05      	ldr	r3, [pc, #20]	; (1860 <TIMER_5_init+0x18>)
    184c:	4798      	blx	r3
	timer_init(&TIMER_5, TCC2, _tcc_get_timer());
    184e:	4b05      	ldr	r3, [pc, #20]	; (1864 <TIMER_5_init+0x1c>)
    1850:	4798      	blx	r3
    1852:	4602      	mov	r2, r0
    1854:	4904      	ldr	r1, [pc, #16]	; (1868 <TIMER_5_init+0x20>)
    1856:	4805      	ldr	r0, [pc, #20]	; (186c <TIMER_5_init+0x24>)
    1858:	4b05      	ldr	r3, [pc, #20]	; (1870 <TIMER_5_init+0x28>)
    185a:	4798      	blx	r3
    185c:	bd08      	pop	{r3, pc}
    185e:	bf00      	nop
    1860:	0000182d 	.word	0x0000182d
    1864:	00002c49 	.word	0x00002c49
    1868:	42000c00 	.word	0x42000c00
    186c:	20003140 	.word	0x20003140
    1870:	00001d69 	.word	0x00001d69

00001874 <TIMER_6_CLOCK_init>:
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TCC3;
    1874:	4a04      	ldr	r2, [pc, #16]	; (1888 <TIMER_6_CLOCK_init+0x14>)
    1876:	69d3      	ldr	r3, [r2, #28]
    1878:	f043 0310 	orr.w	r3, r3, #16
    187c:	61d3      	str	r3, [r2, #28]
    187e:	2240      	movs	r2, #64	; 0x40
    1880:	4b02      	ldr	r3, [pc, #8]	; (188c <TIMER_6_CLOCK_init+0x18>)
    1882:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    1886:	4770      	bx	lr
    1888:	40000800 	.word	0x40000800
    188c:	40001c00 	.word	0x40001c00

00001890 <TIMER_6_init>:
	hri_mclk_set_APBCMASK_TCC3_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC3_GCLK_ID, CONF_GCLK_TCC3_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_6_init(void)
{
    1890:	b508      	push	{r3, lr}
	TIMER_6_CLOCK_init();
    1892:	4b05      	ldr	r3, [pc, #20]	; (18a8 <TIMER_6_init+0x18>)
    1894:	4798      	blx	r3
	timer_init(&TIMER_6, TCC3, _tcc_get_timer());
    1896:	4b05      	ldr	r3, [pc, #20]	; (18ac <TIMER_6_init+0x1c>)
    1898:	4798      	blx	r3
    189a:	4602      	mov	r2, r0
    189c:	4904      	ldr	r1, [pc, #16]	; (18b0 <TIMER_6_init+0x20>)
    189e:	4805      	ldr	r0, [pc, #20]	; (18b4 <TIMER_6_init+0x24>)
    18a0:	4b05      	ldr	r3, [pc, #20]	; (18b8 <TIMER_6_init+0x28>)
    18a2:	4798      	blx	r3
    18a4:	bd08      	pop	{r3, pc}
    18a6:	bf00      	nop
    18a8:	00001875 	.word	0x00001875
    18ac:	00002c49 	.word	0x00002c49
    18b0:	42001000 	.word	0x42001000
    18b4:	20003160 	.word	0x20003160
    18b8:	00001d69 	.word	0x00001d69

000018bc <TIMER_7_CLOCK_init>:
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_TCC4;
    18bc:	4a04      	ldr	r2, [pc, #16]	; (18d0 <TIMER_7_CLOCK_init+0x14>)
    18be:	6a13      	ldr	r3, [r2, #32]
    18c0:	f043 0310 	orr.w	r3, r3, #16
    18c4:	6213      	str	r3, [r2, #32]
    18c6:	2240      	movs	r2, #64	; 0x40
    18c8:	4b02      	ldr	r3, [pc, #8]	; (18d4 <TIMER_7_CLOCK_init+0x18>)
    18ca:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    18ce:	4770      	bx	lr
    18d0:	40000800 	.word	0x40000800
    18d4:	40001c00 	.word	0x40001c00

000018d8 <TIMER_7_init>:
	hri_mclk_set_APBDMASK_TCC4_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TCC4_GCLK_ID, CONF_GCLK_TCC4_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
}

void TIMER_7_init(void)
{
    18d8:	b508      	push	{r3, lr}
	TIMER_7_CLOCK_init();
    18da:	4b05      	ldr	r3, [pc, #20]	; (18f0 <TIMER_7_init+0x18>)
    18dc:	4798      	blx	r3
	timer_init(&TIMER_7, TCC4, _tcc_get_timer());
    18de:	4b05      	ldr	r3, [pc, #20]	; (18f4 <TIMER_7_init+0x1c>)
    18e0:	4798      	blx	r3
    18e2:	4602      	mov	r2, r0
    18e4:	4904      	ldr	r1, [pc, #16]	; (18f8 <TIMER_7_init+0x20>)
    18e6:	4805      	ldr	r0, [pc, #20]	; (18fc <TIMER_7_init+0x24>)
    18e8:	4b05      	ldr	r3, [pc, #20]	; (1900 <TIMER_7_init+0x28>)
    18ea:	4798      	blx	r3
    18ec:	bd08      	pop	{r3, pc}
    18ee:	bf00      	nop
    18f0:	000018bd 	.word	0x000018bd
    18f4:	00002c49 	.word	0x00002c49
    18f8:	43001000 	.word	0x43001000
    18fc:	200030b4 	.word	0x200030b4
    1900:	00001d69 	.word	0x00001d69

00001904 <WDT_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_WDT;
    1904:	4a02      	ldr	r2, [pc, #8]	; (1910 <WDT_0_CLOCK_init+0xc>)
    1906:	6953      	ldr	r3, [r2, #20]
    1908:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    190c:	6153      	str	r3, [r2, #20]
    190e:	4770      	bx	lr
    1910:	40000800 	.word	0x40000800

00001914 <WDT_0_init>:
{
	hri_mclk_set_APBAMASK_WDT_bit(MCLK);
}

void WDT_0_init(void)
{
    1914:	b508      	push	{r3, lr}
	WDT_0_CLOCK_init();
    1916:	4b0a      	ldr	r3, [pc, #40]	; (1940 <WDT_0_init+0x2c>)
    1918:	4798      	blx	r3
	ASSERT(wdt && hw);
    191a:	2252      	movs	r2, #82	; 0x52
    191c:	4909      	ldr	r1, [pc, #36]	; (1944 <WDT_0_init+0x30>)
    191e:	2001      	movs	r0, #1
    1920:	4b09      	ldr	r3, [pc, #36]	; (1948 <WDT_0_init+0x34>)
    1922:	4798      	blx	r3
	wdt->dev.hw = (void *)hw;
    1924:	4809      	ldr	r0, [pc, #36]	; (194c <WDT_0_init+0x38>)
    1926:	4b0a      	ldr	r3, [pc, #40]	; (1950 <WDT_0_init+0x3c>)
    1928:	6003      	str	r3, [r0, #0]
	return _wdt_init(&wdt->dev);
    192a:	4b0a      	ldr	r3, [pc, #40]	; (1954 <WDT_0_init+0x40>)
    192c:	4798      	blx	r3

	if(0 == wdt_init(&WDT_0, WDT))
    192e:	b118      	cbz	r0, 1938 <WDT_0_init+0x24>
	{
		DEBUG_PRINT("WDT Initialised");
	}
	else
	{
		DEBUG_PRINT("WDT Failed to initialize");
    1930:	4809      	ldr	r0, [pc, #36]	; (1958 <WDT_0_init+0x44>)
    1932:	4b0a      	ldr	r3, [pc, #40]	; (195c <WDT_0_init+0x48>)
    1934:	4798      	blx	r3
    1936:	bd08      	pop	{r3, pc}
		DEBUG_PRINT("WDT Initialised");
    1938:	4809      	ldr	r0, [pc, #36]	; (1960 <WDT_0_init+0x4c>)
    193a:	4b08      	ldr	r3, [pc, #32]	; (195c <WDT_0_init+0x48>)
    193c:	4798      	blx	r3
    193e:	bd08      	pop	{r3, pc}
    1940:	00001905 	.word	0x00001905
    1944:	00006b54 	.word	0x00006b54
    1948:	00001dad 	.word	0x00001dad
    194c:	20003108 	.word	0x20003108
    1950:	40002000 	.word	0x40002000
    1954:	0000320d 	.word	0x0000320d
    1958:	00006b80 	.word	0x00006b80
    195c:	0000106d 	.word	0x0000106d
    1960:	00006b70 	.word	0x00006b70

00001964 <system_init>:
	}
}

void system_init(void)
{
    1964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
    1968:	4b28      	ldr	r3, [pc, #160]	; (1a0c <system_init+0xa8>)
    196a:	4798      	blx	r3
	init_mcu();

	delay_driver_init();
    196c:	4b28      	ldr	r3, [pc, #160]	; (1a10 <system_init+0xac>)
    196e:	4798      	blx	r3

	AC_0_init();
    1970:	4b28      	ldr	r3, [pc, #160]	; (1a14 <system_init+0xb0>)
    1972:	4798      	blx	r3

	ADC_0_init();
    1974:	4b28      	ldr	r3, [pc, #160]	; (1a18 <system_init+0xb4>)
    1976:	4798      	blx	r3

	ADC_1_init();
    1978:	4b28      	ldr	r3, [pc, #160]	; (1a1c <system_init+0xb8>)
    197a:	4798      	blx	r3

	DAC_0_init();
    197c:	4b28      	ldr	r3, [pc, #160]	; (1a20 <system_init+0xbc>)
    197e:	4798      	blx	r3

	EXTERNAL_IRQ_0_init();
    1980:	4b28      	ldr	r3, [pc, #160]	; (1a24 <system_init+0xc0>)
    1982:	4798      	blx	r3

	EVENT_SYSTEM_0_init();
    1984:	4b28      	ldr	r3, [pc, #160]	; (1a28 <system_init+0xc4>)
    1986:	4798      	blx	r3

	FLASH_0_init();
    1988:	4b28      	ldr	r3, [pc, #160]	; (1a2c <system_init+0xc8>)
    198a:	4798      	blx	r3

	SerialDebug_init();
    198c:	4b28      	ldr	r3, [pc, #160]	; (1a30 <system_init+0xcc>)
    198e:	4798      	blx	r3
	
	ModemData_init();
    1990:	4b28      	ldr	r3, [pc, #160]	; (1a34 <system_init+0xd0>)
    1992:	4798      	blx	r3

	PWM_0_init();
    1994:	4b28      	ldr	r3, [pc, #160]	; (1a38 <system_init+0xd4>)
    1996:	4798      	blx	r3

	PWM_1_init();
    1998:	4b28      	ldr	r3, [pc, #160]	; (1a3c <system_init+0xd8>)
    199a:	4798      	blx	r3

	PWM_2_init();
    199c:	4b28      	ldr	r3, [pc, #160]	; (1a40 <system_init+0xdc>)
    199e:	4798      	blx	r3
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC3;
    19a0:	4c28      	ldr	r4, [pc, #160]	; (1a44 <system_init+0xe0>)
    19a2:	69a3      	ldr	r3, [r4, #24]
    19a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    19a8:	61a3      	str	r3, [r4, #24]
    19aa:	4f27      	ldr	r7, [pc, #156]	; (1a48 <system_init+0xe4>)
    19ac:	f04f 0840 	mov.w	r8, #64	; 0x40
    19b0:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_0, TC3, _tc_get_timer());
    19b4:	4e25      	ldr	r6, [pc, #148]	; (1a4c <system_init+0xe8>)
    19b6:	47b0      	blx	r6
    19b8:	4602      	mov	r2, r0
    19ba:	4925      	ldr	r1, [pc, #148]	; (1a50 <system_init+0xec>)
    19bc:	4825      	ldr	r0, [pc, #148]	; (1a54 <system_init+0xf0>)
    19be:	4d26      	ldr	r5, [pc, #152]	; (1a58 <system_init+0xf4>)
    19c0:	47a8      	blx	r5
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TC4;
    19c2:	69e3      	ldr	r3, [r4, #28]
    19c4:	f043 0320 	orr.w	r3, r3, #32
    19c8:	61e3      	str	r3, [r4, #28]
    19ca:	f8c7 80f8 	str.w	r8, [r7, #248]	; 0xf8
	timer_init(&TIMER_1, TC4, _tc_get_timer());
    19ce:	47b0      	blx	r6
    19d0:	4602      	mov	r2, r0
    19d2:	4922      	ldr	r1, [pc, #136]	; (1a5c <system_init+0xf8>)
    19d4:	4822      	ldr	r0, [pc, #136]	; (1a60 <system_init+0xfc>)
    19d6:	47a8      	blx	r5
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TC5;
    19d8:	69e3      	ldr	r3, [r4, #28]
    19da:	ea43 0308 	orr.w	r3, r3, r8
    19de:	61e3      	str	r3, [r4, #28]
    19e0:	f8c7 80f8 	str.w	r8, [r7, #248]	; 0xf8
	timer_init(&TIMER_2, TC5, _tc_get_timer());
    19e4:	47b0      	blx	r6
    19e6:	4602      	mov	r2, r0
    19e8:	491e      	ldr	r1, [pc, #120]	; (1a64 <system_init+0x100>)
    19ea:	481f      	ldr	r0, [pc, #124]	; (1a68 <system_init+0x104>)
    19ec:	47a8      	blx	r5

	TIMER_0_init();
	TIMER_1_init();
	TIMER_2_init();
	TIMER_3_init();
    19ee:	4b1f      	ldr	r3, [pc, #124]	; (1a6c <system_init+0x108>)
    19f0:	4798      	blx	r3

	TIMER_4_init();
    19f2:	4b1f      	ldr	r3, [pc, #124]	; (1a70 <system_init+0x10c>)
    19f4:	4798      	blx	r3

	TIMER_5_init();
    19f6:	4b1f      	ldr	r3, [pc, #124]	; (1a74 <system_init+0x110>)
    19f8:	4798      	blx	r3

	TIMER_6_init();
    19fa:	4b1f      	ldr	r3, [pc, #124]	; (1a78 <system_init+0x114>)
    19fc:	4798      	blx	r3

	TIMER_7_init();
    19fe:	4b1f      	ldr	r3, [pc, #124]	; (1a7c <system_init+0x118>)
    1a00:	4798      	blx	r3
	
	WDT_0_init();
    1a02:	4b1f      	ldr	r3, [pc, #124]	; (1a80 <system_init+0x11c>)
    1a04:	4798      	blx	r3
    1a06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1a0a:	bf00      	nop
    1a0c:	000020f9 	.word	0x000020f9
    1a10:	000016b1 	.word	0x000016b1
    1a14:	000012cd 	.word	0x000012cd
    1a18:	00001485 	.word	0x00001485
    1a1c:	000014cd 	.word	0x000014cd
    1a20:	0000150d 	.word	0x0000150d
    1a24:	0000152d 	.word	0x0000152d
    1a28:	00001555 	.word	0x00001555
    1a2c:	00001581 	.word	0x00001581
    1a30:	00001695 	.word	0x00001695
    1a34:	0000160d 	.word	0x0000160d
    1a38:	000016e1 	.word	0x000016e1
    1a3c:	00001729 	.word	0x00001729
    1a40:	00001771 	.word	0x00001771
    1a44:	40000800 	.word	0x40000800
    1a48:	40001c00 	.word	0x40001c00
    1a4c:	00003189 	.word	0x00003189
    1a50:	4101c000 	.word	0x4101c000
    1a54:	200031c0 	.word	0x200031c0
    1a58:	00001d69 	.word	0x00001d69
    1a5c:	42001400 	.word	0x42001400
    1a60:	20003120 	.word	0x20003120
    1a64:	42001800 	.word	0x42001800
    1a68:	20003040 	.word	0x20003040
    1a6c:	000017b9 	.word	0x000017b9
    1a70:	00001801 	.word	0x00001801
    1a74:	00001849 	.word	0x00001849
    1a78:	00001891 	.word	0x00001891
    1a7c:	000018d9 	.word	0x000018d9
    1a80:	00001915 	.word	0x00001915

00001a84 <ac_sync_init>:

/**
 * \brief Initialize the AC HAL instance and hardware.
 */
int32_t ac_sync_init(struct ac_sync_descriptor *const descr, void *const hw)
{
    1a84:	b538      	push	{r3, r4, r5, lr}
    1a86:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    1a88:	4605      	mov	r5, r0
    1a8a:	b158      	cbz	r0, 1aa4 <ac_sync_init+0x20>
    1a8c:	1c08      	adds	r0, r1, #0
    1a8e:	bf18      	it	ne
    1a90:	2001      	movne	r0, #1
    1a92:	223b      	movs	r2, #59	; 0x3b
    1a94:	4904      	ldr	r1, [pc, #16]	; (1aa8 <ac_sync_init+0x24>)
    1a96:	4b05      	ldr	r3, [pc, #20]	; (1aac <ac_sync_init+0x28>)
    1a98:	4798      	blx	r3

	return _ac_sync_init(&descr->device, hw);
    1a9a:	4621      	mov	r1, r4
    1a9c:	4628      	mov	r0, r5
    1a9e:	4b04      	ldr	r3, [pc, #16]	; (1ab0 <ac_sync_init+0x2c>)
    1aa0:	4798      	blx	r3
}
    1aa2:	bd38      	pop	{r3, r4, r5, pc}
    1aa4:	2000      	movs	r0, #0
    1aa6:	e7f4      	b.n	1a92 <ac_sync_init+0xe>
    1aa8:	00006b9c 	.word	0x00006b9c
    1aac:	00001dad 	.word	0x00001dad
    1ab0:	00001fc1 	.word	0x00001fc1

00001ab4 <adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t adc_sync_init(struct adc_sync_descriptor *const descr, void *const hw, void *const func)
{
    1ab4:	b538      	push	{r3, r4, r5, lr}
    1ab6:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    1ab8:	4605      	mov	r5, r0
    1aba:	b158      	cbz	r0, 1ad4 <adc_sync_init+0x20>
    1abc:	1c08      	adds	r0, r1, #0
    1abe:	bf18      	it	ne
    1ac0:	2001      	movne	r0, #1
    1ac2:	2243      	movs	r2, #67	; 0x43
    1ac4:	4904      	ldr	r1, [pc, #16]	; (1ad8 <adc_sync_init+0x24>)
    1ac6:	4b05      	ldr	r3, [pc, #20]	; (1adc <adc_sync_init+0x28>)
    1ac8:	4798      	blx	r3

	return _adc_sync_init(&descr->device, hw);
    1aca:	4621      	mov	r1, r4
    1acc:	4628      	mov	r0, r5
    1ace:	4b04      	ldr	r3, [pc, #16]	; (1ae0 <adc_sync_init+0x2c>)
    1ad0:	4798      	blx	r3
}
    1ad2:	bd38      	pop	{r3, r4, r5, pc}
    1ad4:	2000      	movs	r0, #0
    1ad6:	e7f4      	b.n	1ac2 <adc_sync_init+0xe>
    1ad8:	00006bb8 	.word	0x00006bb8
    1adc:	00001dad 	.word	0x00001dad
    1ae0:	00002099 	.word	0x00002099

00001ae4 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1ae4:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
    1ae8:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    1aea:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    1aec:	f3bf 8f5f 	dmb	sy
    1af0:	4770      	bx	lr

00001af2 <atomic_leave_critical>:
    1af2:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
    1af6:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    1af8:	f383 8810 	msr	PRIMASK, r3
    1afc:	4770      	bx	lr
	...

00001b00 <dac_sync_init>:

/**
 * \brief Initialize the DAC HAL instance and hardware.
 */
int32_t dac_sync_init(struct dac_sync_descriptor *const descr, void *const hw)
{
    1b00:	b538      	push	{r3, r4, r5, lr}
    1b02:	460d      	mov	r5, r1
	uint8_t i;
	int32_t rc;

	ASSERT(descr && hw);
    1b04:	4604      	mov	r4, r0
    1b06:	b198      	cbz	r0, 1b30 <dac_sync_init+0x30>
    1b08:	1c08      	adds	r0, r1, #0
    1b0a:	bf18      	it	ne
    1b0c:	2001      	movne	r0, #1
    1b0e:	223c      	movs	r2, #60	; 0x3c
    1b10:	4908      	ldr	r1, [pc, #32]	; (1b34 <dac_sync_init+0x34>)
    1b12:	4b09      	ldr	r3, [pc, #36]	; (1b38 <dac_sync_init+0x38>)
    1b14:	4798      	blx	r3

	rc = _dac_sync_init(&descr->device, hw);
    1b16:	4629      	mov	r1, r5
    1b18:	4620      	mov	r0, r4
    1b1a:	4b08      	ldr	r3, [pc, #32]	; (1b3c <dac_sync_init+0x3c>)
    1b1c:	4798      	blx	r3
	if (rc) {
    1b1e:	4602      	mov	r2, r0
    1b20:	b920      	cbnz	r0, 1b2c <dac_sync_init+0x2c>
		return rc;
	}

	for (i = 0; i < CHANNEL_NUM; i++) {
		descr->sel_ch[i].buffer = NULL;
    1b22:	2300      	movs	r3, #0
    1b24:	6063      	str	r3, [r4, #4]
		descr->sel_ch[i].length = 0;
    1b26:	60a3      	str	r3, [r4, #8]
		descr->sel_ch[i].buffer = NULL;
    1b28:	60e3      	str	r3, [r4, #12]
		descr->sel_ch[i].length = 0;
    1b2a:	6123      	str	r3, [r4, #16]
	}

	return ERR_NONE;
}
    1b2c:	4610      	mov	r0, r2
    1b2e:	bd38      	pop	{r3, r4, r5, pc}
    1b30:	2000      	movs	r0, #0
    1b32:	e7ec      	b.n	1b0e <dac_sync_init+0xe>
    1b34:	00006bd4 	.word	0x00006bd4
    1b38:	00001dad 	.word	0x00001dad
    1b3c:	000021b1 	.word	0x000021b1

00001b40 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
    1b40:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
    1b42:	4b02      	ldr	r3, [pc, #8]	; (1b4c <delay_init+0xc>)
    1b44:	6018      	str	r0, [r3, #0]
    1b46:	4b02      	ldr	r3, [pc, #8]	; (1b50 <delay_init+0x10>)
    1b48:	4798      	blx	r3
    1b4a:	bd08      	pop	{r3, pc}
    1b4c:	200004c4 	.word	0x200004c4
    1b50:	00002945 	.word	0x00002945

00001b54 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
    1b54:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    1b56:	4b04      	ldr	r3, [pc, #16]	; (1b68 <delay_ms+0x14>)
    1b58:	681c      	ldr	r4, [r3, #0]
    1b5a:	4b04      	ldr	r3, [pc, #16]	; (1b6c <delay_ms+0x18>)
    1b5c:	4798      	blx	r3
    1b5e:	4601      	mov	r1, r0
    1b60:	4620      	mov	r0, r4
    1b62:	4b03      	ldr	r3, [pc, #12]	; (1b70 <delay_ms+0x1c>)
    1b64:	4798      	blx	r3
    1b66:	bd10      	pop	{r4, pc}
    1b68:	200004c4 	.word	0x200004c4
    1b6c:	000020ed 	.word	0x000020ed
    1b70:	00002959 	.word	0x00002959

00001b74 <event_system_init>:

/**
 * \brief Initialize event system.
 */
int32_t event_system_init(void)
{
    1b74:	b508      	push	{r3, lr}
	return _event_system_init();
    1b76:	4b01      	ldr	r3, [pc, #4]	; (1b7c <event_system_init+0x8>)
    1b78:	4798      	blx	r3
}
    1b7a:	bd08      	pop	{r3, pc}
    1b7c:	000023ed 	.word	0x000023ed

00001b80 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
    1b80:	b570      	push	{r4, r5, r6, lr}
		middle = (upper + lower) >> 1;
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
    1b82:	4b0c      	ldr	r3, [pc, #48]	; (1bb4 <process_ext_irq+0x34>)
    1b84:	685c      	ldr	r4, [r3, #4]
    1b86:	42a0      	cmp	r0, r4
    1b88:	d00e      	beq.n	1ba8 <process_ext_irq+0x28>
    1b8a:	2301      	movs	r3, #1
    1b8c:	2100      	movs	r1, #0
			}
			return;
		}

		if (ext_irqs[middle].pin < pin) {
			lower = middle + 1;
    1b8e:	461e      	mov	r6, r3
		} else {
			upper = middle - 1;
    1b90:	25ff      	movs	r5, #255	; 0xff
    1b92:	e003      	b.n	1b9c <process_ext_irq+0x1c>
    1b94:	462b      	mov	r3, r5
		if (middle >= EXT_IRQ_AMOUNT) {
    1b96:	185a      	adds	r2, r3, r1
    1b98:	0852      	lsrs	r2, r2, #1
    1b9a:	d104      	bne.n	1ba6 <process_ext_irq+0x26>
		if (ext_irqs[middle].pin < pin) {
    1b9c:	42a0      	cmp	r0, r4
    1b9e:	d9f9      	bls.n	1b94 <process_ext_irq+0x14>
	while (upper >= lower) {
    1ba0:	b13b      	cbz	r3, 1bb2 <process_ext_irq+0x32>
			lower = middle + 1;
    1ba2:	4631      	mov	r1, r6
    1ba4:	e7f7      	b.n	1b96 <process_ext_irq+0x16>
    1ba6:	bd70      	pop	{r4, r5, r6, pc}
			if (ext_irqs[middle].cb) {
    1ba8:	4b02      	ldr	r3, [pc, #8]	; (1bb4 <process_ext_irq+0x34>)
    1baa:	681b      	ldr	r3, [r3, #0]
    1bac:	b10b      	cbz	r3, 1bb2 <process_ext_irq+0x32>
				ext_irqs[middle].cb();
    1bae:	4798      	blx	r3
    1bb0:	bd70      	pop	{r4, r5, r6, pc}
    1bb2:	bd70      	pop	{r4, r5, r6, pc}
    1bb4:	200004c8 	.word	0x200004c8

00001bb8 <ext_irq_init>:
{
    1bb8:	b508      	push	{r3, lr}
		ext_irqs[i].pin = 0xFFFFFFFF;
    1bba:	4b05      	ldr	r3, [pc, #20]	; (1bd0 <ext_irq_init+0x18>)
    1bbc:	f04f 32ff 	mov.w	r2, #4294967295
    1bc0:	605a      	str	r2, [r3, #4]
		ext_irqs[i].cb  = NULL;
    1bc2:	2200      	movs	r2, #0
    1bc4:	601a      	str	r2, [r3, #0]
	return _ext_irq_init(process_ext_irq);
    1bc6:	4803      	ldr	r0, [pc, #12]	; (1bd4 <ext_irq_init+0x1c>)
    1bc8:	4b03      	ldr	r3, [pc, #12]	; (1bd8 <ext_irq_init+0x20>)
    1bca:	4798      	blx	r3
}
    1bcc:	bd08      	pop	{r3, pc}
    1bce:	bf00      	nop
    1bd0:	200004c8 	.word	0x200004c8
    1bd4:	00001b81 	.word	0x00001b81
    1bd8:	0000236d 	.word	0x0000236d

00001bdc <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
    1bdc:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
    1bde:	6943      	ldr	r3, [r0, #20]
    1be0:	b103      	cbz	r3, 1be4 <flash_ready+0x8>
		descr->callbacks.cb_ready(descr);
    1be2:	4798      	blx	r3
    1be4:	bd08      	pop	{r3, pc}

00001be6 <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
    1be6:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
    1be8:	6983      	ldr	r3, [r0, #24]
    1bea:	b103      	cbz	r3, 1bee <flash_error+0x8>
		descr->callbacks.cb_error(descr);
    1bec:	4798      	blx	r3
    1bee:	bd08      	pop	{r3, pc}

00001bf0 <flash_init>:
{
    1bf0:	b538      	push	{r3, r4, r5, lr}
    1bf2:	460d      	mov	r5, r1
	ASSERT(flash && hw);
    1bf4:	4604      	mov	r4, r0
    1bf6:	b190      	cbz	r0, 1c1e <flash_init+0x2e>
    1bf8:	1c08      	adds	r0, r1, #0
    1bfa:	bf18      	it	ne
    1bfc:	2001      	movne	r0, #1
    1bfe:	2242      	movs	r2, #66	; 0x42
    1c00:	4908      	ldr	r1, [pc, #32]	; (1c24 <flash_init+0x34>)
    1c02:	4b09      	ldr	r3, [pc, #36]	; (1c28 <flash_init+0x38>)
    1c04:	4798      	blx	r3
	rc = _flash_init(&flash->dev, hw);
    1c06:	4629      	mov	r1, r5
    1c08:	4620      	mov	r0, r4
    1c0a:	4b08      	ldr	r3, [pc, #32]	; (1c2c <flash_init+0x3c>)
    1c0c:	4798      	blx	r3
	if (rc) {
    1c0e:	4603      	mov	r3, r0
    1c10:	b918      	cbnz	r0, 1c1a <flash_init+0x2a>
	flash->dev.flash_cb.ready_cb = flash_ready;
    1c12:	4a07      	ldr	r2, [pc, #28]	; (1c30 <flash_init+0x40>)
    1c14:	6022      	str	r2, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
    1c16:	4a07      	ldr	r2, [pc, #28]	; (1c34 <flash_init+0x44>)
    1c18:	6062      	str	r2, [r4, #4]
}
    1c1a:	4618      	mov	r0, r3
    1c1c:	bd38      	pop	{r3, r4, r5, pc}
    1c1e:	2000      	movs	r0, #0
    1c20:	e7ed      	b.n	1bfe <flash_init+0xe>
    1c22:	bf00      	nop
    1c24:	00006bf0 	.word	0x00006bf0
    1c28:	00001dad 	.word	0x00001dad
    1c2c:	00002529 	.word	0x00002529
    1c30:	00001bdd 	.word	0x00001bdd
    1c34:	00001be7 	.word	0x00001be7

00001c38 <pwm_period_expired>:

/**
 * \internal Process interrupts caused by period experied
 */
static void pwm_period_expired(struct _pwm_device *device)
{
    1c38:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.period) {
    1c3a:	6943      	ldr	r3, [r0, #20]
    1c3c:	b103      	cbz	r3, 1c40 <pwm_period_expired+0x8>
		descr->pwm_cb.period(descr);
    1c3e:	4798      	blx	r3
    1c40:	bd08      	pop	{r3, pc}

00001c42 <pwm_detect_fault>:

/**
 * \internal Process interrupts caused by pwm fault
 */
static void pwm_detect_fault(struct _pwm_device *device)
{
    1c42:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.error) {
    1c44:	6983      	ldr	r3, [r0, #24]
    1c46:	b103      	cbz	r3, 1c4a <pwm_detect_fault+0x8>
		descr->pwm_cb.error(descr);
    1c48:	4798      	blx	r3
    1c4a:	bd08      	pop	{r3, pc}

00001c4c <pwm_init>:
{
    1c4c:	b538      	push	{r3, r4, r5, lr}
    1c4e:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    1c50:	4604      	mov	r4, r0
    1c52:	b180      	cbz	r0, 1c76 <pwm_init+0x2a>
    1c54:	1c08      	adds	r0, r1, #0
    1c56:	bf18      	it	ne
    1c58:	2001      	movne	r0, #1
    1c5a:	223d      	movs	r2, #61	; 0x3d
    1c5c:	4907      	ldr	r1, [pc, #28]	; (1c7c <pwm_init+0x30>)
    1c5e:	4b08      	ldr	r3, [pc, #32]	; (1c80 <pwm_init+0x34>)
    1c60:	4798      	blx	r3
	_pwm_init(&descr->device, hw);
    1c62:	4629      	mov	r1, r5
    1c64:	4620      	mov	r0, r4
    1c66:	4b07      	ldr	r3, [pc, #28]	; (1c84 <pwm_init+0x38>)
    1c68:	4798      	blx	r3
	descr->device.callback.pwm_period_cb = pwm_period_expired;
    1c6a:	4b07      	ldr	r3, [pc, #28]	; (1c88 <pwm_init+0x3c>)
    1c6c:	6023      	str	r3, [r4, #0]
	descr->device.callback.pwm_error_cb  = pwm_detect_fault;
    1c6e:	4b07      	ldr	r3, [pc, #28]	; (1c8c <pwm_init+0x40>)
    1c70:	6063      	str	r3, [r4, #4]
}
    1c72:	2000      	movs	r0, #0
    1c74:	bd38      	pop	{r3, r4, r5, pc}
    1c76:	2000      	movs	r0, #0
    1c78:	e7ef      	b.n	1c5a <pwm_init+0xe>
    1c7a:	bf00      	nop
    1c7c:	00006c08 	.word	0x00006c08
    1c80:	00001dad 	.word	0x00001dad
    1c84:	00003071 	.word	0x00003071
    1c88:	00001c39 	.word	0x00001c39
    1c8c:	00001c43 	.word	0x00001c43

00001c90 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    1c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1c92:	4684      	mov	ip, r0
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    1c94:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    1c96:	b12f      	cbz	r7, 1ca4 <timer_add_timer_task+0x14>
		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
		}
		if (time_left >= new_task->interval)
    1c98:	688d      	ldr	r5, [r1, #8]
    1c9a:	463c      	mov	r4, r7
    1c9c:	2600      	movs	r6, #0
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    1c9e:	f1c2 0e01 	rsb	lr, r2, #1
    1ca2:	e00b      	b.n	1cbc <timer_add_timer_task+0x2c>
		list_insert_as_head(list, new_task);
    1ca4:	4b0e      	ldr	r3, [pc, #56]	; (1ce0 <timer_add_timer_task+0x50>)
    1ca6:	4798      	blx	r3
		return;
    1ca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    1caa:	4473      	add	r3, lr
    1cac:	68a0      	ldr	r0, [r4, #8]
    1cae:	4403      	add	r3, r0
		if (time_left >= new_task->interval)
    1cb0:	42ab      	cmp	r3, r5
    1cb2:	d20a      	bcs.n	1cca <timer_add_timer_task+0x3a>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
    1cb4:	6823      	ldr	r3, [r4, #0]
    1cb6:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    1cb8:	b153      	cbz	r3, 1cd0 <timer_add_timer_task+0x40>
    1cba:	461c      	mov	r4, r3
		if (it->time_label <= time) {
    1cbc:	6863      	ldr	r3, [r4, #4]
    1cbe:	4293      	cmp	r3, r2
    1cc0:	d8f3      	bhi.n	1caa <timer_add_timer_task+0x1a>
			time_left = it->interval - (time - it->time_label);
    1cc2:	68a0      	ldr	r0, [r4, #8]
    1cc4:	4403      	add	r3, r0
    1cc6:	1a9b      	subs	r3, r3, r2
    1cc8:	e7f2      	b.n	1cb0 <timer_add_timer_task+0x20>
			break;
		prev = it;
	}

	if (it == head) {
    1cca:	42a7      	cmp	r7, r4
    1ccc:	d004      	beq.n	1cd8 <timer_add_timer_task+0x48>
    1cce:	4634      	mov	r4, r6
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    1cd0:	4620      	mov	r0, r4
    1cd2:	4b04      	ldr	r3, [pc, #16]	; (1ce4 <timer_add_timer_task+0x54>)
    1cd4:	4798      	blx	r3
    1cd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    1cd8:	4660      	mov	r0, ip
    1cda:	4b01      	ldr	r3, [pc, #4]	; (1ce0 <timer_add_timer_task+0x50>)
    1cdc:	4798      	blx	r3
    1cde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1ce0:	00001dd5 	.word	0x00001dd5
    1ce4:	00001e01 	.word	0x00001e01

00001ce8 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    1ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return (void *)list->head;
    1cec:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    1cee:	6907      	ldr	r7, [r0, #16]
    1cf0:	3701      	adds	r7, #1
    1cf2:	6107      	str	r7, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    1cf4:	7e03      	ldrb	r3, [r0, #24]
    1cf6:	f013 0f01 	tst.w	r3, #1
    1cfa:	d113      	bne.n	1d24 <timer_process_counted+0x3c>
    1cfc:	7e03      	ldrb	r3, [r0, #24]
    1cfe:	f013 0f02 	tst.w	r3, #2
    1d02:	d10f      	bne.n	1d24 <timer_process_counted+0x3c>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
		return;
	}

	while (it && ((time - it->time_label) >= it->interval)) {
    1d04:	b354      	cbz	r4, 1d5c <timer_process_counted+0x74>
    1d06:	6863      	ldr	r3, [r4, #4]
    1d08:	1afb      	subs	r3, r7, r3
    1d0a:	68a2      	ldr	r2, [r4, #8]
    1d0c:	4293      	cmp	r3, r2
    1d0e:	d307      	bcc.n	1d20 <timer_process_counted+0x38>
    1d10:	4606      	mov	r6, r0
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
    1d12:	f100 0814 	add.w	r8, r0, #20
    1d16:	f8df 9048 	ldr.w	r9, [pc, #72]	; 1d60 <timer_process_counted+0x78>
		if (TIMER_TASK_REPEAT == tmp->mode) {
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
    1d1a:	f8df a048 	ldr.w	sl, [pc, #72]	; 1d64 <timer_process_counted+0x7c>
    1d1e:	e012      	b.n	1d46 <timer_process_counted+0x5e>
    1d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    1d24:	7e03      	ldrb	r3, [r0, #24]
    1d26:	f043 0302 	orr.w	r3, r3, #2
    1d2a:	7603      	strb	r3, [r0, #24]
		return;
    1d2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1d30:	6975      	ldr	r5, [r6, #20]
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
    1d32:	68e3      	ldr	r3, [r4, #12]
    1d34:	4620      	mov	r0, r4
    1d36:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    1d38:	b185      	cbz	r5, 1d5c <timer_process_counted+0x74>
		it = (struct timer_task *)list_get_head(&timer->tasks);
    1d3a:	462c      	mov	r4, r5
	while (it && ((time - it->time_label) >= it->interval)) {
    1d3c:	686b      	ldr	r3, [r5, #4]
    1d3e:	1afb      	subs	r3, r7, r3
    1d40:	68aa      	ldr	r2, [r5, #8]
    1d42:	4293      	cmp	r3, r2
    1d44:	d30a      	bcc.n	1d5c <timer_process_counted+0x74>
		list_remove_head(&timer->tasks);
    1d46:	4640      	mov	r0, r8
    1d48:	47c8      	blx	r9
		if (TIMER_TASK_REPEAT == tmp->mode) {
    1d4a:	7c23      	ldrb	r3, [r4, #16]
    1d4c:	2b01      	cmp	r3, #1
    1d4e:	d1ef      	bne.n	1d30 <timer_process_counted+0x48>
			tmp->time_label = time;
    1d50:	6067      	str	r7, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    1d52:	463a      	mov	r2, r7
    1d54:	4621      	mov	r1, r4
    1d56:	4640      	mov	r0, r8
    1d58:	47d0      	blx	sl
    1d5a:	e7e9      	b.n	1d30 <timer_process_counted+0x48>
    1d5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1d60:	00001e09 	.word	0x00001e09
    1d64:	00001c91 	.word	0x00001c91

00001d68 <timer_init>:
{
    1d68:	b570      	push	{r4, r5, r6, lr}
    1d6a:	460e      	mov	r6, r1
    1d6c:	4615      	mov	r5, r2
	ASSERT(descr && hw && func);
    1d6e:	4604      	mov	r4, r0
    1d70:	b190      	cbz	r0, 1d98 <timer_init+0x30>
    1d72:	b199      	cbz	r1, 1d9c <timer_init+0x34>
    1d74:	1c10      	adds	r0, r2, #0
    1d76:	bf18      	it	ne
    1d78:	2001      	movne	r0, #1
    1d7a:	2245      	movs	r2, #69	; 0x45
    1d7c:	4908      	ldr	r1, [pc, #32]	; (1da0 <timer_init+0x38>)
    1d7e:	4b09      	ldr	r3, [pc, #36]	; (1da4 <timer_init+0x3c>)
    1d80:	4798      	blx	r3
	descr->func = func;
    1d82:	4620      	mov	r0, r4
    1d84:	f840 5b04 	str.w	r5, [r0], #4
	descr->func->init(&descr->device, hw);
    1d88:	682b      	ldr	r3, [r5, #0]
    1d8a:	4631      	mov	r1, r6
    1d8c:	4798      	blx	r3
	descr->time                           = 0;
    1d8e:	2000      	movs	r0, #0
    1d90:	6160      	str	r0, [r4, #20]
	descr->device.timer_cb.period_expired = timer_process_counted;
    1d92:	4b05      	ldr	r3, [pc, #20]	; (1da8 <timer_init+0x40>)
    1d94:	6063      	str	r3, [r4, #4]
}
    1d96:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && hw && func);
    1d98:	2000      	movs	r0, #0
    1d9a:	e7ee      	b.n	1d7a <timer_init+0x12>
    1d9c:	2000      	movs	r0, #0
    1d9e:	e7ec      	b.n	1d7a <timer_init+0x12>
    1da0:	00006c20 	.word	0x00006c20
    1da4:	00001dad 	.word	0x00001dad
    1da8:	00001ce9 	.word	0x00001ce9

00001dac <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    1dac:	b900      	cbnz	r0, 1db0 <assert+0x4>
		__asm("BKPT #0");
    1dae:	be00      	bkpt	0x0000
    1db0:	4770      	bx	lr

00001db2 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    1db2:	6803      	ldr	r3, [r0, #0]
    1db4:	b14b      	cbz	r3, 1dca <is_list_element+0x18>
		if (it == element) {
    1db6:	428b      	cmp	r3, r1
    1db8:	d009      	beq.n	1dce <is_list_element+0x1c>
	for (it = list->head; it; it = it->next) {
    1dba:	681b      	ldr	r3, [r3, #0]
    1dbc:	b11b      	cbz	r3, 1dc6 <is_list_element+0x14>
		if (it == element) {
    1dbe:	4299      	cmp	r1, r3
    1dc0:	d1fb      	bne.n	1dba <is_list_element+0x8>
			return true;
    1dc2:	2001      	movs	r0, #1
		}
	}

	return false;
}
    1dc4:	4770      	bx	lr
	return false;
    1dc6:	2000      	movs	r0, #0
    1dc8:	4770      	bx	lr
    1dca:	2000      	movs	r0, #0
    1dcc:	4770      	bx	lr
			return true;
    1dce:	2001      	movs	r0, #1
    1dd0:	4770      	bx	lr
	...

00001dd4 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    1dd4:	b538      	push	{r3, r4, r5, lr}
    1dd6:	4604      	mov	r4, r0
    1dd8:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
    1dda:	4b06      	ldr	r3, [pc, #24]	; (1df4 <list_insert_as_head+0x20>)
    1ddc:	4798      	blx	r3
    1dde:	f080 0001 	eor.w	r0, r0, #1
    1de2:	2243      	movs	r2, #67	; 0x43
    1de4:	4904      	ldr	r1, [pc, #16]	; (1df8 <list_insert_as_head+0x24>)
    1de6:	b2c0      	uxtb	r0, r0
    1de8:	4b04      	ldr	r3, [pc, #16]	; (1dfc <list_insert_as_head+0x28>)
    1dea:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    1dec:	6823      	ldr	r3, [r4, #0]
    1dee:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    1df0:	6025      	str	r5, [r4, #0]
    1df2:	bd38      	pop	{r3, r4, r5, pc}
    1df4:	00001db3 	.word	0x00001db3
    1df8:	00006c38 	.word	0x00006c38
    1dfc:	00001dad 	.word	0x00001dad

00001e00 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    1e00:	6803      	ldr	r3, [r0, #0]
    1e02:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    1e04:	6001      	str	r1, [r0, #0]
    1e06:	4770      	bx	lr

00001e08 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    1e08:	6803      	ldr	r3, [r0, #0]
    1e0a:	b10b      	cbz	r3, 1e10 <list_remove_head+0x8>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    1e0c:	681a      	ldr	r2, [r3, #0]
    1e0e:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
    1e10:	4618      	mov	r0, r3
    1e12:	4770      	bx	lr

00001e14 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    1e14:	b570      	push	{r4, r5, r6, lr}
    1e16:	460e      	mov	r6, r1
    1e18:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
    1e1a:	4604      	mov	r4, r0
    1e1c:	b178      	cbz	r0, 1e3e <ringbuffer_init+0x2a>
    1e1e:	b181      	cbz	r1, 1e42 <ringbuffer_init+0x2e>
    1e20:	b1a2      	cbz	r2, 1e4c <ringbuffer_init+0x38>
    1e22:	2001      	movs	r0, #1
    1e24:	2232      	movs	r2, #50	; 0x32
    1e26:	490d      	ldr	r1, [pc, #52]	; (1e5c <ringbuffer_init+0x48>)
    1e28:	4b0d      	ldr	r3, [pc, #52]	; (1e60 <ringbuffer_init+0x4c>)
    1e2a:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    1e2c:	1e6b      	subs	r3, r5, #1
    1e2e:	421d      	tst	r5, r3
    1e30:	d109      	bne.n	1e46 <ringbuffer_init+0x32>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    1e32:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
    1e34:	2000      	movs	r0, #0
    1e36:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
    1e38:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
    1e3a:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
    1e3c:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    1e3e:	2000      	movs	r0, #0
    1e40:	e7f0      	b.n	1e24 <ringbuffer_init+0x10>
    1e42:	2000      	movs	r0, #0
    1e44:	e7ee      	b.n	1e24 <ringbuffer_init+0x10>
		return ERR_INVALID_ARG;
    1e46:	f06f 000c 	mvn.w	r0, #12
    1e4a:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    1e4c:	2232      	movs	r2, #50	; 0x32
    1e4e:	4903      	ldr	r1, [pc, #12]	; (1e5c <ringbuffer_init+0x48>)
    1e50:	2000      	movs	r0, #0
    1e52:	4b03      	ldr	r3, [pc, #12]	; (1e60 <ringbuffer_init+0x4c>)
    1e54:	4798      	blx	r3
	if ((size & (size - 1)) != 0) {
    1e56:	1e6b      	subs	r3, r5, #1
    1e58:	e7eb      	b.n	1e32 <ringbuffer_init+0x1e>
    1e5a:	bf00      	nop
    1e5c:	00006c58 	.word	0x00006c58
    1e60:	00001dad 	.word	0x00001dad

00001e64 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    1e64:	b538      	push	{r3, r4, r5, lr}
    1e66:	460d      	mov	r5, r1
	ASSERT(rb && data);
    1e68:	4604      	mov	r4, r0
    1e6a:	b1a0      	cbz	r0, 1e96 <ringbuffer_get+0x32>
    1e6c:	1c08      	adds	r0, r1, #0
    1e6e:	bf18      	it	ne
    1e70:	2001      	movne	r0, #1
    1e72:	224a      	movs	r2, #74	; 0x4a
    1e74:	490a      	ldr	r1, [pc, #40]	; (1ea0 <ringbuffer_get+0x3c>)
    1e76:	4b0b      	ldr	r3, [pc, #44]	; (1ea4 <ringbuffer_get+0x40>)
    1e78:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    1e7a:	68a3      	ldr	r3, [r4, #8]
    1e7c:	68e2      	ldr	r2, [r4, #12]
    1e7e:	429a      	cmp	r2, r3
    1e80:	d00b      	beq.n	1e9a <ringbuffer_get+0x36>
		*data = rb->buf[rb->read_index & rb->size];
    1e82:	6862      	ldr	r2, [r4, #4]
    1e84:	4013      	ands	r3, r2
    1e86:	6822      	ldr	r2, [r4, #0]
    1e88:	5cd3      	ldrb	r3, [r2, r3]
    1e8a:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
    1e8c:	68a3      	ldr	r3, [r4, #8]
    1e8e:	3301      	adds	r3, #1
    1e90:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
    1e92:	2000      	movs	r0, #0
    1e94:	bd38      	pop	{r3, r4, r5, pc}
    1e96:	2000      	movs	r0, #0
    1e98:	e7eb      	b.n	1e72 <ringbuffer_get+0xe>
	}

	return ERR_NOT_FOUND;
    1e9a:	f06f 0009 	mvn.w	r0, #9
}
    1e9e:	bd38      	pop	{r3, r4, r5, pc}
    1ea0:	00006c58 	.word	0x00006c58
    1ea4:	00001dad 	.word	0x00001dad

00001ea8 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    1ea8:	b538      	push	{r3, r4, r5, lr}
    1eaa:	460d      	mov	r5, r1
	ASSERT(rb);
    1eac:	4604      	mov	r4, r0
    1eae:	225b      	movs	r2, #91	; 0x5b
    1eb0:	490b      	ldr	r1, [pc, #44]	; (1ee0 <ringbuffer_put+0x38>)
    1eb2:	3000      	adds	r0, #0
    1eb4:	bf18      	it	ne
    1eb6:	2001      	movne	r0, #1
    1eb8:	4b0a      	ldr	r3, [pc, #40]	; (1ee4 <ringbuffer_put+0x3c>)
    1eba:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    1ebc:	68e3      	ldr	r3, [r4, #12]
    1ebe:	6862      	ldr	r2, [r4, #4]
    1ec0:	4013      	ands	r3, r2
    1ec2:	6822      	ldr	r2, [r4, #0]
    1ec4:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    1ec6:	68e3      	ldr	r3, [r4, #12]
    1ec8:	6861      	ldr	r1, [r4, #4]
    1eca:	68a2      	ldr	r2, [r4, #8]
    1ecc:	1a9a      	subs	r2, r3, r2
    1ece:	428a      	cmp	r2, r1
		rb->read_index = rb->write_index - rb->size;
    1ed0:	bf84      	itt	hi
    1ed2:	1a59      	subhi	r1, r3, r1
    1ed4:	60a1      	strhi	r1, [r4, #8]
	}

	rb->write_index++;
    1ed6:	3301      	adds	r3, #1
    1ed8:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
    1eda:	2000      	movs	r0, #0
    1edc:	bd38      	pop	{r3, r4, r5, pc}
    1ede:	bf00      	nop
    1ee0:	00006c58 	.word	0x00006c58
    1ee4:	00001dad 	.word	0x00001dad

00001ee8 <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    1ee8:	b510      	push	{r4, lr}
	ASSERT(rb);
    1eea:	4604      	mov	r4, r0
    1eec:	2271      	movs	r2, #113	; 0x71
    1eee:	4905      	ldr	r1, [pc, #20]	; (1f04 <ringbuffer_num+0x1c>)
    1ef0:	3000      	adds	r0, #0
    1ef2:	bf18      	it	ne
    1ef4:	2001      	movne	r0, #1
    1ef6:	4b04      	ldr	r3, [pc, #16]	; (1f08 <ringbuffer_num+0x20>)
    1ef8:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    1efa:	68e0      	ldr	r0, [r4, #12]
    1efc:	68a3      	ldr	r3, [r4, #8]
}
    1efe:	1ac0      	subs	r0, r0, r3
    1f00:	bd10      	pop	{r4, pc}
    1f02:	bf00      	nop
    1f04:	00006c58 	.word	0x00006c58
    1f08:	00001dad 	.word	0x00001dad

00001f0c <ringbuffer_flush>:

/**
 * \brief Flush ringbuffer
 */
uint32_t ringbuffer_flush(struct ringbuffer *const rb)
{
    1f0c:	b510      	push	{r4, lr}
	ASSERT(rb);
    1f0e:	4604      	mov	r4, r0
    1f10:	227b      	movs	r2, #123	; 0x7b
    1f12:	4905      	ldr	r1, [pc, #20]	; (1f28 <ringbuffer_flush+0x1c>)
    1f14:	3000      	adds	r0, #0
    1f16:	bf18      	it	ne
    1f18:	2001      	movne	r0, #1
    1f1a:	4b04      	ldr	r3, [pc, #16]	; (1f2c <ringbuffer_flush+0x20>)
    1f1c:	4798      	blx	r3

	rb->read_index = rb->write_index;
    1f1e:	68e3      	ldr	r3, [r4, #12]
    1f20:	60a3      	str	r3, [r4, #8]

	return ERR_NONE;
}
    1f22:	2000      	movs	r0, #0
    1f24:	bd10      	pop	{r4, pc}
    1f26:	bf00      	nop
    1f28:	00006c58 	.word	0x00006c58
    1f2c:	00001dad 	.word	0x00001dad

00001f30 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    1f30:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    1f32:	4a06      	ldr	r2, [pc, #24]	; (1f4c <_sbrk+0x1c>)
    1f34:	6812      	ldr	r2, [r2, #0]
    1f36:	b122      	cbz	r2, 1f42 <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    1f38:	4a04      	ldr	r2, [pc, #16]	; (1f4c <_sbrk+0x1c>)
    1f3a:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    1f3c:	4403      	add	r3, r0
    1f3e:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
    1f40:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    1f42:	4903      	ldr	r1, [pc, #12]	; (1f50 <_sbrk+0x20>)
    1f44:	4a01      	ldr	r2, [pc, #4]	; (1f4c <_sbrk+0x1c>)
    1f46:	6011      	str	r1, [r2, #0]
    1f48:	e7f6      	b.n	1f38 <_sbrk+0x8>
    1f4a:	bf00      	nop
    1f4c:	200004d0 	.word	0x200004d0
    1f50:	200131f8 	.word	0x200131f8

00001f54 <_ac_init>:
 * \brief Initialize AC
 *
 * \param[in] hw The pointer to hardware instance
 */
static int32_t _ac_init(void *const hw)
{
    1f54:	b510      	push	{r4, lr}
    1f56:	4604      	mov	r4, r0
	ASSERT(hw == AC);
    1f58:	f44f 7281 	mov.w	r2, #258	; 0x102
    1f5c:	4915      	ldr	r1, [pc, #84]	; (1fb4 <_ac_init+0x60>)
    1f5e:	4816      	ldr	r0, [pc, #88]	; (1fb8 <_ac_init+0x64>)
    1f60:	4284      	cmp	r4, r0
    1f62:	bf14      	ite	ne
    1f64:	2000      	movne	r0, #0
    1f66:	2001      	moveq	r0, #1
    1f68:	4b14      	ldr	r3, [pc, #80]	; (1fbc <_ac_init+0x68>)
    1f6a:	4798      	blx	r3
typedef uint8_t  hri_ac_statusb_reg_t;
typedef uint8_t  hri_ac_winctrl_reg_t;

static inline void hri_ac_wait_for_sync(const void *const hw, hri_ac_syncbusy_reg_t reg)
{
	while (((Ac *)hw)->SYNCBUSY.reg & reg) {
    1f6c:	6a23      	ldr	r3, [r4, #32]
    1f6e:	f013 0f01 	tst.w	r3, #1
    1f72:	d1fb      	bne.n	1f6c <_ac_init+0x18>
    1f74:	6a23      	ldr	r3, [r4, #32]
    1f76:	f013 0f03 	tst.w	r3, #3
    1f7a:	d1fb      	bne.n	1f74 <_ac_init+0x20>

static inline bool hri_ac_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint8_t tmp;
	hri_ac_wait_for_sync(hw, AC_SYNCBUSY_SWRST | AC_SYNCBUSY_ENABLE);
	tmp = ((Ac *)hw)->CTRLA.reg;
    1f7c:	7823      	ldrb	r3, [r4, #0]

	hri_ac_wait_for_sync(hw, AC_SYNCBUSY_SWRST);
	if (hri_ac_get_CTRLA_ENABLE_bit(hw)) {
    1f7e:	f013 0f02 	tst.w	r3, #2
    1f82:	d114      	bne.n	1fae <_ac_init+0x5a>
	while (((Ac *)hw)->SYNCBUSY.reg & reg) {
    1f84:	6a23      	ldr	r3, [r4, #32]
    1f86:	f013 0f01 	tst.w	r3, #1
    1f8a:	d1fb      	bne.n	1f84 <_ac_init+0x30>
	((Ac *)hw)->CTRLA.reg |= AC_CTRLA_SWRST;
    1f8c:	7823      	ldrb	r3, [r4, #0]
    1f8e:	f043 0301 	orr.w	r3, r3, #1
    1f92:	7023      	strb	r3, [r4, #0]
	while (((Ac *)hw)->SYNCBUSY.reg & reg) {
    1f94:	6a23      	ldr	r3, [r4, #32]
    1f96:	f013 0f01 	tst.w	r3, #1
    1f9a:	d1fb      	bne.n	1f94 <_ac_init+0x40>
}

static inline void hri_ac_write_COMPCTRL_reg(const void *const hw, uint8_t index, hri_ac_compctrl_reg_t data)
{
	AC_CRITICAL_SECTION_ENTER();
	((Ac *)hw)->COMPCTRL[index].reg = data;
    1f9c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
    1fa0:	6123      	str	r3, [r4, #16]
	((Ac *)hw)->SCALER[index].reg = data;
    1fa2:	2000      	movs	r0, #0
    1fa4:	7320      	strb	r0, [r4, #12]
	((Ac *)hw)->COMPCTRL[index].reg = data;
    1fa6:	6163      	str	r3, [r4, #20]
	((Ac *)hw)->SCALER[index].reg = data;
    1fa8:	7360      	strb	r0, [r4, #13]
	((Ac *)hw)->EVCTRL.reg = data;
    1faa:	8060      	strh	r0, [r4, #2]
	hri_ac_write_SCALER_reg(hw, 0, _ac.comp_scaler0);
	hri_ac_write_COMPCTRL_reg(hw, 1, _ac.comp_ctrl1);
	hri_ac_write_SCALER_reg(hw, 1, _ac.comp_scaler1);
	hri_ac_write_EVCTRL_reg(hw, _ac.ev_ctrl);

	return ERR_NONE;
    1fac:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    1fae:	f06f 0010 	mvn.w	r0, #16
}
    1fb2:	bd10      	pop	{r4, pc}
    1fb4:	00006c7c 	.word	0x00006c7c
    1fb8:	42002000 	.word	0x42002000
    1fbc:	00001dad 	.word	0x00001dad

00001fc0 <_ac_sync_init>:
{
    1fc0:	b538      	push	{r3, r4, r5, lr}
    1fc2:	460c      	mov	r4, r1
	ASSERT(device);
    1fc4:	4605      	mov	r5, r0
    1fc6:	226c      	movs	r2, #108	; 0x6c
    1fc8:	4905      	ldr	r1, [pc, #20]	; (1fe0 <_ac_sync_init+0x20>)
    1fca:	3000      	adds	r0, #0
    1fcc:	bf18      	it	ne
    1fce:	2001      	movne	r0, #1
    1fd0:	4b04      	ldr	r3, [pc, #16]	; (1fe4 <_ac_sync_init+0x24>)
    1fd2:	4798      	blx	r3
	device->hw = hw;
    1fd4:	602c      	str	r4, [r5, #0]
	return _ac_init(hw);
    1fd6:	4620      	mov	r0, r4
    1fd8:	4b03      	ldr	r3, [pc, #12]	; (1fe8 <_ac_sync_init+0x28>)
    1fda:	4798      	blx	r3
}
    1fdc:	bd38      	pop	{r3, r4, r5, pc}
    1fde:	bf00      	nop
    1fe0:	00006c7c 	.word	0x00006c7c
    1fe4:	00001dad 	.word	0x00001dad
    1fe8:	00001f55 	.word	0x00001f55

00001fec <_adc_init>:
typedef uint8_t  hri_adc_status_reg_t;
typedef uint8_t  hri_adc_swtrig_reg_t;

static inline void hri_adc_wait_for_sync(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    1fec:	6b03      	ldr	r3, [r0, #48]	; 0x30
    1fee:	f013 0f01 	tst.w	r3, #1
    1ff2:	d1fb      	bne.n	1fec <_adc_init>
    1ff4:	6b03      	ldr	r3, [r0, #48]	; 0x30
    1ff6:	f013 0f03 	tst.w	r3, #3
    1ffa:	d1fb      	bne.n	1ff4 <_adc_init+0x8>

static inline bool hri_adc_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
    1ffc:	8803      	ldrh	r3, [r0, #0]
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{

	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);
	if (hri_adc_get_CTRLA_ENABLE_bit(hw)) {
    1ffe:	f013 0f02 	tst.w	r3, #2
    2002:	d12a      	bne.n	205a <_adc_init+0x6e>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2004:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2006:	f013 0f01 	tst.w	r3, #1
    200a:	d1fb      	bne.n	2004 <_adc_init+0x18>
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_SWRST;
    200c:	8803      	ldrh	r3, [r0, #0]
    200e:	b29b      	uxth	r3, r3
    2010:	f043 0301 	orr.w	r3, r3, #1
    2014:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2016:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2018:	f013 0f01 	tst.w	r3, #1
    201c:	d1fb      	bne.n	2016 <_adc_init+0x2a>
		return ERR_DENIED;
	}
	hri_adc_set_CTRLA_SWRST_bit(hw);
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
    201e:	2216      	movs	r2, #22
    2020:	4b0f      	ldr	r3, [pc, #60]	; (2060 <_adc_init+0x74>)
    2022:	fb02 3101 	mla	r1, r2, r1, r3
    2026:	888b      	ldrh	r3, [r1, #4]
}

static inline void hri_adc_write_CTRLB_reg(const void *const hw, hri_adc_ctrlb_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLB.reg = data;
    2028:	80c3      	strh	r3, [r0, #6]
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
    202a:	798b      	ldrb	r3, [r1, #6]
}

static inline void hri_adc_write_REFCTRL_reg(const void *const hw, hri_adc_refctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->REFCTRL.reg = data;
    202c:	7203      	strb	r3, [r0, #8]
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
    202e:	79cb      	ldrb	r3, [r1, #7]
	((Adc *)hw)->EVCTRL.reg = data;
    2030:	7083      	strb	r3, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
    2032:	890b      	ldrh	r3, [r1, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
    2034:	8083      	strh	r3, [r0, #4]
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
    2036:	7a8b      	ldrb	r3, [r1, #10]
}

static inline void hri_adc_write_AVGCTRL_reg(const void *const hw, hri_adc_avgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->AVGCTRL.reg = data;
    2038:	7283      	strb	r3, [r0, #10]
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
    203a:	7acb      	ldrb	r3, [r1, #11]
}

static inline void hri_adc_write_SAMPCTRL_reg(const void *const hw, hri_adc_sampctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SAMPCTRL.reg = data;
    203c:	72c3      	strb	r3, [r0, #11]
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
    203e:	898b      	ldrh	r3, [r1, #12]
}

static inline void hri_adc_write_WINLT_reg(const void *const hw, hri_adc_winlt_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINLT.reg = data;
    2040:	8183      	strh	r3, [r0, #12]
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
    2042:	89cb      	ldrh	r3, [r1, #14]
}

static inline void hri_adc_write_WINUT_reg(const void *const hw, hri_adc_winut_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINUT.reg = data;
    2044:	81c3      	strh	r3, [r0, #14]
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
    2046:	8a0b      	ldrh	r3, [r1, #16]
}

static inline void hri_adc_write_GAINCORR_reg(const void *const hw, hri_adc_gaincorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->GAINCORR.reg = data;
    2048:	8203      	strh	r3, [r0, #16]
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
    204a:	8a4b      	ldrh	r3, [r1, #18]
}

static inline void hri_adc_write_OFFSETCORR_reg(const void *const hw, hri_adc_offsetcorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->OFFSETCORR.reg = data;
    204c:	8243      	strh	r3, [r0, #18]
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
    204e:	7d0b      	ldrb	r3, [r1, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
    2050:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
    2052:	884b      	ldrh	r3, [r1, #2]
	((Adc *)hw)->CTRLA.reg = data;
    2054:	8003      	strh	r3, [r0, #0]

	return ERR_NONE;
    2056:	2000      	movs	r0, #0
    2058:	4770      	bx	lr
		return ERR_DENIED;
    205a:	f06f 0010 	mvn.w	r0, #16
}
    205e:	4770      	bx	lr
    2060:	00006c90 	.word	0x00006c90

00002064 <_adc_get_regs>:
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    2064:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    2068:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    206c:	f3c0 2087 	ubfx	r0, r0, #10, #8
		if (_adcs[i].number == n) {
    2070:	b148      	cbz	r0, 2086 <_adc_get_regs+0x22>
    2072:	2801      	cmp	r0, #1
    2074:	d009      	beq.n	208a <_adc_get_regs+0x26>
{
    2076:	b508      	push	{r3, lr}
	ASSERT(false);
    2078:	2291      	movs	r2, #145	; 0x91
    207a:	4905      	ldr	r1, [pc, #20]	; (2090 <_adc_get_regs+0x2c>)
    207c:	2000      	movs	r0, #0
    207e:	4b05      	ldr	r3, [pc, #20]	; (2094 <_adc_get_regs+0x30>)
    2080:	4798      	blx	r3
	return 0;
    2082:	2000      	movs	r0, #0
    2084:	bd08      	pop	{r3, pc}
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    2086:	2000      	movs	r0, #0
    2088:	4770      	bx	lr
    208a:	2001      	movs	r0, #1
    208c:	4770      	bx	lr
    208e:	bf00      	nop
    2090:	00006cbc 	.word	0x00006cbc
    2094:	00001dad 	.word	0x00001dad

00002098 <_adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_sync_init(struct _adc_sync_device *const device, void *const hw)
{
    2098:	b538      	push	{r3, r4, r5, lr}
    209a:	460c      	mov	r4, r1
	ASSERT(device);
    209c:	4605      	mov	r5, r0
    209e:	22d5      	movs	r2, #213	; 0xd5
    20a0:	4907      	ldr	r1, [pc, #28]	; (20c0 <_adc_sync_init+0x28>)
    20a2:	3000      	adds	r0, #0
    20a4:	bf18      	it	ne
    20a6:	2001      	movne	r0, #1
    20a8:	4b06      	ldr	r3, [pc, #24]	; (20c4 <_adc_sync_init+0x2c>)
    20aa:	4798      	blx	r3

	device->hw = hw;
    20ac:	602c      	str	r4, [r5, #0]

	return _adc_init(hw, _adc_get_regs((uint32_t)hw));
    20ae:	4620      	mov	r0, r4
    20b0:	4b05      	ldr	r3, [pc, #20]	; (20c8 <_adc_sync_init+0x30>)
    20b2:	4798      	blx	r3
    20b4:	4601      	mov	r1, r0
    20b6:	4620      	mov	r0, r4
    20b8:	4b04      	ldr	r3, [pc, #16]	; (20cc <_adc_sync_init+0x34>)
    20ba:	4798      	blx	r3
}
    20bc:	bd38      	pop	{r3, r4, r5, pc}
    20be:	bf00      	nop
    20c0:	00006cbc 	.word	0x00006cbc
    20c4:	00001dad 	.word	0x00001dad
    20c8:	00002065 	.word	0x00002065
    20cc:	00001fed 	.word	0x00001fed

000020d0 <_irq_set>:
    NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    20d0:	0943      	lsrs	r3, r0, #5
    20d2:	f000 001f 	and.w	r0, r0, #31
    20d6:	2201      	movs	r2, #1
    20d8:	fa02 f000 	lsl.w	r0, r2, r0
    20dc:	3340      	adds	r3, #64	; 0x40
    20de:	4a02      	ldr	r2, [pc, #8]	; (20e8 <_irq_set+0x18>)
    20e0:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    20e4:	4770      	bx	lr
    20e6:	bf00      	nop
    20e8:	e000e100 	.word	0xe000e100

000020ec <_get_cycles_for_ms>:
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    20ec:	f64b 3380 	movw	r3, #48000	; 0xbb80
    20f0:	fb03 f000 	mul.w	r0, r3, r0
    20f4:	4770      	bx	lr
	...

000020f8 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    20f8:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    20fa:	4a0c      	ldr	r2, [pc, #48]	; (212c <_init_chip+0x34>)
    20fc:	8813      	ldrh	r3, [r2, #0]
    20fe:	b29b      	uxth	r3, r3
    2100:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    2102:	4b0b      	ldr	r3, [pc, #44]	; (2130 <_init_chip+0x38>)
    2104:	4798      	blx	r3
	//_oscctrl_init_sources();
	_mclk_init();
    2106:	4b0b      	ldr	r3, [pc, #44]	; (2134 <_init_chip+0x3c>)
    2108:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    210a:	f44f 6000 	mov.w	r0, #2048	; 0x800
    210e:	4c0a      	ldr	r4, [pc, #40]	; (2138 <_init_chip+0x40>)
    2110:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    2112:	4b0a      	ldr	r3, [pc, #40]	; (213c <_init_chip+0x44>)
    2114:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    2116:	f240 70ff 	movw	r0, #2047	; 0x7ff
    211a:	47a0      	blx	r4
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_DMAC;
    211c:	4a08      	ldr	r2, [pc, #32]	; (2140 <_init_chip+0x48>)
    211e:	6913      	ldr	r3, [r2, #16]
    2120:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    2124:	6113      	str	r3, [r2, #16]

#if CONF_DMAC_ENABLE
	hri_mclk_set_AHBMASK_DMAC_bit(MCLK);
	_dma_init();
    2126:	4b07      	ldr	r3, [pc, #28]	; (2144 <_init_chip+0x4c>)
    2128:	4798      	blx	r3
    212a:	bd10      	pop	{r4, pc}
    212c:	41004000 	.word	0x41004000
    2130:	000025c9 	.word	0x000025c9
    2134:	000024f1 	.word	0x000024f1
    2138:	00002449 	.word	0x00002449
    213c:	000025f5 	.word	0x000025f5
    2140:	40000800 	.word	0x40000800
    2144:	00002251 	.word	0x00002251

00002148 <_dac_init>:
 * \param[in] hw The pointer to DAC hardware instance
 *
 * \return The status of initialization
 */
static int32_t _dac_init(void *const hw)
{
    2148:	b510      	push	{r4, lr}
    214a:	4604      	mov	r4, r0
	ASSERT(hw == DAC);
    214c:	22f3      	movs	r2, #243	; 0xf3
    214e:	4915      	ldr	r1, [pc, #84]	; (21a4 <_dac_init+0x5c>)
    2150:	4815      	ldr	r0, [pc, #84]	; (21a8 <_dac_init+0x60>)
    2152:	4284      	cmp	r4, r0
    2154:	bf14      	ite	ne
    2156:	2000      	movne	r0, #0
    2158:	2001      	moveq	r0, #1
    215a:	4b14      	ldr	r3, [pc, #80]	; (21ac <_dac_init+0x64>)
    215c:	4798      	blx	r3
typedef uint8_t  hri_dac_intflag_reg_t;
typedef uint8_t  hri_dac_status_reg_t;

static inline void hri_dac_wait_for_sync(const void *const hw, hri_dac_syncbusy_reg_t reg)
{
	while (((Dac *)hw)->SYNCBUSY.reg & reg) {
    215e:	68a3      	ldr	r3, [r4, #8]
    2160:	f013 0f01 	tst.w	r3, #1
    2164:	d1fb      	bne.n	215e <_dac_init+0x16>
    2166:	68a3      	ldr	r3, [r4, #8]
    2168:	f013 0f03 	tst.w	r3, #3
    216c:	d1fb      	bne.n	2166 <_dac_init+0x1e>

static inline bool hri_dac_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint8_t tmp;
	hri_dac_wait_for_sync(hw, DAC_SYNCBUSY_SWRST | DAC_SYNCBUSY_ENABLE);
	tmp = ((Dac *)hw)->CTRLA.reg;
    216e:	7823      	ldrb	r3, [r4, #0]

	hri_dac_wait_for_sync(hw, DAC_SYNCBUSY_SWRST);
	if (hri_dac_get_CTRLA_ENABLE_bit(hw)) {
    2170:	f013 0f02 	tst.w	r3, #2
    2174:	d113      	bne.n	219e <_dac_init+0x56>
	while (((Dac *)hw)->SYNCBUSY.reg & reg) {
    2176:	68a3      	ldr	r3, [r4, #8]
    2178:	f013 0f01 	tst.w	r3, #1
    217c:	d1fb      	bne.n	2176 <_dac_init+0x2e>
	((Dac *)hw)->CTRLA.reg |= DAC_CTRLA_SWRST;
    217e:	7823      	ldrb	r3, [r4, #0]
    2180:	f043 0301 	orr.w	r3, r3, #1
    2184:	7023      	strb	r3, [r4, #0]
	while (((Dac *)hw)->SYNCBUSY.reg & reg) {
    2186:	68a3      	ldr	r3, [r4, #8]
    2188:	f013 0f01 	tst.w	r3, #1
    218c:	d1fb      	bne.n	2186 <_dac_init+0x3e>
}

static inline void hri_dac_write_CTRLB_reg(const void *const hw, hri_dac_ctrlb_reg_t data)
{
	DAC_CRITICAL_SECTION_ENTER();
	((Dac *)hw)->CTRLB.reg = data;
    218e:	2000      	movs	r0, #0
    2190:	7060      	strb	r0, [r4, #1]
}

static inline void hri_dac_write_EVCTRL_reg(const void *const hw, hri_dac_evctrl_reg_t data)
{
	DAC_CRITICAL_SECTION_ENTER();
	((Dac *)hw)->EVCTRL.reg = data;
    2192:	70a0      	strb	r0, [r4, #2]
}

static inline void hri_dac_write_DACCTRL_reg(const void *const hw, uint8_t index, hri_dac_dacctrl_reg_t data)
{
	DAC_CRITICAL_SECTION_ENTER();
	((Dac *)hw)->DACCTRL[index].reg = data;
    2194:	81a0      	strh	r0, [r4, #12]
    2196:	81e0      	strh	r0, [r4, #14]
}

static inline void hri_dac_write_DBGCTRL_reg(const void *const hw, hri_dac_dbgctrl_reg_t data)
{
	DAC_CRITICAL_SECTION_ENTER();
	((Dac *)hw)->DBGCTRL.reg = data;
    2198:	2301      	movs	r3, #1
    219a:	7623      	strb	r3, [r4, #24]
	hri_dac_write_EVCTRL_reg(hw, _dac.ev_ctrl);
	hri_dac_write_DACCTRL_reg(hw, 0, _dac.dac_ctrl0);
	hri_dac_write_DACCTRL_reg(hw, 1, _dac.dac_ctrl1);
	hri_dac_write_DBGCTRL_reg(hw, _dac.dbg_ctrl);

	return ERR_NONE;
    219c:	bd10      	pop	{r4, pc}
		return ERR_BUSY;
    219e:	f06f 0003 	mvn.w	r0, #3
}
    21a2:	bd10      	pop	{r4, pc}
    21a4:	00006cd4 	.word	0x00006cd4
    21a8:	43002400 	.word	0x43002400
    21ac:	00001dad 	.word	0x00001dad

000021b0 <_dac_sync_init>:
{
    21b0:	b538      	push	{r3, r4, r5, lr}
    21b2:	460c      	mov	r4, r1
	ASSERT(device);
    21b4:	4605      	mov	r5, r0
    21b6:	2261      	movs	r2, #97	; 0x61
    21b8:	4905      	ldr	r1, [pc, #20]	; (21d0 <_dac_sync_init+0x20>)
    21ba:	3000      	adds	r0, #0
    21bc:	bf18      	it	ne
    21be:	2001      	movne	r0, #1
    21c0:	4b04      	ldr	r3, [pc, #16]	; (21d4 <_dac_sync_init+0x24>)
    21c2:	4798      	blx	r3
	device->hw = hw;
    21c4:	602c      	str	r4, [r5, #0]
	return _dac_init(device->hw);
    21c6:	4620      	mov	r0, r4
    21c8:	4b03      	ldr	r3, [pc, #12]	; (21d8 <_dac_sync_init+0x28>)
    21ca:	4798      	blx	r3
}
    21cc:	bd38      	pop	{r3, r4, r5, pc}
    21ce:	bf00      	nop
    21d0:	00006cd4 	.word	0x00006cd4
    21d4:	00001dad 	.word	0x00001dad
    21d8:	00002149 	.word	0x00002149

000021dc <_dmac_handler>:

/**
 * \internal DMAC interrupt handler
 */
static void _dmac_handler(void)
{
    21dc:	b508      	push	{r3, lr}
}

static inline hri_dmac_intpend_reg_t hri_dmac_get_INTPEND_reg(const void *const hw, hri_dmac_intpend_reg_t mask)
{
	uint16_t tmp;
	tmp = ((Dmac *)hw)->INTPEND.reg;
    21de:	4a1a      	ldr	r2, [pc, #104]	; (2248 <_dmac_handler+0x6c>)
    21e0:	8c13      	ldrh	r3, [r2, #32]
	uint8_t               channel      = hri_dmac_get_INTPEND_reg(DMAC, DMAC_INTPEND_ID_Msk);
    21e2:	f003 031f 	and.w	r3, r3, #31
	struct _dma_resource *tmp_resource = &_resources[channel];
    21e6:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    21ea:	4818      	ldr	r0, [pc, #96]	; (224c <_dmac_handler+0x70>)
    21ec:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = mask;
}

static inline bool hri_dmac_get_CHINTFLAG_TERR_bit(const void *const hw, uint8_t submodule_index)
{
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TERR) >> DMAC_CHINTFLAG_TERR_Pos;
    21f0:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    21f4:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e

	if (hri_dmac_get_CHINTFLAG_TERR_bit(DMAC, channel)) {
    21f8:	f012 0f01 	tst.w	r2, #1
    21fc:	d10a      	bne.n	2214 <_dmac_handler+0x38>
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
}

static inline bool hri_dmac_get_CHINTFLAG_TCMPL_bit(const void *const hw, uint8_t submodule_index)
{
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TCMPL) >> DMAC_CHINTFLAG_TCMPL_Pos;
    21fe:	011a      	lsls	r2, r3, #4
    2200:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    2204:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    2208:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TERR_bit(DMAC, channel);
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (hri_dmac_get_CHINTFLAG_TCMPL_bit(DMAC, channel)) {
    220c:	f012 0f02 	tst.w	r2, #2
    2210:	d10b      	bne.n	222a <_dmac_handler+0x4e>
    2212:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
    2214:	011a      	lsls	r2, r3, #4
    2216:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    221a:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    221e:	2101      	movs	r1, #1
    2220:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		tmp_resource->dma_cb.error(tmp_resource);
    2224:	6843      	ldr	r3, [r0, #4]
    2226:	4798      	blx	r3
    2228:	bd08      	pop	{r3, pc}
}

static inline void hri_dmac_clear_CHINTFLAG_TCMPL_bit(const void *const hw, uint8_t submodule_index)
{
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
    222a:	011a      	lsls	r2, r3, #4
    222c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    2230:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    2234:	2102      	movs	r1, #2
    2236:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TCMPL_bit(DMAC, channel);
		tmp_resource->dma_cb.transfer_done(tmp_resource);
    223a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    223e:	4a03      	ldr	r2, [pc, #12]	; (224c <_dmac_handler+0x70>)
    2240:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    2244:	4798      	blx	r3
	}
}
    2246:	e7e4      	b.n	2212 <_dmac_handler+0x36>
    2248:	4100a000 	.word	0x4100a000
    224c:	200004e0 	.word	0x200004e0

00002250 <_dma_init>:
{
    2250:	b430      	push	{r4, r5}
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
    2252:	4a33      	ldr	r2, [pc, #204]	; (2320 <_dma_init+0xd0>)
    2254:	8813      	ldrh	r3, [r2, #0]
    2256:	f023 0302 	bic.w	r3, r3, #2
    225a:	041b      	lsls	r3, r3, #16
    225c:	0c1b      	lsrs	r3, r3, #16
    225e:	8013      	strh	r3, [r2, #0]
	((Dmac *)hw)->CRCCTRL.reg &= ~mask;
    2260:	8853      	ldrh	r3, [r2, #2]
    2262:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
    2266:	041b      	lsls	r3, r3, #16
    2268:	0c1b      	lsrs	r3, r3, #16
    226a:	8053      	strh	r3, [r2, #2]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_SWRST;
    226c:	8813      	ldrh	r3, [r2, #0]
    226e:	b29b      	uxth	r3, r3
    2270:	f043 0301 	orr.w	r3, r3, #1
    2274:	8013      	strh	r3, [r2, #0]
	tmp = ((Dmac *)hw)->CTRL.reg;
    2276:	8813      	ldrh	r3, [r2, #0]
	while (hri_dmac_get_CTRL_SWRST_bit(DMAC))
    2278:	f013 0f01 	tst.w	r3, #1
    227c:	d1fb      	bne.n	2276 <_dma_init+0x26>
	((Dmac *)hw)->CTRL.reg = data;
    227e:	4b28      	ldr	r3, [pc, #160]	; (2320 <_dma_init+0xd0>)
    2280:	f44f 6270 	mov.w	r2, #3840	; 0xf00
    2284:	801a      	strh	r2, [r3, #0]
	tmp = ((Dmac *)hw)->DBGCTRL.reg;
    2286:	7b5a      	ldrb	r2, [r3, #13]
	tmp &= ~DMAC_DBGCTRL_DBGRUN;
    2288:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Dmac *)hw)->DBGCTRL.reg = tmp;
    228c:	735a      	strb	r2, [r3, #13]
	((Dmac *)hw)->PRICTRL0.reg = data;
    228e:	2000      	movs	r0, #0
    2290:	6158      	str	r0, [r3, #20]
	hri_dmac_write_BASEADDR_reg(DMAC, (uint32_t)_descriptor_section);
    2292:	4a24      	ldr	r2, [pc, #144]	; (2324 <_dma_init+0xd4>)
    2294:	f502 71c0 	add.w	r1, r2, #384	; 0x180
	((Dmac *)hw)->BASEADDR.reg = data;
    2298:	6359      	str	r1, [r3, #52]	; 0x34
	hri_dmac_write_WRBADDR_reg(DMAC, (uint32_t)_write_back_section);
    229a:	f502 7260 	add.w	r2, r2, #896	; 0x380
	((Dmac *)hw)->WRBADDR.reg = data;
    229e:	639a      	str	r2, [r3, #56]	; 0x38
    22a0:	4b21      	ldr	r3, [pc, #132]	; (2328 <_dma_init+0xd8>)
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    22a2:	f5a1 75c0 	sub.w	r5, r1, #384	; 0x180
		hri_dmac_write_CHCTRLA_reg(DMAC, i, _cfgs[i].ctrla);
    22a6:	681c      	ldr	r4, [r3, #0]
    22a8:	0101      	lsls	r1, r0, #4
    22aa:	f101 4282 	add.w	r2, r1, #1090519040	; 0x41000000
    22ae:	f502 4220 	add.w	r2, r2, #40960	; 0xa000

static inline void hri_dmac_write_CHCTRLA_reg(const void *const hw, uint8_t submodule_index,
                                              hri_dmac_chctrla_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg = data;
    22b2:	6414      	str	r4, [r2, #64]	; 0x40
		hri_dmac_write_CHPRILVL_reg(DMAC, i, _cfgs[i].prilvl);
    22b4:	791c      	ldrb	r4, [r3, #4]

static inline void hri_dmac_write_CHPRILVL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chprilvl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHPRILVL.reg = data;
    22b6:	f882 4045 	strb.w	r4, [r2, #69]	; 0x45
		hri_dmac_write_CHEVCTRL_reg(DMAC, i, _cfgs[i].evctrl);
    22ba:	795c      	ldrb	r4, [r3, #5]

static inline void hri_dmac_write_CHEVCTRL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chevctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHEVCTRL.reg = data;
    22bc:	f882 4046 	strb.w	r4, [r2, #70]	; 0x46
		hri_dmacdescriptor_write_BTCTRL_reg(&_descriptor_section[i], _cfgs[i].btctrl);
    22c0:	88da      	ldrh	r2, [r3, #6]
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    22c2:	4429      	add	r1, r5
    22c4:	f8a1 2180 	strh.w	r2, [r1, #384]	; 0x180
    22c8:	3001      	adds	r0, #1
    22ca:	3308      	adds	r3, #8
	for (i = 0; i < DMAC_CH_NUM; i++) {
    22cc:	2820      	cmp	r0, #32
    22ce:	d1ea      	bne.n	22a6 <_dma_init+0x56>
    22d0:	231f      	movs	r3, #31
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    22d2:	2001      	movs	r0, #1
    22d4:	4915      	ldr	r1, [pc, #84]	; (232c <_dma_init+0xdc>)
		NVIC_DisableIRQ(DMAC_0_IRQn + i);
    22d6:	b29a      	uxth	r2, r3
  if ((int32_t)(IRQn) >= 0)
    22d8:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    22dc:	d00b      	beq.n	22f6 <_dma_init+0xa6>
    22de:	3301      	adds	r3, #1
	for (i = 0; i < 5; i++) {
    22e0:	2b24      	cmp	r3, #36	; 0x24
    22e2:	d1f8      	bne.n	22d6 <_dma_init+0x86>
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_DMAENABLE;
    22e4:	4a0e      	ldr	r2, [pc, #56]	; (2320 <_dma_init+0xd0>)
    22e6:	8813      	ldrh	r3, [r2, #0]
    22e8:	b29b      	uxth	r3, r3
    22ea:	f043 0302 	orr.w	r3, r3, #2
    22ee:	8013      	strh	r3, [r2, #0]
}
    22f0:	2000      	movs	r0, #0
    22f2:	bc30      	pop	{r4, r5}
    22f4:	4770      	bx	lr
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    22f6:	095c      	lsrs	r4, r3, #5
    22f8:	f002 021f 	and.w	r2, r2, #31
    22fc:	fa00 f202 	lsl.w	r2, r0, r2
    2300:	f104 0520 	add.w	r5, r4, #32
    2304:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    2308:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    230c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2310:	f104 0560 	add.w	r5, r4, #96	; 0x60
    2314:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2318:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
    231c:	e7df      	b.n	22de <_dma_init+0x8e>
    231e:	bf00      	nop
    2320:	4100a000 	.word	0x4100a000
    2324:	200004e0 	.word	0x200004e0
    2328:	00006cec 	.word	0x00006cec
    232c:	e000e100 	.word	0xe000e100

00002330 <DMAC_0_Handler>:
/**
* \brief DMAC interrupt handler
*/
void DMAC_0_Handler(void)
{
    2330:	b508      	push	{r3, lr}
	_dmac_handler();
    2332:	4b01      	ldr	r3, [pc, #4]	; (2338 <DMAC_0_Handler+0x8>)
    2334:	4798      	blx	r3
    2336:	bd08      	pop	{r3, pc}
    2338:	000021dd 	.word	0x000021dd

0000233c <DMAC_1_Handler>:
}
/**
* \brief DMAC interrupt handler
*/
void DMAC_1_Handler(void)
{
    233c:	b508      	push	{r3, lr}
	_dmac_handler();
    233e:	4b01      	ldr	r3, [pc, #4]	; (2344 <DMAC_1_Handler+0x8>)
    2340:	4798      	blx	r3
    2342:	bd08      	pop	{r3, pc}
    2344:	000021dd 	.word	0x000021dd

00002348 <DMAC_2_Handler>:
}
/**
* \brief DMAC interrupt handler
*/
void DMAC_2_Handler(void)
{
    2348:	b508      	push	{r3, lr}
	_dmac_handler();
    234a:	4b01      	ldr	r3, [pc, #4]	; (2350 <DMAC_2_Handler+0x8>)
    234c:	4798      	blx	r3
    234e:	bd08      	pop	{r3, pc}
    2350:	000021dd 	.word	0x000021dd

00002354 <DMAC_3_Handler>:
}
/**
* \brief DMAC interrupt handler
*/
void DMAC_3_Handler(void)
{
    2354:	b508      	push	{r3, lr}
	_dmac_handler();
    2356:	4b01      	ldr	r3, [pc, #4]	; (235c <DMAC_3_Handler+0x8>)
    2358:	4798      	blx	r3
    235a:	bd08      	pop	{r3, pc}
    235c:	000021dd 	.word	0x000021dd

00002360 <DMAC_4_Handler>:
}
/**
* \brief DMAC interrupt handler
*/
void DMAC_4_Handler(void)
{
    2360:	b508      	push	{r3, lr}
	_dmac_handler();
    2362:	4b01      	ldr	r3, [pc, #4]	; (2368 <DMAC_4_Handler+0x8>)
    2364:	4798      	blx	r3
    2366:	bd08      	pop	{r3, pc}
    2368:	000021dd 	.word	0x000021dd

0000236c <_ext_irq_init>:
typedef uint8_t  hri_eic_ctrla_reg_t;
typedef uint8_t  hri_eic_nmictrl_reg_t;

static inline void hri_eic_wait_for_sync(const void *const hw, hri_eic_syncbusy_reg_t reg)
{
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    236c:	4a1e      	ldr	r2, [pc, #120]	; (23e8 <_ext_irq_init+0x7c>)
    236e:	6853      	ldr	r3, [r2, #4]
    2370:	f013 0f01 	tst.w	r3, #1
    2374:	d1fb      	bne.n	236e <_ext_irq_init+0x2>
    2376:	4a1c      	ldr	r2, [pc, #112]	; (23e8 <_ext_irq_init+0x7c>)
    2378:	6853      	ldr	r3, [r2, #4]
    237a:	f013 0f03 	tst.w	r3, #3
    237e:	d1fb      	bne.n	2378 <_ext_irq_init+0xc>

static inline bool hri_eic_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint8_t tmp;
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_SWRST | EIC_SYNCBUSY_ENABLE);
	tmp = ((Eic *)hw)->CTRLA.reg;
    2380:	4b19      	ldr	r3, [pc, #100]	; (23e8 <_ext_irq_init+0x7c>)
    2382:	781b      	ldrb	r3, [r3, #0]
 * \brief Initialize external interrupt module
 */
int32_t _ext_irq_init(void (*cb)(const uint32_t pin))
{
	hri_eic_wait_for_sync(EIC, EIC_SYNCBUSY_SWRST);
	if (hri_eic_get_CTRLA_ENABLE_bit(EIC)) {
    2384:	f013 0f02 	tst.w	r3, #2
    2388:	d12b      	bne.n	23e2 <_ext_irq_init+0x76>
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    238a:	4a17      	ldr	r2, [pc, #92]	; (23e8 <_ext_irq_init+0x7c>)
    238c:	6853      	ldr	r3, [r2, #4]
    238e:	f013 0f01 	tst.w	r3, #1
    2392:	d1fb      	bne.n	238c <_ext_irq_init+0x20>
	((Eic *)hw)->CTRLA.reg |= EIC_CTRLA_SWRST;
    2394:	4a14      	ldr	r2, [pc, #80]	; (23e8 <_ext_irq_init+0x7c>)
    2396:	7813      	ldrb	r3, [r2, #0]
    2398:	f043 0301 	orr.w	r3, r3, #1
    239c:	7013      	strb	r3, [r2, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    239e:	6853      	ldr	r3, [r2, #4]
    23a0:	f013 0f01 	tst.w	r3, #1
    23a4:	d1fb      	bne.n	239e <_ext_irq_init+0x32>
    23a6:	4a10      	ldr	r2, [pc, #64]	; (23e8 <_ext_irq_init+0x7c>)
    23a8:	6853      	ldr	r3, [r2, #4]
    23aa:	f013 0f03 	tst.w	r3, #3
    23ae:	d1fb      	bne.n	23a8 <_ext_irq_init+0x3c>
static inline void hri_eic_write_CTRLA_CKSEL_bit(const void *const hw, bool value)
{
	uint8_t tmp;
	EIC_CRITICAL_SECTION_ENTER();
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_MASK);
	tmp = ((Eic *)hw)->CTRLA.reg;
    23b0:	4b0d      	ldr	r3, [pc, #52]	; (23e8 <_ext_irq_init+0x7c>)
    23b2:	781a      	ldrb	r2, [r3, #0]
	tmp &= ~EIC_CTRLA_CKSEL;
    23b4:	f002 02ef 	and.w	r2, r2, #239	; 0xef
	tmp |= value << EIC_CTRLA_CKSEL_Pos;
	((Eic *)hw)->CTRLA.reg = tmp;
    23b8:	701a      	strb	r2, [r3, #0]
}

static inline void hri_eic_write_NMICTRL_reg(const void *const hw, hri_eic_nmictrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->NMICTRL.reg = data;
    23ba:	2200      	movs	r2, #0
    23bc:	705a      	strb	r2, [r3, #1]
}

static inline void hri_eic_write_EVCTRL_reg(const void *const hw, hri_eic_evctrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->EVCTRL.reg = data;
    23be:	609a      	str	r2, [r3, #8]
}

static inline void hri_eic_write_ASYNCH_reg(const void *const hw, hri_eic_asynch_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->ASYNCH.reg = data;
    23c0:	619a      	str	r2, [r3, #24]
}

static inline void hri_eic_write_DEBOUNCEN_reg(const void *const hw, hri_eic_debouncen_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DEBOUNCEN.reg = data;
    23c2:	631a      	str	r2, [r3, #48]	; 0x30
}

static inline void hri_eic_write_DPRESCALER_reg(const void *const hw, hri_eic_dprescaler_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DPRESCALER.reg = data;
    23c4:	635a      	str	r2, [r3, #52]	; 0x34
	((Eic *)hw)->CONFIG[index].reg = data;
    23c6:	61da      	str	r2, [r3, #28]
    23c8:	621a      	str	r2, [r3, #32]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    23ca:	461a      	mov	r2, r3
    23cc:	6853      	ldr	r3, [r2, #4]
    23ce:	f013 0f03 	tst.w	r3, #3
    23d2:	d1fb      	bne.n	23cc <_ext_irq_init+0x60>
	((Eic *)hw)->CTRLA.reg |= EIC_CTRLA_ENABLE;
    23d4:	4a04      	ldr	r2, [pc, #16]	; (23e8 <_ext_irq_init+0x7c>)
    23d6:	7813      	ldrb	r3, [r2, #0]
    23d8:	f043 0302 	orr.w	r3, r3, #2
    23dc:	7013      	strb	r3, [r2, #0]

	hri_eic_set_CTRLA_ENABLE_bit(EIC);

	callback = cb;

	return ERR_NONE;
    23de:	2000      	movs	r0, #0
    23e0:	4770      	bx	lr
		return ERR_DENIED;
    23e2:	f06f 0010 	mvn.w	r0, #16
}
    23e6:	4770      	bx	lr
    23e8:	40002800 	.word	0x40002800

000023ec <_event_system_init>:

/**
 * \brief Initialize event system
 */
int32_t _event_system_init(void)
{
    23ec:	b430      	push	{r4, r5}
    23ee:	4814      	ldr	r0, [pc, #80]	; (2440 <_event_system_init+0x54>)
    23f0:	f100 0543 	add.w	r5, r0, #67	; 0x43
    23f4:	4603      	mov	r3, r0
}

static inline void hri_evsys_write_USER_reg(const void *const hw, uint8_t index, hri_evsys_user_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->USER[index].reg = data;
    23f6:	4c13      	ldr	r4, [pc, #76]	; (2444 <_event_system_init+0x58>)
    23f8:	1a1a      	subs	r2, r3, r0
	uint8_t i;

	/* configure user multiplexers */
	for (i = 0; i < EVSYS_USERS; i++) {
		hri_evsys_write_USER_reg(EVSYS, i, user_mux_confs[i]);
    23fa:	f813 1b01 	ldrb.w	r1, [r3], #1
    23fe:	3248      	adds	r2, #72	; 0x48
    2400:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
	for (i = 0; i < EVSYS_USERS; i++) {
    2404:	42ab      	cmp	r3, r5
    2406:	d1f7      	bne.n	23f8 <_event_system_init+0xc>
    2408:	480d      	ldr	r0, [pc, #52]	; (2440 <_event_system_init+0x54>)
    240a:	f100 0442 	add.w	r4, r0, #66	; 0x42
    240e:	3080      	adds	r0, #128	; 0x80
    2410:	2100      	movs	r1, #0
	}

	/* configure channels */
	for (i = 0; i < EVSYS_CHANNELS; i++) {
		hri_evsys_write_CHANNEL_reg(EVSYS, i, channel_confs[i]);
    2412:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    2416:	00ca      	lsls	r2, r1, #3
    2418:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    241c:	f502 4260 	add.w	r2, r2, #57344	; 0xe000

static inline void hri_evsys_write_CHANNEL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_evsys_channel_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->Channel[submodule_index].CHANNEL.reg = data;
    2420:	6213      	str	r3, [r2, #32]
		hri_evsys_write_CHINTEN_reg(EVSYS, i, interrupt_cfg[i]);
    2422:	f850 3f04 	ldr.w	r3, [r0, #4]!
    2426:	b2db      	uxtb	r3, r3
	((Evsys *)hw)->Channel[submodule_index].CHINTENSET.reg = data;
    2428:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	((Evsys *)hw)->Channel[submodule_index].CHINTENCLR.reg = ~data;
    242c:	43db      	mvns	r3, r3
    242e:	b2db      	uxtb	r3, r3
    2430:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
    2434:	3101      	adds	r1, #1
	for (i = 0; i < EVSYS_CHANNELS; i++) {
    2436:	2920      	cmp	r1, #32
    2438:	d1eb      	bne.n	2412 <_event_system_init+0x26>
	}

	return ERR_NONE;
}
    243a:	2000      	movs	r0, #0
    243c:	bc30      	pop	{r4, r5}
    243e:	4770      	bx	lr
    2440:	00006dec 	.word	0x00006dec
    2444:	4100e000 	.word	0x4100e000

00002448 <_gclk_init_generators_by_fref>:
}

void _gclk_init_generators_by_fref(uint32_t bm)
{
#if CONF_GCLK_GEN_0_GENEN == 1
	if (bm & (1ul << 0)) {
    2448:	f010 0f01 	tst.w	r0, #1
    244c:	d002      	beq.n	2454 <_gclk_init_generators_by_fref+0xc>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    244e:	4a23      	ldr	r2, [pc, #140]	; (24dc <_gclk_init_generators_by_fref+0x94>)
    2450:	4b23      	ldr	r3, [pc, #140]	; (24e0 <_gclk_init_generators_by_fref+0x98>)
    2452:	621a      	str	r2, [r3, #32]
		                               | (CONF_GCLK_GEN_0_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_0_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_1_GENEN == 1
	if (bm & (1ul << 1)) {
    2454:	f010 0f02 	tst.w	r0, #2
    2458:	d002      	beq.n	2460 <_gclk_init_generators_by_fref+0x18>
    245a:	4a22      	ldr	r2, [pc, #136]	; (24e4 <_gclk_init_generators_by_fref+0x9c>)
    245c:	4b20      	ldr	r3, [pc, #128]	; (24e0 <_gclk_init_generators_by_fref+0x98>)
    245e:	625a      	str	r2, [r3, #36]	; 0x24
		                               | (CONF_GCLK_GEN_1_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_1_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_2_GENEN == 1
	if (bm & (1ul << 2)) {
    2460:	f010 0f04 	tst.w	r0, #4
    2464:	d002      	beq.n	246c <_gclk_init_generators_by_fref+0x24>
    2466:	4a1d      	ldr	r2, [pc, #116]	; (24dc <_gclk_init_generators_by_fref+0x94>)
    2468:	4b1d      	ldr	r3, [pc, #116]	; (24e0 <_gclk_init_generators_by_fref+0x98>)
    246a:	629a      	str	r2, [r3, #40]	; 0x28
		                               | (CONF_GCLK_GEN_2_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_2_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_3_GENEN == 1
	if (bm & (1ul << 3)) {
    246c:	f010 0f08 	tst.w	r0, #8
    2470:	d002      	beq.n	2478 <_gclk_init_generators_by_fref+0x30>
    2472:	4a1a      	ldr	r2, [pc, #104]	; (24dc <_gclk_init_generators_by_fref+0x94>)
    2474:	4b1a      	ldr	r3, [pc, #104]	; (24e0 <_gclk_init_generators_by_fref+0x98>)
    2476:	62da      	str	r2, [r3, #44]	; 0x2c
		                               | (CONF_GCLK_GEN_3_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_3_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_4_GENEN == 1
	if (bm & (1ul << 4)) {
    2478:	f010 0f10 	tst.w	r0, #16
    247c:	d002      	beq.n	2484 <_gclk_init_generators_by_fref+0x3c>
    247e:	4a17      	ldr	r2, [pc, #92]	; (24dc <_gclk_init_generators_by_fref+0x94>)
    2480:	4b17      	ldr	r3, [pc, #92]	; (24e0 <_gclk_init_generators_by_fref+0x98>)
    2482:	631a      	str	r2, [r3, #48]	; 0x30
		                               | (CONF_GCLK_GEN_4_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_4_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_5_GENEN == 1
	if (bm & (1ul << 5)) {
    2484:	f010 0f20 	tst.w	r0, #32
    2488:	d002      	beq.n	2490 <_gclk_init_generators_by_fref+0x48>
    248a:	4a14      	ldr	r2, [pc, #80]	; (24dc <_gclk_init_generators_by_fref+0x94>)
    248c:	4b14      	ldr	r3, [pc, #80]	; (24e0 <_gclk_init_generators_by_fref+0x98>)
    248e:	635a      	str	r2, [r3, #52]	; 0x34
		                               | (CONF_GCLK_GEN_5_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_5_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_6_GENEN == 1
	if (bm & (1ul << 6)) {
    2490:	f010 0f40 	tst.w	r0, #64	; 0x40
    2494:	d002      	beq.n	249c <_gclk_init_generators_by_fref+0x54>
    2496:	4a11      	ldr	r2, [pc, #68]	; (24dc <_gclk_init_generators_by_fref+0x94>)
    2498:	4b11      	ldr	r3, [pc, #68]	; (24e0 <_gclk_init_generators_by_fref+0x98>)
    249a:	639a      	str	r2, [r3, #56]	; 0x38
		                               | (CONF_GCLK_GEN_6_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_6_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_7_GENEN == 1
	if (bm & (1ul << 7)) {
    249c:	f010 0f80 	tst.w	r0, #128	; 0x80
    24a0:	d002      	beq.n	24a8 <_gclk_init_generators_by_fref+0x60>
    24a2:	4a0e      	ldr	r2, [pc, #56]	; (24dc <_gclk_init_generators_by_fref+0x94>)
    24a4:	4b0e      	ldr	r3, [pc, #56]	; (24e0 <_gclk_init_generators_by_fref+0x98>)
    24a6:	63da      	str	r2, [r3, #60]	; 0x3c
		                               | (CONF_GCLK_GEN_7_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_7_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_8_GENEN == 1
	if (bm & (1ul << 8)) {
    24a8:	f410 7f80 	tst.w	r0, #256	; 0x100
    24ac:	d002      	beq.n	24b4 <_gclk_init_generators_by_fref+0x6c>
    24ae:	4a0b      	ldr	r2, [pc, #44]	; (24dc <_gclk_init_generators_by_fref+0x94>)
    24b0:	4b0b      	ldr	r3, [pc, #44]	; (24e0 <_gclk_init_generators_by_fref+0x98>)
    24b2:	641a      	str	r2, [r3, #64]	; 0x40
		                               | (CONF_GCLK_GEN_8_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_8_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_9_GENEN == 1
	if (bm & (1ul << 9)) {
    24b4:	f410 7f00 	tst.w	r0, #512	; 0x200
    24b8:	d002      	beq.n	24c0 <_gclk_init_generators_by_fref+0x78>
    24ba:	4a08      	ldr	r2, [pc, #32]	; (24dc <_gclk_init_generators_by_fref+0x94>)
    24bc:	4b08      	ldr	r3, [pc, #32]	; (24e0 <_gclk_init_generators_by_fref+0x98>)
    24be:	645a      	str	r2, [r3, #68]	; 0x44
		                               | (CONF_GCLK_GEN_9_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_9_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_10_GENEN == 1
	if (bm & (1ul << 10)) {
    24c0:	f410 6f80 	tst.w	r0, #1024	; 0x400
    24c4:	d002      	beq.n	24cc <_gclk_init_generators_by_fref+0x84>
    24c6:	4a08      	ldr	r2, [pc, #32]	; (24e8 <_gclk_init_generators_by_fref+0xa0>)
    24c8:	4b05      	ldr	r3, [pc, #20]	; (24e0 <_gclk_init_generators_by_fref+0x98>)
    24ca:	649a      	str	r2, [r3, #72]	; 0x48
		                               | (CONF_GCLK_GEN_10_GENEN << GCLK_GENCTRL_GENEN_Pos)
		                               | CONF_GCLK_GEN_10_SOURCE);
	}
#endif
#if CONF_GCLK_GEN_11_GENEN == 1
	if (bm & (1ul << 11)) {
    24cc:	f410 6f00 	tst.w	r0, #2048	; 0x800
    24d0:	d002      	beq.n	24d8 <_gclk_init_generators_by_fref+0x90>
    24d2:	4a06      	ldr	r2, [pc, #24]	; (24ec <_gclk_init_generators_by_fref+0xa4>)
    24d4:	4b02      	ldr	r3, [pc, #8]	; (24e0 <_gclk_init_generators_by_fref+0x98>)
    24d6:	64da      	str	r2, [r3, #76]	; 0x4c
    24d8:	4770      	bx	lr
    24da:	bf00      	nop
    24dc:	00012b06 	.word	0x00012b06
    24e0:	40001c00 	.word	0x40001c00
    24e4:	00012306 	.word	0x00012306
    24e8:	00012b05 	.word	0x00012b05
    24ec:	00013b05 	.word	0x00013b05

000024f0 <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    24f0:	2201      	movs	r2, #1
    24f2:	4b01      	ldr	r3, [pc, #4]	; (24f8 <_mclk_init+0x8>)
    24f4:	715a      	strb	r2, [r3, #5]
    24f6:	4770      	bx	lr
    24f8:	40000800 	.word	0x40000800

000024fc <_nvm_interrupt_handler>:
 * \internal NVM interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _nvm_interrupt_handler(struct _flash_device *device)
{
    24fc:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    24fe:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
    2500:	8a1a      	ldrh	r2, [r3, #16]

	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
    2502:	f012 0f01 	tst.w	r2, #1
    2506:	d005      	beq.n	2514 <_nvm_interrupt_handler+0x18>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
    2508:	2201      	movs	r2, #1
    250a:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_DONE_bit(hw);

		if (NULL != device->flash_cb.ready_cb) {
    250c:	6803      	ldr	r3, [r0, #0]
    250e:	b153      	cbz	r3, 2526 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.ready_cb(device);
    2510:	4798      	blx	r3
    2512:	bd08      	pop	{r3, pc}
	return ((Nvmctrl *)hw)->INTFLAG.reg;
    2514:	8a1a      	ldrh	r2, [r3, #16]
    2516:	b292      	uxth	r2, r2
		}
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
    2518:	b12a      	cbz	r2, 2526 <_nvm_interrupt_handler+0x2a>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    251a:	f240 225e 	movw	r2, #606	; 0x25e
    251e:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_reg(hw, NVMCTRL_INTFLAG_ERR);

		if (NULL != device->flash_cb.error_cb) {
    2520:	6843      	ldr	r3, [r0, #4]
    2522:	b103      	cbz	r3, 2526 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.error_cb(device);
    2524:	4798      	blx	r3
    2526:	bd08      	pop	{r3, pc}

00002528 <_flash_init>:
{
    2528:	b538      	push	{r3, r4, r5, lr}
    252a:	460c      	mov	r4, r1
	ASSERT(device && (hw == NVMCTRL));
    252c:	4605      	mov	r5, r0
    252e:	b350      	cbz	r0, 2586 <_flash_init+0x5e>
    2530:	4816      	ldr	r0, [pc, #88]	; (258c <_flash_init+0x64>)
    2532:	4281      	cmp	r1, r0
    2534:	bf14      	ite	ne
    2536:	2000      	movne	r0, #0
    2538:	2001      	moveq	r0, #1
    253a:	2256      	movs	r2, #86	; 0x56
    253c:	4914      	ldr	r1, [pc, #80]	; (2590 <_flash_init+0x68>)
    253e:	4b15      	ldr	r3, [pc, #84]	; (2594 <_flash_init+0x6c>)
    2540:	4798      	blx	r3
	device->hw = hw;
    2542:	612c      	str	r4, [r5, #16]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_nvmctrl_ctrla_reg_t hri_nvmctrl_read_CTRLA_reg(const void *const hw)
{
	return ((Nvmctrl *)hw)->CTRLA.reg;
    2544:	8823      	ldrh	r3, [r4, #0]
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
    2546:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
    254a:	049b      	lsls	r3, r3, #18
    254c:	0c9b      	lsrs	r3, r3, #18
	((Nvmctrl *)hw)->CTRLA.reg = data;
    254e:	8023      	strh	r3, [r4, #0]
	_nvm_dev = device;
    2550:	4b11      	ldr	r3, [pc, #68]	; (2598 <_flash_init+0x70>)
    2552:	601d      	str	r5, [r3, #0]
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2554:	4b11      	ldr	r3, [pc, #68]	; (259c <_flash_init+0x74>)
    2556:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    255a:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    255e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2562:	f3bf 8f6f 	isb	sy
    2566:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    256a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    256e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2572:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2576:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    257a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    257e:	6019      	str	r1, [r3, #0]
    2580:	601a      	str	r2, [r3, #0]
}
    2582:	2000      	movs	r0, #0
    2584:	bd38      	pop	{r3, r4, r5, pc}
    2586:	2000      	movs	r0, #0
    2588:	e7d7      	b.n	253a <_flash_init+0x12>
    258a:	bf00      	nop
    258c:	41004000 	.word	0x41004000
    2590:	00006ef0 	.word	0x00006ef0
    2594:	00001dad 	.word	0x00001dad
    2598:	20000a60 	.word	0x20000a60
    259c:	e000e100 	.word	0xe000e100

000025a0 <NVMCTRL_0_Handler>:

/**
 * \internal NVM 0 interrupt handler
 */
void NVMCTRL_0_Handler(void)
{
    25a0:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    25a2:	4b02      	ldr	r3, [pc, #8]	; (25ac <NVMCTRL_0_Handler+0xc>)
    25a4:	6818      	ldr	r0, [r3, #0]
    25a6:	4b02      	ldr	r3, [pc, #8]	; (25b0 <NVMCTRL_0_Handler+0x10>)
    25a8:	4798      	blx	r3
    25aa:	bd08      	pop	{r3, pc}
    25ac:	20000a60 	.word	0x20000a60
    25b0:	000024fd 	.word	0x000024fd

000025b4 <NVMCTRL_1_Handler>:

/**
 * \internal NVM 1 interrupt handler
 */
void NVMCTRL_1_Handler(void)
{
    25b4:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    25b6:	4b02      	ldr	r3, [pc, #8]	; (25c0 <NVMCTRL_1_Handler+0xc>)
    25b8:	6818      	ldr	r0, [r3, #0]
    25ba:	4b02      	ldr	r3, [pc, #8]	; (25c4 <NVMCTRL_1_Handler+0x10>)
    25bc:	4798      	blx	r3
    25be:	bd08      	pop	{r3, pc}
    25c0:	20000a60 	.word	0x20000a60
    25c4:	000024fd 	.word	0x000024fd

000025c8 <_osc32kctrl_init_sources>:
}

static inline void hri_osc32kctrl_write_XOSC32K_reg(const void *const hw, hri_osc32kctrl_xosc32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->XOSC32K.reg = data;
    25c8:	4b09      	ldr	r3, [pc, #36]	; (25f0 <_osc32kctrl_init_sources+0x28>)
    25ca:	f242 024e 	movw	r2, #8270	; 0x204e
    25ce:	829a      	strh	r2, [r3, #20]
}

static inline void hri_osc32kctrl_write_CFDCTRL_reg(const void *const hw, hri_osc32kctrl_cfdctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->CFDCTRL.reg = data;
    25d0:	2201      	movs	r2, #1
    25d2:	759a      	strb	r2, [r3, #22]
}

static inline void hri_osc32kctrl_write_EVCTRL_reg(const void *const hw, hri_osc32kctrl_evctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->EVCTRL.reg = data;
    25d4:	75da      	strb	r2, [r3, #23]
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    25d6:	69da      	ldr	r2, [r3, #28]
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    25d8:	2200      	movs	r2, #0
    25da:	61da      	str	r2, [r3, #28]
	return ((Osc32kctrl *)hw)->OSCULP32K.reg;
}

static inline bool hri_osc32kctrl_get_STATUS_XOSC32KRDY_bit(const void *const hw)
{
	return (((Osc32kctrl *)hw)->STATUS.reg & OSC32KCTRL_STATUS_XOSC32KRDY) >> OSC32KCTRL_STATUS_XOSC32KRDY_Pos;
    25dc:	461a      	mov	r2, r3
    25de:	68d3      	ldr	r3, [r2, #12]
	                                       );
#endif

#if CONF_XOSC32K_CONFIG
#if CONF_XOSC32K_ENABLE == 1 && CONF_XOSC32K_ONDEMAND == 0
	while (!hri_osc32kctrl_get_STATUS_XOSC32KRDY_bit(hw))
    25e0:	f013 0f01 	tst.w	r3, #1
    25e4:	d0fb      	beq.n	25de <_osc32kctrl_init_sources+0x16>
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    25e6:	2204      	movs	r2, #4
    25e8:	4b01      	ldr	r3, [pc, #4]	; (25f0 <_osc32kctrl_init_sources+0x28>)
    25ea:	741a      	strb	r2, [r3, #16]
    25ec:	4770      	bx	lr
    25ee:	bf00      	nop
    25f0:	40001400 	.word	0x40001400

000025f4 <_oscctrl_init_referenced_generators>:
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    25f4:	4a2b      	ldr	r2, [pc, #172]	; (26a4 <_oscctrl_init_referenced_generators+0xb0>)
    25f6:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    25f8:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    25fc:	f043 0304 	orr.w	r3, r3, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    2600:	6213      	str	r3, [r2, #32]
}

static inline void hri_oscctrl_write_DFLLCTRLA_reg(const void *const hw, hri_oscctrl_dfllctrla_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    2602:	4b29      	ldr	r3, [pc, #164]	; (26a8 <_oscctrl_init_referenced_generators+0xb4>)
    2604:	2200      	movs	r2, #0
    2606:	771a      	strb	r2, [r3, #28]
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    2608:	4a28      	ldr	r2, [pc, #160]	; (26ac <_oscctrl_init_referenced_generators+0xb8>)
    260a:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    260c:	461a      	mov	r2, r3
    260e:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    2612:	f013 0f10 	tst.w	r3, #16
    2616:	d1fa      	bne.n	260e <_oscctrl_init_referenced_generators+0x1a>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    2618:	2200      	movs	r2, #0
    261a:	4b23      	ldr	r3, [pc, #140]	; (26a8 <_oscctrl_init_referenced_generators+0xb4>)
    261c:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2620:	461a      	mov	r2, r3
    2622:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    2626:	f013 0f04 	tst.w	r3, #4
    262a:	d1fa      	bne.n	2622 <_oscctrl_init_referenced_generators+0x2e>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    262c:	2242      	movs	r2, #66	; 0x42
    262e:	4b1e      	ldr	r3, [pc, #120]	; (26a8 <_oscctrl_init_referenced_generators+0xb4>)
    2630:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2632:	461a      	mov	r2, r3
    2634:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    2638:	f013 0f02 	tst.w	r3, #2
    263c:	d1fa      	bne.n	2634 <_oscctrl_init_referenced_generators+0x40>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    263e:	4b1a      	ldr	r3, [pc, #104]	; (26a8 <_oscctrl_init_referenced_generators+0xb4>)
    2640:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    2642:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2644:	461a      	mov	r2, r3
    2646:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    264a:	f013 0f08 	tst.w	r3, #8
    264e:	d1fa      	bne.n	2646 <_oscctrl_init_referenced_generators+0x52>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    2650:	2282      	movs	r2, #130	; 0x82
    2652:	4b15      	ldr	r3, [pc, #84]	; (26a8 <_oscctrl_init_referenced_generators+0xb4>)
    2654:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2658:	461a      	mov	r2, r3
    265a:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    265e:	f013 0f04 	tst.w	r3, #4
    2662:	d1fa      	bne.n	265a <_oscctrl_init_referenced_generators+0x66>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    2664:	4b10      	ldr	r3, [pc, #64]	; (26a8 <_oscctrl_init_referenced_generators+0xb4>)
    2666:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    266a:	f013 0f01 	tst.w	r3, #1
    266e:	d012      	beq.n	2696 <_oscctrl_init_referenced_generators+0xa2>
}

static inline hri_oscctrl_status_reg_t hri_oscctrl_get_STATUS_reg(const void *const hw, hri_oscctrl_status_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    2670:	4a0d      	ldr	r2, [pc, #52]	; (26a8 <_oscctrl_init_referenced_generators+0xb4>)
    2672:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    2674:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    2678:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    267c:	d1f9      	bne.n	2672 <_oscctrl_init_referenced_generators+0x7e>
	return tmp;
}

static inline hri_gclk_syncbusy_reg_t hri_gclk_read_SYNCBUSY_reg(const void *const hw)
{
	return ((Gclk *)hw)->SYNCBUSY.reg;
    267e:	4a09      	ldr	r2, [pc, #36]	; (26a4 <_oscctrl_init_referenced_generators+0xb0>)
    2680:	6853      	ldr	r3, [r2, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    2682:	2b00      	cmp	r3, #0
    2684:	d1fc      	bne.n	2680 <_oscctrl_init_referenced_generators+0x8c>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    2686:	4a07      	ldr	r2, [pc, #28]	; (26a4 <_oscctrl_init_referenced_generators+0xb0>)
    2688:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    268a:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    268e:	f043 0306 	orr.w	r3, r3, #6
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    2692:	6213      	str	r3, [r2, #32]
    2694:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    2696:	4a04      	ldr	r2, [pc, #16]	; (26a8 <_oscctrl_init_referenced_generators+0xb4>)
    2698:	6913      	ldr	r3, [r2, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    269a:	f413 7f80 	tst.w	r3, #256	; 0x100
    269e:	d0fb      	beq.n	2698 <_oscctrl_init_referenced_generators+0xa4>
    26a0:	e7ed      	b.n	267e <_oscctrl_init_referenced_generators+0x8a>
    26a2:	bf00      	nop
    26a4:	40001c00 	.word	0x40001c00
    26a8:	40001000 	.word	0x40001000
    26ac:	04010000 	.word	0x04010000

000026b0 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    26b0:	b500      	push	{lr}
    26b2:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    26b4:	4b0d      	ldr	r3, [pc, #52]	; (26ec <RAMECC_Handler+0x3c>)
    26b6:	789b      	ldrb	r3, [r3, #2]
    26b8:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    26ba:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    26bc:	9b01      	ldr	r3, [sp, #4]
    26be:	f013 0f02 	tst.w	r3, #2
    26c2:	d006      	beq.n	26d2 <RAMECC_Handler+0x22>
    26c4:	4b0a      	ldr	r3, [pc, #40]	; (26f0 <RAMECC_Handler+0x40>)
    26c6:	681b      	ldr	r3, [r3, #0]
    26c8:	b11b      	cbz	r3, 26d2 <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    26ca:	4a08      	ldr	r2, [pc, #32]	; (26ec <RAMECC_Handler+0x3c>)
    26cc:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    26ce:	4798      	blx	r3
    26d0:	e009      	b.n	26e6 <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    26d2:	9b01      	ldr	r3, [sp, #4]
    26d4:	f013 0f01 	tst.w	r3, #1
    26d8:	d005      	beq.n	26e6 <RAMECC_Handler+0x36>
    26da:	4b05      	ldr	r3, [pc, #20]	; (26f0 <RAMECC_Handler+0x40>)
    26dc:	685b      	ldr	r3, [r3, #4]
    26de:	b113      	cbz	r3, 26e6 <RAMECC_Handler+0x36>
    26e0:	4a02      	ldr	r2, [pc, #8]	; (26ec <RAMECC_Handler+0x3c>)
    26e2:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    26e4:	4798      	blx	r3
	} else {
		return;
	}
}
    26e6:	b003      	add	sp, #12
    26e8:	f85d fb04 	ldr.w	pc, [sp], #4
    26ec:	41020000 	.word	0x41020000
    26f0:	200031e0 	.word	0x200031e0

000026f4 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    26f4:	b470      	push	{r4, r5, r6}
    26f6:	b087      	sub	sp, #28
    26f8:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    26fa:	466c      	mov	r4, sp
    26fc:	4d0c      	ldr	r5, [pc, #48]	; (2730 <_sercom_get_hardware_index+0x3c>)
    26fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2700:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2702:	e895 0003 	ldmia.w	r5, {r0, r1}
    2706:	e884 0003 	stmia.w	r4, {r0, r1}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    270a:	9b00      	ldr	r3, [sp, #0]
    270c:	42b3      	cmp	r3, r6
    270e:	d00c      	beq.n	272a <_sercom_get_hardware_index+0x36>
    2710:	4632      	mov	r2, r6
    2712:	2001      	movs	r0, #1
    2714:	f85d 3020 	ldr.w	r3, [sp, r0, lsl #2]
    2718:	4293      	cmp	r3, r2
    271a:	d007      	beq.n	272c <_sercom_get_hardware_index+0x38>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    271c:	3001      	adds	r0, #1
    271e:	2806      	cmp	r0, #6
    2720:	d1f8      	bne.n	2714 <_sercom_get_hardware_index+0x20>
			return i;
		}
	}
	return 0;
    2722:	2000      	movs	r0, #0
}
    2724:	b007      	add	sp, #28
    2726:	bc70      	pop	{r4, r5, r6}
    2728:	4770      	bx	lr
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    272a:	2000      	movs	r0, #0
			return i;
    272c:	b2c0      	uxtb	r0, r0
    272e:	e7f9      	b.n	2724 <_sercom_get_hardware_index+0x30>
    2730:	00006f10 	.word	0x00006f10

00002734 <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    2734:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    2736:	4b03      	ldr	r3, [pc, #12]	; (2744 <_sercom_get_irq_num+0x10>)
    2738:	4798      	blx	r3
    273a:	0080      	lsls	r0, r0, #2
    273c:	302e      	adds	r0, #46	; 0x2e
}
    273e:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    2742:	bd08      	pop	{r3, pc}
    2744:	000026f5 	.word	0x000026f5

00002748 <_usart_init>:
{
    2748:	b538      	push	{r3, r4, r5, lr}
    274a:	4604      	mov	r4, r0
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    274c:	4b33      	ldr	r3, [pc, #204]	; (281c <_usart_init+0xd4>)
    274e:	4798      	blx	r3
		if (_usarts[i].number == sercom_offset) {
    2750:	2803      	cmp	r0, #3
    2752:	d056      	beq.n	2802 <_usart_init+0xba>
    2754:	2804      	cmp	r0, #4
    2756:	d052      	beq.n	27fe <_usart_init+0xb6>
    2758:	2805      	cmp	r0, #5
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    275a:	bf08      	it	eq
    275c:	2202      	moveq	r2, #2
		if (_usarts[i].number == sercom_offset) {
    275e:	d006      	beq.n	276e <_usart_init+0x26>
	ASSERT(false);
    2760:	f240 2263 	movw	r2, #611	; 0x263
    2764:	492e      	ldr	r1, [pc, #184]	; (2820 <_usart_init+0xd8>)
    2766:	2000      	movs	r0, #0
    2768:	4b2e      	ldr	r3, [pc, #184]	; (2824 <_usart_init+0xdc>)
    276a:	4798      	blx	r3
	return 0;
    276c:	2200      	movs	r2, #0
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    276e:	69e3      	ldr	r3, [r4, #28]
    2770:	f013 0f01 	tst.w	r3, #1
    2774:	d1fb      	bne.n	276e <_usart_init+0x26>
    2776:	69e3      	ldr	r3, [r4, #28]
    2778:	f013 0f03 	tst.w	r3, #3
    277c:	d1fb      	bne.n	2776 <_usart_init+0x2e>

static inline bool hri_sercomusart_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint32_t tmp;
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    277e:	6823      	ldr	r3, [r4, #0]
	if (hri_sercomusart_get_CTRLA_ENABLE_bit(hw)) {
    2780:	f013 0f02 	tst.w	r3, #2
    2784:	d147      	bne.n	2816 <_usart_init+0xce>
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2786:	69e3      	ldr	r3, [r4, #28]
    2788:	f013 0f01 	tst.w	r3, #1
    278c:	d1fb      	bne.n	2786 <_usart_init+0x3e>
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_SWRST;
    278e:	6823      	ldr	r3, [r4, #0]
    2790:	f043 0301 	orr.w	r3, r3, #1
    2794:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2796:	69e3      	ldr	r3, [r4, #28]
    2798:	f013 0f01 	tst.w	r3, #1
    279c:	d1fb      	bne.n	2796 <_usart_init+0x4e>
	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    279e:	4610      	mov	r0, r2
    27a0:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    27a4:	4920      	ldr	r1, [pc, #128]	; (2828 <_usart_init+0xe0>)
    27a6:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    27aa:	69d9      	ldr	r1, [r3, #28]
}

static inline void hri_sercomusart_write_CTRLA_reg(const void *const hw, hri_sercomusart_ctrla_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg = data;
    27ac:	6021      	str	r1, [r4, #0]
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    27ae:	6a1d      	ldr	r5, [r3, #32]
}

static inline void hri_sercomusart_write_CTRLB_reg(const void *const hw, hri_sercomusart_ctrlb_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLB.reg = data;
    27b0:	6065      	str	r5, [r4, #4]
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    27b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}

static inline void hri_sercomusart_write_CTRLC_reg(const void *const hw, hri_sercomusart_ctrlc_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLC.reg = data;
    27b4:	60a3      	str	r3, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    27b6:	f411 4fc0 	tst.w	r1, #24576	; 0x6000
    27ba:	d024      	beq.n	2806 <_usart_init+0xbe>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    27bc:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    27c0:	4b19      	ldr	r3, [pc, #100]	; (2828 <_usart_init+0xe0>)
    27c2:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    27c6:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    27c8:	89a3      	ldrh	r3, [r4, #12]
    27ca:	f361 030c 	bfi	r3, r1, #0, #13
    27ce:	81a3      	strh	r3, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    27d0:	f892 202a 	ldrb.w	r2, [r2, #42]	; 0x2a
    27d4:	89a3      	ldrh	r3, [r4, #12]
    27d6:	f362 334f 	bfi	r3, r2, #13, #3
    27da:	81a3      	strh	r3, [r4, #12]
	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    27dc:	4b12      	ldr	r3, [pc, #72]	; (2828 <_usart_init+0xe0>)
    27de:	0042      	lsls	r2, r0, #1
    27e0:	1811      	adds	r1, r2, r0
    27e2:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    27e6:	f891 102b 	ldrb.w	r1, [r1, #43]	; 0x2b
}

static inline void hri_sercomusart_write_RXPL_reg(const void *const hw, hri_sercomusart_rxpl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.RXPL.reg = data;
    27ea:	73a1      	strb	r1, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    27ec:	4402      	add	r2, r0
    27ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    27f2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
}

static inline void hri_sercomusart_write_DBGCTRL_reg(const void *const hw, hri_sercomusart_dbgctrl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    27f6:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	return ERR_NONE;
    27fa:	2000      	movs	r0, #0
    27fc:	bd38      	pop	{r3, r4, r5, pc}
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    27fe:	2201      	movs	r2, #1
    2800:	e7b5      	b.n	276e <_usart_init+0x26>
    2802:	2200      	movs	r2, #0
    2804:	e7b3      	b.n	276e <_usart_init+0x26>
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    2806:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    280a:	4b07      	ldr	r3, [pc, #28]	; (2828 <_usart_init+0xe0>)
    280c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    2810:	8d13      	ldrh	r3, [r2, #40]	; 0x28
	((Sercom *)hw)->USART.BAUD.reg = data;
    2812:	81a3      	strh	r3, [r4, #12]
    2814:	e7e2      	b.n	27dc <_usart_init+0x94>
		return ERR_DENIED;
    2816:	f06f 0010 	mvn.w	r0, #16
}
    281a:	bd38      	pop	{r3, r4, r5, pc}
    281c:	000026f5 	.word	0x000026f5
    2820:	00006f9c 	.word	0x00006f9c
    2824:	00001dad 	.word	0x00001dad
    2828:	00006f10 	.word	0x00006f10

0000282c <_usart_async_init>:
{
    282c:	b570      	push	{r4, r5, r6, lr}
    282e:	460d      	mov	r5, r1
	ASSERT(device);
    2830:	4606      	mov	r6, r0
    2832:	22da      	movs	r2, #218	; 0xda
    2834:	4916      	ldr	r1, [pc, #88]	; (2890 <_usart_async_init+0x64>)
    2836:	3000      	adds	r0, #0
    2838:	bf18      	it	ne
    283a:	2001      	movne	r0, #1
    283c:	4b15      	ldr	r3, [pc, #84]	; (2894 <_usart_async_init+0x68>)
    283e:	4798      	blx	r3
	init_status = _usart_init(hw);
    2840:	4628      	mov	r0, r5
    2842:	4b15      	ldr	r3, [pc, #84]	; (2898 <_usart_async_init+0x6c>)
    2844:	4798      	blx	r3
	if (init_status) {
    2846:	4604      	mov	r4, r0
    2848:	b9f8      	cbnz	r0, 288a <_usart_async_init+0x5e>
	device->hw = hw;
    284a:	61b5      	str	r5, [r6, #24]
	uint8_t irq = _sercom_get_irq_num(hw);
    284c:	4628      	mov	r0, r5
    284e:	4b13      	ldr	r3, [pc, #76]	; (289c <_usart_async_init+0x70>)
    2850:	4798      	blx	r3
		irq = irq +2;
    2852:	3002      	adds	r0, #2
    2854:	b2c0      	uxtb	r0, r0
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2856:	f000 031f 	and.w	r3, r0, #31
    285a:	2201      	movs	r2, #1
    285c:	409a      	lsls	r2, r3
    285e:	0943      	lsrs	r3, r0, #5
    2860:	009b      	lsls	r3, r3, #2
    2862:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    2866:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    286a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    286e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2872:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2876:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    287a:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
    287e:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
    2882:	21e0      	movs	r1, #224	; 0xe0
    2884:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2888:	601a      	str	r2, [r3, #0]
}
    288a:	4620      	mov	r0, r4
    288c:	bd70      	pop	{r4, r5, r6, pc}
    288e:	bf00      	nop
    2890:	00006f9c 	.word	0x00006f9c
    2894:	00001dad 	.word	0x00001dad
    2898:	00002749 	.word	0x00002749
    289c:	00002735 	.word	0x00002735

000028a0 <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    28a0:	6982      	ldr	r2, [r0, #24]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    28a2:	69d3      	ldr	r3, [r2, #28]
    28a4:	f013 0f03 	tst.w	r3, #3
    28a8:	d1fb      	bne.n	28a2 <_usart_async_enable+0x2>
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    28aa:	6813      	ldr	r3, [r2, #0]
    28ac:	f043 0302 	orr.w	r3, r3, #2
    28b0:	6013      	str	r3, [r2, #0]
    28b2:	4770      	bx	lr

000028b4 <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    28b4:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.DATA.reg = data;
    28b6:	6299      	str	r1, [r3, #40]	; 0x28
    28b8:	4770      	bx	lr

000028ba <_usart_async_read_byte>:
	return hri_sercomusart_read_DATA_reg(device->hw);
    28ba:	6983      	ldr	r3, [r0, #24]
	return ((Sercom *)hw)->USART.DATA.reg;
    28bc:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    28be:	b2c0      	uxtb	r0, r0
    28c0:	4770      	bx	lr

000028c2 <_usart_async_is_byte_sent>:
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    28c2:	6983      	ldr	r3, [r0, #24]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    28c4:	7e18      	ldrb	r0, [r3, #24]
}
    28c6:	f000 0001 	and.w	r0, r0, #1
    28ca:	4770      	bx	lr

000028cc <_usart_async_is_byte_received>:
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    28cc:	6983      	ldr	r3, [r0, #24]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    28ce:	7e18      	ldrb	r0, [r3, #24]
}
    28d0:	f3c0 0080 	ubfx	r0, r0, #2, #1
    28d4:	4770      	bx	lr
	...

000028d8 <_usart_async_set_irq_state>:
{
    28d8:	b570      	push	{r4, r5, r6, lr}
    28da:	460c      	mov	r4, r1
    28dc:	4616      	mov	r6, r2
	ASSERT(device);
    28de:	4605      	mov	r5, r0
    28e0:	f240 2245 	movw	r2, #581	; 0x245
    28e4:	4915      	ldr	r1, [pc, #84]	; (293c <_usart_async_set_irq_state+0x64>)
    28e6:	3000      	adds	r0, #0
    28e8:	bf18      	it	ne
    28ea:	2001      	movne	r0, #1
    28ec:	4b14      	ldr	r3, [pc, #80]	; (2940 <_usart_async_set_irq_state+0x68>)
    28ee:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    28f0:	f014 0ffd 	tst.w	r4, #253	; 0xfd
    28f4:	d10d      	bne.n	2912 <_usart_async_set_irq_state+0x3a>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    28f6:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    28f8:	b92e      	cbnz	r6, 2906 <_usart_async_set_irq_state+0x2e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    28fa:	2201      	movs	r2, #1
    28fc:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    28fe:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    2900:	2202      	movs	r2, #2
    2902:	751a      	strb	r2, [r3, #20]
    2904:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    2906:	2201      	movs	r2, #1
    2908:	759a      	strb	r2, [r3, #22]
    290a:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    290c:	2202      	movs	r2, #2
    290e:	759a      	strb	r2, [r3, #22]
    2910:	bd70      	pop	{r4, r5, r6, pc}
	} else if (USART_ASYNC_RX_DONE == type) {
    2912:	2c01      	cmp	r4, #1
    2914:	d002      	beq.n	291c <_usart_async_set_irq_state+0x44>
	} else if (USART_ASYNC_ERROR == type) {
    2916:	2c03      	cmp	r4, #3
    2918:	d008      	beq.n	292c <_usart_async_set_irq_state+0x54>
    291a:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    291c:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    291e:	b916      	cbnz	r6, 2926 <_usart_async_set_irq_state+0x4e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    2920:	2204      	movs	r2, #4
    2922:	751a      	strb	r2, [r3, #20]
    2924:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    2926:	2204      	movs	r2, #4
    2928:	759a      	strb	r2, [r3, #22]
    292a:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    292c:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    292e:	b116      	cbz	r6, 2936 <_usart_async_set_irq_state+0x5e>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    2930:	2280      	movs	r2, #128	; 0x80
    2932:	759a      	strb	r2, [r3, #22]
}
    2934:	e7f1      	b.n	291a <_usart_async_set_irq_state+0x42>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    2936:	2280      	movs	r2, #128	; 0x80
    2938:	751a      	strb	r2, [r3, #20]
    293a:	bd70      	pop	{r4, r5, r6, pc}
    293c:	00006f9c 	.word	0x00006f9c
    2940:	00001dad 	.word	0x00001dad

00002944 <_delay_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    2944:	4b03      	ldr	r3, [pc, #12]	; (2954 <_delay_init+0x10>)
    2946:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    294a:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    294c:	2205      	movs	r2, #5
    294e:	601a      	str	r2, [r3, #0]
    2950:	4770      	bx	lr
    2952:	bf00      	nop
    2954:	e000e010 	.word	0xe000e010

00002958 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
    2958:	0e0b      	lsrs	r3, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    295a:	b303      	cbz	r3, 299e <_delay_cycles+0x46>
{
    295c:	b430      	push	{r4, r5}
    295e:	1e5d      	subs	r5, r3, #1
    2960:	b2ed      	uxtb	r5, r5
	while (n--) {
    2962:	4628      	mov	r0, r5
		SysTick->LOAD = 0xFFFFFF;
    2964:	4a12      	ldr	r2, [pc, #72]	; (29b0 <_delay_cycles+0x58>)
    2966:	f06f 447f 	mvn.w	r4, #4278190080	; 0xff000000
    296a:	6054      	str	r4, [r2, #4]
		SysTick->VAL  = 0xFFFFFF;
    296c:	6094      	str	r4, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    296e:	6813      	ldr	r3, [r2, #0]
    2970:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    2974:	d0fb      	beq.n	296e <_delay_cycles+0x16>
	while (n--) {
    2976:	3801      	subs	r0, #1
    2978:	b2c0      	uxtb	r0, r0
    297a:	28ff      	cmp	r0, #255	; 0xff
    297c:	d1f5      	bne.n	296a <_delay_cycles+0x12>
    297e:	eba5 6505 	sub.w	r5, r5, r5, lsl #24
    2982:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
    2986:	3101      	adds	r1, #1
    2988:	4429      	add	r1, r5
			;
		buf -= 0xFFFFFF;
	}

	SysTick->LOAD = buf;
    298a:	4b09      	ldr	r3, [pc, #36]	; (29b0 <_delay_cycles+0x58>)
    298c:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    298e:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    2990:	461a      	mov	r2, r3
    2992:	6813      	ldr	r3, [r2, #0]
    2994:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    2998:	d0fb      	beq.n	2992 <_delay_cycles+0x3a>
		;
}
    299a:	bc30      	pop	{r4, r5}
    299c:	4770      	bx	lr
	SysTick->LOAD = buf;
    299e:	4b04      	ldr	r3, [pc, #16]	; (29b0 <_delay_cycles+0x58>)
    29a0:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    29a2:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    29a4:	461a      	mov	r2, r3
    29a6:	6813      	ldr	r3, [r2, #0]
    29a8:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    29ac:	d0fb      	beq.n	29a6 <_delay_cycles+0x4e>
    29ae:	4770      	bx	lr
    29b0:	e000e010 	.word	0xe000e010

000029b4 <_get_irq_num>:
static uint8_t _get_irq_num(const void *const hw);
/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _get_irq_num(const void *const hw)
{
    29b4:	b470      	push	{r4, r5, r6}
    29b6:	b087      	sub	sp, #28
    29b8:	4606      	mov	r6, r0
}

static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tcc *const tcc_modules[TCC_INST_NUM] = TCC_INSTS;
    29ba:	ac01      	add	r4, sp, #4
    29bc:	4d14      	ldr	r5, [pc, #80]	; (2a10 <_get_irq_num+0x5c>)
    29be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    29c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    29c2:	682b      	ldr	r3, [r5, #0]
    29c4:	6023      	str	r3, [r4, #0]

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)tcc_modules[i]) {
    29c6:	42b0      	cmp	r0, r6
    29c8:	d017      	beq.n	29fa <_get_irq_num+0x46>
    29ca:	4631      	mov	r1, r6
    29cc:	2301      	movs	r3, #1
    29ce:	a801      	add	r0, sp, #4
    29d0:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
    29d4:	428a      	cmp	r2, r1
    29d6:	d006      	beq.n	29e6 <_get_irq_num+0x32>
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    29d8:	3301      	adds	r3, #1
    29da:	2b05      	cmp	r3, #5
    29dc:	d1f8      	bne.n	29d0 <_get_irq_num+0x1c>
		return TCC0_0_IRQn;
    29de:	2055      	movs	r0, #85	; 0x55
}
    29e0:	b007      	add	sp, #28
    29e2:	bc70      	pop	{r4, r5, r6}
    29e4:	4770      	bx	lr
	switch (_get_hardware_offset(hw)) {
    29e6:	b2db      	uxtb	r3, r3
    29e8:	2b04      	cmp	r3, #4
    29ea:	d80c      	bhi.n	2a06 <_get_irq_num+0x52>
    29ec:	e8df f003 	tbb	[pc, r3]
    29f0:	070d0305 	.word	0x070d0305
    29f4:	09          	.byte	0x09
    29f5:	00          	.byte	0x00
		return TCC1_0_IRQn;
    29f6:	205c      	movs	r0, #92	; 0x5c
    29f8:	e7f2      	b.n	29e0 <_get_irq_num+0x2c>
		return TCC0_0_IRQn;
    29fa:	2055      	movs	r0, #85	; 0x55
    29fc:	e7f0      	b.n	29e0 <_get_irq_num+0x2c>
		return TCC3_0_IRQn;
    29fe:	2065      	movs	r0, #101	; 0x65
    2a00:	e7ee      	b.n	29e0 <_get_irq_num+0x2c>
		return TCC4_0_IRQn;
    2a02:	2068      	movs	r0, #104	; 0x68
    2a04:	e7ec      	b.n	29e0 <_get_irq_num+0x2c>
		return PERIPH_COUNT_IRQn;
    2a06:	2089      	movs	r0, #137	; 0x89
    2a08:	e7ea      	b.n	29e0 <_get_irq_num+0x2c>
		return TCC2_0_IRQn;
    2a0a:	2061      	movs	r0, #97	; 0x61
    2a0c:	e7e8      	b.n	29e0 <_get_irq_num+0x2c>
    2a0e:	bf00      	nop
    2a10:	00006fb8 	.word	0x00006fb8

00002a14 <_tcc_timer_deinit>:
{
    2a14:	b510      	push	{r4, lr}
	void *const hw = device->hw;
    2a16:	68c4      	ldr	r4, [r0, #12]
	NVIC_DisableIRQ((IRQn_Type)_get_irq_num(hw));
    2a18:	4620      	mov	r0, r4
    2a1a:	4b10      	ldr	r3, [pc, #64]	; (2a5c <_tcc_timer_deinit+0x48>)
    2a1c:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2a1e:	0943      	lsrs	r3, r0, #5
    2a20:	f000 001f 	and.w	r0, r0, #31
    2a24:	2201      	movs	r2, #1
    2a26:	fa02 f000 	lsl.w	r0, r2, r0
    2a2a:	3320      	adds	r3, #32
    2a2c:	4a0c      	ldr	r2, [pc, #48]	; (2a60 <_tcc_timer_deinit+0x4c>)
    2a2e:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    2a32:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2a36:	f3bf 8f6f 	isb	sy
typedef uint8_t  hri_tcc_ctrlbset_reg_t;
typedef uint8_t  hri_tcc_dbgctrl_reg_t;

static inline void hri_tcc_wait_for_sync(const void *const hw, hri_tcc_syncbusy_reg_t reg)
{
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    2a3a:	68a3      	ldr	r3, [r4, #8]
    2a3c:	f013 0f03 	tst.w	r3, #3
    2a40:	d1fb      	bne.n	2a3a <_tcc_timer_deinit+0x26>

static inline void hri_tcc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	TCC_CRITICAL_SECTION_ENTER();
	hri_tcc_wait_for_sync(hw, TCC_SYNCBUSY_SWRST | TCC_SYNCBUSY_ENABLE);
	((Tcc *)hw)->CTRLA.reg &= ~TCC_CTRLA_ENABLE;
    2a42:	6823      	ldr	r3, [r4, #0]
    2a44:	f023 0302 	bic.w	r3, r3, #2
    2a48:	6023      	str	r3, [r4, #0]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    2a4a:	68a3      	ldr	r3, [r4, #8]
    2a4c:	f013 0f01 	tst.w	r3, #1
    2a50:	d1fb      	bne.n	2a4a <_tcc_timer_deinit+0x36>
	((Tcc *)hw)->CTRLA.reg |= TCC_CTRLA_SWRST;
    2a52:	6823      	ldr	r3, [r4, #0]
    2a54:	f043 0301 	orr.w	r3, r3, #1
    2a58:	6023      	str	r3, [r4, #0]
    2a5a:	bd10      	pop	{r4, pc}
    2a5c:	000029b5 	.word	0x000029b5
    2a60:	e000e100 	.word	0xe000e100

00002a64 <_tcc_timer_start>:
	hri_tcc_set_CTRLA_ENABLE_bit(device->hw);
    2a64:	68c2      	ldr	r2, [r0, #12]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    2a66:	6893      	ldr	r3, [r2, #8]
    2a68:	f013 0f03 	tst.w	r3, #3
    2a6c:	d1fb      	bne.n	2a66 <_tcc_timer_start+0x2>
	((Tcc *)hw)->CTRLA.reg |= TCC_CTRLA_ENABLE;
    2a6e:	6813      	ldr	r3, [r2, #0]
    2a70:	f043 0302 	orr.w	r3, r3, #2
    2a74:	6013      	str	r3, [r2, #0]
    2a76:	4770      	bx	lr

00002a78 <_tcc_timer_stop>:
	hri_tcc_clear_CTRLA_ENABLE_bit(device->hw);
    2a78:	68c2      	ldr	r2, [r0, #12]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    2a7a:	6893      	ldr	r3, [r2, #8]
    2a7c:	f013 0f03 	tst.w	r3, #3
    2a80:	d1fb      	bne.n	2a7a <_tcc_timer_stop+0x2>
	((Tcc *)hw)->CTRLA.reg &= ~TCC_CTRLA_ENABLE;
    2a82:	6813      	ldr	r3, [r2, #0]
    2a84:	f023 0302 	bic.w	r3, r3, #2
    2a88:	6013      	str	r3, [r2, #0]
    2a8a:	4770      	bx	lr

00002a8c <_tcc_timer_set_period>:
	hri_tcc_write_PER_reg(device->hw, clock_cycles);
    2a8c:	68c3      	ldr	r3, [r0, #12]
	((Tcc *)hw)->PER.reg = data;
    2a8e:	6419      	str	r1, [r3, #64]	; 0x40
    2a90:	4770      	bx	lr

00002a92 <_tcc_timer_get_period>:
	return hri_tcc_read_PER_reg(device->hw);
    2a92:	68c3      	ldr	r3, [r0, #12]
	return ((Tcc *)hw)->PER.reg;
    2a94:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    2a96:	4770      	bx	lr

00002a98 <_tcc_timer_is_started>:
	return hri_tcc_get_CTRLA_ENABLE_bit(device->hw);
    2a98:	68c2      	ldr	r2, [r0, #12]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    2a9a:	6893      	ldr	r3, [r2, #8]
    2a9c:	f013 0f03 	tst.w	r3, #3
    2aa0:	d1fb      	bne.n	2a9a <_tcc_timer_is_started+0x2>
	tmp = ((Tcc *)hw)->CTRLA.reg;
    2aa2:	6810      	ldr	r0, [r2, #0]
}
    2aa4:	f3c0 0040 	ubfx	r0, r0, #1, #1
    2aa8:	4770      	bx	lr

00002aaa <tcc_interrupt_handler>:
{
    2aaa:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    2aac:	68c3      	ldr	r3, [r0, #12]
	return (((Tcc *)hw)->INTFLAG.reg & TCC_INTFLAG_OVF) >> TCC_INTFLAG_OVF_Pos;
    2aae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	if (hri_tcc_get_interrupt_OVF_bit(hw)) {
    2ab0:	f012 0f01 	tst.w	r2, #1
    2ab4:	d100      	bne.n	2ab8 <tcc_interrupt_handler+0xe>
    2ab6:	bd08      	pop	{r3, pc}
	((Tcc *)hw)->INTFLAG.reg = TCC_INTFLAG_OVF;
    2ab8:	2201      	movs	r2, #1
    2aba:	62da      	str	r2, [r3, #44]	; 0x2c
		device->timer_cb.period_expired(device);
    2abc:	6803      	ldr	r3, [r0, #0]
    2abe:	4798      	blx	r3
}
    2ac0:	e7f9      	b.n	2ab6 <tcc_interrupt_handler+0xc>
	...

00002ac4 <_tcc_timer_init>:
{
    2ac4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ac6:	b087      	sub	sp, #28
    2ac8:	4605      	mov	r5, r0
    2aca:	460c      	mov	r4, r1
	Tcc *const tcc_modules[TCC_INST_NUM] = TCC_INSTS;
    2acc:	ae01      	add	r6, sp, #4
    2ace:	4f4e      	ldr	r7, [pc, #312]	; (2c08 <_tcc_timer_init+0x144>)
    2ad0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    2ad2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    2ad4:	683b      	ldr	r3, [r7, #0]
    2ad6:	6033      	str	r3, [r6, #0]
		if ((uint32_t)hw == (uint32_t)tcc_modules[i]) {
    2ad8:	42a0      	cmp	r0, r4
    2ada:	d00c      	beq.n	2af6 <_tcc_timer_init+0x32>
    2adc:	4621      	mov	r1, r4
    2ade:	2301      	movs	r3, #1
    2ae0:	a801      	add	r0, sp, #4
    2ae2:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
    2ae6:	428a      	cmp	r2, r1
    2ae8:	d006      	beq.n	2af8 <_tcc_timer_init+0x34>
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    2aea:	3301      	adds	r3, #1
    2aec:	2b05      	cmp	r3, #5
    2aee:	d1f8      	bne.n	2ae2 <_tcc_timer_init+0x1e>
	for (i = 0; i < ARRAY_SIZE(_tccs); i++) {
    2af0:	2600      	movs	r6, #0
			return i;
    2af2:	b276      	sxtb	r6, r6
    2af4:	e015      	b.n	2b22 <_tcc_timer_init+0x5e>
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    2af6:	2300      	movs	r3, #0
		if (_tccs[i].number == tcc_offset) {
    2af8:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    2afc:	d073      	beq.n	2be6 <_tcc_timer_init+0x122>
    2afe:	2b01      	cmp	r3, #1
    2b00:	d06b      	beq.n	2bda <_tcc_timer_init+0x116>
    2b02:	2b02      	cmp	r3, #2
    2b04:	d06b      	beq.n	2bde <_tcc_timer_init+0x11a>
    2b06:	2b03      	cmp	r3, #3
    2b08:	d06b      	beq.n	2be2 <_tcc_timer_init+0x11e>
    2b0a:	2b04      	cmp	r3, #4
	for (i = 0; i < ARRAY_SIZE(_tccs); i++) {
    2b0c:	bf08      	it	eq
    2b0e:	2604      	moveq	r6, #4
		if (_tccs[i].number == tcc_offset) {
    2b10:	d0ef      	beq.n	2af2 <_tcc_timer_init+0x2e>
	ASSERT(false);
    2b12:	f240 128b 	movw	r2, #395	; 0x18b
    2b16:	493d      	ldr	r1, [pc, #244]	; (2c0c <_tcc_timer_init+0x148>)
    2b18:	2000      	movs	r0, #0
    2b1a:	4b3d      	ldr	r3, [pc, #244]	; (2c10 <_tcc_timer_init+0x14c>)
    2b1c:	4798      	blx	r3
	return -1;
    2b1e:	f04f 36ff 	mov.w	r6, #4294967295
	device->hw = hw;
    2b22:	60ec      	str	r4, [r5, #12]
	ASSERT(ARRAY_SIZE(_tccs));
    2b24:	22e4      	movs	r2, #228	; 0xe4
    2b26:	4939      	ldr	r1, [pc, #228]	; (2c0c <_tcc_timer_init+0x148>)
    2b28:	2001      	movs	r0, #1
    2b2a:	4b39      	ldr	r3, [pc, #228]	; (2c10 <_tcc_timer_init+0x14c>)
    2b2c:	4798      	blx	r3
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    2b2e:	68a3      	ldr	r3, [r4, #8]
    2b30:	f013 0f01 	tst.w	r3, #1
    2b34:	d1fb      	bne.n	2b2e <_tcc_timer_init+0x6a>
    2b36:	68a3      	ldr	r3, [r4, #8]
    2b38:	f013 0f03 	tst.w	r3, #3
    2b3c:	d1fb      	bne.n	2b36 <_tcc_timer_init+0x72>
	tmp = ((Tcc *)hw)->CTRLA.reg;
    2b3e:	6823      	ldr	r3, [r4, #0]
	if (hri_tcc_get_CTRLA_ENABLE_bit(hw)) {
    2b40:	f013 0f02 	tst.w	r3, #2
    2b44:	d15d      	bne.n	2c02 <_tcc_timer_init+0x13e>
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    2b46:	68a3      	ldr	r3, [r4, #8]
    2b48:	f013 0f01 	tst.w	r3, #1
    2b4c:	d1fb      	bne.n	2b46 <_tcc_timer_init+0x82>
	((Tcc *)hw)->CTRLA.reg |= TCC_CTRLA_SWRST;
    2b4e:	6823      	ldr	r3, [r4, #0]
    2b50:	f043 0301 	orr.w	r3, r3, #1
    2b54:	6023      	str	r3, [r4, #0]
	while (((Tcc *)hw)->SYNCBUSY.reg & reg) {
    2b56:	68a3      	ldr	r3, [r4, #8]
    2b58:	f013 0f01 	tst.w	r3, #1
    2b5c:	d1fb      	bne.n	2b56 <_tcc_timer_init+0x92>
	hri_tcc_write_CTRLA_reg(hw, _tccs[i].ctrl_a);
    2b5e:	4a2a      	ldr	r2, [pc, #168]	; (2c08 <_tcc_timer_init+0x144>)
    2b60:	00f1      	lsls	r1, r6, #3
    2b62:	198b      	adds	r3, r1, r6
    2b64:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    2b68:	6998      	ldr	r0, [r3, #24]
}

static inline void hri_tcc_write_CTRLA_reg(const void *const hw, hri_tcc_ctrla_reg_t data)
{
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->CTRLA.reg = data;
    2b6a:	6020      	str	r0, [r4, #0]
	hri_tcc_set_CTRLB_reg(hw, _tccs[i].ctrl_b);
    2b6c:	7f18      	ldrb	r0, [r3, #28]
	((Tcc *)hw)->CTRLBSET.reg = mask;
    2b6e:	7160      	strb	r0, [r4, #5]
	hri_tcc_write_DBGCTRL_reg(hw, _tccs[i].dbg_ctrl);
    2b70:	7f58      	ldrb	r0, [r3, #29]
}

static inline void hri_tcc_write_DBGCTRL_reg(const void *const hw, hri_tcc_dbgctrl_reg_t data)
{
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->DBGCTRL.reg = data;
    2b72:	77a0      	strb	r0, [r4, #30]
	hri_tcc_write_EVCTRL_reg(hw, _tccs[i].event_ctrl);
    2b74:	6a1b      	ldr	r3, [r3, #32]
}

static inline void hri_tcc_write_EVCTRL_reg(const void *const hw, hri_tcc_evctrl_reg_t data)
{
	TCC_CRITICAL_SECTION_ENTER();
	((Tcc *)hw)->EVCTRL.reg = data;
    2b76:	6223      	str	r3, [r4, #32]
	hri_tcc_write_PER_reg(hw, _tccs[i].per);
    2b78:	440e      	add	r6, r1
    2b7a:	eb02 0286 	add.w	r2, r2, r6, lsl #2
    2b7e:	6a53      	ldr	r3, [r2, #36]	; 0x24
	((Tcc *)hw)->PER.reg = data;
    2b80:	6423      	str	r3, [r4, #64]	; 0x40
	((Tcc *)hw)->INTENSET.reg = TCC_INTENSET_OVF;
    2b82:	2301      	movs	r3, #1
    2b84:	62a3      	str	r3, [r4, #40]	; 0x28
	if (hw == TCC0) {
    2b86:	4b23      	ldr	r3, [pc, #140]	; (2c14 <_tcc_timer_init+0x150>)
    2b88:	429c      	cmp	r4, r3
    2b8a:	d02e      	beq.n	2bea <_tcc_timer_init+0x126>
	if (hw == TCC1) {
    2b8c:	4b22      	ldr	r3, [pc, #136]	; (2c18 <_tcc_timer_init+0x154>)
    2b8e:	429c      	cmp	r4, r3
    2b90:	d02e      	beq.n	2bf0 <_tcc_timer_init+0x12c>
	if (hw == TCC2) {
    2b92:	4b22      	ldr	r3, [pc, #136]	; (2c1c <_tcc_timer_init+0x158>)
    2b94:	429c      	cmp	r4, r3
    2b96:	d02e      	beq.n	2bf6 <_tcc_timer_init+0x132>
	if (hw == TCC3) {
    2b98:	4b21      	ldr	r3, [pc, #132]	; (2c20 <_tcc_timer_init+0x15c>)
    2b9a:	429c      	cmp	r4, r3
    2b9c:	d02e      	beq.n	2bfc <_tcc_timer_init+0x138>
	if (hw == TCC4) {
    2b9e:	4b21      	ldr	r3, [pc, #132]	; (2c24 <_tcc_timer_init+0x160>)
    2ba0:	429c      	cmp	r4, r3
		_tcc4_dev = (struct _timer_device *)dev;
    2ba2:	bf04      	itt	eq
    2ba4:	4b20      	ldreq	r3, [pc, #128]	; (2c28 <_tcc_timer_init+0x164>)
    2ba6:	611d      	streq	r5, [r3, #16]
	NVIC_DisableIRQ((IRQn_Type)_get_irq_num(hw));
    2ba8:	4620      	mov	r0, r4
    2baa:	4b20      	ldr	r3, [pc, #128]	; (2c2c <_tcc_timer_init+0x168>)
    2bac:	4798      	blx	r3
    2bae:	f000 031f 	and.w	r3, r0, #31
    2bb2:	2201      	movs	r2, #1
    2bb4:	409a      	lsls	r2, r3
    2bb6:	0943      	lsrs	r3, r0, #5
    2bb8:	009b      	lsls	r3, r3, #2
    2bba:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    2bbe:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    2bc2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    2bc6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2bca:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2bce:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2bd2:	601a      	str	r2, [r3, #0]
	return ERR_NONE;
    2bd4:	2000      	movs	r0, #0
}
    2bd6:	b007      	add	sp, #28
    2bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	for (i = 0; i < ARRAY_SIZE(_tccs); i++) {
    2bda:	2601      	movs	r6, #1
    2bdc:	e789      	b.n	2af2 <_tcc_timer_init+0x2e>
    2bde:	2602      	movs	r6, #2
    2be0:	e787      	b.n	2af2 <_tcc_timer_init+0x2e>
    2be2:	2603      	movs	r6, #3
    2be4:	e785      	b.n	2af2 <_tcc_timer_init+0x2e>
    2be6:	2600      	movs	r6, #0
    2be8:	e783      	b.n	2af2 <_tcc_timer_init+0x2e>
		_tcc0_dev = (struct _timer_device *)dev;
    2bea:	4b0f      	ldr	r3, [pc, #60]	; (2c28 <_tcc_timer_init+0x164>)
    2bec:	601d      	str	r5, [r3, #0]
    2bee:	e7d3      	b.n	2b98 <_tcc_timer_init+0xd4>
		_tcc1_dev = (struct _timer_device *)dev;
    2bf0:	4b0d      	ldr	r3, [pc, #52]	; (2c28 <_tcc_timer_init+0x164>)
    2bf2:	605d      	str	r5, [r3, #4]
    2bf4:	e7d3      	b.n	2b9e <_tcc_timer_init+0xda>
		_tcc2_dev = (struct _timer_device *)dev;
    2bf6:	4b0c      	ldr	r3, [pc, #48]	; (2c28 <_tcc_timer_init+0x164>)
    2bf8:	609d      	str	r5, [r3, #8]
    2bfa:	e7d5      	b.n	2ba8 <_tcc_timer_init+0xe4>
		_tcc3_dev = (struct _timer_device *)dev;
    2bfc:	4b0a      	ldr	r3, [pc, #40]	; (2c28 <_tcc_timer_init+0x164>)
    2bfe:	60dd      	str	r5, [r3, #12]
    2c00:	e7d2      	b.n	2ba8 <_tcc_timer_init+0xe4>
		return ERR_DENIED;
    2c02:	f06f 0010 	mvn.w	r0, #16
    2c06:	e7e6      	b.n	2bd6 <_tcc_timer_init+0x112>
    2c08:	00006fb8 	.word	0x00006fb8
    2c0c:	00007080 	.word	0x00007080
    2c10:	00001dad 	.word	0x00001dad
    2c14:	41016000 	.word	0x41016000
    2c18:	41018000 	.word	0x41018000
    2c1c:	42000c00 	.word	0x42000c00
    2c20:	42001000 	.word	0x42001000
    2c24:	43001000 	.word	0x43001000
    2c28:	20000a64 	.word	0x20000a64
    2c2c:	000029b5 	.word	0x000029b5

00002c30 <_tcc_timer_set_irq>:
{
    2c30:	b508      	push	{r3, lr}
	_irq_set((IRQn_Type)_get_irq_num(device->hw));
    2c32:	68c0      	ldr	r0, [r0, #12]
    2c34:	4b02      	ldr	r3, [pc, #8]	; (2c40 <_tcc_timer_set_irq+0x10>)
    2c36:	4798      	blx	r3
    2c38:	4b02      	ldr	r3, [pc, #8]	; (2c44 <_tcc_timer_set_irq+0x14>)
    2c3a:	4798      	blx	r3
    2c3c:	bd08      	pop	{r3, pc}
    2c3e:	bf00      	nop
    2c40:	000029b5 	.word	0x000029b5
    2c44:	000020d1 	.word	0x000020d1

00002c48 <_tcc_get_timer>:
}
    2c48:	4800      	ldr	r0, [pc, #0]	; (2c4c <_tcc_get_timer+0x4>)
    2c4a:	4770      	bx	lr
    2c4c:	20000068 	.word	0x20000068

00002c50 <TCC0_0_Handler>:
{
    2c50:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc0_dev);
    2c52:	4b02      	ldr	r3, [pc, #8]	; (2c5c <TCC0_0_Handler+0xc>)
    2c54:	6818      	ldr	r0, [r3, #0]
    2c56:	4b02      	ldr	r3, [pc, #8]	; (2c60 <TCC0_0_Handler+0x10>)
    2c58:	4798      	blx	r3
    2c5a:	bd08      	pop	{r3, pc}
    2c5c:	20000a64 	.word	0x20000a64
    2c60:	00002aab 	.word	0x00002aab

00002c64 <TCC1_0_Handler>:
{
    2c64:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc1_dev);
    2c66:	4b02      	ldr	r3, [pc, #8]	; (2c70 <TCC1_0_Handler+0xc>)
    2c68:	6858      	ldr	r0, [r3, #4]
    2c6a:	4b02      	ldr	r3, [pc, #8]	; (2c74 <TCC1_0_Handler+0x10>)
    2c6c:	4798      	blx	r3
    2c6e:	bd08      	pop	{r3, pc}
    2c70:	20000a64 	.word	0x20000a64
    2c74:	00002aab 	.word	0x00002aab

00002c78 <TCC2_0_Handler>:
{
    2c78:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc2_dev);
    2c7a:	4b02      	ldr	r3, [pc, #8]	; (2c84 <TCC2_0_Handler+0xc>)
    2c7c:	6898      	ldr	r0, [r3, #8]
    2c7e:	4b02      	ldr	r3, [pc, #8]	; (2c88 <TCC2_0_Handler+0x10>)
    2c80:	4798      	blx	r3
    2c82:	bd08      	pop	{r3, pc}
    2c84:	20000a64 	.word	0x20000a64
    2c88:	00002aab 	.word	0x00002aab

00002c8c <TCC3_0_Handler>:
{
    2c8c:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc3_dev);
    2c8e:	4b02      	ldr	r3, [pc, #8]	; (2c98 <TCC3_0_Handler+0xc>)
    2c90:	68d8      	ldr	r0, [r3, #12]
    2c92:	4b02      	ldr	r3, [pc, #8]	; (2c9c <TCC3_0_Handler+0x10>)
    2c94:	4798      	blx	r3
    2c96:	bd08      	pop	{r3, pc}
    2c98:	20000a64 	.word	0x20000a64
    2c9c:	00002aab 	.word	0x00002aab

00002ca0 <TCC4_0_Handler>:
{
    2ca0:	b508      	push	{r3, lr}
	tcc_interrupt_handler(_tcc4_dev);
    2ca2:	4b02      	ldr	r3, [pc, #8]	; (2cac <TCC4_0_Handler+0xc>)
    2ca4:	6918      	ldr	r0, [r3, #16]
    2ca6:	4b02      	ldr	r3, [pc, #8]	; (2cb0 <TCC4_0_Handler+0x10>)
    2ca8:	4798      	blx	r3
    2caa:	bd08      	pop	{r3, pc}
    2cac:	20000a64 	.word	0x20000a64
    2cb0:	00002aab 	.word	0x00002aab

00002cb4 <_tc_timer_start>:
/**
 * \brief Start hardware timer
 */
void _tc_timer_start(struct _timer_device *const device)
{
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    2cb4:	68c2      	ldr	r2, [r0, #12]
typedef uint8_t  hri_tc_status_reg_t;
typedef uint8_t  hri_tc_wave_reg_t;

static inline void hri_tc_wait_for_sync(const void *const hw, hri_tc_syncbusy_reg_t reg)
{
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2cb6:	6913      	ldr	r3, [r2, #16]
    2cb8:	f013 0f03 	tst.w	r3, #3
    2cbc:	d1fb      	bne.n	2cb6 <_tc_timer_start+0x2>

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_ENABLE;
    2cbe:	6813      	ldr	r3, [r2, #0]
    2cc0:	f043 0302 	orr.w	r3, r3, #2
    2cc4:	6013      	str	r3, [r2, #0]
    2cc6:	4770      	bx	lr

00002cc8 <_tc_timer_stop>:
/**
 * \brief Stop hardware timer
 */
void _tc_timer_stop(struct _timer_device *const device)
{
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
    2cc8:	68c2      	ldr	r2, [r0, #12]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2cca:	6913      	ldr	r3, [r2, #16]
    2ccc:	f013 0f03 	tst.w	r3, #3
    2cd0:	d1fb      	bne.n	2cca <_tc_timer_stop+0x2>

static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	((Tc *)hw)->COUNT8.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    2cd2:	6813      	ldr	r3, [r2, #0]
    2cd4:	f023 0302 	bic.w	r3, r3, #2
    2cd8:	6013      	str	r3, [r2, #0]
    2cda:	4770      	bx	lr

00002cdc <_tc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _tc_timer_set_period(struct _timer_device *const device, const uint32_t clock_cycles)
{
	void *const hw = device->hw;
    2cdc:	68c2      	ldr	r2, [r0, #12]
}

static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_MODE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    2cde:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    2ce0:	f3c3 0381 	ubfx	r3, r3, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    2ce4:	2b02      	cmp	r3, #2
    2ce6:	d00b      	beq.n	2d00 <_tc_timer_set_period+0x24>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    2ce8:	6813      	ldr	r3, [r2, #0]
		hri_tccount32_write_CC_reg(hw, 0, clock_cycles);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    2cea:	f013 0f0c 	tst.w	r3, #12
    2cee:	d009      	beq.n	2d04 <_tc_timer_set_period+0x28>
    2cf0:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    2cf2:	f3c3 0381 	ubfx	r3, r3, #2, #2
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    2cf6:	2b01      	cmp	r3, #1

		hri_tc_write_PER_reg(hw, (hri_tc_per_reg_t)clock_cycles);
    2cf8:	bf04      	itt	eq
    2cfa:	b2c9      	uxtbeq	r1, r1
}

static inline void hri_tc_write_PER_reg(const void *const hw, hri_tc_per_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT8.PER.reg = data;
    2cfc:	76d1      	strbeq	r1, [r2, #27]
    2cfe:	4770      	bx	lr
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    2d00:	61d1      	str	r1, [r2, #28]
    2d02:	4770      	bx	lr
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
    2d04:	b289      	uxth	r1, r1
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    2d06:	8391      	strh	r1, [r2, #28]
    2d08:	4770      	bx	lr

00002d0a <_tc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _tc_timer_get_period(const struct _timer_device *const device)
{
	void *const hw = device->hw;
    2d0a:	68c2      	ldr	r2, [r0, #12]
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    2d0c:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    2d0e:	f3c3 0381 	ubfx	r3, r3, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    2d12:	2b02      	cmp	r3, #2
    2d14:	d00c      	beq.n	2d30 <_tc_timer_get_period+0x26>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    2d16:	6813      	ldr	r3, [r2, #0]
		return hri_tccount32_read_CC_reg(hw, 0);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    2d18:	f013 0f0c 	tst.w	r3, #12
    2d1c:	d00a      	beq.n	2d34 <_tc_timer_get_period+0x2a>
    2d1e:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    2d20:	f3c3 0381 	ubfx	r3, r3, #2, #2
		return hri_tccount16_read_CC_reg(hw, 0);
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    2d24:	2b01      	cmp	r3, #1
	TC_CRITICAL_SECTION_LEAVE();
}

static inline hri_tc_per_reg_t hri_tc_read_PER_reg(const void *const hw)
{
	return ((Tc *)hw)->COUNT8.PER.reg;
    2d26:	bf06      	itte	eq
    2d28:	7ed0      	ldrbeq	r0, [r2, #27]
    2d2a:	b2c0      	uxtbeq	r0, r0

		return hri_tc_read_PER_reg(hw);
	}

	return 0;
    2d2c:	2000      	movne	r0, #0
}
    2d2e:	4770      	bx	lr
	return ((Tc *)hw)->COUNT32.CC[index].reg;
    2d30:	69d0      	ldr	r0, [r2, #28]
		return hri_tccount32_read_CC_reg(hw, 0);
    2d32:	4770      	bx	lr
	return ((Tc *)hw)->COUNT16.CC[index].reg;
    2d34:	8b90      	ldrh	r0, [r2, #28]
    2d36:	b280      	uxth	r0, r0
		return hri_tccount16_read_CC_reg(hw, 0);
    2d38:	4770      	bx	lr

00002d3a <_tc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _tc_timer_is_started(const struct _timer_device *const device)
{
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    2d3a:	68c2      	ldr	r2, [r0, #12]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2d3c:	6913      	ldr	r3, [r2, #16]
    2d3e:	f013 0f03 	tst.w	r3, #3
    2d42:	d1fb      	bne.n	2d3c <_tc_timer_is_started+0x2>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    2d44:	6810      	ldr	r0, [r2, #0]
}
    2d46:	f3c0 0040 	ubfx	r0, r0, #1, #1
    2d4a:	4770      	bx	lr

00002d4c <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    2d4c:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    2d4e:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->COUNT8.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    2d50:	7a9a      	ldrb	r2, [r3, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    2d52:	f012 0f01 	tst.w	r2, #1
    2d56:	d100      	bne.n	2d5a <tc_interrupt_handler+0xe>
    2d58:	bd08      	pop	{r3, pc}
	((Tc *)hw)->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    2d5a:	2201      	movs	r2, #1
    2d5c:	729a      	strb	r2, [r3, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
    2d5e:	6803      	ldr	r3, [r0, #0]
    2d60:	4798      	blx	r3
	}
}
    2d62:	e7f9      	b.n	2d58 <tc_interrupt_handler+0xc>

00002d64 <tc_pwm_interrupt_handler>:
 * \internal TC interrupt handler for PWM
 *
 * \param[in] instance TC instance number
 */
static void tc_pwm_interrupt_handler(struct _pwm_device *device)
{
    2d64:	b538      	push	{r3, r4, r5, lr}
    2d66:	4605      	mov	r5, r0
	void *const hw = device->hw;
    2d68:	6904      	ldr	r4, [r0, #16]
	return (((Tc *)hw)->COUNT8.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    2d6a:	7aa3      	ldrb	r3, [r4, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    2d6c:	f013 0f01 	tst.w	r3, #1
    2d70:	d004      	beq.n	2d7c <tc_pwm_interrupt_handler+0x18>
	((Tc *)hw)->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    2d72:	2301      	movs	r3, #1
    2d74:	72a3      	strb	r3, [r4, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		if (NULL != device->callback.pwm_period_cb) {
    2d76:	6803      	ldr	r3, [r0, #0]
    2d78:	b103      	cbz	r3, 2d7c <tc_pwm_interrupt_handler+0x18>
			device->callback.pwm_period_cb(device);
    2d7a:	4798      	blx	r3
	return (((Tc *)hw)->COUNT8.INTENSET.reg & TC_INTENSET_ERR) >> TC_INTENSET_ERR_Pos;
    2d7c:	7a63      	ldrb	r3, [r4, #9]
		}
	}
	if (hri_tc_get_INTEN_ERR_bit(hw)) {
    2d7e:	f013 0f02 	tst.w	r3, #2
    2d82:	d005      	beq.n	2d90 <tc_pwm_interrupt_handler+0x2c>
	((Tc *)hw)->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    2d84:	2302      	movs	r3, #2
    2d86:	72a3      	strb	r3, [r4, #10]
		hri_tc_clear_interrupt_ERR_bit(hw);
		if (NULL != device->callback.pwm_error_cb) {
    2d88:	686b      	ldr	r3, [r5, #4]
    2d8a:	b10b      	cbz	r3, 2d90 <tc_pwm_interrupt_handler+0x2c>
			device->callback.pwm_error_cb(device);
    2d8c:	4628      	mov	r0, r5
    2d8e:	4798      	blx	r3
    2d90:	bd38      	pop	{r3, r4, r5, pc}
	...

00002d94 <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
    2d94:	4b11      	ldr	r3, [pc, #68]	; (2ddc <_tc_init_irq_param+0x48>)
    2d96:	4298      	cmp	r0, r3
    2d98:	d011      	beq.n	2dbe <_tc_init_irq_param+0x2a>
		_tc0_dev = (struct _pwm_device *)dev;
	}
	if (hw == TC1) {
    2d9a:	4b11      	ldr	r3, [pc, #68]	; (2de0 <_tc_init_irq_param+0x4c>)
    2d9c:	4298      	cmp	r0, r3
    2d9e:	d011      	beq.n	2dc4 <_tc_init_irq_param+0x30>
		_tc1_dev = (struct _pwm_device *)dev;
	}
	if (hw == TC2) {
    2da0:	4b10      	ldr	r3, [pc, #64]	; (2de4 <_tc_init_irq_param+0x50>)
    2da2:	4298      	cmp	r0, r3
    2da4:	d011      	beq.n	2dca <_tc_init_irq_param+0x36>
		_tc2_dev = (struct _pwm_device *)dev;
	}
	if (hw == TC3) {
    2da6:	4b10      	ldr	r3, [pc, #64]	; (2de8 <_tc_init_irq_param+0x54>)
    2da8:	4298      	cmp	r0, r3
    2daa:	d011      	beq.n	2dd0 <_tc_init_irq_param+0x3c>
		_tc3_dev = (struct _timer_device *)dev;
	}
	if (hw == TC4) {
    2dac:	4b0f      	ldr	r3, [pc, #60]	; (2dec <_tc_init_irq_param+0x58>)
    2dae:	4298      	cmp	r0, r3
    2db0:	d011      	beq.n	2dd6 <_tc_init_irq_param+0x42>
		_tc4_dev = (struct _timer_device *)dev;
	}
	if (hw == TC5) {
    2db2:	4b0f      	ldr	r3, [pc, #60]	; (2df0 <_tc_init_irq_param+0x5c>)
    2db4:	4298      	cmp	r0, r3
		_tc5_dev = (struct _timer_device *)dev;
    2db6:	bf04      	itt	eq
    2db8:	4b0e      	ldreq	r3, [pc, #56]	; (2df4 <_tc_init_irq_param+0x60>)
    2dba:	6159      	streq	r1, [r3, #20]
    2dbc:	4770      	bx	lr
		_tc0_dev = (struct _pwm_device *)dev;
    2dbe:	4b0d      	ldr	r3, [pc, #52]	; (2df4 <_tc_init_irq_param+0x60>)
    2dc0:	6019      	str	r1, [r3, #0]
    2dc2:	e7f0      	b.n	2da6 <_tc_init_irq_param+0x12>
		_tc1_dev = (struct _pwm_device *)dev;
    2dc4:	4b0b      	ldr	r3, [pc, #44]	; (2df4 <_tc_init_irq_param+0x60>)
    2dc6:	6059      	str	r1, [r3, #4]
    2dc8:	e7f0      	b.n	2dac <_tc_init_irq_param+0x18>
		_tc2_dev = (struct _pwm_device *)dev;
    2dca:	4b0a      	ldr	r3, [pc, #40]	; (2df4 <_tc_init_irq_param+0x60>)
    2dcc:	6099      	str	r1, [r3, #8]
    2dce:	e7f0      	b.n	2db2 <_tc_init_irq_param+0x1e>
		_tc3_dev = (struct _timer_device *)dev;
    2dd0:	4b08      	ldr	r3, [pc, #32]	; (2df4 <_tc_init_irq_param+0x60>)
    2dd2:	60d9      	str	r1, [r3, #12]
    2dd4:	4770      	bx	lr
		_tc4_dev = (struct _timer_device *)dev;
    2dd6:	4b07      	ldr	r3, [pc, #28]	; (2df4 <_tc_init_irq_param+0x60>)
    2dd8:	6119      	str	r1, [r3, #16]
    2dda:	4770      	bx	lr
    2ddc:	40003800 	.word	0x40003800
    2de0:	40003c00 	.word	0x40003c00
    2de4:	4101a000 	.word	0x4101a000
    2de8:	4101c000 	.word	0x4101c000
    2dec:	42001400 	.word	0x42001400
    2df0:	42001800 	.word	0x42001800
    2df4:	20000a78 	.word	0x20000a78

00002df8 <get_tc_index>:
{
    2df8:	b570      	push	{r4, r5, r6, lr}
    2dfa:	b086      	sub	sp, #24
    2dfc:	4606      	mov	r6, r0
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    2dfe:	466c      	mov	r4, sp
    2e00:	4d18      	ldr	r5, [pc, #96]	; (2e64 <get_tc_index+0x6c>)
    2e02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    2e04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    2e06:	e895 0003 	ldmia.w	r5, {r0, r1}
    2e0a:	e884 0003 	stmia.w	r4, {r0, r1}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    2e0e:	9b00      	ldr	r3, [sp, #0]
    2e10:	42b3      	cmp	r3, r6
    2e12:	d021      	beq.n	2e58 <get_tc_index+0x60>
    2e14:	4631      	mov	r1, r6
    2e16:	2301      	movs	r3, #1
    2e18:	f85d 2023 	ldr.w	r2, [sp, r3, lsl #2]
    2e1c:	428a      	cmp	r2, r1
    2e1e:	d01c      	beq.n	2e5a <get_tc_index+0x62>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    2e20:	3301      	adds	r3, #1
    2e22:	2b06      	cmp	r3, #6
    2e24:	d1f8      	bne.n	2e18 <get_tc_index+0x20>
			return i;
		}
	}
	return 0;
    2e26:	2300      	movs	r3, #0
		if (_tcs[i].number == index) {
    2e28:	4a0f      	ldr	r2, [pc, #60]	; (2e68 <get_tc_index+0x70>)
    2e2a:	7812      	ldrb	r2, [r2, #0]
    2e2c:	429a      	cmp	r2, r3
    2e2e:	d016      	beq.n	2e5e <get_tc_index+0x66>
    2e30:	4a0d      	ldr	r2, [pc, #52]	; (2e68 <get_tc_index+0x70>)
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    2e32:	2001      	movs	r0, #1
		if (_tcs[i].number == index) {
    2e34:	7d11      	ldrb	r1, [r2, #20]
    2e36:	4299      	cmp	r1, r3
    2e38:	d012      	beq.n	2e60 <get_tc_index+0x68>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    2e3a:	3001      	adds	r0, #1
    2e3c:	b2c0      	uxtb	r0, r0
    2e3e:	3214      	adds	r2, #20
    2e40:	2806      	cmp	r0, #6
    2e42:	d1f7      	bne.n	2e34 <get_tc_index+0x3c>
	ASSERT(false);
    2e44:	f240 2227 	movw	r2, #551	; 0x227
    2e48:	4908      	ldr	r1, [pc, #32]	; (2e6c <get_tc_index+0x74>)
    2e4a:	2000      	movs	r0, #0
    2e4c:	4b08      	ldr	r3, [pc, #32]	; (2e70 <get_tc_index+0x78>)
    2e4e:	4798      	blx	r3
	return -1;
    2e50:	f04f 30ff 	mov.w	r0, #4294967295
}
    2e54:	b006      	add	sp, #24
    2e56:	bd70      	pop	{r4, r5, r6, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    2e58:	2300      	movs	r3, #0
			return i;
    2e5a:	b2db      	uxtb	r3, r3
    2e5c:	e7e4      	b.n	2e28 <get_tc_index+0x30>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    2e5e:	2000      	movs	r0, #0
			return i;
    2e60:	b240      	sxtb	r0, r0
    2e62:	e7f7      	b.n	2e54 <get_tc_index+0x5c>
    2e64:	00007098 	.word	0x00007098
    2e68:	20000088 	.word	0x20000088
    2e6c:	000070b0 	.word	0x000070b0
    2e70:	00001dad 	.word	0x00001dad

00002e74 <_tc_timer_init>:
{
    2e74:	b570      	push	{r4, r5, r6, lr}
    2e76:	4606      	mov	r6, r0
    2e78:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
    2e7a:	4608      	mov	r0, r1
    2e7c:	4b48      	ldr	r3, [pc, #288]	; (2fa0 <_tc_timer_init+0x12c>)
    2e7e:	4798      	blx	r3
    2e80:	4605      	mov	r5, r0
	device->hw = hw;
    2e82:	60f4      	str	r4, [r6, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    2e84:	22af      	movs	r2, #175	; 0xaf
    2e86:	4947      	ldr	r1, [pc, #284]	; (2fa4 <_tc_timer_init+0x130>)
    2e88:	2001      	movs	r0, #1
    2e8a:	4b47      	ldr	r3, [pc, #284]	; (2fa8 <_tc_timer_init+0x134>)
    2e8c:	4798      	blx	r3
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2e8e:	6923      	ldr	r3, [r4, #16]
    2e90:	f013 0f01 	tst.w	r3, #1
    2e94:	d1fb      	bne.n	2e8e <_tc_timer_init+0x1a>
    2e96:	6923      	ldr	r3, [r4, #16]
    2e98:	f013 0f03 	tst.w	r3, #3
    2e9c:	d1fb      	bne.n	2e96 <_tc_timer_init+0x22>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    2e9e:	6823      	ldr	r3, [r4, #0]
	if (hri_tc_get_CTRLA_ENABLE_bit(hw)) {
    2ea0:	f013 0f02 	tst.w	r3, #2
    2ea4:	d175      	bne.n	2f92 <_tc_timer_init+0x11e>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2ea6:	6923      	ldr	r3, [r4, #16]
    2ea8:	f013 0f01 	tst.w	r3, #1
    2eac:	d1fb      	bne.n	2ea6 <_tc_timer_init+0x32>
	((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_SWRST;
    2eae:	6823      	ldr	r3, [r4, #0]
    2eb0:	f043 0301 	orr.w	r3, r3, #1
    2eb4:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2eb6:	6923      	ldr	r3, [r4, #16]
    2eb8:	f013 0f01 	tst.w	r3, #1
    2ebc:	d1fb      	bne.n	2eb6 <_tc_timer_init+0x42>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    2ebe:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    2ec2:	4a3a      	ldr	r2, [pc, #232]	; (2fac <_tc_timer_init+0x138>)
    2ec4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    2ec8:	685a      	ldr	r2, [r3, #4]
	((Tc *)hw)->COUNT8.CTRLA.reg = data;
    2eca:	6022      	str	r2, [r4, #0]
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    2ecc:	7a9a      	ldrb	r2, [r3, #10]
	((Tc *)hw)->COUNT8.DBGCTRL.reg = data;
    2ece:	73e2      	strb	r2, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    2ed0:	891a      	ldrh	r2, [r3, #8]
	((Tc *)hw)->COUNT8.EVCTRL.reg = data;
    2ed2:	80e2      	strh	r2, [r4, #6]
	((Tc *)hw)->COUNT8.WAVE.reg = data;
    2ed4:	2201      	movs	r2, #1
    2ed6:	7322      	strb	r2, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    2ed8:	685b      	ldr	r3, [r3, #4]
    2eda:	f003 030c 	and.w	r3, r3, #12
    2ede:	2b08      	cmp	r3, #8
    2ee0:	d03f      	beq.n	2f62 <_tc_timer_init+0xee>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    2ee2:	2b00      	cmp	r3, #0
    2ee4:	d147      	bne.n	2f76 <_tc_timer_init+0x102>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    2ee6:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    2eea:	4a30      	ldr	r2, [pc, #192]	; (2fac <_tc_timer_init+0x138>)
    2eec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    2ef0:	899a      	ldrh	r2, [r3, #12]
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    2ef2:	83a2      	strh	r2, [r4, #28]
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    2ef4:	8a1b      	ldrh	r3, [r3, #16]
    2ef6:	83e3      	strh	r3, [r4, #30]
	((Tc *)hw)->COUNT8.INTENSET.reg = TC_INTENSET_OVF;
    2ef8:	2301      	movs	r3, #1
    2efa:	7263      	strb	r3, [r4, #9]
	_tc_init_irq_param(hw, (void *)device);
    2efc:	4631      	mov	r1, r6
    2efe:	4620      	mov	r0, r4
    2f00:	4b2b      	ldr	r3, [pc, #172]	; (2fb0 <_tc_timer_init+0x13c>)
    2f02:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    2f04:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    2f08:	4a28      	ldr	r2, [pc, #160]	; (2fac <_tc_timer_init+0x138>)
    2f0a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    2f0e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  if ((int32_t)(IRQn) >= 0)
    2f12:	2b00      	cmp	r3, #0
    2f14:	db40      	blt.n	2f98 <_tc_timer_init+0x124>
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2f16:	095a      	lsrs	r2, r3, #5
    2f18:	f003 031f 	and.w	r3, r3, #31
    2f1c:	2101      	movs	r1, #1
    2f1e:	fa01 f303 	lsl.w	r3, r1, r3
    2f22:	3220      	adds	r2, #32
    2f24:	4923      	ldr	r1, [pc, #140]	; (2fb4 <_tc_timer_init+0x140>)
    2f26:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    2f2a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2f2e:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    2f32:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    2f36:	4b1d      	ldr	r3, [pc, #116]	; (2fac <_tc_timer_init+0x138>)
    2f38:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    2f3c:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
  if ((int32_t)(IRQn) >= 0)
    2f40:	2b00      	cmp	r3, #0
    2f42:	db2b      	blt.n	2f9c <_tc_timer_init+0x128>
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2f44:	0959      	lsrs	r1, r3, #5
    2f46:	f003 031f 	and.w	r3, r3, #31
    2f4a:	2201      	movs	r2, #1
    2f4c:	fa02 f303 	lsl.w	r3, r2, r3
    2f50:	4a18      	ldr	r2, [pc, #96]	; (2fb4 <_tc_timer_init+0x140>)
    2f52:	f101 0060 	add.w	r0, r1, #96	; 0x60
    2f56:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2f5a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	return ERR_NONE;
    2f5e:	2000      	movs	r0, #0
    2f60:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    2f62:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    2f66:	4a11      	ldr	r2, [pc, #68]	; (2fac <_tc_timer_init+0x138>)
    2f68:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    2f6c:	68da      	ldr	r2, [r3, #12]
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    2f6e:	61e2      	str	r2, [r4, #28]
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    2f70:	691b      	ldr	r3, [r3, #16]
    2f72:	6223      	str	r3, [r4, #32]
    2f74:	e7c0      	b.n	2ef8 <_tc_timer_init+0x84>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    2f76:	2b04      	cmp	r3, #4
    2f78:	d1be      	bne.n	2ef8 <_tc_timer_init+0x84>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    2f7a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    2f7e:	4a0b      	ldr	r2, [pc, #44]	; (2fac <_tc_timer_init+0x138>)
    2f80:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    2f84:	7b1a      	ldrb	r2, [r3, #12]
}

static inline void hri_tccount8_write_CC_reg(const void *const hw, uint8_t index, hri_tc_cc8_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    2f86:	7722      	strb	r2, [r4, #28]
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
    2f88:	7c1a      	ldrb	r2, [r3, #16]
    2f8a:	7762      	strb	r2, [r4, #29]
		hri_tc_write_PER_reg(hw, _tcs[i].per);
    2f8c:	7adb      	ldrb	r3, [r3, #11]
	((Tc *)hw)->COUNT8.PER.reg = data;
    2f8e:	76e3      	strb	r3, [r4, #27]
    2f90:	e7b2      	b.n	2ef8 <_tc_timer_init+0x84>
		return ERR_DENIED;
    2f92:	f06f 0010 	mvn.w	r0, #16
    2f96:	bd70      	pop	{r4, r5, r6, pc}
	return ERR_NONE;
    2f98:	2000      	movs	r0, #0
    2f9a:	bd70      	pop	{r4, r5, r6, pc}
    2f9c:	2000      	movs	r0, #0
}
    2f9e:	bd70      	pop	{r4, r5, r6, pc}
    2fa0:	00002df9 	.word	0x00002df9
    2fa4:	000070b0 	.word	0x000070b0
    2fa8:	00001dad 	.word	0x00001dad
    2fac:	20000088 	.word	0x20000088
    2fb0:	00002d95 	.word	0x00002d95
    2fb4:	e000e100 	.word	0xe000e100

00002fb8 <_tc_timer_deinit>:
{
    2fb8:	b538      	push	{r3, r4, r5, lr}
	void *const hw = device->hw;
    2fba:	68c4      	ldr	r4, [r0, #12]
	int8_t      i  = get_tc_index(hw);
    2fbc:	4620      	mov	r0, r4
    2fbe:	4b18      	ldr	r3, [pc, #96]	; (3020 <_tc_timer_deinit+0x68>)
    2fc0:	4798      	blx	r3
    2fc2:	4605      	mov	r5, r0
	ASSERT(ARRAY_SIZE(_tcs));
    2fc4:	f240 1201 	movw	r2, #257	; 0x101
    2fc8:	4916      	ldr	r1, [pc, #88]	; (3024 <_tc_timer_deinit+0x6c>)
    2fca:	2001      	movs	r0, #1
    2fcc:	4b16      	ldr	r3, [pc, #88]	; (3028 <_tc_timer_deinit+0x70>)
    2fce:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    2fd0:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    2fd4:	4b15      	ldr	r3, [pc, #84]	; (302c <_tc_timer_deinit+0x74>)
    2fd6:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    2fda:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
  if ((int32_t)(IRQn) >= 0)
    2fde:	2b00      	cmp	r3, #0
    2fe0:	db0d      	blt.n	2ffe <_tc_timer_deinit+0x46>
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2fe2:	095a      	lsrs	r2, r3, #5
    2fe4:	f003 031f 	and.w	r3, r3, #31
    2fe8:	2101      	movs	r1, #1
    2fea:	fa01 f303 	lsl.w	r3, r1, r3
    2fee:	3220      	adds	r2, #32
    2ff0:	490f      	ldr	r1, [pc, #60]	; (3030 <_tc_timer_deinit+0x78>)
    2ff2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    2ff6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2ffa:	f3bf 8f6f 	isb	sy
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2ffe:	6923      	ldr	r3, [r4, #16]
    3000:	f013 0f03 	tst.w	r3, #3
    3004:	d1fb      	bne.n	2ffe <_tc_timer_deinit+0x46>
	((Tc *)hw)->COUNT8.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    3006:	6823      	ldr	r3, [r4, #0]
    3008:	f023 0302 	bic.w	r3, r3, #2
    300c:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    300e:	6923      	ldr	r3, [r4, #16]
    3010:	f013 0f01 	tst.w	r3, #1
    3014:	d1fb      	bne.n	300e <_tc_timer_deinit+0x56>
	((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_SWRST;
    3016:	6823      	ldr	r3, [r4, #0]
    3018:	f043 0301 	orr.w	r3, r3, #1
    301c:	6023      	str	r3, [r4, #0]
    301e:	bd38      	pop	{r3, r4, r5, pc}
    3020:	00002df9 	.word	0x00002df9
    3024:	000070b0 	.word	0x000070b0
    3028:	00001dad 	.word	0x00001dad
    302c:	20000088 	.word	0x20000088
    3030:	e000e100 	.word	0xe000e100

00003034 <_tc_timer_set_irq>:
{
    3034:	b510      	push	{r4, lr}
	int8_t      i  = get_tc_index(hw);
    3036:	68c0      	ldr	r0, [r0, #12]
    3038:	4b08      	ldr	r3, [pc, #32]	; (305c <_tc_timer_set_irq+0x28>)
    303a:	4798      	blx	r3
    303c:	4604      	mov	r4, r0
	ASSERT(ARRAY_SIZE(_tcs));
    303e:	f44f 72de 	mov.w	r2, #444	; 0x1bc
    3042:	4907      	ldr	r1, [pc, #28]	; (3060 <_tc_timer_set_irq+0x2c>)
    3044:	2001      	movs	r0, #1
    3046:	4b07      	ldr	r3, [pc, #28]	; (3064 <_tc_timer_set_irq+0x30>)
    3048:	4798      	blx	r3
	_irq_set(_tcs[i].irq);
    304a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    304e:	4b06      	ldr	r3, [pc, #24]	; (3068 <_tc_timer_set_irq+0x34>)
    3050:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    3054:	78a0      	ldrb	r0, [r4, #2]
    3056:	4b05      	ldr	r3, [pc, #20]	; (306c <_tc_timer_set_irq+0x38>)
    3058:	4798      	blx	r3
    305a:	bd10      	pop	{r4, pc}
    305c:	00002df9 	.word	0x00002df9
    3060:	000070b0 	.word	0x000070b0
    3064:	00001dad 	.word	0x00001dad
    3068:	20000088 	.word	0x20000088
    306c:	000020d1 	.word	0x000020d1

00003070 <_pwm_init>:
{
    3070:	b570      	push	{r4, r5, r6, lr}
    3072:	4606      	mov	r6, r0
    3074:	460c      	mov	r4, r1
	int8_t i   = get_tc_index(hw);
    3076:	4608      	mov	r0, r1
    3078:	4b3f      	ldr	r3, [pc, #252]	; (3178 <_pwm_init+0x108>)
    307a:	4798      	blx	r3
    307c:	4605      	mov	r5, r0
	device->hw = hw;
    307e:	6134      	str	r4, [r6, #16]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3080:	6923      	ldr	r3, [r4, #16]
    3082:	f013 0f01 	tst.w	r3, #1
    3086:	d1fb      	bne.n	3080 <_pwm_init+0x10>
    3088:	6923      	ldr	r3, [r4, #16]
    308a:	f013 0f03 	tst.w	r3, #3
    308e:	d1fb      	bne.n	3088 <_pwm_init+0x18>
	tmp = ((Tc *)hw)->COUNT8.CTRLA.reg;
    3090:	6823      	ldr	r3, [r4, #0]
	if (hri_tc_get_CTRLA_ENABLE_bit(hw)) {
    3092:	f013 0f02 	tst.w	r3, #2
    3096:	d165      	bne.n	3164 <_pwm_init+0xf4>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    3098:	6923      	ldr	r3, [r4, #16]
    309a:	f013 0f01 	tst.w	r3, #1
    309e:	d1fb      	bne.n	3098 <_pwm_init+0x28>
	((Tc *)hw)->COUNT8.CTRLA.reg |= TC_CTRLA_SWRST;
    30a0:	6823      	ldr	r3, [r4, #0]
    30a2:	f043 0301 	orr.w	r3, r3, #1
    30a6:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    30a8:	6923      	ldr	r3, [r4, #16]
    30aa:	f013 0f01 	tst.w	r3, #1
    30ae:	d1fb      	bne.n	30a8 <_pwm_init+0x38>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    30b0:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    30b4:	4a31      	ldr	r2, [pc, #196]	; (317c <_pwm_init+0x10c>)
    30b6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    30ba:	685a      	ldr	r2, [r3, #4]
	((Tc *)hw)->COUNT8.CTRLA.reg = data;
    30bc:	6022      	str	r2, [r4, #0]
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    30be:	7a9a      	ldrb	r2, [r3, #10]
	((Tc *)hw)->COUNT8.DBGCTRL.reg = data;
    30c0:	73e2      	strb	r2, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    30c2:	891a      	ldrh	r2, [r3, #8]
	((Tc *)hw)->COUNT8.EVCTRL.reg = data;
    30c4:	80e2      	strh	r2, [r4, #6]
	((Tc *)hw)->COUNT8.WAVE.reg = data;
    30c6:	2203      	movs	r2, #3
    30c8:	7322      	strb	r2, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    30ca:	685b      	ldr	r3, [r3, #4]
    30cc:	f003 030c 	and.w	r3, r3, #12
    30d0:	2b08      	cmp	r3, #8
    30d2:	d03d      	beq.n	3150 <_pwm_init+0xe0>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    30d4:	2b00      	cmp	r3, #0
    30d6:	d148      	bne.n	316a <_pwm_init+0xfa>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    30d8:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    30dc:	4a27      	ldr	r2, [pc, #156]	; (317c <_pwm_init+0x10c>)
    30de:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    30e2:	899a      	ldrh	r2, [r3, #12]
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    30e4:	83a2      	strh	r2, [r4, #28]
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    30e6:	8a1b      	ldrh	r3, [r3, #16]
    30e8:	83e3      	strh	r3, [r4, #30]
	_tc_init_irq_param(hw, (void *)device);
    30ea:	4631      	mov	r1, r6
    30ec:	4620      	mov	r0, r4
    30ee:	4b24      	ldr	r3, [pc, #144]	; (3180 <_pwm_init+0x110>)
    30f0:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    30f2:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    30f6:	4a21      	ldr	r2, [pc, #132]	; (317c <_pwm_init+0x10c>)
    30f8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    30fc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  if ((int32_t)(IRQn) >= 0)
    3100:	2b00      	cmp	r3, #0
    3102:	db35      	blt.n	3170 <_pwm_init+0x100>
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    3104:	095a      	lsrs	r2, r3, #5
    3106:	f003 031f 	and.w	r3, r3, #31
    310a:	2101      	movs	r1, #1
    310c:	fa01 f303 	lsl.w	r3, r1, r3
    3110:	3220      	adds	r2, #32
    3112:	491c      	ldr	r1, [pc, #112]	; (3184 <_pwm_init+0x114>)
    3114:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    3118:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    311c:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    3120:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    3124:	4b15      	ldr	r3, [pc, #84]	; (317c <_pwm_init+0x10c>)
    3126:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    312a:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
  if ((int32_t)(IRQn) >= 0)
    312e:	2b00      	cmp	r3, #0
    3130:	db20      	blt.n	3174 <_pwm_init+0x104>
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    3132:	0959      	lsrs	r1, r3, #5
    3134:	f003 031f 	and.w	r3, r3, #31
    3138:	2201      	movs	r2, #1
    313a:	fa02 f303 	lsl.w	r3, r2, r3
    313e:	4a11      	ldr	r2, [pc, #68]	; (3184 <_pwm_init+0x114>)
    3140:	f101 0060 	add.w	r0, r1, #96	; 0x60
    3144:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    3148:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	return 0;
    314c:	2000      	movs	r0, #0
    314e:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    3150:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    3154:	4a09      	ldr	r2, [pc, #36]	; (317c <_pwm_init+0x10c>)
    3156:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    315a:	68da      	ldr	r2, [r3, #12]
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    315c:	61e2      	str	r2, [r4, #28]
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    315e:	691b      	ldr	r3, [r3, #16]
    3160:	6223      	str	r3, [r4, #32]
    3162:	e7c2      	b.n	30ea <_pwm_init+0x7a>
		return ERR_DENIED;
    3164:	f06f 0010 	mvn.w	r0, #16
    3168:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
    316a:	f04f 30ff 	mov.w	r0, #4294967295
    316e:	bd70      	pop	{r4, r5, r6, pc}
	return 0;
    3170:	2000      	movs	r0, #0
    3172:	bd70      	pop	{r4, r5, r6, pc}
    3174:	2000      	movs	r0, #0
}
    3176:	bd70      	pop	{r4, r5, r6, pc}
    3178:	00002df9 	.word	0x00002df9
    317c:	20000088 	.word	0x20000088
    3180:	00002d95 	.word	0x00002d95
    3184:	e000e100 	.word	0xe000e100

00003188 <_tc_get_timer>:
}
    3188:	4800      	ldr	r0, [pc, #0]	; (318c <_tc_get_timer+0x4>)
    318a:	4770      	bx	lr
    318c:	20000100 	.word	0x20000100

00003190 <_tc_get_pwm>:
}
    3190:	2000      	movs	r0, #0
    3192:	4770      	bx	lr

00003194 <TC0_Handler>:
{
    3194:	b508      	push	{r3, lr}
	tc_pwm_interrupt_handler(_tc0_dev);
    3196:	4b02      	ldr	r3, [pc, #8]	; (31a0 <TC0_Handler+0xc>)
    3198:	6818      	ldr	r0, [r3, #0]
    319a:	4b02      	ldr	r3, [pc, #8]	; (31a4 <TC0_Handler+0x10>)
    319c:	4798      	blx	r3
    319e:	bd08      	pop	{r3, pc}
    31a0:	20000a78 	.word	0x20000a78
    31a4:	00002d65 	.word	0x00002d65

000031a8 <TC1_Handler>:
{
    31a8:	b508      	push	{r3, lr}
	tc_pwm_interrupt_handler(_tc1_dev);
    31aa:	4b02      	ldr	r3, [pc, #8]	; (31b4 <TC1_Handler+0xc>)
    31ac:	6858      	ldr	r0, [r3, #4]
    31ae:	4b02      	ldr	r3, [pc, #8]	; (31b8 <TC1_Handler+0x10>)
    31b0:	4798      	blx	r3
    31b2:	bd08      	pop	{r3, pc}
    31b4:	20000a78 	.word	0x20000a78
    31b8:	00002d65 	.word	0x00002d65

000031bc <TC2_Handler>:
{
    31bc:	b508      	push	{r3, lr}
	tc_pwm_interrupt_handler(_tc2_dev);
    31be:	4b02      	ldr	r3, [pc, #8]	; (31c8 <TC2_Handler+0xc>)
    31c0:	6898      	ldr	r0, [r3, #8]
    31c2:	4b02      	ldr	r3, [pc, #8]	; (31cc <TC2_Handler+0x10>)
    31c4:	4798      	blx	r3
    31c6:	bd08      	pop	{r3, pc}
    31c8:	20000a78 	.word	0x20000a78
    31cc:	00002d65 	.word	0x00002d65

000031d0 <TC3_Handler>:
{
    31d0:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
    31d2:	4b02      	ldr	r3, [pc, #8]	; (31dc <TC3_Handler+0xc>)
    31d4:	68d8      	ldr	r0, [r3, #12]
    31d6:	4b02      	ldr	r3, [pc, #8]	; (31e0 <TC3_Handler+0x10>)
    31d8:	4798      	blx	r3
    31da:	bd08      	pop	{r3, pc}
    31dc:	20000a78 	.word	0x20000a78
    31e0:	00002d4d 	.word	0x00002d4d

000031e4 <TC4_Handler>:
{
    31e4:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc4_dev);
    31e6:	4b02      	ldr	r3, [pc, #8]	; (31f0 <TC4_Handler+0xc>)
    31e8:	6918      	ldr	r0, [r3, #16]
    31ea:	4b02      	ldr	r3, [pc, #8]	; (31f4 <TC4_Handler+0x10>)
    31ec:	4798      	blx	r3
    31ee:	bd08      	pop	{r3, pc}
    31f0:	20000a78 	.word	0x20000a78
    31f4:	00002d4d 	.word	0x00002d4d

000031f8 <TC5_Handler>:
{
    31f8:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc5_dev);
    31fa:	4b02      	ldr	r3, [pc, #8]	; (3204 <TC5_Handler+0xc>)
    31fc:	6958      	ldr	r0, [r3, #20]
    31fe:	4b02      	ldr	r3, [pc, #8]	; (3208 <TC5_Handler+0x10>)
    3200:	4798      	blx	r3
    3202:	bd08      	pop	{r3, pc}
    3204:	20000a78 	.word	0x20000a78
    3208:	00002d4d 	.word	0x00002d4d

0000320c <_wdt_init>:

/**
 * \brief WDT initialization function
 */
int32_t _wdt_init(struct wdt_dev *const dev)
{
    320c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    320e:	4604      	mov	r4, r0
    3210:	b330      	cbz	r0, 3260 <_wdt_init+0x54>
    3212:	6800      	ldr	r0, [r0, #0]
    3214:	3000      	adds	r0, #0
    3216:	bf18      	it	ne
    3218:	2001      	movne	r0, #1
    321a:	225a      	movs	r2, #90	; 0x5a
    321c:	4914      	ldr	r1, [pc, #80]	; (3270 <_wdt_init+0x64>)
    321e:	4b15      	ldr	r3, [pc, #84]	; (3274 <_wdt_init+0x68>)
    3220:	4798      	blx	r3

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    3222:	6823      	ldr	r3, [r4, #0]
typedef uint8_t  hri_wdt_intenset_reg_t;
typedef uint8_t  hri_wdt_intflag_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw, hri_wdt_syncbusy_reg_t reg)
{
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    3224:	689a      	ldr	r2, [r3, #8]
    3226:	f012 0f0e 	tst.w	r2, #14
    322a:	d1fb      	bne.n	3224 <_wdt_init+0x18>

static inline bool hri_wdt_get_CTRLA_ALWAYSON_bit(const void *const hw)
{
	uint8_t tmp;
	hri_wdt_wait_for_sync(hw, WDT_SYNCBUSY_ENABLE | WDT_SYNCBUSY_WEN | WDT_SYNCBUSY_ALWAYSON);
	tmp = ((Wdt *)hw)->CTRLA.reg;
    322c:	781a      	ldrb	r2, [r3, #0]
    322e:	09d2      	lsrs	r2, r2, #7
    3230:	d118      	bne.n	3264 <_wdt_init+0x58>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    3232:	689a      	ldr	r2, [r3, #8]
    3234:	f012 0f0e 	tst.w	r2, #14
    3238:	d1fb      	bne.n	3232 <_wdt_init+0x26>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    323a:	781a      	ldrb	r2, [r3, #0]
    323c:	f012 0f02 	tst.w	r2, #2
    3240:	d113      	bne.n	326a <_wdt_init+0x5e>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    3242:	689a      	ldr	r2, [r3, #8]
    3244:	f012 0f0e 	tst.w	r2, #14
    3248:	d1fb      	bne.n	3242 <_wdt_init+0x36>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_WEN;
    324a:	781a      	ldrb	r2, [r3, #0]
    324c:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    3250:	701a      	strb	r2, [r3, #0]
			hri_wdt_write_CONFIG_WINDOW_bf(dev->hw, CONF_WDT_WINDOW);
		} else {
			hri_wdt_clear_CTRLA_WEN_bit(dev->hw);
		}

		hri_wdt_write_CONFIG_PER_bf(dev->hw, CONF_WDT_PER);
    3252:	6822      	ldr	r2, [r4, #0]

static inline void hri_wdt_write_CONFIG_PER_bf(const void *const hw, hri_wdt_config_reg_t data)
{
	uint8_t tmp;
	WDT_CRITICAL_SECTION_ENTER();
	tmp = ((Wdt *)hw)->CONFIG.reg;
    3254:	7853      	ldrb	r3, [r2, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    3256:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
	tmp |= WDT_CONFIG_PER(data);
	((Wdt *)hw)->CONFIG.reg = tmp;
    325a:	7053      	strb	r3, [r2, #1]
	}

	return ERR_NONE;
    325c:	2000      	movs	r0, #0
    325e:	bd10      	pop	{r4, pc}
    3260:	2000      	movs	r0, #0
    3262:	e7da      	b.n	321a <_wdt_init+0xe>
		return ERR_DENIED;
    3264:	f06f 0010 	mvn.w	r0, #16
    3268:	bd10      	pop	{r4, pc}
    326a:	f06f 0010 	mvn.w	r0, #16
}
    326e:	bd10      	pop	{r4, pc}
    3270:	000070c4 	.word	0x000070c4
    3274:	00001dad 	.word	0x00001dad

00003278 <_wdt_set_timeout_period>:

/**
 * \brief set timeout period for WDT instance
 */
int32_t _wdt_set_timeout_period(struct wdt_dev *const dev, const uint32_t clk_rate, const uint16_t timeout_period)
{
    3278:	b570      	push	{r4, r5, r6, lr}
    327a:	460d      	mov	r5, r1
    327c:	4614      	mov	r4, r2
	uint64_t            tmp;
	uint32_t            period_cycles;
	enum wdt_period_reg timeout_period_reg;
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    327e:	4606      	mov	r6, r0
    3280:	2800      	cmp	r0, #0
    3282:	d044      	beq.n	330e <_wdt_set_timeout_period+0x96>
    3284:	6800      	ldr	r0, [r0, #0]
    3286:	3000      	adds	r0, #0
    3288:	bf18      	it	ne
    328a:	2001      	movne	r0, #1
    328c:	2284      	movs	r2, #132	; 0x84
    328e:	493f      	ldr	r1, [pc, #252]	; (338c <_wdt_set_timeout_period+0x114>)
    3290:	4b3f      	ldr	r3, [pc, #252]	; (3390 <_wdt_set_timeout_period+0x118>)
    3292:	4798      	blx	r3

    hri_wdt_clear_CTRLA_ENABLE_bit(dev->hw);
    3294:	6832      	ldr	r2, [r6, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    3296:	6893      	ldr	r3, [r2, #8]
    3298:	f013 0f0e 	tst.w	r3, #14
    329c:	d1fb      	bne.n	3296 <_wdt_set_timeout_period+0x1e>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_ENABLE;
    329e:	7813      	ldrb	r3, [r2, #0]
    32a0:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    32a4:	7013      	strb	r3, [r2, #0]
	hri_wdt_clear_CTRLA_ALWAYSON_bit(dev->hw);
    32a6:	6831      	ldr	r1, [r6, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    32a8:	688b      	ldr	r3, [r1, #8]
    32aa:	f013 0f0e 	tst.w	r3, #14
    32ae:	d1fb      	bne.n	32a8 <_wdt_set_timeout_period+0x30>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_ALWAYSON;
    32b0:	780b      	ldrb	r3, [r1, #0]
    32b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    32b6:	700b      	strb	r3, [r1, #0]
	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    32b8:	6833      	ldr	r3, [r6, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    32ba:	6899      	ldr	r1, [r3, #8]
    32bc:	f011 0f0e 	tst.w	r1, #14
    32c0:	d1fb      	bne.n	32ba <_wdt_set_timeout_period+0x42>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    32c2:	781a      	ldrb	r2, [r3, #0]
    32c4:	09d2      	lsrs	r2, r2, #7
    32c6:	d158      	bne.n	337a <_wdt_set_timeout_period+0x102>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    32c8:	6899      	ldr	r1, [r3, #8]
    32ca:	f011 0f0e 	tst.w	r1, #14
    32ce:	d1fb      	bne.n	32c8 <_wdt_set_timeout_period+0x50>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    32d0:	781a      	ldrb	r2, [r3, #0]
    32d2:	f012 0f02 	tst.w	r2, #2
    32d6:	d153      	bne.n	3380 <_wdt_set_timeout_period+0x108>
		return ERR_DENIED;
	} else {
		/* calc the period cycles corresponding to timeout period */
		tmp = (uint64_t)timeout_period * clk_rate;
    32d8:	fba4 4505 	umull	r4, r5, r4, r5

		/* check whether overflow*/
		if (tmp >> 32) {
    32dc:	4628      	mov	r0, r5
    32de:	2100      	movs	r1, #0
    32e0:	ea50 0201 	orrs.w	r2, r0, r1
    32e4:	d14f      	bne.n	3386 <_wdt_set_timeout_period+0x10e>
			return ERR_INVALID_ARG;
		}

		period_cycles = (uint32_t)tmp;
		/* calc the register value corresponding to period cysles */
		switch (period_cycles) {
    32e6:	f5b4 3f7a 	cmp.w	r4, #256000	; 0x3e800
    32ea:	d038      	beq.n	335e <_wdt_set_timeout_period+0xe6>
    32ec:	d911      	bls.n	3312 <_wdt_set_timeout_period+0x9a>
    32ee:	f5b4 1ffa 	cmp.w	r4, #2048000	; 0x1f4000
    32f2:	d038      	beq.n	3366 <_wdt_set_timeout_period+0xee>
    32f4:	d927      	bls.n	3346 <_wdt_set_timeout_period+0xce>
    32f6:	f5b4 0ffa 	cmp.w	r4, #8192000	; 0x7d0000
    32fa:	d038      	beq.n	336e <_wdt_set_timeout_period+0xf6>
    32fc:	f5b4 0f7a 	cmp.w	r4, #16384000	; 0xfa0000
    3300:	d037      	beq.n	3372 <_wdt_set_timeout_period+0xfa>
    3302:	f5b4 1f7a 	cmp.w	r4, #4096000	; 0x3e8000
    3306:	d030      	beq.n	336a <_wdt_set_timeout_period+0xf2>
			break;
		case WDT_CLK_16384CYCLE *WDT_PERIOD_RATE:
			timeout_period_reg = WDT_PERIOD_16384CYCLE;
			break;
		default:
			return ERR_INVALID_ARG;
    3308:	f06f 000c 	mvn.w	r0, #12
	}

	hri_wdt_write_CONFIG_PER_bf(dev->hw, (uint8_t)timeout_period_reg);

	return ERR_NONE;
}
    330c:	bd70      	pop	{r4, r5, r6, pc}
    330e:	2000      	movs	r0, #0
    3310:	e7bc      	b.n	328c <_wdt_set_timeout_period+0x14>
		switch (period_cycles) {
    3312:	f5b4 4ffa 	cmp.w	r4, #32000	; 0x7d00
    3316:	d01e      	beq.n	3356 <_wdt_set_timeout_period+0xde>
    3318:	d80d      	bhi.n	3336 <_wdt_set_timeout_period+0xbe>
    331a:	f5b4 5ffa 	cmp.w	r4, #8000	; 0x1f40
    331e:	d02a      	beq.n	3376 <_wdt_set_timeout_period+0xfe>
    3320:	f5b4 5f7a 	cmp.w	r4, #16000	; 0x3e80
    3324:	d1f0      	bne.n	3308 <_wdt_set_timeout_period+0x90>
			timeout_period_reg = WDT_PERIOD_16CYCLE;
    3326:	2101      	movs	r1, #1
	tmp = ((Wdt *)hw)->CONFIG.reg;
    3328:	785a      	ldrb	r2, [r3, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    332a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= WDT_CONFIG_PER(data);
    332e:	430a      	orrs	r2, r1
	((Wdt *)hw)->CONFIG.reg = tmp;
    3330:	705a      	strb	r2, [r3, #1]
	return ERR_NONE;
    3332:	2000      	movs	r0, #0
    3334:	bd70      	pop	{r4, r5, r6, pc}
		switch (period_cycles) {
    3336:	f5b4 4f7a 	cmp.w	r4, #64000	; 0xfa00
    333a:	d00e      	beq.n	335a <_wdt_set_timeout_period+0xe2>
    333c:	f5b4 3ffa 	cmp.w	r4, #128000	; 0x1f400
    3340:	d1e2      	bne.n	3308 <_wdt_set_timeout_period+0x90>
			timeout_period_reg = WDT_PERIOD_128CYCLE;
    3342:	2104      	movs	r1, #4
			break;
    3344:	e7f0      	b.n	3328 <_wdt_set_timeout_period+0xb0>
		switch (period_cycles) {
    3346:	f5b4 2ffa 	cmp.w	r4, #512000	; 0x7d000
    334a:	d00a      	beq.n	3362 <_wdt_set_timeout_period+0xea>
    334c:	f5b4 2f7a 	cmp.w	r4, #1024000	; 0xfa000
    3350:	d1da      	bne.n	3308 <_wdt_set_timeout_period+0x90>
			timeout_period_reg = WDT_PERIOD_1024CYCLE;
    3352:	2107      	movs	r1, #7
			break;
    3354:	e7e8      	b.n	3328 <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_32CYCLE;
    3356:	2102      	movs	r1, #2
			break;
    3358:	e7e6      	b.n	3328 <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_64CYCLE;
    335a:	2103      	movs	r1, #3
			break;
    335c:	e7e4      	b.n	3328 <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_256CYCLE;
    335e:	2105      	movs	r1, #5
			break;
    3360:	e7e2      	b.n	3328 <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_512CYCLE;
    3362:	2106      	movs	r1, #6
			break;
    3364:	e7e0      	b.n	3328 <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_2048CYCLE;
    3366:	2108      	movs	r1, #8
			break;
    3368:	e7de      	b.n	3328 <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_4096CYCLE;
    336a:	2109      	movs	r1, #9
			break;
    336c:	e7dc      	b.n	3328 <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_8192CYCLE;
    336e:	210a      	movs	r1, #10
			break;
    3370:	e7da      	b.n	3328 <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_16384CYCLE;
    3372:	210b      	movs	r1, #11
			break;
    3374:	e7d8      	b.n	3328 <_wdt_set_timeout_period+0xb0>
			timeout_period_reg = WDT_PERIOD_8CYCLE;
    3376:	2100      	movs	r1, #0
    3378:	e7d6      	b.n	3328 <_wdt_set_timeout_period+0xb0>
		return ERR_DENIED;
    337a:	f06f 0010 	mvn.w	r0, #16
    337e:	bd70      	pop	{r4, r5, r6, pc}
    3380:	f06f 0010 	mvn.w	r0, #16
    3384:	bd70      	pop	{r4, r5, r6, pc}
			return ERR_INVALID_ARG;
    3386:	f06f 000c 	mvn.w	r0, #12
    338a:	bd70      	pop	{r4, r5, r6, pc}
    338c:	000070c4 	.word	0x000070c4
    3390:	00001dad 	.word	0x00001dad

00003394 <_wdt_enable>:

/**
 * \brief enbale watchdog timer
 */
int32_t _wdt_enable(struct wdt_dev *const dev)
{
    3394:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    3396:	4604      	mov	r4, r0
    3398:	b198      	cbz	r0, 33c2 <_wdt_enable+0x2e>
    339a:	6800      	ldr	r0, [r0, #0]
    339c:	3000      	adds	r0, #0
    339e:	bf18      	it	ne
    33a0:	2001      	movne	r0, #1
    33a2:	f240 1207 	movw	r2, #263	; 0x107
    33a6:	4908      	ldr	r1, [pc, #32]	; (33c8 <_wdt_enable+0x34>)
    33a8:	4b08      	ldr	r3, [pc, #32]	; (33cc <_wdt_enable+0x38>)
    33aa:	4798      	blx	r3

	hri_wdt_set_CTRLA_ENABLE_bit(dev->hw);
    33ac:	6822      	ldr	r2, [r4, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    33ae:	6893      	ldr	r3, [r2, #8]
    33b0:	f013 0f0e 	tst.w	r3, #14
    33b4:	d1fb      	bne.n	33ae <_wdt_enable+0x1a>
	((Wdt *)hw)->CTRLA.reg |= WDT_CTRLA_ENABLE;
    33b6:	7813      	ldrb	r3, [r2, #0]
    33b8:	f043 0302 	orr.w	r3, r3, #2
    33bc:	7013      	strb	r3, [r2, #0]

	return ERR_NONE;
}
    33be:	2000      	movs	r0, #0
    33c0:	bd10      	pop	{r4, pc}
    33c2:	2000      	movs	r0, #0
    33c4:	e7ed      	b.n	33a2 <_wdt_enable+0xe>
    33c6:	bf00      	nop
    33c8:	000070c4 	.word	0x000070c4
    33cc:	00001dad 	.word	0x00001dad

000033d0 <_wdt_feed>:

/**
 * \brief reset watchdog timer to make wdt work from start
 */
int32_t _wdt_feed(struct wdt_dev *const dev)
{
    33d0:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    33d2:	4604      	mov	r4, r0
    33d4:	b168      	cbz	r0, 33f2 <_wdt_feed+0x22>
    33d6:	6800      	ldr	r0, [r0, #0]
    33d8:	3000      	adds	r0, #0
    33da:	bf18      	it	ne
    33dc:	2001      	movne	r0, #1
    33de:	f240 1225 	movw	r2, #293	; 0x125
    33e2:	4905      	ldr	r1, [pc, #20]	; (33f8 <_wdt_feed+0x28>)
    33e4:	4b05      	ldr	r3, [pc, #20]	; (33fc <_wdt_feed+0x2c>)
    33e6:	4798      	blx	r3

	hri_wdt_write_CLEAR_reg(dev->hw, WDT_CLEAR_CLEAR_KEY);
    33e8:	6823      	ldr	r3, [r4, #0]
	((Wdt *)hw)->CLEAR.reg = data;
    33ea:	22a5      	movs	r2, #165	; 0xa5
    33ec:	731a      	strb	r2, [r3, #12]

	return ERR_NONE;
}
    33ee:	2000      	movs	r0, #0
    33f0:	bd10      	pop	{r4, pc}
    33f2:	2000      	movs	r0, #0
    33f4:	e7f3      	b.n	33de <_wdt_feed+0xe>
    33f6:	bf00      	nop
    33f8:	000070c4 	.word	0x000070c4
    33fc:	00001dad 	.word	0x00001dad

00003400 <createQueuesAndSemaphores>:
*
* DESCRIPTION:  Creats the Queues and Semaphores
*
********************************************************************************/
bool createQueuesAndSemaphores(void)
{
    3400:	b538      	push	{r3, r4, r5, lr}
	bool status = true;

    /* Create the Message Queues */
    AtTransmitQueue = xQueueCreate(MAX_TX_QUEUE_SIZE, sizeof(AtTxMsgType));
    3402:	2200      	movs	r2, #0
    3404:	2108      	movs	r1, #8
    3406:	2001      	movs	r0, #1
    3408:	4d0d      	ldr	r5, [pc, #52]	; (3440 <createQueuesAndSemaphores+0x40>)
    340a:	47a8      	blx	r5
    340c:	4c0d      	ldr	r4, [pc, #52]	; (3444 <createQueuesAndSemaphores+0x44>)
    340e:	6020      	str	r0, [r4, #0]
    AtReceiveQueue  = xQueueCreate(MAX_RX_QUEUE_SIZE, sizeof(AtRxMsgType));
    3410:	2200      	movs	r2, #0
    3412:	2101      	movs	r1, #1
    3414:	4608      	mov	r0, r1
    3416:	47a8      	blx	r5
    3418:	4b0b      	ldr	r3, [pc, #44]	; (3448 <createQueuesAndSemaphores+0x48>)
    341a:	6018      	str	r0, [r3, #0]

    if((AtTransmitQueue != NULL) &&
    341c:	6823      	ldr	r3, [r4, #0]
    341e:	b16b      	cbz	r3, 343c <createQueuesAndSemaphores+0x3c>
    3420:	b160      	cbz	r0, 343c <createQueuesAndSemaphores+0x3c>
       (AtReceiveQueue  != NULL))
    {
    	DEBUG_PRINT("Tx & Rx Queues are created");
    3422:	480a      	ldr	r0, [pc, #40]	; (344c <createQueuesAndSemaphores+0x4c>)
    3424:	4b0a      	ldr	r3, [pc, #40]	; (3450 <createQueuesAndSemaphores+0x50>)
    3426:	4798      	blx	r3

    	AtTxQueueLoadSemaphore = xSemaphoreCreateBinary();
    3428:	2203      	movs	r2, #3
    342a:	2100      	movs	r1, #0
    342c:	2001      	movs	r0, #1
    342e:	47a8      	blx	r5
    3430:	4b08      	ldr	r3, [pc, #32]	; (3454 <createQueuesAndSemaphores+0x54>)
    3432:	6018      	str	r0, [r3, #0]
		
		if((AtTxQueueLoadSemaphore != NULL))
    3434:	b110      	cbz	r0, 343c <createQueuesAndSemaphores+0x3c>
		{
			DEBUG_PRINT("Semaphores are created");
    3436:	4808      	ldr	r0, [pc, #32]	; (3458 <createQueuesAndSemaphores+0x58>)
    3438:	4b05      	ldr	r3, [pc, #20]	; (3450 <createQueuesAndSemaphores+0x50>)
    343a:	4798      	blx	r3
    }
    else
    {
    	status = false;
    }
}
    343c:	bd38      	pop	{r3, r4, r5, pc}
    343e:	bf00      	nop
    3440:	00003c89 	.word	0x00003c89
    3444:	20002804 	.word	0x20002804
    3448:	2000280c 	.word	0x2000280c
    344c:	000070dc 	.word	0x000070dc
    3450:	0000106d 	.word	0x0000106d
    3454:	20002808 	.word	0x20002808
    3458:	000070f8 	.word	0x000070f8

0000345c <main>:
{
    345c:	b580      	push	{r7, lr}
    345e:	b082      	sub	sp, #8
    atmel_start_init();	
    3460:	4b29      	ldr	r3, [pc, #164]	; (3508 <main+0xac>)
    3462:	4798      	blx	r3
    DispatchTaskStatus = xTaskCreate( DispatchTask, "DispatchTask", 150, NULL, 2, &xDispatchTaskHandle );
    3464:	4b29      	ldr	r3, [pc, #164]	; (350c <main+0xb0>)
    3466:	9301      	str	r3, [sp, #4]
    3468:	2702      	movs	r7, #2
    346a:	9700      	str	r7, [sp, #0]
    346c:	2300      	movs	r3, #0
    346e:	2296      	movs	r2, #150	; 0x96
    3470:	4927      	ldr	r1, [pc, #156]	; (3510 <main+0xb4>)
    3472:	4828      	ldr	r0, [pc, #160]	; (3514 <main+0xb8>)
    3474:	4d28      	ldr	r5, [pc, #160]	; (3518 <main+0xbc>)
    3476:	47a8      	blx	r5
    3478:	4c28      	ldr	r4, [pc, #160]	; (351c <main+0xc0>)
    347a:	6020      	str	r0, [r4, #0]
    ModemTxTaskStatus = xTaskCreate( ModemTxTask, "ModemTask", 150, NULL, 1, &xModemTxTaskHandle );
    347c:	4b28      	ldr	r3, [pc, #160]	; (3520 <main+0xc4>)
    347e:	9301      	str	r3, [sp, #4]
    3480:	2601      	movs	r6, #1
    3482:	9600      	str	r6, [sp, #0]
    3484:	2300      	movs	r3, #0
    3486:	2296      	movs	r2, #150	; 0x96
    3488:	4926      	ldr	r1, [pc, #152]	; (3524 <main+0xc8>)
    348a:	4827      	ldr	r0, [pc, #156]	; (3528 <main+0xcc>)
    348c:	47a8      	blx	r5
    348e:	6060      	str	r0, [r4, #4]
    ModemRxTaskStatus = xTaskCreate( ModemRxTask, "ModemRxTask", 150, NULL, 2, &xModemRxTaskHandle);
    3490:	4b26      	ldr	r3, [pc, #152]	; (352c <main+0xd0>)
    3492:	9301      	str	r3, [sp, #4]
    3494:	9700      	str	r7, [sp, #0]
    3496:	2300      	movs	r3, #0
    3498:	2296      	movs	r2, #150	; 0x96
    349a:	4925      	ldr	r1, [pc, #148]	; (3530 <main+0xd4>)
    349c:	4825      	ldr	r0, [pc, #148]	; (3534 <main+0xd8>)
    349e:	47a8      	blx	r5
    34a0:	60a0      	str	r0, [r4, #8]
    ModemProcessTaskStatus = xTaskCreate( ModemProcessTask, "ModemProcessTask", 150, NULL, 1, &xModemProcessTaskHandle);
    34a2:	4b25      	ldr	r3, [pc, #148]	; (3538 <main+0xdc>)
    34a4:	9301      	str	r3, [sp, #4]
    34a6:	9600      	str	r6, [sp, #0]
    34a8:	2300      	movs	r3, #0
    34aa:	2296      	movs	r2, #150	; 0x96
    34ac:	4923      	ldr	r1, [pc, #140]	; (353c <main+0xe0>)
    34ae:	4824      	ldr	r0, [pc, #144]	; (3540 <main+0xe4>)
    34b0:	47a8      	blx	r5
    34b2:	60e0      	str	r0, [r4, #12]
    ModemDiagTaskStatus = xTaskCreate( ModemDiagTask, "ModemDiagTask", 150, NULL, 1, &xModemDiagTaskHandle);
    34b4:	4b23      	ldr	r3, [pc, #140]	; (3544 <main+0xe8>)
    34b6:	9301      	str	r3, [sp, #4]
    34b8:	9600      	str	r6, [sp, #0]
    34ba:	2300      	movs	r3, #0
    34bc:	2296      	movs	r2, #150	; 0x96
    34be:	4922      	ldr	r1, [pc, #136]	; (3548 <main+0xec>)
    34c0:	4822      	ldr	r0, [pc, #136]	; (354c <main+0xf0>)
    34c2:	47a8      	blx	r5
    if((DispatchTaskStatus == pdPASS) &&
    34c4:	6823      	ldr	r3, [r4, #0]
    34c6:	42b3      	cmp	r3, r6
    34c8:	d006      	beq.n	34d8 <main+0x7c>
    	DEBUG_PRINT("Failed to create tasks");
    34ca:	4821      	ldr	r0, [pc, #132]	; (3550 <main+0xf4>)
    34cc:	4b21      	ldr	r3, [pc, #132]	; (3554 <main+0xf8>)
    34ce:	4798      	blx	r3
    DEBUG_PRINT("Error: Scheduler exited");
    34d0:	4821      	ldr	r0, [pc, #132]	; (3558 <main+0xfc>)
    34d2:	4b20      	ldr	r3, [pc, #128]	; (3554 <main+0xf8>)
    34d4:	4798      	blx	r3
    34d6:	e7fe      	b.n	34d6 <main+0x7a>
    if((DispatchTaskStatus == pdPASS) &&
    34d8:	68e3      	ldr	r3, [r4, #12]
    34da:	42b3      	cmp	r3, r6
    34dc:	d1f5      	bne.n	34ca <main+0x6e>
       (ModemProcessTaskStatus == pdPASS) &&
    34de:	6863      	ldr	r3, [r4, #4]
    34e0:	42b3      	cmp	r3, r6
    34e2:	d1f2      	bne.n	34ca <main+0x6e>
       (ModemTxTaskStatus == pdPASS) &&
    34e4:	68a3      	ldr	r3, [r4, #8]
    34e6:	42b3      	cmp	r3, r6
    34e8:	d1ef      	bne.n	34ca <main+0x6e>
       (ModemRxTaskStatus == pdPASS) &&
    34ea:	42b0      	cmp	r0, r6
    34ec:	d1ed      	bne.n	34ca <main+0x6e>
    	DEBUG_PRINT("Successfully Created the Tasks");
    34ee:	481b      	ldr	r0, [pc, #108]	; (355c <main+0x100>)
    34f0:	4b18      	ldr	r3, [pc, #96]	; (3554 <main+0xf8>)
    34f2:	4798      	blx	r3
    	if(false != createQueuesAndSemaphores())
    34f4:	4b1a      	ldr	r3, [pc, #104]	; (3560 <main+0x104>)
    34f6:	4798      	blx	r3
    34f8:	b110      	cbz	r0, 3500 <main+0xa4>
    		vTaskStartScheduler();
    34fa:	4b1a      	ldr	r3, [pc, #104]	; (3564 <main+0x108>)
    34fc:	4798      	blx	r3
    34fe:	e7e7      	b.n	34d0 <main+0x74>
    		DEBUG_PRINT("Free RTOS Scheduler not started");
    3500:	4819      	ldr	r0, [pc, #100]	; (3568 <main+0x10c>)
    3502:	4b14      	ldr	r3, [pc, #80]	; (3554 <main+0xf8>)
    3504:	4798      	blx	r3
    3506:	e7e3      	b.n	34d0 <main+0x74>
    3508:	000011c9 	.word	0x000011c9
    350c:	200027fc 	.word	0x200027fc
    3510:	00007110 	.word	0x00007110
    3514:	00000339 	.word	0x00000339
    3518:	0000448d 	.word	0x0000448d
    351c:	20000a90 	.word	0x20000a90
    3520:	200027e4 	.word	0x200027e4
    3524:	00007120 	.word	0x00007120
    3528:	00000ec1 	.word	0x00000ec1
    352c:	200027f8 	.word	0x200027f8
    3530:	0000712c 	.word	0x0000712c
    3534:	00000e09 	.word	0x00000e09
    3538:	200027ec 	.word	0x200027ec
    353c:	00007138 	.word	0x00007138
    3540:	00000b91 	.word	0x00000b91
    3544:	200027f0 	.word	0x200027f0
    3548:	0000714c 	.word	0x0000714c
    354c:	00000865 	.word	0x00000865
    3550:	0000719c 	.word	0x0000719c
    3554:	0000106d 	.word	0x0000106d
    3558:	000071b4 	.word	0x000071b4
    355c:	0000715c 	.word	0x0000715c
    3560:	00003401 	.word	0x00003401
    3564:	00004669 	.word	0x00004669
    3568:	0000717c 	.word	0x0000717c

0000356c <vListInitialise>:
void vListInitialise(List_t *const pxList)
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = (ListItem_t *)&(
    356c:	f100 0308 	add.w	r3, r0, #8
    3570:	6043      	str	r3, [r0, #4]
	    pxList->xListEnd); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is
	                          checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    3572:	f04f 32ff 	mov.w	r2, #4294967295
    3576:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = (ListItem_t *)&(pxList->xListEnd); /*lint !e826 !e740 The mini list structure is used as
    3578:	60c3      	str	r3, [r0, #12]
	                                                                the list end to save RAM.  This is checked and
	                                                                valid. */
	pxList->xListEnd.pxPrevious = (ListItem_t *)&(
    357a:	6103      	str	r3, [r0, #16]
	    pxList->xListEnd); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is
	                          checked and valid. */

	pxList->uxNumberOfItems = (UBaseType_t)0U;
    357c:	2300      	movs	r3, #0
    357e:	6003      	str	r3, [r0, #0]
    3580:	4770      	bx	lr

00003582 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem(ListItem_t *const pxItem)
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    3582:	2300      	movs	r3, #0
    3584:	6103      	str	r3, [r0, #16]
    3586:	4770      	bx	lr

00003588 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd(List_t *const pxList, ListItem_t *const pxNewListItem)
{
	ListItem_t *const pxIndex = pxList->pxIndex;
    3588:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY(pxNewListItem);

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext     = pxIndex;
    358a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    358c:	689a      	ldr	r2, [r3, #8]
    358e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    3590:	689a      	ldr	r2, [r3, #8]
    3592:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious         = pxNewListItem;
    3594:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = (void *)pxList;
    3596:	6108      	str	r0, [r1, #16]

	(pxList->uxNumberOfItems)++;
    3598:	6803      	ldr	r3, [r0, #0]
    359a:	3301      	adds	r3, #1
    359c:	6003      	str	r3, [r0, #0]
    359e:	4770      	bx	lr

000035a0 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert(List_t *const pxList, ListItem_t *const pxNewListItem)
{
    35a0:	b430      	push	{r4, r5}
	ListItem_t *     pxIterator;
	const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    35a2:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if (xValueOfInsertion == portMAX_DELAY) {
    35a4:	f1b5 3fff 	cmp.w	r5, #4294967295
    35a8:	d002      	beq.n	35b0 <vListInsert+0x10>
		    4) Using a queue or semaphore before it has been initialised or
		       before the scheduler has been started (are interrupts firing
		       before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for (pxIterator = (ListItem_t *)&(pxList->xListEnd); pxIterator->pxNext->xItemValue <= xValueOfInsertion;
    35aa:	f100 0208 	add.w	r2, r0, #8
    35ae:	e002      	b.n	35b6 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
    35b0:	6902      	ldr	r2, [r0, #16]
    35b2:	e004      	b.n	35be <vListInsert+0x1e>
		     pxIterator
		     = pxIterator
    35b4:	461a      	mov	r2, r3
		for (pxIterator = (ListItem_t *)&(pxList->xListEnd); pxIterator->pxNext->xItemValue <= xValueOfInsertion;
    35b6:	6853      	ldr	r3, [r2, #4]
    35b8:	681c      	ldr	r4, [r3, #0]
    35ba:	42a5      	cmp	r5, r4
    35bc:	d2fa      	bcs.n	35b4 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext             = pxIterator->pxNext;
    35be:	6853      	ldr	r3, [r2, #4]
    35c0:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    35c2:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious         = pxIterator;
    35c4:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext                = pxNewListItem;
    35c6:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = (void *)pxList;
    35c8:	6108      	str	r0, [r1, #16]

	(pxList->uxNumberOfItems)++;
    35ca:	6803      	ldr	r3, [r0, #0]
    35cc:	3301      	adds	r3, #1
    35ce:	6003      	str	r3, [r0, #0]
}
    35d0:	bc30      	pop	{r4, r5}
    35d2:	4770      	bx	lr

000035d4 <uxListRemove>:

UBaseType_t uxListRemove(ListItem_t *const pxItemToRemove)
{
	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	List_t *const pxList = (List_t *)pxItemToRemove->pvContainer;
    35d4:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    35d6:	6842      	ldr	r2, [r0, #4]
    35d8:	6881      	ldr	r1, [r0, #8]
    35da:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    35dc:	6882      	ldr	r2, [r0, #8]
    35de:	6841      	ldr	r1, [r0, #4]
    35e0:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if (pxList->pxIndex == pxItemToRemove) {
    35e2:	685a      	ldr	r2, [r3, #4]
    35e4:	4290      	cmp	r0, r2
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    35e6:	bf04      	itt	eq
    35e8:	6882      	ldreq	r2, [r0, #8]
    35ea:	605a      	streq	r2, [r3, #4]
	} else {
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    35ec:	2200      	movs	r2, #0
    35ee:	6102      	str	r2, [r0, #16]
	(pxList->uxNumberOfItems)--;
    35f0:	681a      	ldr	r2, [r3, #0]
    35f2:	3a01      	subs	r2, #1
    35f4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    35f6:	6818      	ldr	r0, [r3, #0]
}
    35f8:	4770      	bx	lr
	...

000035fc <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError(void)
{
    35fc:	b082      	sub	sp, #8
	volatile uint32_t ulDummy = 0;
    35fe:	2300      	movs	r3, #0
    3600:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT(uxCriticalNesting == ~0UL);
    3602:	4b0d      	ldr	r3, [pc, #52]	; (3638 <prvTaskExitError+0x3c>)
    3604:	681b      	ldr	r3, [r3, #0]
    3606:	f1b3 3fff 	cmp.w	r3, #4294967295
    360a:	d008      	beq.n	361e <prvTaskExitError+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI(void)
{
	uint32_t ulNewBASEPRI;

	__asm volatile("	mov %0, %1												\n"
    360c:	f04f 0380 	mov.w	r3, #128	; 0x80
    3610:	f383 8811 	msr	BASEPRI, r3
    3614:	f3bf 8f6f 	isb	sy
    3618:	f3bf 8f4f 	dsb	sy
    361c:	e7fe      	b.n	361c <prvTaskExitError+0x20>
    361e:	f04f 0380 	mov.w	r3, #128	; 0x80
    3622:	f383 8811 	msr	BASEPRI, r3
    3626:	f3bf 8f6f 	isb	sy
    362a:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while (ulDummy == 0) {
    362e:	9b01      	ldr	r3, [sp, #4]
    3630:	2b00      	cmp	r3, #0
    3632:	d0fc      	beq.n	362e <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
    3634:	b002      	add	sp, #8
    3636:	4770      	bx	lr
    3638:	20000120 	.word	0x20000120

0000363c <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(" ldr r0, =0xE000ED08 	\n" /* Use the NVIC offset register to locate the stack. */
    363c:	4808      	ldr	r0, [pc, #32]	; (3660 <prvPortStartFirstTask+0x24>)
    363e:	6800      	ldr	r0, [r0, #0]
    3640:	6800      	ldr	r0, [r0, #0]
    3642:	f380 8808 	msr	MSP, r0
    3646:	f04f 0000 	mov.w	r0, #0
    364a:	f380 8814 	msr	CONTROL, r0
    364e:	b662      	cpsie	i
    3650:	b661      	cpsie	f
    3652:	f3bf 8f4f 	dsb	sy
    3656:	f3bf 8f6f 	isb	sy
    365a:	df00      	svc	0
    365c:	bf00      	nop
    365e:	0000      	.short	0x0000
    3660:	e000ed08 	.word	0xe000ed08

00003664 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP(void)
{
	__asm volatile("	ldr.w r0, =0xE000ED88		\n" /* The FPU enable bits are in the CPACR. */
    3664:	f8df 000c 	ldr.w	r0, [pc, #12]	; 3674 <vPortEnableVFP+0x10>
    3668:	6801      	ldr	r1, [r0, #0]
    366a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    366e:	6001      	str	r1, [r0, #0]
    3670:	4770      	bx	lr
    3672:	0000      	.short	0x0000
    3674:	e000ed88 	.word	0xe000ed88

00003678 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR; /* xPSR */
    3678:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    367c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ((StackType_t)pxCode) & portSTART_ADDRESS_MASK; /* PC */
    3680:	f021 0101 	bic.w	r1, r1, #1
    3684:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = (StackType_t)portTASK_RETURN_ADDRESS; /* LR */
    3688:	4b05      	ldr	r3, [pc, #20]	; (36a0 <pxPortInitialiseStack+0x28>)
    368a:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = (StackType_t)pvParameters; /* R0 */
    368e:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
    3692:	f06f 0302 	mvn.w	r3, #2
    3696:	f840 3c24 	str.w	r3, [r0, #-36]
}
    369a:	3844      	subs	r0, #68	; 0x44
    369c:	4770      	bx	lr
    369e:	bf00      	nop
    36a0:	000035fd 	.word	0x000035fd
	...

000036b0 <SVC_Handler>:
	__asm volatile("	ldr	r3, pxCurrentTCBConst2		\n" /* Restore the context. */
    36b0:	4b07      	ldr	r3, [pc, #28]	; (36d0 <pxCurrentTCBConst2>)
    36b2:	6819      	ldr	r1, [r3, #0]
    36b4:	6808      	ldr	r0, [r1, #0]
    36b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    36ba:	f380 8809 	msr	PSP, r0
    36be:	f3bf 8f6f 	isb	sy
    36c2:	f04f 0000 	mov.w	r0, #0
    36c6:	f380 8811 	msr	BASEPRI, r0
    36ca:	4770      	bx	lr
    36cc:	f3af 8000 	nop.w

000036d0 <pxCurrentTCBConst2>:
    36d0:	20002748 	.word	0x20002748

000036d4 <vPortEnterCritical>:
    36d4:	f04f 0380 	mov.w	r3, #128	; 0x80
    36d8:	f383 8811 	msr	BASEPRI, r3
    36dc:	f3bf 8f6f 	isb	sy
    36e0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
    36e4:	4a0a      	ldr	r2, [pc, #40]	; (3710 <vPortEnterCritical+0x3c>)
    36e6:	6813      	ldr	r3, [r2, #0]
    36e8:	3301      	adds	r3, #1
    36ea:	6013      	str	r3, [r2, #0]
	if (uxCriticalNesting == 1) {
    36ec:	2b01      	cmp	r3, #1
    36ee:	d10d      	bne.n	370c <vPortEnterCritical+0x38>
		configASSERT((portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK) == 0);
    36f0:	4b08      	ldr	r3, [pc, #32]	; (3714 <vPortEnterCritical+0x40>)
    36f2:	681b      	ldr	r3, [r3, #0]
    36f4:	f013 0fff 	tst.w	r3, #255	; 0xff
    36f8:	d008      	beq.n	370c <vPortEnterCritical+0x38>
    36fa:	f04f 0380 	mov.w	r3, #128	; 0x80
    36fe:	f383 8811 	msr	BASEPRI, r3
    3702:	f3bf 8f6f 	isb	sy
    3706:	f3bf 8f4f 	dsb	sy
    370a:	e7fe      	b.n	370a <vPortEnterCritical+0x36>
    370c:	4770      	bx	lr
    370e:	bf00      	nop
    3710:	20000120 	.word	0x20000120
    3714:	e000ed04 	.word	0xe000ed04

00003718 <vPortExitCritical>:
	configASSERT(uxCriticalNesting);
    3718:	4b09      	ldr	r3, [pc, #36]	; (3740 <vPortExitCritical+0x28>)
    371a:	681b      	ldr	r3, [r3, #0]
    371c:	b943      	cbnz	r3, 3730 <vPortExitCritical+0x18>
    371e:	f04f 0380 	mov.w	r3, #128	; 0x80
    3722:	f383 8811 	msr	BASEPRI, r3
    3726:	f3bf 8f6f 	isb	sy
    372a:	f3bf 8f4f 	dsb	sy
    372e:	e7fe      	b.n	372e <vPortExitCritical+0x16>
	uxCriticalNesting--;
    3730:	3b01      	subs	r3, #1
    3732:	4a03      	ldr	r2, [pc, #12]	; (3740 <vPortExitCritical+0x28>)
    3734:	6013      	str	r3, [r2, #0]
	if (uxCriticalNesting == 0) {
    3736:	b90b      	cbnz	r3, 373c <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI(uint32_t ulNewMaskValue)
{
	__asm volatile("	msr basepri, %0	" ::"r"(ulNewMaskValue) : "memory");
    3738:	f383 8811 	msr	BASEPRI, r3
    373c:	4770      	bx	lr
    373e:	bf00      	nop
    3740:	20000120 	.word	0x20000120
	...

00003750 <PendSV_Handler>:
	__asm volatile(
    3750:	f3ef 8009 	mrs	r0, PSP
    3754:	f3bf 8f6f 	isb	sy
    3758:	4b15      	ldr	r3, [pc, #84]	; (37b0 <pxCurrentTCBConst>)
    375a:	681a      	ldr	r2, [r3, #0]
    375c:	f01e 0f10 	tst.w	lr, #16
    3760:	bf08      	it	eq
    3762:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
    3766:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    376a:	6010      	str	r0, [r2, #0]
    376c:	e92d 0009 	stmdb	sp!, {r0, r3}
    3770:	f04f 0080 	mov.w	r0, #128	; 0x80
    3774:	f380 8811 	msr	BASEPRI, r0
    3778:	f3bf 8f4f 	dsb	sy
    377c:	f3bf 8f6f 	isb	sy
    3780:	f001 f962 	bl	4a48 <vTaskSwitchContext>
    3784:	f04f 0000 	mov.w	r0, #0
    3788:	f380 8811 	msr	BASEPRI, r0
    378c:	bc09      	pop	{r0, r3}
    378e:	6819      	ldr	r1, [r3, #0]
    3790:	6808      	ldr	r0, [r1, #0]
    3792:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3796:	f01e 0f10 	tst.w	lr, #16
    379a:	bf08      	it	eq
    379c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
    37a0:	f380 8809 	msr	PSP, r0
    37a4:	f3bf 8f6f 	isb	sy
    37a8:	4770      	bx	lr
    37aa:	bf00      	nop
    37ac:	f3af 8000 	nop.w

000037b0 <pxCurrentTCBConst>:
    37b0:	20002748 	.word	0x20002748

000037b4 <SysTick_Handler>:
{
    37b4:	b508      	push	{r3, lr}
	__asm volatile("	mov %0, %1												\n"
    37b6:	f04f 0380 	mov.w	r3, #128	; 0x80
    37ba:	f383 8811 	msr	BASEPRI, r3
    37be:	f3bf 8f6f 	isb	sy
    37c2:	f3bf 8f4f 	dsb	sy
		if (xTaskIncrementTick() != pdFALSE) {
    37c6:	4b05      	ldr	r3, [pc, #20]	; (37dc <SysTick_Handler+0x28>)
    37c8:	4798      	blx	r3
    37ca:	b118      	cbz	r0, 37d4 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
    37cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    37d0:	4b03      	ldr	r3, [pc, #12]	; (37e0 <SysTick_Handler+0x2c>)
    37d2:	601a      	str	r2, [r3, #0]
	__asm volatile("	msr basepri, %0	" ::"r"(ulNewMaskValue) : "memory");
    37d4:	2300      	movs	r3, #0
    37d6:	f383 8811 	msr	BASEPRI, r3
    37da:	bd08      	pop	{r3, pc}
    37dc:	00004711 	.word	0x00004711
    37e0:	e000ed04 	.word	0xe000ed04

000037e4 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG          = 0UL;
    37e4:	4b05      	ldr	r3, [pc, #20]	; (37fc <vPortSetupTimerInterrupt+0x18>)
    37e6:	2200      	movs	r2, #0
    37e8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
    37ea:	4905      	ldr	r1, [pc, #20]	; (3800 <vPortSetupTimerInterrupt+0x1c>)
    37ec:	600a      	str	r2, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = (configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ) - 1UL;
    37ee:	f64b 317f 	movw	r1, #47999	; 0xbb7f
    37f2:	4a04      	ldr	r2, [pc, #16]	; (3804 <vPortSetupTimerInterrupt+0x20>)
    37f4:	6011      	str	r1, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = (portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT);
    37f6:	2207      	movs	r2, #7
    37f8:	601a      	str	r2, [r3, #0]
    37fa:	4770      	bx	lr
    37fc:	e000e010 	.word	0xe000e010
    3800:	e000e018 	.word	0xe000e018
    3804:	e000e014 	.word	0xe000e014

00003808 <xPortStartScheduler>:
	configASSERT(portCPUID != portCORTEX_M7_r0p1_ID);
    3808:	4b3b      	ldr	r3, [pc, #236]	; (38f8 <xPortStartScheduler+0xf0>)
    380a:	681a      	ldr	r2, [r3, #0]
    380c:	4b3b      	ldr	r3, [pc, #236]	; (38fc <xPortStartScheduler+0xf4>)
    380e:	429a      	cmp	r2, r3
    3810:	d108      	bne.n	3824 <xPortStartScheduler+0x1c>
	__asm volatile("	mov %0, %1												\n"
    3812:	f04f 0380 	mov.w	r3, #128	; 0x80
    3816:	f383 8811 	msr	BASEPRI, r3
    381a:	f3bf 8f6f 	isb	sy
    381e:	f3bf 8f4f 	dsb	sy
    3822:	e7fe      	b.n	3822 <xPortStartScheduler+0x1a>
	configASSERT(portCPUID != portCORTEX_M7_r0p0_ID);
    3824:	4b34      	ldr	r3, [pc, #208]	; (38f8 <xPortStartScheduler+0xf0>)
    3826:	681a      	ldr	r2, [r3, #0]
    3828:	4b35      	ldr	r3, [pc, #212]	; (3900 <xPortStartScheduler+0xf8>)
    382a:	429a      	cmp	r2, r3
    382c:	d108      	bne.n	3840 <xPortStartScheduler+0x38>
    382e:	f04f 0380 	mov.w	r3, #128	; 0x80
    3832:	f383 8811 	msr	BASEPRI, r3
    3836:	f3bf 8f6f 	isb	sy
    383a:	f3bf 8f4f 	dsb	sy
    383e:	e7fe      	b.n	383e <xPortStartScheduler+0x36>
{
    3840:	b510      	push	{r4, lr}
    3842:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
    3844:	4b2f      	ldr	r3, [pc, #188]	; (3904 <xPortStartScheduler+0xfc>)
    3846:	781a      	ldrb	r2, [r3, #0]
    3848:	b2d2      	uxtb	r2, r2
    384a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
    384c:	22ff      	movs	r2, #255	; 0xff
    384e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
    3850:	781b      	ldrb	r3, [r3, #0]
    3852:	b2db      	uxtb	r3, r3
    3854:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
    3858:	f89d 3003 	ldrb.w	r3, [sp, #3]
    385c:	4a2a      	ldr	r2, [pc, #168]	; (3908 <xPortStartScheduler+0x100>)
    385e:	f003 0380 	and.w	r3, r3, #128	; 0x80
    3862:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
    3864:	2307      	movs	r3, #7
    3866:	6053      	str	r3, [r2, #4]
		while ((ucMaxPriorityValue & portTOP_BIT_OF_BYTE) == portTOP_BIT_OF_BYTE) {
    3868:	f89d 3003 	ldrb.w	r3, [sp, #3]
    386c:	f013 0f80 	tst.w	r3, #128	; 0x80
    3870:	d012      	beq.n	3898 <xPortStartScheduler+0x90>
    3872:	2306      	movs	r3, #6
    3874:	e000      	b.n	3878 <xPortStartScheduler+0x70>
    3876:	460b      	mov	r3, r1
			ucMaxPriorityValue <<= (uint8_t)0x01;
    3878:	f89d 2003 	ldrb.w	r2, [sp, #3]
    387c:	0052      	lsls	r2, r2, #1
    387e:	b2d2      	uxtb	r2, r2
    3880:	f88d 2003 	strb.w	r2, [sp, #3]
		while ((ucMaxPriorityValue & portTOP_BIT_OF_BYTE) == portTOP_BIT_OF_BYTE) {
    3884:	f89d 2003 	ldrb.w	r2, [sp, #3]
    3888:	1e59      	subs	r1, r3, #1
    388a:	f012 0f80 	tst.w	r2, #128	; 0x80
    388e:	d1f2      	bne.n	3876 <xPortStartScheduler+0x6e>
    3890:	4a1d      	ldr	r2, [pc, #116]	; (3908 <xPortStartScheduler+0x100>)
    3892:	6053      	str	r3, [r2, #4]
			configASSERT((portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue) == configPRIO_BITS);
    3894:	2b04      	cmp	r3, #4
    3896:	d008      	beq.n	38aa <xPortStartScheduler+0xa2>
    3898:	f04f 0380 	mov.w	r3, #128	; 0x80
    389c:	f383 8811 	msr	BASEPRI, r3
    38a0:	f3bf 8f6f 	isb	sy
    38a4:	f3bf 8f4f 	dsb	sy
    38a8:	e7fe      	b.n	38a8 <xPortStartScheduler+0xa0>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
    38aa:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
    38ac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    38b0:	4a15      	ldr	r2, [pc, #84]	; (3908 <xPortStartScheduler+0x100>)
    38b2:	6053      	str	r3, [r2, #4]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
    38b4:	9b01      	ldr	r3, [sp, #4]
    38b6:	b2db      	uxtb	r3, r3
    38b8:	4a12      	ldr	r2, [pc, #72]	; (3904 <xPortStartScheduler+0xfc>)
    38ba:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
    38bc:	4b13      	ldr	r3, [pc, #76]	; (390c <xPortStartScheduler+0x104>)
    38be:	681a      	ldr	r2, [r3, #0]
    38c0:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
    38c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
    38c6:	681a      	ldr	r2, [r3, #0]
    38c8:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
    38cc:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
    38ce:	4b10      	ldr	r3, [pc, #64]	; (3910 <xPortStartScheduler+0x108>)
    38d0:	4798      	blx	r3
	uxCriticalNesting = 0;
    38d2:	2400      	movs	r4, #0
    38d4:	4b0f      	ldr	r3, [pc, #60]	; (3914 <xPortStartScheduler+0x10c>)
    38d6:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
    38d8:	4b0f      	ldr	r3, [pc, #60]	; (3918 <xPortStartScheduler+0x110>)
    38da:	4798      	blx	r3
	*(portFPCCR) |= portASPEN_AND_LSPEN_BITS;
    38dc:	4a0f      	ldr	r2, [pc, #60]	; (391c <xPortStartScheduler+0x114>)
    38de:	6813      	ldr	r3, [r2, #0]
    38e0:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
    38e4:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
    38e6:	4b0e      	ldr	r3, [pc, #56]	; (3920 <xPortStartScheduler+0x118>)
    38e8:	4798      	blx	r3
	vTaskSwitchContext();
    38ea:	4b0e      	ldr	r3, [pc, #56]	; (3924 <xPortStartScheduler+0x11c>)
    38ec:	4798      	blx	r3
	prvTaskExitError();
    38ee:	4b0e      	ldr	r3, [pc, #56]	; (3928 <xPortStartScheduler+0x120>)
    38f0:	4798      	blx	r3
}
    38f2:	4620      	mov	r0, r4
    38f4:	b002      	add	sp, #8
    38f6:	bd10      	pop	{r4, pc}
    38f8:	e000ed00 	.word	0xe000ed00
    38fc:	410fc271 	.word	0x410fc271
    3900:	410fc270 	.word	0x410fc270
    3904:	e000e400 	.word	0xe000e400
    3908:	20000aa0 	.word	0x20000aa0
    390c:	e000ed20 	.word	0xe000ed20
    3910:	000037e5 	.word	0x000037e5
    3914:	20000120 	.word	0x20000120
    3918:	00003665 	.word	0x00003665
    391c:	e000ef34 	.word	0xe000ef34
    3920:	0000363d 	.word	0x0000363d
    3924:	00004a49 	.word	0x00004a49
    3928:	000035fd 	.word	0x000035fd

0000392c <vPortValidateInterruptPriority>:
{
	uint32_t ulCurrentInterrupt;
	uint8_t  ucCurrentPriority;

	/* Obtain the number of the currently executing interrupt. */
	__asm volatile("mrs %0, ipsr" : "=r"(ulCurrentInterrupt)::"memory");
    392c:	f3ef 8305 	mrs	r3, IPSR

	/* Is the interrupt number a user defined interrupt? */
	if (ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER) {
    3930:	2b0f      	cmp	r3, #15
    3932:	d90f      	bls.n	3954 <vPortValidateInterruptPriority+0x28>
		/* Look up the interrupt's priority. */
		ucCurrentPriority = pcInterruptPriorityRegisters[ulCurrentInterrupt];
    3934:	4a10      	ldr	r2, [pc, #64]	; (3978 <vPortValidateInterruptPriority+0x4c>)
    3936:	5c9b      	ldrb	r3, [r3, r2]
    3938:	b2db      	uxtb	r3, r3
		interrupt entry is as fast and simple as possible.

		The following links provide detailed information:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html
		http://www.freertos.org/FAQHelp.html */
		configASSERT(ucCurrentPriority >= ucMaxSysCallPriority);
    393a:	4a10      	ldr	r2, [pc, #64]	; (397c <vPortValidateInterruptPriority+0x50>)
    393c:	7812      	ldrb	r2, [r2, #0]
    393e:	429a      	cmp	r2, r3
    3940:	d908      	bls.n	3954 <vPortValidateInterruptPriority+0x28>
    3942:	f04f 0380 	mov.w	r3, #128	; 0x80
    3946:	f383 8811 	msr	BASEPRI, r3
    394a:	f3bf 8f6f 	isb	sy
    394e:	f3bf 8f4f 	dsb	sy
    3952:	e7fe      	b.n	3952 <vPortValidateInterruptPriority+0x26>
	configuration then the correct setting can be achieved on all Cortex-M
	devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
	scheduler.  Note however that some vendor specific peripheral libraries
	assume a non-zero priority group setting, in which cases using a value
	of zero will result in unpredictable behaviour. */
	configASSERT((portAIRCR_REG & portPRIORITY_GROUP_MASK) <= ulMaxPRIGROUPValue);
    3954:	4b0a      	ldr	r3, [pc, #40]	; (3980 <vPortValidateInterruptPriority+0x54>)
    3956:	681b      	ldr	r3, [r3, #0]
    3958:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    395c:	4a07      	ldr	r2, [pc, #28]	; (397c <vPortValidateInterruptPriority+0x50>)
    395e:	6852      	ldr	r2, [r2, #4]
    3960:	4293      	cmp	r3, r2
    3962:	d908      	bls.n	3976 <vPortValidateInterruptPriority+0x4a>
    3964:	f04f 0380 	mov.w	r3, #128	; 0x80
    3968:	f383 8811 	msr	BASEPRI, r3
    396c:	f3bf 8f6f 	isb	sy
    3970:	f3bf 8f4f 	dsb	sy
    3974:	e7fe      	b.n	3974 <vPortValidateInterruptPriority+0x48>
    3976:	4770      	bx	lr
    3978:	e000e3f0 	.word	0xe000e3f0
    397c:	20000aa0 	.word	0x20000aa0
    3980:	e000ed0c 	.word	0xe000ed0c

00003984 <pvPortMalloc>:
static size_t xNextFreeByte = (size_t)0;

/*-----------------------------------------------------------*/

void *pvPortMalloc(size_t xWantedSize)
{
    3984:	b538      	push	{r3, r4, r5, lr}
    3986:	4604      	mov	r4, r0
	static uint8_t *pucAlignedHeap = NULL;

/* Ensure that blocks are always aligned to the required number of bytes. */
#if (portBYTE_ALIGNMENT != 1)
	{
		if (xWantedSize & portBYTE_ALIGNMENT_MASK) {
    3988:	f010 0f07 	tst.w	r0, #7
			/* Byte alignment required. */
			xWantedSize += (portBYTE_ALIGNMENT - (xWantedSize & portBYTE_ALIGNMENT_MASK));
    398c:	bf1c      	itt	ne
    398e:	f020 0407 	bicne.w	r4, r0, #7
    3992:	3408      	addne	r4, #8
		}
	}
#endif

	vTaskSuspendAll();
    3994:	4b11      	ldr	r3, [pc, #68]	; (39dc <pvPortMalloc+0x58>)
    3996:	4798      	blx	r3
	{
		if (pucAlignedHeap == NULL) {
    3998:	4b11      	ldr	r3, [pc, #68]	; (39e0 <pvPortMalloc+0x5c>)
    399a:	681b      	ldr	r3, [r3, #0]
    399c:	b19b      	cbz	r3, 39c6 <pvPortMalloc+0x42>
			pucAlignedHeap = (uint8_t *)(((portPOINTER_SIZE_TYPE)&ucHeap[portBYTE_ALIGNMENT])
			                             & (~((portPOINTER_SIZE_TYPE)portBYTE_ALIGNMENT_MASK)));
		}

		/* Check there is enough room left for the allocation. */
		if (((xNextFreeByte + xWantedSize) < configADJUSTED_HEAP_SIZE)
    399e:	4b11      	ldr	r3, [pc, #68]	; (39e4 <pvPortMalloc+0x60>)
    39a0:	f8d3 3b0c 	ldr.w	r3, [r3, #2828]	; 0xb0c
    39a4:	441c      	add	r4, r3
    39a6:	f641 32f7 	movw	r2, #7159	; 0x1bf7
    39aa:	4294      	cmp	r4, r2
    39ac:	d812      	bhi.n	39d4 <pvPortMalloc+0x50>
		    && ((xNextFreeByte + xWantedSize) > xNextFreeByte)) /* Check for overflow. */
    39ae:	42a3      	cmp	r3, r4
    39b0:	d212      	bcs.n	39d8 <pvPortMalloc+0x54>
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
    39b2:	4a0b      	ldr	r2, [pc, #44]	; (39e0 <pvPortMalloc+0x5c>)
    39b4:	6815      	ldr	r5, [r2, #0]
    39b6:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
    39b8:	4b0a      	ldr	r3, [pc, #40]	; (39e4 <pvPortMalloc+0x60>)
    39ba:	f8c3 4b0c 	str.w	r4, [r3, #2828]	; 0xb0c
		}

		traceMALLOC(pvReturn, xWantedSize);
	}
	(void)xTaskResumeAll();
    39be:	4b0a      	ldr	r3, [pc, #40]	; (39e8 <pvPortMalloc+0x64>)
    39c0:	4798      	blx	r3
		}
	}
#endif

	return pvReturn;
}
    39c2:	4628      	mov	r0, r5
    39c4:	bd38      	pop	{r3, r4, r5, pc}
			pucAlignedHeap = (uint8_t *)(((portPOINTER_SIZE_TYPE)&ucHeap[portBYTE_ALIGNMENT])
    39c6:	4a06      	ldr	r2, [pc, #24]	; (39e0 <pvPortMalloc+0x5c>)
    39c8:	f102 030c 	add.w	r3, r2, #12
			                             & (~((portPOINTER_SIZE_TYPE)portBYTE_ALIGNMENT_MASK)));
    39cc:	f023 0307 	bic.w	r3, r3, #7
			pucAlignedHeap = (uint8_t *)(((portPOINTER_SIZE_TYPE)&ucHeap[portBYTE_ALIGNMENT])
    39d0:	6013      	str	r3, [r2, #0]
    39d2:	e7e4      	b.n	399e <pvPortMalloc+0x1a>
	void *          pvReturn       = NULL;
    39d4:	2500      	movs	r5, #0
    39d6:	e7f2      	b.n	39be <pvPortMalloc+0x3a>
    39d8:	2500      	movs	r5, #0
    39da:	e7f0      	b.n	39be <pvPortMalloc+0x3a>
    39dc:	000046f1 	.word	0x000046f1
    39e0:	20000aa8 	.word	0x20000aa8
    39e4:	20001ba0 	.word	0x20001ba0
    39e8:	00004839 	.word	0x00004839

000039ec <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	(void)pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT(pv == NULL);
    39ec:	b140      	cbz	r0, 3a00 <vPortFree+0x14>
    39ee:	f04f 0380 	mov.w	r3, #128	; 0x80
    39f2:	f383 8811 	msr	BASEPRI, r3
    39f6:	f3bf 8f6f 	isb	sy
    39fa:	f3bf 8f4f 	dsb	sy
    39fe:	e7fe      	b.n	39fe <vPortFree+0x12>
    3a00:	4770      	bx	lr
	...

00003a04 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty(const Queue_t *pxQueue)
{
    3a04:	b510      	push	{r4, lr}
    3a06:	4604      	mov	r4, r0
	BaseType_t xReturn;

	taskENTER_CRITICAL();
    3a08:	4b04      	ldr	r3, [pc, #16]	; (3a1c <prvIsQueueEmpty+0x18>)
    3a0a:	4798      	blx	r3
	{
		if (pxQueue->uxMessagesWaiting == (UBaseType_t)0) {
    3a0c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
			xReturn = pdTRUE;
		} else {
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
    3a0e:	4b04      	ldr	r3, [pc, #16]	; (3a20 <prvIsQueueEmpty+0x1c>)
    3a10:	4798      	blx	r3

	return xReturn;
}
    3a12:	fab4 f084 	clz	r0, r4
    3a16:	0940      	lsrs	r0, r0, #5
    3a18:	bd10      	pop	{r4, pc}
    3a1a:	bf00      	nop
    3a1c:	000036d5 	.word	0x000036d5
    3a20:	00003719 	.word	0x00003719

00003a24 <prvCopyDataToQueue>:
{
    3a24:	b570      	push	{r4, r5, r6, lr}
    3a26:	4604      	mov	r4, r0
    3a28:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    3a2a:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if (pxQueue->uxItemSize == (UBaseType_t)0) {
    3a2c:	6c02      	ldr	r2, [r0, #64]	; 0x40
    3a2e:	b952      	cbnz	r2, 3a46 <prvCopyDataToQueue+0x22>
			if (pxQueue->uxQueueType == queueQUEUE_IS_MUTEX) {
    3a30:	6803      	ldr	r3, [r0, #0]
    3a32:	2b00      	cmp	r3, #0
    3a34:	d12a      	bne.n	3a8c <prvCopyDataToQueue+0x68>
				xReturn                = xTaskPriorityDisinherit((void *)pxQueue->pxMutexHolder);
    3a36:	6840      	ldr	r0, [r0, #4]
    3a38:	4b18      	ldr	r3, [pc, #96]	; (3a9c <prvCopyDataToQueue+0x78>)
    3a3a:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
    3a3c:	2300      	movs	r3, #0
    3a3e:	6063      	str	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + (UBaseType_t)1;
    3a40:	3501      	adds	r5, #1
    3a42:	63a5      	str	r5, [r4, #56]	; 0x38
}
    3a44:	bd70      	pop	{r4, r5, r6, pc}
	} else if (xPosition == queueSEND_TO_BACK) {
    3a46:	b96e      	cbnz	r6, 3a64 <prvCopyDataToQueue+0x40>
		(void)memcpy((void *)pxQueue->pcWriteTo,
    3a48:	6880      	ldr	r0, [r0, #8]
    3a4a:	4b15      	ldr	r3, [pc, #84]	; (3aa0 <prvCopyDataToQueue+0x7c>)
    3a4c:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    3a4e:	68a3      	ldr	r3, [r4, #8]
    3a50:	6c22      	ldr	r2, [r4, #64]	; 0x40
    3a52:	4413      	add	r3, r2
    3a54:	60a3      	str	r3, [r4, #8]
		if (pxQueue->pcWriteTo >= pxQueue->pcTail) /*lint !e946 MISRA exception justified as comparison of pointers is
    3a56:	6862      	ldr	r2, [r4, #4]
    3a58:	4293      	cmp	r3, r2
    3a5a:	d319      	bcc.n	3a90 <prvCopyDataToQueue+0x6c>
			pxQueue->pcWriteTo = pxQueue->pcHead;
    3a5c:	6823      	ldr	r3, [r4, #0]
    3a5e:	60a3      	str	r3, [r4, #8]
	BaseType_t  xReturn = pdFALSE;
    3a60:	2000      	movs	r0, #0
    3a62:	e7ed      	b.n	3a40 <prvCopyDataToQueue+0x1c>
		(void)memcpy((void *)pxQueue->u.pcReadFrom,
    3a64:	68c0      	ldr	r0, [r0, #12]
    3a66:	4b0e      	ldr	r3, [pc, #56]	; (3aa0 <prvCopyDataToQueue+0x7c>)
    3a68:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    3a6a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    3a6c:	425b      	negs	r3, r3
    3a6e:	68e2      	ldr	r2, [r4, #12]
    3a70:	441a      	add	r2, r3
    3a72:	60e2      	str	r2, [r4, #12]
		if (pxQueue->u.pcReadFrom
    3a74:	6821      	ldr	r1, [r4, #0]
    3a76:	428a      	cmp	r2, r1
    3a78:	d202      	bcs.n	3a80 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = (pxQueue->pcTail - pxQueue->uxItemSize);
    3a7a:	6862      	ldr	r2, [r4, #4]
    3a7c:	4413      	add	r3, r2
    3a7e:	60e3      	str	r3, [r4, #12]
		if (xPosition == queueOVERWRITE) {
    3a80:	2e02      	cmp	r6, #2
    3a82:	d107      	bne.n	3a94 <prvCopyDataToQueue+0x70>
			if (uxMessagesWaiting > (UBaseType_t)0) {
    3a84:	b145      	cbz	r5, 3a98 <prvCopyDataToQueue+0x74>
				--uxMessagesWaiting;
    3a86:	3d01      	subs	r5, #1
	BaseType_t  xReturn = pdFALSE;
    3a88:	2000      	movs	r0, #0
    3a8a:	e7d9      	b.n	3a40 <prvCopyDataToQueue+0x1c>
    3a8c:	2000      	movs	r0, #0
    3a8e:	e7d7      	b.n	3a40 <prvCopyDataToQueue+0x1c>
    3a90:	2000      	movs	r0, #0
    3a92:	e7d5      	b.n	3a40 <prvCopyDataToQueue+0x1c>
    3a94:	2000      	movs	r0, #0
    3a96:	e7d3      	b.n	3a40 <prvCopyDataToQueue+0x1c>
    3a98:	2000      	movs	r0, #0
    3a9a:	e7d1      	b.n	3a40 <prvCopyDataToQueue+0x1c>
    3a9c:	00004d89 	.word	0x00004d89
    3aa0:	000054f7 	.word	0x000054f7

00003aa4 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if (configUSE_QUEUE_SETS == 1)

static BaseType_t prvNotifyQueueSetContainer(const Queue_t *const pxQueue, const BaseType_t xCopyPosition)
{
    3aa4:	b570      	push	{r4, r5, r6, lr}
    3aa6:	b082      	sub	sp, #8
    3aa8:	9001      	str	r0, [sp, #4]
	Queue_t *  pxQueueSetContainer = pxQueue->pxQueueSetContainer;
    3aaa:	6c84      	ldr	r4, [r0, #72]	; 0x48
	BaseType_t xReturn             = pdFALSE;

	/* This function must be called form a critical section. */

	configASSERT(pxQueueSetContainer);
    3aac:	b164      	cbz	r4, 3ac8 <prvNotifyQueueSetContainer+0x24>
	configASSERT(pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength);
    3aae:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    3ab0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    3ab2:	429a      	cmp	r2, r3
    3ab4:	d311      	bcc.n	3ada <prvNotifyQueueSetContainer+0x36>
    3ab6:	f04f 0380 	mov.w	r3, #128	; 0x80
    3aba:	f383 8811 	msr	BASEPRI, r3
    3abe:	f3bf 8f6f 	isb	sy
    3ac2:	f3bf 8f4f 	dsb	sy
    3ac6:	e7fe      	b.n	3ac6 <prvNotifyQueueSetContainer+0x22>
    3ac8:	f04f 0380 	mov.w	r3, #128	; 0x80
    3acc:	f383 8811 	msr	BASEPRI, r3
    3ad0:	f3bf 8f6f 	isb	sy
    3ad4:	f3bf 8f4f 	dsb	sy
    3ad8:	e7fe      	b.n	3ad8 <prvNotifyQueueSetContainer+0x34>

	if (pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength) {
    3ada:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    3adc:	4293      	cmp	r3, r2
    3ade:	d803      	bhi.n	3ae8 <prvNotifyQueueSetContainer+0x44>
	BaseType_t xReturn             = pdFALSE;
    3ae0:	2600      	movs	r6, #0
	} else {
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
}
    3ae2:	4630      	mov	r0, r6
    3ae4:	b002      	add	sp, #8
    3ae6:	bd70      	pop	{r4, r5, r6, pc}
    3ae8:	460a      	mov	r2, r1
		const int8_t cTxLock = pxQueueSetContainer->cTxLock;
    3aea:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
    3aee:	b26d      	sxtb	r5, r5
		xReturn = prvCopyDataToQueue(pxQueueSetContainer, &pxQueue, xCopyPosition);
    3af0:	a901      	add	r1, sp, #4
    3af2:	4620      	mov	r0, r4
    3af4:	4b0a      	ldr	r3, [pc, #40]	; (3b20 <prvNotifyQueueSetContainer+0x7c>)
    3af6:	4798      	blx	r3
    3af8:	4606      	mov	r6, r0
		if (cTxLock == queueUNLOCKED) {
    3afa:	f1b5 3fff 	cmp.w	r5, #4294967295
    3afe:	d10a      	bne.n	3b16 <prvNotifyQueueSetContainer+0x72>
			if (listLIST_IS_EMPTY(&(pxQueueSetContainer->xTasksWaitingToReceive)) == pdFALSE) {
    3b00:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3b02:	2b00      	cmp	r3, #0
    3b04:	d0ed      	beq.n	3ae2 <prvNotifyQueueSetContainer+0x3e>
				if (xTaskRemoveFromEventList(&(pxQueueSetContainer->xTasksWaitingToReceive)) != pdFALSE) {
    3b06:	f104 0024 	add.w	r0, r4, #36	; 0x24
    3b0a:	4b06      	ldr	r3, [pc, #24]	; (3b24 <prvNotifyQueueSetContainer+0x80>)
    3b0c:	4798      	blx	r3
    3b0e:	2800      	cmp	r0, #0
					xReturn = pdTRUE;
    3b10:	bf18      	it	ne
    3b12:	2601      	movne	r6, #1
    3b14:	e7e5      	b.n	3ae2 <prvNotifyQueueSetContainer+0x3e>
			pxQueueSetContainer->cTxLock = (int8_t)(cTxLock + 1);
    3b16:	1c6b      	adds	r3, r5, #1
    3b18:	b25b      	sxtb	r3, r3
    3b1a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
    3b1e:	e7e0      	b.n	3ae2 <prvNotifyQueueSetContainer+0x3e>
    3b20:	00003a25 	.word	0x00003a25
    3b24:	00004b85 	.word	0x00004b85

00003b28 <prvCopyDataFromQueue>:
	if (pxQueue->uxItemSize != (UBaseType_t)0) {
    3b28:	6c02      	ldr	r2, [r0, #64]	; 0x40
    3b2a:	b172      	cbz	r2, 3b4a <prvCopyDataFromQueue+0x22>
{
    3b2c:	b510      	push	{r4, lr}
    3b2e:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    3b30:	68c4      	ldr	r4, [r0, #12]
    3b32:	4414      	add	r4, r2
    3b34:	60c4      	str	r4, [r0, #12]
		if (pxQueue->u.pcReadFrom >= pxQueue->pcTail) /*lint !e946 MISRA exception justified as use of the relational
    3b36:	6840      	ldr	r0, [r0, #4]
    3b38:	4284      	cmp	r4, r0
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    3b3a:	bf24      	itt	cs
    3b3c:	6818      	ldrcs	r0, [r3, #0]
    3b3e:	60d8      	strcs	r0, [r3, #12]
    3b40:	4608      	mov	r0, r1
		(void)memcpy((void *)pvBuffer,
    3b42:	68d9      	ldr	r1, [r3, #12]
    3b44:	4b01      	ldr	r3, [pc, #4]	; (3b4c <prvCopyDataFromQueue+0x24>)
    3b46:	4798      	blx	r3
    3b48:	bd10      	pop	{r4, pc}
    3b4a:	4770      	bx	lr
    3b4c:	000054f7 	.word	0x000054f7

00003b50 <prvUnlockQueue>:
{
    3b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3b54:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
    3b56:	4b23      	ldr	r3, [pc, #140]	; (3be4 <prvUnlockQueue+0x94>)
    3b58:	4798      	blx	r3
		int8_t cTxLock = pxQueue->cTxLock;
    3b5a:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
    3b5e:	b264      	sxtb	r4, r4
		while (cTxLock > queueLOCKED_UNMODIFIED) {
    3b60:	2c00      	cmp	r4, #0
    3b62:	dd19      	ble.n	3b98 <prvUnlockQueue+0x48>
					if (prvNotifyQueueSetContainer(pxQueue, queueSEND_TO_BACK) != pdFALSE) {
    3b64:	4e20      	ldr	r6, [pc, #128]	; (3be8 <prvUnlockQueue+0x98>)
						vTaskMissedYield();
    3b66:	f8df 808c 	ldr.w	r8, [pc, #140]	; 3bf4 <prvUnlockQueue+0xa4>
						if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToReceive)) != pdFALSE) {
    3b6a:	4f20      	ldr	r7, [pc, #128]	; (3bec <prvUnlockQueue+0x9c>)
    3b6c:	e008      	b.n	3b80 <prvUnlockQueue+0x30>
					if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToReceive)) == pdFALSE) {
    3b6e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    3b70:	b193      	cbz	r3, 3b98 <prvUnlockQueue+0x48>
						if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToReceive)) != pdFALSE) {
    3b72:	f105 0024 	add.w	r0, r5, #36	; 0x24
    3b76:	47b8      	blx	r7
    3b78:	b960      	cbnz	r0, 3b94 <prvUnlockQueue+0x44>
    3b7a:	3c01      	subs	r4, #1
    3b7c:	b264      	sxtb	r4, r4
		while (cTxLock > queueLOCKED_UNMODIFIED) {
    3b7e:	b15c      	cbz	r4, 3b98 <prvUnlockQueue+0x48>
				if (pxQueue->pxQueueSetContainer != NULL) {
    3b80:	6cab      	ldr	r3, [r5, #72]	; 0x48
    3b82:	2b00      	cmp	r3, #0
    3b84:	d0f3      	beq.n	3b6e <prvUnlockQueue+0x1e>
					if (prvNotifyQueueSetContainer(pxQueue, queueSEND_TO_BACK) != pdFALSE) {
    3b86:	2100      	movs	r1, #0
    3b88:	4628      	mov	r0, r5
    3b8a:	47b0      	blx	r6
    3b8c:	2800      	cmp	r0, #0
    3b8e:	d0f4      	beq.n	3b7a <prvUnlockQueue+0x2a>
						vTaskMissedYield();
    3b90:	47c0      	blx	r8
    3b92:	e7f2      	b.n	3b7a <prvUnlockQueue+0x2a>
							vTaskMissedYield();
    3b94:	47c0      	blx	r8
    3b96:	e7f0      	b.n	3b7a <prvUnlockQueue+0x2a>
		pxQueue->cTxLock = queueUNLOCKED;
    3b98:	23ff      	movs	r3, #255	; 0xff
    3b9a:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
    3b9e:	4b14      	ldr	r3, [pc, #80]	; (3bf0 <prvUnlockQueue+0xa0>)
    3ba0:	4798      	blx	r3
	taskENTER_CRITICAL();
    3ba2:	4b10      	ldr	r3, [pc, #64]	; (3be4 <prvUnlockQueue+0x94>)
    3ba4:	4798      	blx	r3
		int8_t cRxLock = pxQueue->cRxLock;
    3ba6:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
    3baa:	b264      	sxtb	r4, r4
		while (cRxLock > queueLOCKED_UNMODIFIED) {
    3bac:	2c00      	cmp	r4, #0
    3bae:	dd12      	ble.n	3bd6 <prvUnlockQueue+0x86>
			if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToSend)) == pdFALSE) {
    3bb0:	692b      	ldr	r3, [r5, #16]
    3bb2:	b183      	cbz	r3, 3bd6 <prvUnlockQueue+0x86>
				if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToSend)) != pdFALSE) {
    3bb4:	f105 0710 	add.w	r7, r5, #16
    3bb8:	4e0c      	ldr	r6, [pc, #48]	; (3bec <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
    3bba:	f8df 8038 	ldr.w	r8, [pc, #56]	; 3bf4 <prvUnlockQueue+0xa4>
    3bbe:	e004      	b.n	3bca <prvUnlockQueue+0x7a>
    3bc0:	3c01      	subs	r4, #1
    3bc2:	b264      	sxtb	r4, r4
		while (cRxLock > queueLOCKED_UNMODIFIED) {
    3bc4:	b13c      	cbz	r4, 3bd6 <prvUnlockQueue+0x86>
			if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToSend)) == pdFALSE) {
    3bc6:	692b      	ldr	r3, [r5, #16]
    3bc8:	b12b      	cbz	r3, 3bd6 <prvUnlockQueue+0x86>
				if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToSend)) != pdFALSE) {
    3bca:	4638      	mov	r0, r7
    3bcc:	47b0      	blx	r6
    3bce:	2800      	cmp	r0, #0
    3bd0:	d0f6      	beq.n	3bc0 <prvUnlockQueue+0x70>
					vTaskMissedYield();
    3bd2:	47c0      	blx	r8
    3bd4:	e7f4      	b.n	3bc0 <prvUnlockQueue+0x70>
		pxQueue->cRxLock = queueUNLOCKED;
    3bd6:	23ff      	movs	r3, #255	; 0xff
    3bd8:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
    3bdc:	4b04      	ldr	r3, [pc, #16]	; (3bf0 <prvUnlockQueue+0xa0>)
    3bde:	4798      	blx	r3
    3be0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3be4:	000036d5 	.word	0x000036d5
    3be8:	00003aa5 	.word	0x00003aa5
    3bec:	00004b85 	.word	0x00004b85
    3bf0:	00003719 	.word	0x00003719
    3bf4:	00004cb5 	.word	0x00004cb5

00003bf8 <xQueueGenericReset>:
{
    3bf8:	b538      	push	{r3, r4, r5, lr}
	configASSERT(pxQueue);
    3bfa:	b330      	cbz	r0, 3c4a <xQueueGenericReset+0x52>
    3bfc:	4604      	mov	r4, r0
    3bfe:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
    3c00:	4b1c      	ldr	r3, [pc, #112]	; (3c74 <xQueueGenericReset+0x7c>)
    3c02:	4798      	blx	r3
		pxQueue->pcTail            = pxQueue->pcHead + (pxQueue->uxLength * pxQueue->uxItemSize);
    3c04:	6822      	ldr	r2, [r4, #0]
    3c06:	6c21      	ldr	r1, [r4, #64]	; 0x40
    3c08:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    3c0a:	fb03 f301 	mul.w	r3, r3, r1
    3c0e:	18d0      	adds	r0, r2, r3
    3c10:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = (UBaseType_t)0U;
    3c12:	2000      	movs	r0, #0
    3c14:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo         = pxQueue->pcHead;
    3c16:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom      = pxQueue->pcHead + ((pxQueue->uxLength - (UBaseType_t)1U) * pxQueue->uxItemSize);
    3c18:	1a5b      	subs	r3, r3, r1
    3c1a:	4413      	add	r3, r2
    3c1c:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock           = queueUNLOCKED;
    3c1e:	23ff      	movs	r3, #255	; 0xff
    3c20:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock           = queueUNLOCKED;
    3c24:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if (xNewQueue == pdFALSE) {
    3c28:	b9c5      	cbnz	r5, 3c5c <xQueueGenericReset+0x64>
			if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToSend)) == pdFALSE) {
    3c2a:	6923      	ldr	r3, [r4, #16]
    3c2c:	b1eb      	cbz	r3, 3c6a <xQueueGenericReset+0x72>
				if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToSend)) != pdFALSE) {
    3c2e:	f104 0010 	add.w	r0, r4, #16
    3c32:	4b11      	ldr	r3, [pc, #68]	; (3c78 <xQueueGenericReset+0x80>)
    3c34:	4798      	blx	r3
    3c36:	b1c0      	cbz	r0, 3c6a <xQueueGenericReset+0x72>
					queueYIELD_IF_USING_PREEMPTION();
    3c38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    3c3c:	4b0f      	ldr	r3, [pc, #60]	; (3c7c <xQueueGenericReset+0x84>)
    3c3e:	601a      	str	r2, [r3, #0]
    3c40:	f3bf 8f4f 	dsb	sy
    3c44:	f3bf 8f6f 	isb	sy
    3c48:	e00f      	b.n	3c6a <xQueueGenericReset+0x72>
    3c4a:	f04f 0380 	mov.w	r3, #128	; 0x80
    3c4e:	f383 8811 	msr	BASEPRI, r3
    3c52:	f3bf 8f6f 	isb	sy
    3c56:	f3bf 8f4f 	dsb	sy
    3c5a:	e7fe      	b.n	3c5a <xQueueGenericReset+0x62>
			vListInitialise(&(pxQueue->xTasksWaitingToSend));
    3c5c:	f104 0010 	add.w	r0, r4, #16
    3c60:	4d07      	ldr	r5, [pc, #28]	; (3c80 <xQueueGenericReset+0x88>)
    3c62:	47a8      	blx	r5
			vListInitialise(&(pxQueue->xTasksWaitingToReceive));
    3c64:	f104 0024 	add.w	r0, r4, #36	; 0x24
    3c68:	47a8      	blx	r5
	taskEXIT_CRITICAL();
    3c6a:	4b06      	ldr	r3, [pc, #24]	; (3c84 <xQueueGenericReset+0x8c>)
    3c6c:	4798      	blx	r3
}
    3c6e:	2001      	movs	r0, #1
    3c70:	bd38      	pop	{r3, r4, r5, pc}
    3c72:	bf00      	nop
    3c74:	000036d5 	.word	0x000036d5
    3c78:	00004b85 	.word	0x00004b85
    3c7c:	e000ed04 	.word	0xe000ed04
    3c80:	0000356d 	.word	0x0000356d
    3c84:	00003719 	.word	0x00003719

00003c88 <xQueueGenericCreate>:
{
    3c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT(uxQueueLength > (UBaseType_t)0);
    3c8a:	b940      	cbnz	r0, 3c9e <xQueueGenericCreate+0x16>
    3c8c:	f04f 0380 	mov.w	r3, #128	; 0x80
    3c90:	f383 8811 	msr	BASEPRI, r3
    3c94:	f3bf 8f6f 	isb	sy
    3c98:	f3bf 8f4f 	dsb	sy
    3c9c:	e7fe      	b.n	3c9c <xQueueGenericCreate+0x14>
    3c9e:	4606      	mov	r6, r0
    3ca0:	4617      	mov	r7, r2
    3ca2:	460d      	mov	r5, r1
		xQueueSizeInBytes = (size_t)(
    3ca4:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = (Queue_t *)pvPortMalloc(sizeof(Queue_t) + xQueueSizeInBytes);
    3ca8:	3054      	adds	r0, #84	; 0x54
    3caa:	4b0b      	ldr	r3, [pc, #44]	; (3cd8 <xQueueGenericCreate+0x50>)
    3cac:	4798      	blx	r3
	if (pxNewQueue != NULL) {
    3cae:	4604      	mov	r4, r0
    3cb0:	b178      	cbz	r0, 3cd2 <xQueueGenericCreate+0x4a>
	if (uxItemSize == (UBaseType_t)0) {
    3cb2:	b11d      	cbz	r5, 3cbc <xQueueGenericCreate+0x34>
		pucQueueStorage = ((uint8_t *)pxNewQueue) + sizeof(Queue_t);
    3cb4:	f100 0354 	add.w	r3, r0, #84	; 0x54
		pxNewQueue->pcHead = (int8_t *)pucQueueStorage;
    3cb8:	6003      	str	r3, [r0, #0]
    3cba:	e000      	b.n	3cbe <xQueueGenericCreate+0x36>
		pxNewQueue->pcHead = (int8_t *)pxNewQueue;
    3cbc:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength   = uxQueueLength;
    3cbe:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    3cc0:	6425      	str	r5, [r4, #64]	; 0x40
	(void)xQueueGenericReset(pxNewQueue, pdTRUE);
    3cc2:	2101      	movs	r1, #1
    3cc4:	4620      	mov	r0, r4
    3cc6:	4b05      	ldr	r3, [pc, #20]	; (3cdc <xQueueGenericCreate+0x54>)
    3cc8:	4798      	blx	r3
		pxNewQueue->ucQueueType = ucQueueType;
    3cca:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
		pxNewQueue->pxQueueSetContainer = NULL;
    3cce:	2300      	movs	r3, #0
    3cd0:	64a3      	str	r3, [r4, #72]	; 0x48
}
    3cd2:	4620      	mov	r0, r4
    3cd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3cd6:	bf00      	nop
    3cd8:	00003985 	.word	0x00003985
    3cdc:	00003bf9 	.word	0x00003bf9

00003ce0 <xQueueGenericSend>:
{
    3ce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3ce4:	b085      	sub	sp, #20
    3ce6:	9201      	str	r2, [sp, #4]
	configASSERT(pxQueue);
    3ce8:	b198      	cbz	r0, 3d12 <xQueueGenericSend+0x32>
    3cea:	4604      	mov	r4, r0
	configASSERT(!((pvItemToQueue == NULL) && (pxQueue->uxItemSize != (UBaseType_t)0U)));
    3cec:	b1d1      	cbz	r1, 3d24 <xQueueGenericSend+0x44>
	configASSERT(!((xCopyPosition == queueOVERWRITE) && (pxQueue->uxLength != 1)));
    3cee:	2b02      	cmp	r3, #2
    3cf0:	d024      	beq.n	3d3c <xQueueGenericSend+0x5c>
    3cf2:	461e      	mov	r6, r3
    3cf4:	460f      	mov	r7, r1
		configASSERT(!((xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED) && (xTicksToWait != 0)));
    3cf6:	4b64      	ldr	r3, [pc, #400]	; (3e88 <xQueueGenericSend+0x1a8>)
    3cf8:	4798      	blx	r3
    3cfa:	bb58      	cbnz	r0, 3d54 <xQueueGenericSend+0x74>
    3cfc:	9b01      	ldr	r3, [sp, #4]
    3cfe:	b38b      	cbz	r3, 3d64 <xQueueGenericSend+0x84>
    3d00:	f04f 0380 	mov.w	r3, #128	; 0x80
    3d04:	f383 8811 	msr	BASEPRI, r3
    3d08:	f3bf 8f6f 	isb	sy
    3d0c:	f3bf 8f4f 	dsb	sy
    3d10:	e7fe      	b.n	3d10 <xQueueGenericSend+0x30>
    3d12:	f04f 0380 	mov.w	r3, #128	; 0x80
    3d16:	f383 8811 	msr	BASEPRI, r3
    3d1a:	f3bf 8f6f 	isb	sy
    3d1e:	f3bf 8f4f 	dsb	sy
    3d22:	e7fe      	b.n	3d22 <xQueueGenericSend+0x42>
	configASSERT(!((pvItemToQueue == NULL) && (pxQueue->uxItemSize != (UBaseType_t)0U)));
    3d24:	6c02      	ldr	r2, [r0, #64]	; 0x40
    3d26:	2a00      	cmp	r2, #0
    3d28:	d0e1      	beq.n	3cee <xQueueGenericSend+0xe>
    3d2a:	f04f 0380 	mov.w	r3, #128	; 0x80
    3d2e:	f383 8811 	msr	BASEPRI, r3
    3d32:	f3bf 8f6f 	isb	sy
    3d36:	f3bf 8f4f 	dsb	sy
    3d3a:	e7fe      	b.n	3d3a <xQueueGenericSend+0x5a>
	configASSERT(!((xCopyPosition == queueOVERWRITE) && (pxQueue->uxLength != 1)));
    3d3c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    3d3e:	2a01      	cmp	r2, #1
    3d40:	d0d7      	beq.n	3cf2 <xQueueGenericSend+0x12>
    3d42:	f04f 0380 	mov.w	r3, #128	; 0x80
    3d46:	f383 8811 	msr	BASEPRI, r3
    3d4a:	f3bf 8f6f 	isb	sy
    3d4e:	f3bf 8f4f 	dsb	sy
    3d52:	e7fe      	b.n	3d52 <xQueueGenericSend+0x72>
    3d54:	2500      	movs	r5, #0
		taskENTER_CRITICAL();
    3d56:	f8df 815c 	ldr.w	r8, [pc, #348]	; 3eb4 <xQueueGenericSend+0x1d4>
					vTaskInternalSetTimeOutState(&xTimeOut);
    3d5a:	f8df a15c 	ldr.w	sl, [pc, #348]	; 3eb8 <xQueueGenericSend+0x1d8>
					portYIELD_WITHIN_API();
    3d5e:	f8df 9134 	ldr.w	r9, [pc, #308]	; 3e94 <xQueueGenericSend+0x1b4>
    3d62:	e041      	b.n	3de8 <xQueueGenericSend+0x108>
    3d64:	2500      	movs	r5, #0
    3d66:	e7f6      	b.n	3d56 <xQueueGenericSend+0x76>
				xYieldRequired = prvCopyDataToQueue(pxQueue, pvItemToQueue, xCopyPosition);
    3d68:	4632      	mov	r2, r6
    3d6a:	4639      	mov	r1, r7
    3d6c:	4620      	mov	r0, r4
    3d6e:	4b47      	ldr	r3, [pc, #284]	; (3e8c <xQueueGenericSend+0x1ac>)
    3d70:	4798      	blx	r3
					if (pxQueue->pxQueueSetContainer != NULL) {
    3d72:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    3d74:	b193      	cbz	r3, 3d9c <xQueueGenericSend+0xbc>
						if (prvNotifyQueueSetContainer(pxQueue, xCopyPosition) != pdFALSE) {
    3d76:	4631      	mov	r1, r6
    3d78:	4620      	mov	r0, r4
    3d7a:	4b45      	ldr	r3, [pc, #276]	; (3e90 <xQueueGenericSend+0x1b0>)
    3d7c:	4798      	blx	r3
    3d7e:	b138      	cbz	r0, 3d90 <xQueueGenericSend+0xb0>
							queueYIELD_IF_USING_PREEMPTION();
    3d80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    3d84:	4b43      	ldr	r3, [pc, #268]	; (3e94 <xQueueGenericSend+0x1b4>)
    3d86:	601a      	str	r2, [r3, #0]
    3d88:	f3bf 8f4f 	dsb	sy
    3d8c:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
    3d90:	4b41      	ldr	r3, [pc, #260]	; (3e98 <xQueueGenericSend+0x1b8>)
    3d92:	4798      	blx	r3
				return pdPASS;
    3d94:	2001      	movs	r0, #1
}
    3d96:	b005      	add	sp, #20
    3d98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToReceive)) == pdFALSE) {
    3d9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3d9e:	b173      	cbz	r3, 3dbe <xQueueGenericSend+0xde>
							if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToReceive)) != pdFALSE) {
    3da0:	f104 0024 	add.w	r0, r4, #36	; 0x24
    3da4:	4b3d      	ldr	r3, [pc, #244]	; (3e9c <xQueueGenericSend+0x1bc>)
    3da6:	4798      	blx	r3
    3da8:	2800      	cmp	r0, #0
    3daa:	d0f1      	beq.n	3d90 <xQueueGenericSend+0xb0>
								queueYIELD_IF_USING_PREEMPTION();
    3dac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    3db0:	4b38      	ldr	r3, [pc, #224]	; (3e94 <xQueueGenericSend+0x1b4>)
    3db2:	601a      	str	r2, [r3, #0]
    3db4:	f3bf 8f4f 	dsb	sy
    3db8:	f3bf 8f6f 	isb	sy
    3dbc:	e7e8      	b.n	3d90 <xQueueGenericSend+0xb0>
						} else if (xYieldRequired != pdFALSE) {
    3dbe:	2800      	cmp	r0, #0
    3dc0:	d0e6      	beq.n	3d90 <xQueueGenericSend+0xb0>
							queueYIELD_IF_USING_PREEMPTION();
    3dc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    3dc6:	4b33      	ldr	r3, [pc, #204]	; (3e94 <xQueueGenericSend+0x1b4>)
    3dc8:	601a      	str	r2, [r3, #0]
    3dca:	f3bf 8f4f 	dsb	sy
    3dce:	f3bf 8f6f 	isb	sy
    3dd2:	e7dd      	b.n	3d90 <xQueueGenericSend+0xb0>
					taskEXIT_CRITICAL();
    3dd4:	4b30      	ldr	r3, [pc, #192]	; (3e98 <xQueueGenericSend+0x1b8>)
    3dd6:	4798      	blx	r3
					return errQUEUE_FULL;
    3dd8:	2000      	movs	r0, #0
    3dda:	e7dc      	b.n	3d96 <xQueueGenericSend+0xb6>
				prvUnlockQueue(pxQueue);
    3ddc:	4620      	mov	r0, r4
    3dde:	4b30      	ldr	r3, [pc, #192]	; (3ea0 <xQueueGenericSend+0x1c0>)
    3de0:	4798      	blx	r3
				(void)xTaskResumeAll();
    3de2:	4b30      	ldr	r3, [pc, #192]	; (3ea4 <xQueueGenericSend+0x1c4>)
    3de4:	4798      	blx	r3
    3de6:	2501      	movs	r5, #1
		taskENTER_CRITICAL();
    3de8:	47c0      	blx	r8
			if ((pxQueue->uxMessagesWaiting < pxQueue->uxLength) || (xCopyPosition == queueOVERWRITE)) {
    3dea:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    3dec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    3dee:	429a      	cmp	r2, r3
    3df0:	d3ba      	bcc.n	3d68 <xQueueGenericSend+0x88>
    3df2:	2e02      	cmp	r6, #2
    3df4:	d0b8      	beq.n	3d68 <xQueueGenericSend+0x88>
				if (xTicksToWait == (TickType_t)0) {
    3df6:	9b01      	ldr	r3, [sp, #4]
    3df8:	2b00      	cmp	r3, #0
    3dfa:	d0eb      	beq.n	3dd4 <xQueueGenericSend+0xf4>
				} else if (xEntryTimeSet == pdFALSE) {
    3dfc:	b90d      	cbnz	r5, 3e02 <xQueueGenericSend+0x122>
					vTaskInternalSetTimeOutState(&xTimeOut);
    3dfe:	a802      	add	r0, sp, #8
    3e00:	47d0      	blx	sl
		taskEXIT_CRITICAL();
    3e02:	4b25      	ldr	r3, [pc, #148]	; (3e98 <xQueueGenericSend+0x1b8>)
    3e04:	4798      	blx	r3
		vTaskSuspendAll();
    3e06:	4b28      	ldr	r3, [pc, #160]	; (3ea8 <xQueueGenericSend+0x1c8>)
    3e08:	4798      	blx	r3
		prvLockQueue(pxQueue);
    3e0a:	47c0      	blx	r8
    3e0c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
    3e10:	b25b      	sxtb	r3, r3
    3e12:	f1b3 3fff 	cmp.w	r3, #4294967295
    3e16:	bf04      	itt	eq
    3e18:	2300      	moveq	r3, #0
    3e1a:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
    3e1e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
    3e22:	b25b      	sxtb	r3, r3
    3e24:	f1b3 3fff 	cmp.w	r3, #4294967295
    3e28:	bf04      	itt	eq
    3e2a:	2300      	moveq	r3, #0
    3e2c:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
    3e30:	4b19      	ldr	r3, [pc, #100]	; (3e98 <xQueueGenericSend+0x1b8>)
    3e32:	4798      	blx	r3
		if (xTaskCheckForTimeOut(&xTimeOut, &xTicksToWait) == pdFALSE) {
    3e34:	a901      	add	r1, sp, #4
    3e36:	a802      	add	r0, sp, #8
    3e38:	4b1c      	ldr	r3, [pc, #112]	; (3eac <xQueueGenericSend+0x1cc>)
    3e3a:	4798      	blx	r3
    3e3c:	b9e0      	cbnz	r0, 3e78 <xQueueGenericSend+0x198>
	taskENTER_CRITICAL();
    3e3e:	47c0      	blx	r8
		if (pxQueue->uxMessagesWaiting == pxQueue->uxLength) {
    3e40:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
    3e44:	6be5      	ldr	r5, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
    3e46:	4b14      	ldr	r3, [pc, #80]	; (3e98 <xQueueGenericSend+0x1b8>)
    3e48:	4798      	blx	r3
			if (prvIsQueueFull(pxQueue) != pdFALSE) {
    3e4a:	45ab      	cmp	fp, r5
    3e4c:	d1c6      	bne.n	3ddc <xQueueGenericSend+0xfc>
				vTaskPlaceOnEventList(&(pxQueue->xTasksWaitingToSend), xTicksToWait);
    3e4e:	9901      	ldr	r1, [sp, #4]
    3e50:	f104 0010 	add.w	r0, r4, #16
    3e54:	4b16      	ldr	r3, [pc, #88]	; (3eb0 <xQueueGenericSend+0x1d0>)
    3e56:	4798      	blx	r3
				prvUnlockQueue(pxQueue);
    3e58:	4620      	mov	r0, r4
    3e5a:	4b11      	ldr	r3, [pc, #68]	; (3ea0 <xQueueGenericSend+0x1c0>)
    3e5c:	4798      	blx	r3
				if (xTaskResumeAll() == pdFALSE) {
    3e5e:	4b11      	ldr	r3, [pc, #68]	; (3ea4 <xQueueGenericSend+0x1c4>)
    3e60:	4798      	blx	r3
    3e62:	2800      	cmp	r0, #0
    3e64:	d1bf      	bne.n	3de6 <xQueueGenericSend+0x106>
					portYIELD_WITHIN_API();
    3e66:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    3e6a:	f8c9 3000 	str.w	r3, [r9]
    3e6e:	f3bf 8f4f 	dsb	sy
    3e72:	f3bf 8f6f 	isb	sy
    3e76:	e7b6      	b.n	3de6 <xQueueGenericSend+0x106>
			prvUnlockQueue(pxQueue);
    3e78:	4620      	mov	r0, r4
    3e7a:	4b09      	ldr	r3, [pc, #36]	; (3ea0 <xQueueGenericSend+0x1c0>)
    3e7c:	4798      	blx	r3
			(void)xTaskResumeAll();
    3e7e:	4b09      	ldr	r3, [pc, #36]	; (3ea4 <xQueueGenericSend+0x1c4>)
    3e80:	4798      	blx	r3
			return errQUEUE_FULL;
    3e82:	2000      	movs	r0, #0
    3e84:	e787      	b.n	3d96 <xQueueGenericSend+0xb6>
    3e86:	bf00      	nop
    3e88:	00004cc5 	.word	0x00004cc5
    3e8c:	00003a25 	.word	0x00003a25
    3e90:	00003aa5 	.word	0x00003aa5
    3e94:	e000ed04 	.word	0xe000ed04
    3e98:	00003719 	.word	0x00003719
    3e9c:	00004b85 	.word	0x00004b85
    3ea0:	00003b51 	.word	0x00003b51
    3ea4:	00004839 	.word	0x00004839
    3ea8:	000046f1 	.word	0x000046f1
    3eac:	00004c29 	.word	0x00004c29
    3eb0:	00004b05 	.word	0x00004b05
    3eb4:	000036d5 	.word	0x000036d5
    3eb8:	00004c15 	.word	0x00004c15

00003ebc <xQueueGenericSendFromISR>:
{
    3ebc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT(pxQueue);
    3ec0:	2800      	cmp	r0, #0
    3ec2:	d036      	beq.n	3f32 <xQueueGenericSendFromISR+0x76>
    3ec4:	4604      	mov	r4, r0
	configASSERT(!((pvItemToQueue == NULL) && (pxQueue->uxItemSize != (UBaseType_t)0U)));
    3ec6:	2900      	cmp	r1, #0
    3ec8:	d03c      	beq.n	3f44 <xQueueGenericSendFromISR+0x88>
	configASSERT(!((xCopyPosition == queueOVERWRITE) && (pxQueue->uxLength != 1)));
    3eca:	2b02      	cmp	r3, #2
    3ecc:	d046      	beq.n	3f5c <xQueueGenericSendFromISR+0xa0>
    3ece:	461f      	mov	r7, r3
    3ed0:	4690      	mov	r8, r2
    3ed2:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    3ed4:	4b37      	ldr	r3, [pc, #220]	; (3fb4 <xQueueGenericSendFromISR+0xf8>)
    3ed6:	4798      	blx	r3
	__asm volatile("	mrs %0, basepri											\n"
    3ed8:	f3ef 8611 	mrs	r6, BASEPRI
    3edc:	f04f 0380 	mov.w	r3, #128	; 0x80
    3ee0:	f383 8811 	msr	BASEPRI, r3
    3ee4:	f3bf 8f6f 	isb	sy
    3ee8:	f3bf 8f4f 	dsb	sy
		if ((pxQueue->uxMessagesWaiting < pxQueue->uxLength) || (xCopyPosition == queueOVERWRITE)) {
    3eec:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    3eee:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    3ef0:	429a      	cmp	r2, r3
    3ef2:	d301      	bcc.n	3ef8 <xQueueGenericSendFromISR+0x3c>
    3ef4:	2f02      	cmp	r7, #2
    3ef6:	d151      	bne.n	3f9c <xQueueGenericSendFromISR+0xe0>
			const int8_t cTxLock = pxQueue->cTxLock;
    3ef8:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
    3efc:	b26d      	sxtb	r5, r5
			(void)prvCopyDataToQueue(pxQueue, pvItemToQueue, xCopyPosition);
    3efe:	463a      	mov	r2, r7
    3f00:	4649      	mov	r1, r9
    3f02:	4620      	mov	r0, r4
    3f04:	4b2c      	ldr	r3, [pc, #176]	; (3fb8 <xQueueGenericSendFromISR+0xfc>)
    3f06:	4798      	blx	r3
			if (cTxLock == queueUNLOCKED) {
    3f08:	f1b5 3fff 	cmp.w	r5, #4294967295
    3f0c:	d140      	bne.n	3f90 <xQueueGenericSendFromISR+0xd4>
					if (pxQueue->pxQueueSetContainer != NULL) {
    3f0e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    3f10:	b383      	cbz	r3, 3f74 <xQueueGenericSendFromISR+0xb8>
						if (prvNotifyQueueSetContainer(pxQueue, xCopyPosition) != pdFALSE) {
    3f12:	4639      	mov	r1, r7
    3f14:	4620      	mov	r0, r4
    3f16:	4b29      	ldr	r3, [pc, #164]	; (3fbc <xQueueGenericSendFromISR+0x100>)
    3f18:	4798      	blx	r3
    3f1a:	2800      	cmp	r0, #0
    3f1c:	d040      	beq.n	3fa0 <xQueueGenericSendFromISR+0xe4>
							if (pxHigherPriorityTaskWoken != NULL) {
    3f1e:	f1b8 0f00 	cmp.w	r8, #0
    3f22:	d03f      	beq.n	3fa4 <xQueueGenericSendFromISR+0xe8>
								*pxHigherPriorityTaskWoken = pdTRUE;
    3f24:	2001      	movs	r0, #1
    3f26:	f8c8 0000 	str.w	r0, [r8]
	__asm volatile("	msr basepri, %0	" ::"r"(ulNewMaskValue) : "memory");
    3f2a:	f386 8811 	msr	BASEPRI, r6
}
    3f2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile("	mov %0, %1												\n"
    3f32:	f04f 0380 	mov.w	r3, #128	; 0x80
    3f36:	f383 8811 	msr	BASEPRI, r3
    3f3a:	f3bf 8f6f 	isb	sy
    3f3e:	f3bf 8f4f 	dsb	sy
    3f42:	e7fe      	b.n	3f42 <xQueueGenericSendFromISR+0x86>
	configASSERT(!((pvItemToQueue == NULL) && (pxQueue->uxItemSize != (UBaseType_t)0U)));
    3f44:	6c00      	ldr	r0, [r0, #64]	; 0x40
    3f46:	2800      	cmp	r0, #0
    3f48:	d0bf      	beq.n	3eca <xQueueGenericSendFromISR+0xe>
    3f4a:	f04f 0380 	mov.w	r3, #128	; 0x80
    3f4e:	f383 8811 	msr	BASEPRI, r3
    3f52:	f3bf 8f6f 	isb	sy
    3f56:	f3bf 8f4f 	dsb	sy
    3f5a:	e7fe      	b.n	3f5a <xQueueGenericSendFromISR+0x9e>
	configASSERT(!((xCopyPosition == queueOVERWRITE) && (pxQueue->uxLength != 1)));
    3f5c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    3f5e:	2801      	cmp	r0, #1
    3f60:	d0b5      	beq.n	3ece <xQueueGenericSendFromISR+0x12>
    3f62:	f04f 0380 	mov.w	r3, #128	; 0x80
    3f66:	f383 8811 	msr	BASEPRI, r3
    3f6a:	f3bf 8f6f 	isb	sy
    3f6e:	f3bf 8f4f 	dsb	sy
    3f72:	e7fe      	b.n	3f72 <xQueueGenericSendFromISR+0xb6>
						if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToReceive)) == pdFALSE) {
    3f74:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3f76:	b1bb      	cbz	r3, 3fa8 <xQueueGenericSendFromISR+0xec>
							if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToReceive)) != pdFALSE) {
    3f78:	f104 0024 	add.w	r0, r4, #36	; 0x24
    3f7c:	4b10      	ldr	r3, [pc, #64]	; (3fc0 <xQueueGenericSendFromISR+0x104>)
    3f7e:	4798      	blx	r3
    3f80:	b1a0      	cbz	r0, 3fac <xQueueGenericSendFromISR+0xf0>
								if (pxHigherPriorityTaskWoken != NULL) {
    3f82:	f1b8 0f00 	cmp.w	r8, #0
    3f86:	d013      	beq.n	3fb0 <xQueueGenericSendFromISR+0xf4>
									*pxHigherPriorityTaskWoken = pdTRUE;
    3f88:	2001      	movs	r0, #1
    3f8a:	f8c8 0000 	str.w	r0, [r8]
    3f8e:	e7cc      	b.n	3f2a <xQueueGenericSendFromISR+0x6e>
				pxQueue->cTxLock = (int8_t)(cTxLock + 1);
    3f90:	1c6b      	adds	r3, r5, #1
    3f92:	b25b      	sxtb	r3, r3
    3f94:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
    3f98:	2001      	movs	r0, #1
    3f9a:	e7c6      	b.n	3f2a <xQueueGenericSendFromISR+0x6e>
			xReturn = errQUEUE_FULL;
    3f9c:	2000      	movs	r0, #0
    3f9e:	e7c4      	b.n	3f2a <xQueueGenericSendFromISR+0x6e>
			xReturn = pdPASS;
    3fa0:	2001      	movs	r0, #1
    3fa2:	e7c2      	b.n	3f2a <xQueueGenericSendFromISR+0x6e>
    3fa4:	2001      	movs	r0, #1
    3fa6:	e7c0      	b.n	3f2a <xQueueGenericSendFromISR+0x6e>
    3fa8:	2001      	movs	r0, #1
    3faa:	e7be      	b.n	3f2a <xQueueGenericSendFromISR+0x6e>
    3fac:	2001      	movs	r0, #1
    3fae:	e7bc      	b.n	3f2a <xQueueGenericSendFromISR+0x6e>
    3fb0:	2001      	movs	r0, #1
    3fb2:	e7ba      	b.n	3f2a <xQueueGenericSendFromISR+0x6e>
    3fb4:	0000392d 	.word	0x0000392d
    3fb8:	00003a25 	.word	0x00003a25
    3fbc:	00003aa5 	.word	0x00003aa5
    3fc0:	00004b85 	.word	0x00004b85

00003fc4 <xQueueReceive>:
{
    3fc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3fc8:	b084      	sub	sp, #16
    3fca:	9201      	str	r2, [sp, #4]
	configASSERT((pxQueue));
    3fcc:	b180      	cbz	r0, 3ff0 <xQueueReceive+0x2c>
    3fce:	4604      	mov	r4, r0
	configASSERT(!(((pvBuffer) == NULL) && ((pxQueue)->uxItemSize != (UBaseType_t)0U)));
    3fd0:	b1b9      	cbz	r1, 4002 <xQueueReceive+0x3e>
    3fd2:	460e      	mov	r6, r1
		configASSERT(!((xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED) && (xTicksToWait != 0)));
    3fd4:	4b50      	ldr	r3, [pc, #320]	; (4118 <xQueueReceive+0x154>)
    3fd6:	4798      	blx	r3
    3fd8:	b9f8      	cbnz	r0, 401a <xQueueReceive+0x56>
    3fda:	9b01      	ldr	r3, [sp, #4]
    3fdc:	b32b      	cbz	r3, 402a <xQueueReceive+0x66>
    3fde:	f04f 0380 	mov.w	r3, #128	; 0x80
    3fe2:	f383 8811 	msr	BASEPRI, r3
    3fe6:	f3bf 8f6f 	isb	sy
    3fea:	f3bf 8f4f 	dsb	sy
    3fee:	e7fe      	b.n	3fee <xQueueReceive+0x2a>
    3ff0:	f04f 0380 	mov.w	r3, #128	; 0x80
    3ff4:	f383 8811 	msr	BASEPRI, r3
    3ff8:	f3bf 8f6f 	isb	sy
    3ffc:	f3bf 8f4f 	dsb	sy
    4000:	e7fe      	b.n	4000 <xQueueReceive+0x3c>
	configASSERT(!(((pvBuffer) == NULL) && ((pxQueue)->uxItemSize != (UBaseType_t)0U)));
    4002:	6c03      	ldr	r3, [r0, #64]	; 0x40
    4004:	2b00      	cmp	r3, #0
    4006:	d0e4      	beq.n	3fd2 <xQueueReceive+0xe>
    4008:	f04f 0380 	mov.w	r3, #128	; 0x80
    400c:	f383 8811 	msr	BASEPRI, r3
    4010:	f3bf 8f6f 	isb	sy
    4014:	f3bf 8f4f 	dsb	sy
    4018:	e7fe      	b.n	4018 <xQueueReceive+0x54>
    401a:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
    401c:	f8df 8124 	ldr.w	r8, [pc, #292]	; 4144 <xQueueReceive+0x180>
					vTaskInternalSetTimeOutState(&xTimeOut);
    4020:	f8df a124 	ldr.w	sl, [pc, #292]	; 4148 <xQueueReceive+0x184>
					portYIELD_WITHIN_API();
    4024:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 4124 <xQueueReceive+0x160>
    4028:	e029      	b.n	407e <xQueueReceive+0xba>
    402a:	2700      	movs	r7, #0
    402c:	e7f6      	b.n	401c <xQueueReceive+0x58>
				prvCopyDataFromQueue(pxQueue, pvBuffer);
    402e:	4631      	mov	r1, r6
    4030:	4620      	mov	r0, r4
    4032:	4b3a      	ldr	r3, [pc, #232]	; (411c <xQueueReceive+0x158>)
    4034:	4798      	blx	r3
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - (UBaseType_t)1;
    4036:	3d01      	subs	r5, #1
    4038:	63a5      	str	r5, [r4, #56]	; 0x38
				if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToSend)) == pdFALSE) {
    403a:	6923      	ldr	r3, [r4, #16]
    403c:	b163      	cbz	r3, 4058 <xQueueReceive+0x94>
					if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToSend)) != pdFALSE) {
    403e:	f104 0010 	add.w	r0, r4, #16
    4042:	4b37      	ldr	r3, [pc, #220]	; (4120 <xQueueReceive+0x15c>)
    4044:	4798      	blx	r3
    4046:	b138      	cbz	r0, 4058 <xQueueReceive+0x94>
						queueYIELD_IF_USING_PREEMPTION();
    4048:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    404c:	4b35      	ldr	r3, [pc, #212]	; (4124 <xQueueReceive+0x160>)
    404e:	601a      	str	r2, [r3, #0]
    4050:	f3bf 8f4f 	dsb	sy
    4054:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
    4058:	4b33      	ldr	r3, [pc, #204]	; (4128 <xQueueReceive+0x164>)
    405a:	4798      	blx	r3
				return pdPASS;
    405c:	2001      	movs	r0, #1
}
    405e:	b004      	add	sp, #16
    4060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					taskEXIT_CRITICAL();
    4064:	4b30      	ldr	r3, [pc, #192]	; (4128 <xQueueReceive+0x164>)
    4066:	4798      	blx	r3
					return errQUEUE_EMPTY;
    4068:	2000      	movs	r0, #0
    406a:	e7f8      	b.n	405e <xQueueReceive+0x9a>
					vTaskInternalSetTimeOutState(&xTimeOut);
    406c:	a802      	add	r0, sp, #8
    406e:	47d0      	blx	sl
    4070:	e00e      	b.n	4090 <xQueueReceive+0xcc>
				prvUnlockQueue(pxQueue);
    4072:	4620      	mov	r0, r4
    4074:	4b2d      	ldr	r3, [pc, #180]	; (412c <xQueueReceive+0x168>)
    4076:	4798      	blx	r3
				(void)xTaskResumeAll();
    4078:	4b2d      	ldr	r3, [pc, #180]	; (4130 <xQueueReceive+0x16c>)
    407a:	4798      	blx	r3
    407c:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
    407e:	47c0      	blx	r8
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    4080:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if (uxMessagesWaiting > (UBaseType_t)0) {
    4082:	2d00      	cmp	r5, #0
    4084:	d1d3      	bne.n	402e <xQueueReceive+0x6a>
				if (xTicksToWait == (TickType_t)0) {
    4086:	9b01      	ldr	r3, [sp, #4]
    4088:	2b00      	cmp	r3, #0
    408a:	d0eb      	beq.n	4064 <xQueueReceive+0xa0>
				} else if (xEntryTimeSet == pdFALSE) {
    408c:	2f00      	cmp	r7, #0
    408e:	d0ed      	beq.n	406c <xQueueReceive+0xa8>
		taskEXIT_CRITICAL();
    4090:	4b25      	ldr	r3, [pc, #148]	; (4128 <xQueueReceive+0x164>)
    4092:	4798      	blx	r3
		vTaskSuspendAll();
    4094:	4b27      	ldr	r3, [pc, #156]	; (4134 <xQueueReceive+0x170>)
    4096:	4798      	blx	r3
		prvLockQueue(pxQueue);
    4098:	47c0      	blx	r8
    409a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
    409e:	b25b      	sxtb	r3, r3
    40a0:	f1b3 3fff 	cmp.w	r3, #4294967295
    40a4:	bf04      	itt	eq
    40a6:	2300      	moveq	r3, #0
    40a8:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
    40ac:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
    40b0:	b25b      	sxtb	r3, r3
    40b2:	f1b3 3fff 	cmp.w	r3, #4294967295
    40b6:	bf04      	itt	eq
    40b8:	2300      	moveq	r3, #0
    40ba:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
    40be:	4b1a      	ldr	r3, [pc, #104]	; (4128 <xQueueReceive+0x164>)
    40c0:	4798      	blx	r3
		if (xTaskCheckForTimeOut(&xTimeOut, &xTicksToWait) == pdFALSE) {
    40c2:	a901      	add	r1, sp, #4
    40c4:	a802      	add	r0, sp, #8
    40c6:	4b1c      	ldr	r3, [pc, #112]	; (4138 <xQueueReceive+0x174>)
    40c8:	4798      	blx	r3
    40ca:	b9c8      	cbnz	r0, 4100 <xQueueReceive+0x13c>
			if (prvIsQueueEmpty(pxQueue) != pdFALSE) {
    40cc:	4620      	mov	r0, r4
    40ce:	4b1b      	ldr	r3, [pc, #108]	; (413c <xQueueReceive+0x178>)
    40d0:	4798      	blx	r3
    40d2:	2800      	cmp	r0, #0
    40d4:	d0cd      	beq.n	4072 <xQueueReceive+0xae>
				vTaskPlaceOnEventList(&(pxQueue->xTasksWaitingToReceive), xTicksToWait);
    40d6:	9901      	ldr	r1, [sp, #4]
    40d8:	f104 0024 	add.w	r0, r4, #36	; 0x24
    40dc:	4b18      	ldr	r3, [pc, #96]	; (4140 <xQueueReceive+0x17c>)
    40de:	4798      	blx	r3
				prvUnlockQueue(pxQueue);
    40e0:	4620      	mov	r0, r4
    40e2:	4b12      	ldr	r3, [pc, #72]	; (412c <xQueueReceive+0x168>)
    40e4:	4798      	blx	r3
				if (xTaskResumeAll() == pdFALSE) {
    40e6:	4b12      	ldr	r3, [pc, #72]	; (4130 <xQueueReceive+0x16c>)
    40e8:	4798      	blx	r3
    40ea:	2800      	cmp	r0, #0
    40ec:	d1c6      	bne.n	407c <xQueueReceive+0xb8>
					portYIELD_WITHIN_API();
    40ee:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    40f2:	f8c9 3000 	str.w	r3, [r9]
    40f6:	f3bf 8f4f 	dsb	sy
    40fa:	f3bf 8f6f 	isb	sy
    40fe:	e7bd      	b.n	407c <xQueueReceive+0xb8>
			prvUnlockQueue(pxQueue);
    4100:	4620      	mov	r0, r4
    4102:	4b0a      	ldr	r3, [pc, #40]	; (412c <xQueueReceive+0x168>)
    4104:	4798      	blx	r3
			(void)xTaskResumeAll();
    4106:	4b0a      	ldr	r3, [pc, #40]	; (4130 <xQueueReceive+0x16c>)
    4108:	4798      	blx	r3
			if (prvIsQueueEmpty(pxQueue) != pdFALSE) {
    410a:	4620      	mov	r0, r4
    410c:	4b0b      	ldr	r3, [pc, #44]	; (413c <xQueueReceive+0x178>)
    410e:	4798      	blx	r3
    4110:	2800      	cmp	r0, #0
    4112:	d0b3      	beq.n	407c <xQueueReceive+0xb8>
				return errQUEUE_EMPTY;
    4114:	2000      	movs	r0, #0
    4116:	e7a2      	b.n	405e <xQueueReceive+0x9a>
    4118:	00004cc5 	.word	0x00004cc5
    411c:	00003b29 	.word	0x00003b29
    4120:	00004b85 	.word	0x00004b85
    4124:	e000ed04 	.word	0xe000ed04
    4128:	00003719 	.word	0x00003719
    412c:	00003b51 	.word	0x00003b51
    4130:	00004839 	.word	0x00004839
    4134:	000046f1 	.word	0x000046f1
    4138:	00004c29 	.word	0x00004c29
    413c:	00003a05 	.word	0x00003a05
    4140:	00004b05 	.word	0x00004b05
    4144:	000036d5 	.word	0x000036d5
    4148:	00004c15 	.word	0x00004c15

0000414c <xQueueSemaphoreTake>:
{
    414c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    4150:	b085      	sub	sp, #20
    4152:	9101      	str	r1, [sp, #4]
	configASSERT((pxQueue));
    4154:	b158      	cbz	r0, 416e <xQueueSemaphoreTake+0x22>
    4156:	4604      	mov	r4, r0
	configASSERT(pxQueue->uxItemSize == 0);
    4158:	6c03      	ldr	r3, [r0, #64]	; 0x40
    415a:	b18b      	cbz	r3, 4180 <xQueueSemaphoreTake+0x34>
    415c:	f04f 0380 	mov.w	r3, #128	; 0x80
    4160:	f383 8811 	msr	BASEPRI, r3
    4164:	f3bf 8f6f 	isb	sy
    4168:	f3bf 8f4f 	dsb	sy
    416c:	e7fe      	b.n	416c <xQueueSemaphoreTake+0x20>
    416e:	f04f 0380 	mov.w	r3, #128	; 0x80
    4172:	f383 8811 	msr	BASEPRI, r3
    4176:	f3bf 8f6f 	isb	sy
    417a:	f3bf 8f4f 	dsb	sy
    417e:	e7fe      	b.n	417e <xQueueSemaphoreTake+0x32>
		configASSERT(!((xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED) && (xTicksToWait != 0)));
    4180:	4b5b      	ldr	r3, [pc, #364]	; (42f0 <xQueueSemaphoreTake+0x1a4>)
    4182:	4798      	blx	r3
    4184:	b950      	cbnz	r0, 419c <xQueueSemaphoreTake+0x50>
    4186:	9b01      	ldr	r3, [sp, #4]
    4188:	b183      	cbz	r3, 41ac <xQueueSemaphoreTake+0x60>
    418a:	f04f 0380 	mov.w	r3, #128	; 0x80
    418e:	f383 8811 	msr	BASEPRI, r3
    4192:	f3bf 8f6f 	isb	sy
    4196:	f3bf 8f4f 	dsb	sy
    419a:	e7fe      	b.n	419a <xQueueSemaphoreTake+0x4e>
    419c:	2500      	movs	r5, #0
    419e:	462f      	mov	r7, r5
		taskENTER_CRITICAL();
    41a0:	4e54      	ldr	r6, [pc, #336]	; (42f4 <xQueueSemaphoreTake+0x1a8>)
					vTaskInternalSetTimeOutState(&xTimeOut);
    41a2:	f8df 9184 	ldr.w	r9, [pc, #388]	; 4328 <xQueueSemaphoreTake+0x1dc>
					portYIELD_WITHIN_API();
    41a6:	f8df 8158 	ldr.w	r8, [pc, #344]	; 4300 <xQueueSemaphoreTake+0x1b4>
    41aa:	e048      	b.n	423e <xQueueSemaphoreTake+0xf2>
    41ac:	2500      	movs	r5, #0
    41ae:	462f      	mov	r7, r5
    41b0:	e7f6      	b.n	41a0 <xQueueSemaphoreTake+0x54>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - (UBaseType_t)1;
    41b2:	3b01      	subs	r3, #1
    41b4:	63a3      	str	r3, [r4, #56]	; 0x38
					if (pxQueue->uxQueueType == queueQUEUE_IS_MUTEX) {
    41b6:	6823      	ldr	r3, [r4, #0]
    41b8:	b913      	cbnz	r3, 41c0 <xQueueSemaphoreTake+0x74>
						    = (int8_t *)pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as
    41ba:	4b4f      	ldr	r3, [pc, #316]	; (42f8 <xQueueSemaphoreTake+0x1ac>)
    41bc:	4798      	blx	r3
    41be:	6060      	str	r0, [r4, #4]
				if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToSend)) == pdFALSE) {
    41c0:	6923      	ldr	r3, [r4, #16]
    41c2:	b163      	cbz	r3, 41de <xQueueSemaphoreTake+0x92>
					if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToSend)) != pdFALSE) {
    41c4:	f104 0010 	add.w	r0, r4, #16
    41c8:	4b4c      	ldr	r3, [pc, #304]	; (42fc <xQueueSemaphoreTake+0x1b0>)
    41ca:	4798      	blx	r3
    41cc:	b138      	cbz	r0, 41de <xQueueSemaphoreTake+0x92>
						queueYIELD_IF_USING_PREEMPTION();
    41ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    41d2:	4b4b      	ldr	r3, [pc, #300]	; (4300 <xQueueSemaphoreTake+0x1b4>)
    41d4:	601a      	str	r2, [r3, #0]
    41d6:	f3bf 8f4f 	dsb	sy
    41da:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
    41de:	4b49      	ldr	r3, [pc, #292]	; (4304 <xQueueSemaphoreTake+0x1b8>)
    41e0:	4798      	blx	r3
				return pdPASS;
    41e2:	2501      	movs	r5, #1
}
    41e4:	4628      	mov	r0, r5
    41e6:	b005      	add	sp, #20
    41e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
						configASSERT(xInheritanceOccurred == pdFALSE);
    41ec:	b145      	cbz	r5, 4200 <xQueueSemaphoreTake+0xb4>
    41ee:	f04f 0380 	mov.w	r3, #128	; 0x80
    41f2:	f383 8811 	msr	BASEPRI, r3
    41f6:	f3bf 8f6f 	isb	sy
    41fa:	f3bf 8f4f 	dsb	sy
    41fe:	e7fe      	b.n	41fe <xQueueSemaphoreTake+0xb2>
					taskEXIT_CRITICAL();
    4200:	4b40      	ldr	r3, [pc, #256]	; (4304 <xQueueSemaphoreTake+0x1b8>)
    4202:	4798      	blx	r3
					return errQUEUE_EMPTY;
    4204:	e7ee      	b.n	41e4 <xQueueSemaphoreTake+0x98>
					vTaskInternalSetTimeOutState(&xTimeOut);
    4206:	a802      	add	r0, sp, #8
    4208:	47c8      	blx	r9
    420a:	e021      	b.n	4250 <xQueueSemaphoreTake+0x104>
						taskENTER_CRITICAL();
    420c:	47b0      	blx	r6
							xInheritanceOccurred = xTaskPriorityInherit((void *)pxQueue->pxMutexHolder);
    420e:	6860      	ldr	r0, [r4, #4]
    4210:	4b3d      	ldr	r3, [pc, #244]	; (4308 <xQueueSemaphoreTake+0x1bc>)
    4212:	4798      	blx	r3
    4214:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
    4216:	4b3b      	ldr	r3, [pc, #236]	; (4304 <xQueueSemaphoreTake+0x1b8>)
    4218:	4798      	blx	r3
    421a:	e040      	b.n	429e <xQueueSemaphoreTake+0x152>
				prvUnlockQueue(pxQueue);
    421c:	4620      	mov	r0, r4
    421e:	4b3b      	ldr	r3, [pc, #236]	; (430c <xQueueSemaphoreTake+0x1c0>)
    4220:	4798      	blx	r3
				(void)xTaskResumeAll();
    4222:	4b3b      	ldr	r3, [pc, #236]	; (4310 <xQueueSemaphoreTake+0x1c4>)
    4224:	4798      	blx	r3
    4226:	e009      	b.n	423c <xQueueSemaphoreTake+0xf0>
			prvUnlockQueue(pxQueue);
    4228:	4620      	mov	r0, r4
    422a:	4b38      	ldr	r3, [pc, #224]	; (430c <xQueueSemaphoreTake+0x1c0>)
    422c:	4798      	blx	r3
			(void)xTaskResumeAll();
    422e:	4b38      	ldr	r3, [pc, #224]	; (4310 <xQueueSemaphoreTake+0x1c4>)
    4230:	4798      	blx	r3
			if (prvIsQueueEmpty(pxQueue) != pdFALSE) {
    4232:	4620      	mov	r0, r4
    4234:	4b37      	ldr	r3, [pc, #220]	; (4314 <xQueueSemaphoreTake+0x1c8>)
    4236:	4798      	blx	r3
    4238:	2800      	cmp	r0, #0
    423a:	d145      	bne.n	42c8 <xQueueSemaphoreTake+0x17c>
    423c:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
    423e:	47b0      	blx	r6
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
    4240:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if (uxSemaphoreCount > (UBaseType_t)0) {
    4242:	2b00      	cmp	r3, #0
    4244:	d1b5      	bne.n	41b2 <xQueueSemaphoreTake+0x66>
				if (xTicksToWait == (TickType_t)0) {
    4246:	9b01      	ldr	r3, [sp, #4]
    4248:	2b00      	cmp	r3, #0
    424a:	d0cf      	beq.n	41ec <xQueueSemaphoreTake+0xa0>
				} else if (xEntryTimeSet == pdFALSE) {
    424c:	2f00      	cmp	r7, #0
    424e:	d0da      	beq.n	4206 <xQueueSemaphoreTake+0xba>
		taskEXIT_CRITICAL();
    4250:	4b2c      	ldr	r3, [pc, #176]	; (4304 <xQueueSemaphoreTake+0x1b8>)
    4252:	4798      	blx	r3
		vTaskSuspendAll();
    4254:	4b30      	ldr	r3, [pc, #192]	; (4318 <xQueueSemaphoreTake+0x1cc>)
    4256:	4798      	blx	r3
		prvLockQueue(pxQueue);
    4258:	47b0      	blx	r6
    425a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
    425e:	b25b      	sxtb	r3, r3
    4260:	f1b3 3fff 	cmp.w	r3, #4294967295
    4264:	bf04      	itt	eq
    4266:	2300      	moveq	r3, #0
    4268:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
    426c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
    4270:	b25b      	sxtb	r3, r3
    4272:	f1b3 3fff 	cmp.w	r3, #4294967295
    4276:	bf04      	itt	eq
    4278:	2300      	moveq	r3, #0
    427a:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
    427e:	4b21      	ldr	r3, [pc, #132]	; (4304 <xQueueSemaphoreTake+0x1b8>)
    4280:	4798      	blx	r3
		if (xTaskCheckForTimeOut(&xTimeOut, &xTicksToWait) == pdFALSE) {
    4282:	a901      	add	r1, sp, #4
    4284:	a802      	add	r0, sp, #8
    4286:	4b25      	ldr	r3, [pc, #148]	; (431c <xQueueSemaphoreTake+0x1d0>)
    4288:	4798      	blx	r3
    428a:	2800      	cmp	r0, #0
    428c:	d1cc      	bne.n	4228 <xQueueSemaphoreTake+0xdc>
			if (prvIsQueueEmpty(pxQueue) != pdFALSE) {
    428e:	4620      	mov	r0, r4
    4290:	4b20      	ldr	r3, [pc, #128]	; (4314 <xQueueSemaphoreTake+0x1c8>)
    4292:	4798      	blx	r3
    4294:	2800      	cmp	r0, #0
    4296:	d0c1      	beq.n	421c <xQueueSemaphoreTake+0xd0>
					if (pxQueue->uxQueueType == queueQUEUE_IS_MUTEX) {
    4298:	6823      	ldr	r3, [r4, #0]
    429a:	2b00      	cmp	r3, #0
    429c:	d0b6      	beq.n	420c <xQueueSemaphoreTake+0xc0>
				vTaskPlaceOnEventList(&(pxQueue->xTasksWaitingToReceive), xTicksToWait);
    429e:	9901      	ldr	r1, [sp, #4]
    42a0:	f104 0024 	add.w	r0, r4, #36	; 0x24
    42a4:	4b1e      	ldr	r3, [pc, #120]	; (4320 <xQueueSemaphoreTake+0x1d4>)
    42a6:	4798      	blx	r3
				prvUnlockQueue(pxQueue);
    42a8:	4620      	mov	r0, r4
    42aa:	4b18      	ldr	r3, [pc, #96]	; (430c <xQueueSemaphoreTake+0x1c0>)
    42ac:	4798      	blx	r3
				if (xTaskResumeAll() == pdFALSE) {
    42ae:	4b18      	ldr	r3, [pc, #96]	; (4310 <xQueueSemaphoreTake+0x1c4>)
    42b0:	4798      	blx	r3
    42b2:	2800      	cmp	r0, #0
    42b4:	d1c2      	bne.n	423c <xQueueSemaphoreTake+0xf0>
					portYIELD_WITHIN_API();
    42b6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    42ba:	f8c8 3000 	str.w	r3, [r8]
    42be:	f3bf 8f4f 	dsb	sy
    42c2:	f3bf 8f6f 	isb	sy
    42c6:	e7b9      	b.n	423c <xQueueSemaphoreTake+0xf0>
					if (xInheritanceOccurred != pdFALSE) {
    42c8:	2d00      	cmp	r5, #0
    42ca:	d08b      	beq.n	41e4 <xQueueSemaphoreTake+0x98>
						taskENTER_CRITICAL();
    42cc:	4b09      	ldr	r3, [pc, #36]	; (42f4 <xQueueSemaphoreTake+0x1a8>)
    42ce:	4798      	blx	r3
	if (listCURRENT_LIST_LENGTH(&(pxQueue->xTasksWaitingToReceive)) > 0) {
    42d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    42d2:	b153      	cbz	r3, 42ea <xQueueSemaphoreTake+0x19e>
		    = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY(&(pxQueue->xTasksWaitingToReceive));
    42d4:	6b23      	ldr	r3, [r4, #48]	; 0x30
    42d6:	6819      	ldr	r1, [r3, #0]
    42d8:	f1c1 0105 	rsb	r1, r1, #5
							vTaskPriorityDisinheritAfterTimeout((void *)pxQueue->pxMutexHolder,
    42dc:	6860      	ldr	r0, [r4, #4]
    42de:	4b11      	ldr	r3, [pc, #68]	; (4324 <xQueueSemaphoreTake+0x1d8>)
    42e0:	4798      	blx	r3
						taskEXIT_CRITICAL();
    42e2:	4b08      	ldr	r3, [pc, #32]	; (4304 <xQueueSemaphoreTake+0x1b8>)
    42e4:	4798      	blx	r3
				return errQUEUE_EMPTY;
    42e6:	2500      	movs	r5, #0
    42e8:	e77c      	b.n	41e4 <xQueueSemaphoreTake+0x98>
		uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
    42ea:	2100      	movs	r1, #0
    42ec:	e7f6      	b.n	42dc <xQueueSemaphoreTake+0x190>
    42ee:	bf00      	nop
    42f0:	00004cc5 	.word	0x00004cc5
    42f4:	000036d5 	.word	0x000036d5
    42f8:	00004ed1 	.word	0x00004ed1
    42fc:	00004b85 	.word	0x00004b85
    4300:	e000ed04 	.word	0xe000ed04
    4304:	00003719 	.word	0x00003719
    4308:	00004ce5 	.word	0x00004ce5
    430c:	00003b51 	.word	0x00003b51
    4310:	00004839 	.word	0x00004839
    4314:	00003a05 	.word	0x00003a05
    4318:	000046f1 	.word	0x000046f1
    431c:	00004c29 	.word	0x00004c29
    4320:	00004b05 	.word	0x00004b05
    4324:	00004e25 	.word	0x00004e25
    4328:	00004c15 	.word	0x00004c15

0000432c <uxQueueMessagesWaiting>:
	configASSERT(xQueue);
    432c:	b940      	cbnz	r0, 4340 <uxQueueMessagesWaiting+0x14>
    432e:	f04f 0380 	mov.w	r3, #128	; 0x80
    4332:	f383 8811 	msr	BASEPRI, r3
    4336:	f3bf 8f6f 	isb	sy
    433a:	f3bf 8f4f 	dsb	sy
    433e:	e7fe      	b.n	433e <uxQueueMessagesWaiting+0x12>
{
    4340:	b510      	push	{r4, lr}
    4342:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
    4344:	4b03      	ldr	r3, [pc, #12]	; (4354 <uxQueueMessagesWaiting+0x28>)
    4346:	4798      	blx	r3
		uxReturn = ((Queue_t *)xQueue)->uxMessagesWaiting;
    4348:	6ba4      	ldr	r4, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
    434a:	4b03      	ldr	r3, [pc, #12]	; (4358 <uxQueueMessagesWaiting+0x2c>)
    434c:	4798      	blx	r3
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    434e:	4620      	mov	r0, r4
    4350:	bd10      	pop	{r4, pc}
    4352:	bf00      	nop
    4354:	000036d5 	.word	0x000036d5
    4358:	00003719 	.word	0x00003719

0000435c <vQueueWaitForMessageRestricted>:
{
    435c:	b570      	push	{r4, r5, r6, lr}
    435e:	4604      	mov	r4, r0
    4360:	460d      	mov	r5, r1
    4362:	4616      	mov	r6, r2
	prvLockQueue(pxQueue);
    4364:	4b11      	ldr	r3, [pc, #68]	; (43ac <vQueueWaitForMessageRestricted+0x50>)
    4366:	4798      	blx	r3
    4368:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
    436c:	b25b      	sxtb	r3, r3
    436e:	f1b3 3fff 	cmp.w	r3, #4294967295
    4372:	bf04      	itt	eq
    4374:	2300      	moveq	r3, #0
    4376:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
    437a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
    437e:	b25b      	sxtb	r3, r3
    4380:	f1b3 3fff 	cmp.w	r3, #4294967295
    4384:	bf04      	itt	eq
    4386:	2300      	moveq	r3, #0
    4388:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
    438c:	4b08      	ldr	r3, [pc, #32]	; (43b0 <vQueueWaitForMessageRestricted+0x54>)
    438e:	4798      	blx	r3
	if (pxQueue->uxMessagesWaiting == (UBaseType_t)0U) {
    4390:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    4392:	b11b      	cbz	r3, 439c <vQueueWaitForMessageRestricted+0x40>
	prvUnlockQueue(pxQueue);
    4394:	4620      	mov	r0, r4
    4396:	4b07      	ldr	r3, [pc, #28]	; (43b4 <vQueueWaitForMessageRestricted+0x58>)
    4398:	4798      	blx	r3
    439a:	bd70      	pop	{r4, r5, r6, pc}
		vTaskPlaceOnEventListRestricted(&(pxQueue->xTasksWaitingToReceive), xTicksToWait, xWaitIndefinitely);
    439c:	4632      	mov	r2, r6
    439e:	4629      	mov	r1, r5
    43a0:	f104 0024 	add.w	r0, r4, #36	; 0x24
    43a4:	4b04      	ldr	r3, [pc, #16]	; (43b8 <vQueueWaitForMessageRestricted+0x5c>)
    43a6:	4798      	blx	r3
    43a8:	e7f4      	b.n	4394 <vQueueWaitForMessageRestricted+0x38>
    43aa:	bf00      	nop
    43ac:	000036d5 	.word	0x000036d5
    43b0:	00003719 	.word	0x00003719
    43b4:	00003b51 	.word	0x00003b51
    43b8:	00004b41 	.word	0x00004b41

000043bc <prvIdleTask>:

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if (listCURRENT_LIST_LENGTH(&(pxReadyTasksLists[tskIDLE_PRIORITY])) > (UBaseType_t)1) {
    43bc:	4a06      	ldr	r2, [pc, #24]	; (43d8 <prvIdleTask+0x1c>)
				taskYIELD();
    43be:	4807      	ldr	r0, [pc, #28]	; (43dc <prvIdleTask+0x20>)
    43c0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
			if (listCURRENT_LIST_LENGTH(&(pxReadyTasksLists[tskIDLE_PRIORITY])) > (UBaseType_t)1) {
    43c4:	6a93      	ldr	r3, [r2, #40]	; 0x28
    43c6:	2b01      	cmp	r3, #1
    43c8:	d9fc      	bls.n	43c4 <prvIdleTask+0x8>
				taskYIELD();
    43ca:	6001      	str	r1, [r0, #0]
    43cc:	f3bf 8f4f 	dsb	sy
    43d0:	f3bf 8f6f 	isb	sy
    43d4:	e7f6      	b.n	43c4 <prvIdleTask+0x8>
    43d6:	bf00      	nop
    43d8:	200026b0 	.word	0x200026b0
    43dc:	e000ed04 	.word	0xe000ed04

000043e0 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime(void)
{
	TCB_t *pxTCB;

	if (listLIST_IS_EMPTY(pxDelayedTaskList) != pdFALSE) {
    43e0:	4b09      	ldr	r3, [pc, #36]	; (4408 <prvResetNextTaskUnblockTime+0x28>)
    43e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    43e6:	681b      	ldr	r3, [r3, #0]
    43e8:	b143      	cbz	r3, 43fc <prvResetNextTaskUnblockTime+0x1c>
	} else {
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		(pxTCB)              = (TCB_t *)listGET_OWNER_OF_HEAD_ENTRY(pxDelayedTaskList);
    43ea:	4b07      	ldr	r3, [pc, #28]	; (4408 <prvResetNextTaskUnblockTime+0x28>)
    43ec:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    43f0:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE(&((pxTCB)->xStateListItem));
    43f2:	68d2      	ldr	r2, [r2, #12]
    43f4:	6852      	ldr	r2, [r2, #4]
    43f6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    43fa:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
    43fc:	f04f 32ff 	mov.w	r2, #4294967295
    4400:	4b01      	ldr	r3, [pc, #4]	; (4408 <prvResetNextTaskUnblockTime+0x28>)
    4402:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    4406:	4770      	bx	lr
    4408:	200026b0 	.word	0x200026b0

0000440c <prvAddCurrentTaskToDelayedList>:

#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList(TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely)
{
    440c:	b570      	push	{r4, r5, r6, lr}
    440e:	4604      	mov	r4, r0
    4410:	460e      	mov	r6, r1
	TickType_t       xTimeToWake;
	const TickType_t xConstTickCount = xTickCount;
    4412:	4b1a      	ldr	r3, [pc, #104]	; (447c <prvAddCurrentTaskToDelayedList+0x70>)
    4414:	f8d3 5094 	ldr.w	r5, [r3, #148]	; 0x94
	}
#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if (uxListRemove(&(pxCurrentTCB->xStateListItem)) == (UBaseType_t)0) {
    4418:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
    441c:	3004      	adds	r0, #4
    441e:	4b18      	ldr	r3, [pc, #96]	; (4480 <prvAddCurrentTaskToDelayedList+0x74>)
    4420:	4798      	blx	r3
		mtCOVERAGE_TEST_MARKER();
	}

#if (INCLUDE_vTaskSuspend == 1)
	{
		if ((xTicksToWait == portMAX_DELAY) && (xCanBlockIndefinitely != pdFALSE)) {
    4422:	f1b4 3fff 	cmp.w	r4, #4294967295
    4426:	d016      	beq.n	4456 <prvAddCurrentTaskToDelayedList+0x4a>
			vListInsertEnd(&xSuspendedTaskList, &(pxCurrentTCB->xStateListItem));
		} else {
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
    4428:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE(&(pxCurrentTCB->xStateListItem), xTimeToWake);
    442a:	4b14      	ldr	r3, [pc, #80]	; (447c <prvAddCurrentTaskToDelayedList+0x70>)
    442c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    4430:	605c      	str	r4, [r3, #4]

			if (xTimeToWake < xConstTickCount) {
    4432:	42a5      	cmp	r5, r4
    4434:	d818      	bhi.n	4468 <prvAddCurrentTaskToDelayedList+0x5c>
				list. */
				vListInsert(pxOverflowDelayedTaskList, &(pxCurrentTCB->xStateListItem));
			} else {
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert(pxDelayedTaskList, &(pxCurrentTCB->xStateListItem));
    4436:	4d11      	ldr	r5, [pc, #68]	; (447c <prvAddCurrentTaskToDelayedList+0x70>)
    4438:	f8d5 008c 	ldr.w	r0, [r5, #140]	; 0x8c
    443c:	f8d5 1098 	ldr.w	r1, [r5, #152]	; 0x98
    4440:	3104      	adds	r1, #4
    4442:	4b10      	ldr	r3, [pc, #64]	; (4484 <prvAddCurrentTaskToDelayedList+0x78>)
    4444:	4798      	blx	r3

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if (xTimeToWake < xNextTaskUnblockTime) {
    4446:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
    444a:	429c      	cmp	r4, r3
					xNextTaskUnblockTime = xTimeToWake;
    444c:	bf3c      	itt	cc
    444e:	462b      	movcc	r3, r5
    4450:	f8c3 4090 	strcc.w	r4, [r3, #144]	; 0x90
    4454:	bd70      	pop	{r4, r5, r6, pc}
		if ((xTicksToWait == portMAX_DELAY) && (xCanBlockIndefinitely != pdFALSE)) {
    4456:	2e00      	cmp	r6, #0
    4458:	d0e6      	beq.n	4428 <prvAddCurrentTaskToDelayedList+0x1c>
			vListInsertEnd(&xSuspendedTaskList, &(pxCurrentTCB->xStateListItem));
    445a:	4808      	ldr	r0, [pc, #32]	; (447c <prvAddCurrentTaskToDelayedList+0x70>)
    445c:	f8d0 1098 	ldr.w	r1, [r0, #152]	; 0x98
    4460:	3104      	adds	r1, #4
    4462:	4b09      	ldr	r3, [pc, #36]	; (4488 <prvAddCurrentTaskToDelayedList+0x7c>)
    4464:	4798      	blx	r3
    4466:	bd70      	pop	{r4, r5, r6, pc}
				vListInsert(pxOverflowDelayedTaskList, &(pxCurrentTCB->xStateListItem));
    4468:	4b04      	ldr	r3, [pc, #16]	; (447c <prvAddCurrentTaskToDelayedList+0x70>)
    446a:	f8d3 009c 	ldr.w	r0, [r3, #156]	; 0x9c
    446e:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
    4472:	3104      	adds	r1, #4
    4474:	4b03      	ldr	r3, [pc, #12]	; (4484 <prvAddCurrentTaskToDelayedList+0x78>)
    4476:	4798      	blx	r3
    4478:	bd70      	pop	{r4, r5, r6, pc}
    447a:	bf00      	nop
    447c:	200026b0 	.word	0x200026b0
    4480:	000035d5 	.word	0x000035d5
    4484:	000035a1 	.word	0x000035a1
    4488:	00003589 	.word	0x00003589

0000448c <xTaskCreate>:
{
    448c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4490:	b083      	sub	sp, #12
    4492:	4683      	mov	fp, r0
    4494:	460d      	mov	r5, r1
    4496:	9301      	str	r3, [sp, #4]
    4498:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
		pxStack = (StackType_t *)pvPortMalloc(
    449c:	0096      	lsls	r6, r2, #2
    449e:	4630      	mov	r0, r6
    44a0:	4b66      	ldr	r3, [pc, #408]	; (463c <xTaskCreate+0x1b0>)
    44a2:	4798      	blx	r3
		if (pxStack != NULL) {
    44a4:	2800      	cmp	r0, #0
    44a6:	f000 8096 	beq.w	45d6 <xTaskCreate+0x14a>
    44aa:	4607      	mov	r7, r0
			pxNewTCB = (TCB_t *)pvPortMalloc(
    44ac:	2054      	movs	r0, #84	; 0x54
    44ae:	4b63      	ldr	r3, [pc, #396]	; (463c <xTaskCreate+0x1b0>)
    44b0:	4798      	blx	r3
			if (pxNewTCB != NULL) {
    44b2:	4604      	mov	r4, r0
    44b4:	2800      	cmp	r0, #0
    44b6:	f000 808b 	beq.w	45d0 <xTaskCreate+0x144>
				pxNewTCB->pxStack = pxStack;
    44ba:	6307      	str	r7, [r0, #48]	; 0x30
		(void)memset(pxNewTCB->pxStack, (int)tskSTACK_FILL_BYTE, (size_t)ulStackDepth * sizeof(StackType_t));
    44bc:	4632      	mov	r2, r6
    44be:	21a5      	movs	r1, #165	; 0xa5
    44c0:	4638      	mov	r0, r7
    44c2:	4b5f      	ldr	r3, [pc, #380]	; (4640 <xTaskCreate+0x1b4>)
    44c4:	4798      	blx	r3
		pxTopOfStack = pxNewTCB->pxStack + (ulStackDepth - (uint32_t)1);
    44c6:	3e04      	subs	r6, #4
    44c8:	6b23      	ldr	r3, [r4, #48]	; 0x30
    44ca:	441e      	add	r6, r3
		                      & (~(
    44cc:	f026 0607 	bic.w	r6, r6, #7
		pxNewTCB->pcTaskName[x] = pcName[x];
    44d0:	782b      	ldrb	r3, [r5, #0]
    44d2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if (pcName[x] == 0x00) {
    44d6:	782b      	ldrb	r3, [r5, #0]
    44d8:	b15b      	cbz	r3, 44f2 <xTaskCreate+0x66>
    44da:	462b      	mov	r3, r5
    44dc:	f104 0235 	add.w	r2, r4, #53	; 0x35
    44e0:	1de9      	adds	r1, r5, #7
		pxNewTCB->pcTaskName[x] = pcName[x];
    44e2:	7858      	ldrb	r0, [r3, #1]
    44e4:	f802 0b01 	strb.w	r0, [r2], #1
		if (pcName[x] == 0x00) {
    44e8:	f813 0f01 	ldrb.w	r0, [r3, #1]!
    44ec:	b108      	cbz	r0, 44f2 <xTaskCreate+0x66>
	for (x = (UBaseType_t)0; x < (UBaseType_t)configMAX_TASK_NAME_LEN; x++) {
    44ee:	4299      	cmp	r1, r3
    44f0:	d1f7      	bne.n	44e2 <xTaskCreate+0x56>
	pxNewTCB->pcTaskName[configMAX_TASK_NAME_LEN - 1] = '\0';
    44f2:	2700      	movs	r7, #0
    44f4:	f884 703b 	strb.w	r7, [r4, #59]	; 0x3b
    44f8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    44fa:	2d04      	cmp	r5, #4
    44fc:	bf28      	it	cs
    44fe:	2504      	movcs	r5, #4
	pxNewTCB->uxPriority = uxPriority;
    4500:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
    4502:	6465      	str	r5, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld  = 0;
    4504:	64a7      	str	r7, [r4, #72]	; 0x48
	vListInitialiseItem(&(pxNewTCB->xStateListItem));
    4506:	f104 0804 	add.w	r8, r4, #4
    450a:	4640      	mov	r0, r8
    450c:	f8df 9154 	ldr.w	r9, [pc, #340]	; 4664 <xTaskCreate+0x1d8>
    4510:	47c8      	blx	r9
	vListInitialiseItem(&(pxNewTCB->xEventListItem));
    4512:	f104 0018 	add.w	r0, r4, #24
    4516:	47c8      	blx	r9
	listSET_LIST_ITEM_OWNER(&(pxNewTCB->xStateListItem), pxNewTCB);
    4518:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE(
    451a:	f1c5 0505 	rsb	r5, r5, #5
    451e:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER(&(pxNewTCB->xEventListItem), pxNewTCB);
    4520:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
    4522:	64e7      	str	r7, [r4, #76]	; 0x4c
		pxNewTCB->ucNotifyState   = taskNOT_WAITING_NOTIFICATION;
    4524:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack(pxTopOfStack, pxTaskCode, pvParameters);
    4528:	9a01      	ldr	r2, [sp, #4]
    452a:	4659      	mov	r1, fp
    452c:	4630      	mov	r0, r6
    452e:	4b45      	ldr	r3, [pc, #276]	; (4644 <xTaskCreate+0x1b8>)
    4530:	4798      	blx	r3
    4532:	6020      	str	r0, [r4, #0]
	if ((void *)pxCreatedTask != NULL) {
    4534:	f1ba 0f00 	cmp.w	sl, #0
    4538:	d001      	beq.n	453e <xTaskCreate+0xb2>
		*pxCreatedTask = (TaskHandle_t)pxNewTCB;
    453a:	f8ca 4000 	str.w	r4, [sl]
	taskENTER_CRITICAL();
    453e:	4b42      	ldr	r3, [pc, #264]	; (4648 <xTaskCreate+0x1bc>)
    4540:	4798      	blx	r3
		uxCurrentNumberOfTasks++;
    4542:	4b42      	ldr	r3, [pc, #264]	; (464c <xTaskCreate+0x1c0>)
    4544:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
    4548:	3201      	adds	r2, #1
    454a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		if (pxCurrentTCB == NULL) {
    454e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    4552:	2b00      	cmp	r3, #0
    4554:	d042      	beq.n	45dc <xTaskCreate+0x150>
			if (xSchedulerRunning == pdFALSE) {
    4556:	4b3d      	ldr	r3, [pc, #244]	; (464c <xTaskCreate+0x1c0>)
    4558:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
    455c:	b94b      	cbnz	r3, 4572 <xTaskCreate+0xe6>
				if (pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority) {
    455e:	4b3b      	ldr	r3, [pc, #236]	; (464c <xTaskCreate+0x1c0>)
    4560:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    4564:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    4566:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4568:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
    456a:	bf9c      	itt	ls
    456c:	4b37      	ldrls	r3, [pc, #220]	; (464c <xTaskCreate+0x1c0>)
    456e:	f8c3 4098 	strls.w	r4, [r3, #152]	; 0x98
		uxTaskNumber++;
    4572:	4a36      	ldr	r2, [pc, #216]	; (464c <xTaskCreate+0x1c0>)
    4574:	f8d2 30d0 	ldr.w	r3, [r2, #208]	; 0xd0
    4578:	3301      	adds	r3, #1
    457a:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
			pxNewTCB->uxTCBNumber = uxTaskNumber;
    457e:	63e3      	str	r3, [r4, #60]	; 0x3c
		prvAddTaskToReadyList(pxNewTCB);
    4580:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4582:	f8d2 20d4 	ldr.w	r2, [r2, #212]	; 0xd4
    4586:	4293      	cmp	r3, r2
    4588:	bf84      	itt	hi
    458a:	4a30      	ldrhi	r2, [pc, #192]	; (464c <xTaskCreate+0x1c0>)
    458c:	f8c2 30d4 	strhi.w	r3, [r2, #212]	; 0xd4
    4590:	4d2e      	ldr	r5, [pc, #184]	; (464c <xTaskCreate+0x1c0>)
    4592:	f105 0028 	add.w	r0, r5, #40	; 0x28
    4596:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    459a:	4641      	mov	r1, r8
    459c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    45a0:	4b2b      	ldr	r3, [pc, #172]	; (4650 <xTaskCreate+0x1c4>)
    45a2:	4798      	blx	r3
	taskEXIT_CRITICAL();
    45a4:	4b2b      	ldr	r3, [pc, #172]	; (4654 <xTaskCreate+0x1c8>)
    45a6:	4798      	blx	r3
	if (xSchedulerRunning != pdFALSE) {
    45a8:	f8d5 30cc 	ldr.w	r3, [r5, #204]	; 0xcc
    45ac:	2b00      	cmp	r3, #0
    45ae:	d03f      	beq.n	4630 <xTaskCreate+0x1a4>
		if (pxCurrentTCB->uxPriority < pxNewTCB->uxPriority) {
    45b0:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
    45b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    45b6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    45b8:	429a      	cmp	r2, r3
    45ba:	d23d      	bcs.n	4638 <xTaskCreate+0x1ac>
			taskYIELD_IF_USING_PREEMPTION();
    45bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    45c0:	4b25      	ldr	r3, [pc, #148]	; (4658 <xTaskCreate+0x1cc>)
    45c2:	601a      	str	r2, [r3, #0]
    45c4:	f3bf 8f4f 	dsb	sy
    45c8:	f3bf 8f6f 	isb	sy
		xReturn = pdPASS;
    45cc:	2001      	movs	r0, #1
    45ce:	e030      	b.n	4632 <xTaskCreate+0x1a6>
				vPortFree(pxStack);
    45d0:	4638      	mov	r0, r7
    45d2:	4b22      	ldr	r3, [pc, #136]	; (465c <xTaskCreate+0x1d0>)
    45d4:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    45d6:	f04f 30ff 	mov.w	r0, #4294967295
    45da:	e02a      	b.n	4632 <xTaskCreate+0x1a6>
			pxCurrentTCB = pxNewTCB;
    45dc:	4b1b      	ldr	r3, [pc, #108]	; (464c <xTaskCreate+0x1c0>)
    45de:	f8c3 4098 	str.w	r4, [r3, #152]	; 0x98
			if (uxCurrentNumberOfTasks == (UBaseType_t)1) {
    45e2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    45e6:	2b01      	cmp	r3, #1
    45e8:	d1c3      	bne.n	4572 <xTaskCreate+0xe6>
		vListInitialise(&(pxReadyTasksLists[uxPriority]));
    45ea:	4d18      	ldr	r5, [pc, #96]	; (464c <xTaskCreate+0x1c0>)
    45ec:	f105 0028 	add.w	r0, r5, #40	; 0x28
    45f0:	4e1b      	ldr	r6, [pc, #108]	; (4660 <xTaskCreate+0x1d4>)
    45f2:	47b0      	blx	r6
    45f4:	f105 003c 	add.w	r0, r5, #60	; 0x3c
    45f8:	47b0      	blx	r6
    45fa:	f105 0050 	add.w	r0, r5, #80	; 0x50
    45fe:	47b0      	blx	r6
    4600:	f105 0064 	add.w	r0, r5, #100	; 0x64
    4604:	47b0      	blx	r6
    4606:	f105 0078 	add.w	r0, r5, #120	; 0x78
    460a:	47b0      	blx	r6
	vListInitialise(&xDelayedTaskList1);
    460c:	f105 09a4 	add.w	r9, r5, #164	; 0xa4
    4610:	4648      	mov	r0, r9
    4612:	47b0      	blx	r6
	vListInitialise(&xDelayedTaskList2);
    4614:	f105 07b8 	add.w	r7, r5, #184	; 0xb8
    4618:	4638      	mov	r0, r7
    461a:	47b0      	blx	r6
	vListInitialise(&xPendingReadyList);
    461c:	f105 0014 	add.w	r0, r5, #20
    4620:	47b0      	blx	r6
		vListInitialise(&xSuspendedTaskList);
    4622:	4628      	mov	r0, r5
    4624:	47b0      	blx	r6
	pxDelayedTaskList         = &xDelayedTaskList1;
    4626:	f8c5 908c 	str.w	r9, [r5, #140]	; 0x8c
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    462a:	f8c5 709c 	str.w	r7, [r5, #156]	; 0x9c
    462e:	e7a0      	b.n	4572 <xTaskCreate+0xe6>
		xReturn = pdPASS;
    4630:	2001      	movs	r0, #1
}
    4632:	b003      	add	sp, #12
    4634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		xReturn = pdPASS;
    4638:	2001      	movs	r0, #1
	return xReturn;
    463a:	e7fa      	b.n	4632 <xTaskCreate+0x1a6>
    463c:	00003985 	.word	0x00003985
    4640:	00005541 	.word	0x00005541
    4644:	00003679 	.word	0x00003679
    4648:	000036d5 	.word	0x000036d5
    464c:	200026b0 	.word	0x200026b0
    4650:	00003589 	.word	0x00003589
    4654:	00003719 	.word	0x00003719
    4658:	e000ed04 	.word	0xe000ed04
    465c:	000039ed 	.word	0x000039ed
    4660:	0000356d 	.word	0x0000356d
    4664:	00003583 	.word	0x00003583

00004668 <vTaskStartScheduler>:
{
    4668:	b510      	push	{r4, lr}
    466a:	b082      	sub	sp, #8
		xReturn = xTaskCreate(prvIdleTask,
    466c:	4b19      	ldr	r3, [pc, #100]	; (46d4 <vTaskStartScheduler+0x6c>)
    466e:	9301      	str	r3, [sp, #4]
    4670:	2300      	movs	r3, #0
    4672:	9300      	str	r3, [sp, #0]
    4674:	2280      	movs	r2, #128	; 0x80
    4676:	4918      	ldr	r1, [pc, #96]	; (46d8 <vTaskStartScheduler+0x70>)
    4678:	4818      	ldr	r0, [pc, #96]	; (46dc <vTaskStartScheduler+0x74>)
    467a:	4c19      	ldr	r4, [pc, #100]	; (46e0 <vTaskStartScheduler+0x78>)
    467c:	47a0      	blx	r4
		if (xReturn == pdPASS) {
    467e:	2801      	cmp	r0, #1
    4680:	d004      	beq.n	468c <vTaskStartScheduler+0x24>
		configASSERT(xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY);
    4682:	f1b0 3fff 	cmp.w	r0, #4294967295
    4686:	d01b      	beq.n	46c0 <vTaskStartScheduler+0x58>
}
    4688:	b002      	add	sp, #8
    468a:	bd10      	pop	{r4, pc}
			xReturn = xTimerCreateTimerTask();
    468c:	4b15      	ldr	r3, [pc, #84]	; (46e4 <vTaskStartScheduler+0x7c>)
    468e:	4798      	blx	r3
	if (xReturn == pdPASS) {
    4690:	2801      	cmp	r0, #1
    4692:	d1f6      	bne.n	4682 <vTaskStartScheduler+0x1a>
    4694:	f04f 0380 	mov.w	r3, #128	; 0x80
    4698:	f383 8811 	msr	BASEPRI, r3
    469c:	f3bf 8f6f 	isb	sy
    46a0:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
    46a4:	4b10      	ldr	r3, [pc, #64]	; (46e8 <vTaskStartScheduler+0x80>)
    46a6:	f04f 32ff 	mov.w	r2, #4294967295
    46aa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		xSchedulerRunning    = pdTRUE;
    46ae:	2201      	movs	r2, #1
    46b0:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
		xTickCount           = (TickType_t)0U;
    46b4:	2200      	movs	r2, #0
    46b6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
		if (xPortStartScheduler() != pdFALSE) {
    46ba:	4b0c      	ldr	r3, [pc, #48]	; (46ec <vTaskStartScheduler+0x84>)
    46bc:	4798      	blx	r3
    46be:	e7e3      	b.n	4688 <vTaskStartScheduler+0x20>
    46c0:	f04f 0380 	mov.w	r3, #128	; 0x80
    46c4:	f383 8811 	msr	BASEPRI, r3
    46c8:	f3bf 8f6f 	isb	sy
    46cc:	f3bf 8f4f 	dsb	sy
    46d0:	e7fe      	b.n	46d0 <vTaskStartScheduler+0x68>
    46d2:	bf00      	nop
    46d4:	2000278c 	.word	0x2000278c
    46d8:	000071cc 	.word	0x000071cc
    46dc:	000043bd 	.word	0x000043bd
    46e0:	0000448d 	.word	0x0000448d
    46e4:	0000515d 	.word	0x0000515d
    46e8:	200026b0 	.word	0x200026b0
    46ec:	00003809 	.word	0x00003809

000046f0 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
    46f0:	4a03      	ldr	r2, [pc, #12]	; (4700 <vTaskSuspendAll+0x10>)
    46f2:	f8d2 30d8 	ldr.w	r3, [r2, #216]	; 0xd8
    46f6:	3301      	adds	r3, #1
    46f8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
    46fc:	4770      	bx	lr
    46fe:	bf00      	nop
    4700:	200026b0 	.word	0x200026b0

00004704 <xTaskGetTickCount>:
		xTicks = xTickCount;
    4704:	4b01      	ldr	r3, [pc, #4]	; (470c <xTaskGetTickCount+0x8>)
    4706:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
}
    470a:	4770      	bx	lr
    470c:	200026b0 	.word	0x200026b0

00004710 <xTaskIncrementTick>:
{
    4710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
    4714:	4b44      	ldr	r3, [pc, #272]	; (4828 <xTaskIncrementTick+0x118>)
    4716:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    471a:	2b00      	cmp	r3, #0
    471c:	d173      	bne.n	4806 <xTaskIncrementTick+0xf6>
		const TickType_t xConstTickCount = xTickCount + (TickType_t)1;
    471e:	4b42      	ldr	r3, [pc, #264]	; (4828 <xTaskIncrementTick+0x118>)
    4720:	f8d3 6094 	ldr.w	r6, [r3, #148]	; 0x94
    4724:	3601      	adds	r6, #1
		xTickCount = xConstTickCount;
    4726:	f8c3 6094 	str.w	r6, [r3, #148]	; 0x94
		if (xConstTickCount
    472a:	b9e6      	cbnz	r6, 4766 <xTaskIncrementTick+0x56>
			taskSWITCH_DELAYED_LISTS();
    472c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    4730:	681b      	ldr	r3, [r3, #0]
    4732:	b143      	cbz	r3, 4746 <xTaskIncrementTick+0x36>
    4734:	f04f 0380 	mov.w	r3, #128	; 0x80
    4738:	f383 8811 	msr	BASEPRI, r3
    473c:	f3bf 8f6f 	isb	sy
    4740:	f3bf 8f4f 	dsb	sy
    4744:	e7fe      	b.n	4744 <xTaskIncrementTick+0x34>
    4746:	4b38      	ldr	r3, [pc, #224]	; (4828 <xTaskIncrementTick+0x118>)
    4748:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
    474c:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
    4750:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
    4754:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    4758:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    475c:	3201      	adds	r2, #1
    475e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    4762:	4b32      	ldr	r3, [pc, #200]	; (482c <xTaskIncrementTick+0x11c>)
    4764:	4798      	blx	r3
		if (xConstTickCount >= xNextTaskUnblockTime) {
    4766:	4b30      	ldr	r3, [pc, #192]	; (4828 <xTaskIncrementTick+0x118>)
    4768:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    476c:	429e      	cmp	r6, r3
    476e:	d20d      	bcs.n	478c <xTaskIncrementTick+0x7c>
	BaseType_t xSwitchRequired = pdFALSE;
    4770:	2400      	movs	r4, #0
			if (listCURRENT_LIST_LENGTH(&(pxReadyTasksLists[pxCurrentTCB->uxPriority])) > (UBaseType_t)1) {
    4772:	4b2d      	ldr	r3, [pc, #180]	; (4828 <xTaskIncrementTick+0x118>)
    4774:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    4778:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    477a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    477e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    4782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
				xSwitchRequired = pdTRUE;
    4784:	2b02      	cmp	r3, #2
    4786:	bf28      	it	cs
    4788:	2401      	movcs	r4, #1
    478a:	e043      	b.n	4814 <xTaskIncrementTick+0x104>
    478c:	2400      	movs	r4, #0
				if (listLIST_IS_EMPTY(pxDelayedTaskList) != pdFALSE) {
    478e:	4d26      	ldr	r5, [pc, #152]	; (4828 <xTaskIncrementTick+0x118>)
					(void)uxListRemove(&(pxTCB->xStateListItem));
    4790:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 4834 <xTaskIncrementTick+0x124>
					prvAddTaskToReadyList(pxTCB);
    4794:	f105 0a28 	add.w	sl, r5, #40	; 0x28
    4798:	e021      	b.n	47de <xTaskIncrementTick+0xce>
					    = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    479a:	f04f 32ff 	mov.w	r2, #4294967295
    479e:	4b22      	ldr	r3, [pc, #136]	; (4828 <xTaskIncrementTick+0x118>)
    47a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
					break;
    47a4:	e7e5      	b.n	4772 <xTaskIncrementTick+0x62>
						xNextTaskUnblockTime = xItemValue;
    47a6:	4a20      	ldr	r2, [pc, #128]	; (4828 <xTaskIncrementTick+0x118>)
    47a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
						break;
    47ac:	e7e1      	b.n	4772 <xTaskIncrementTick+0x62>
						(void)uxListRemove(&(pxTCB->xEventListItem));
    47ae:	f107 0018 	add.w	r0, r7, #24
    47b2:	47c0      	blx	r8
					prvAddTaskToReadyList(pxTCB);
    47b4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
    47b6:	f8d5 30d4 	ldr.w	r3, [r5, #212]	; 0xd4
    47ba:	4298      	cmp	r0, r3
    47bc:	bf88      	it	hi
    47be:	f8c5 00d4 	strhi.w	r0, [r5, #212]	; 0xd4
    47c2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    47c6:	4649      	mov	r1, r9
    47c8:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
    47cc:	4b18      	ldr	r3, [pc, #96]	; (4830 <xTaskIncrementTick+0x120>)
    47ce:	4798      	blx	r3
						if (pxTCB->uxPriority >= pxCurrentTCB->uxPriority) {
    47d0:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
    47d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    47d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
    47d8:	429a      	cmp	r2, r3
    47da:	bf28      	it	cs
    47dc:	2401      	movcs	r4, #1
				if (listLIST_IS_EMPTY(pxDelayedTaskList) != pdFALSE) {
    47de:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
    47e2:	681b      	ldr	r3, [r3, #0]
    47e4:	2b00      	cmp	r3, #0
    47e6:	d0d8      	beq.n	479a <xTaskIncrementTick+0x8a>
					pxTCB      = (TCB_t *)listGET_OWNER_OF_HEAD_ENTRY(pxDelayedTaskList);
    47e8:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
    47ec:	68db      	ldr	r3, [r3, #12]
    47ee:	68df      	ldr	r7, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE(&(pxTCB->xStateListItem));
    47f0:	687b      	ldr	r3, [r7, #4]
					if (xConstTickCount < xItemValue) {
    47f2:	429e      	cmp	r6, r3
    47f4:	d3d7      	bcc.n	47a6 <xTaskIncrementTick+0x96>
					(void)uxListRemove(&(pxTCB->xStateListItem));
    47f6:	f107 0904 	add.w	r9, r7, #4
    47fa:	4648      	mov	r0, r9
    47fc:	47c0      	blx	r8
					if (listLIST_ITEM_CONTAINER(&(pxTCB->xEventListItem)) != NULL) {
    47fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
    4800:	2b00      	cmp	r3, #0
    4802:	d1d4      	bne.n	47ae <xTaskIncrementTick+0x9e>
    4804:	e7d6      	b.n	47b4 <xTaskIncrementTick+0xa4>
		++uxPendedTicks;
    4806:	4a08      	ldr	r2, [pc, #32]	; (4828 <xTaskIncrementTick+0x118>)
    4808:	f8d2 30e4 	ldr.w	r3, [r2, #228]	; 0xe4
    480c:	3301      	adds	r3, #1
    480e:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
	BaseType_t xSwitchRequired = pdFALSE;
    4812:	2400      	movs	r4, #0
		if (xYieldPending != pdFALSE) {
    4814:	4b04      	ldr	r3, [pc, #16]	; (4828 <xTaskIncrementTick+0x118>)
    4816:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
			xSwitchRequired = pdTRUE;
    481a:	2b00      	cmp	r3, #0
}
    481c:	bf0c      	ite	eq
    481e:	4620      	moveq	r0, r4
    4820:	2001      	movne	r0, #1
    4822:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4826:	bf00      	nop
    4828:	200026b0 	.word	0x200026b0
    482c:	000043e1 	.word	0x000043e1
    4830:	00003589 	.word	0x00003589
    4834:	000035d5 	.word	0x000035d5

00004838 <xTaskResumeAll>:
	configASSERT(uxSchedulerSuspended);
    4838:	4b3a      	ldr	r3, [pc, #232]	; (4924 <xTaskResumeAll+0xec>)
    483a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    483e:	b943      	cbnz	r3, 4852 <xTaskResumeAll+0x1a>
    4840:	f04f 0380 	mov.w	r3, #128	; 0x80
    4844:	f383 8811 	msr	BASEPRI, r3
    4848:	f3bf 8f6f 	isb	sy
    484c:	f3bf 8f4f 	dsb	sy
    4850:	e7fe      	b.n	4850 <xTaskResumeAll+0x18>
{
    4852:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	taskENTER_CRITICAL();
    4856:	4b34      	ldr	r3, [pc, #208]	; (4928 <xTaskResumeAll+0xf0>)
    4858:	4798      	blx	r3
		--uxSchedulerSuspended;
    485a:	4b32      	ldr	r3, [pc, #200]	; (4924 <xTaskResumeAll+0xec>)
    485c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
    4860:	3a01      	subs	r2, #1
    4862:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
		if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
    4866:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    486a:	2b00      	cmp	r3, #0
    486c:	d155      	bne.n	491a <xTaskResumeAll+0xe2>
			if (uxCurrentNumberOfTasks > (UBaseType_t)0U) {
    486e:	4b2d      	ldr	r3, [pc, #180]	; (4924 <xTaskResumeAll+0xec>)
    4870:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    4874:	b92b      	cbnz	r3, 4882 <xTaskResumeAll+0x4a>
	BaseType_t xAlreadyYielded = pdFALSE;
    4876:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
    4878:	4b2c      	ldr	r3, [pc, #176]	; (492c <xTaskResumeAll+0xf4>)
    487a:	4798      	blx	r3
}
    487c:	4620      	mov	r0, r4
    487e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4882:	2500      	movs	r5, #0
				while (listLIST_IS_EMPTY(&xPendingReadyList) == pdFALSE) {
    4884:	4c27      	ldr	r4, [pc, #156]	; (4924 <xTaskResumeAll+0xec>)
					(void)uxListRemove(&(pxTCB->xEventListItem));
    4886:	4e2a      	ldr	r6, [pc, #168]	; (4930 <xTaskResumeAll+0xf8>)
					prvAddTaskToReadyList(pxTCB);
    4888:	f104 0828 	add.w	r8, r4, #40	; 0x28
				while (listLIST_IS_EMPTY(&xPendingReadyList) == pdFALSE) {
    488c:	6963      	ldr	r3, [r4, #20]
    488e:	b1fb      	cbz	r3, 48d0 <xTaskResumeAll+0x98>
					pxTCB = (TCB_t *)listGET_OWNER_OF_HEAD_ENTRY((&xPendingReadyList));
    4890:	6a23      	ldr	r3, [r4, #32]
    4892:	68dd      	ldr	r5, [r3, #12]
					(void)uxListRemove(&(pxTCB->xEventListItem));
    4894:	f105 0018 	add.w	r0, r5, #24
    4898:	47b0      	blx	r6
					(void)uxListRemove(&(pxTCB->xStateListItem));
    489a:	1d2f      	adds	r7, r5, #4
    489c:	4638      	mov	r0, r7
    489e:	47b0      	blx	r6
					prvAddTaskToReadyList(pxTCB);
    48a0:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
    48a2:	f8d4 30d4 	ldr.w	r3, [r4, #212]	; 0xd4
    48a6:	4298      	cmp	r0, r3
    48a8:	bf88      	it	hi
    48aa:	f8c4 00d4 	strhi.w	r0, [r4, #212]	; 0xd4
    48ae:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    48b2:	4639      	mov	r1, r7
    48b4:	eb08 0080 	add.w	r0, r8, r0, lsl #2
    48b8:	4b1e      	ldr	r3, [pc, #120]	; (4934 <xTaskResumeAll+0xfc>)
    48ba:	4798      	blx	r3
					if (pxTCB->uxPriority >= pxCurrentTCB->uxPriority) {
    48bc:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    48c0:	6aea      	ldr	r2, [r5, #44]	; 0x2c
    48c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    48c4:	429a      	cmp	r2, r3
    48c6:	d3e1      	bcc.n	488c <xTaskResumeAll+0x54>
						xYieldPending = pdTRUE;
    48c8:	2301      	movs	r3, #1
    48ca:	f8c4 30e8 	str.w	r3, [r4, #232]	; 0xe8
    48ce:	e7dd      	b.n	488c <xTaskResumeAll+0x54>
				if (pxTCB != NULL) {
    48d0:	b10d      	cbz	r5, 48d6 <xTaskResumeAll+0x9e>
					prvResetNextTaskUnblockTime();
    48d2:	4b19      	ldr	r3, [pc, #100]	; (4938 <xTaskResumeAll+0x100>)
    48d4:	4798      	blx	r3
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
    48d6:	4b13      	ldr	r3, [pc, #76]	; (4924 <xTaskResumeAll+0xec>)
    48d8:	f8d3 40e4 	ldr.w	r4, [r3, #228]	; 0xe4
					if (uxPendedCounts > (UBaseType_t)0U) {
    48dc:	b17c      	cbz	r4, 48fe <xTaskResumeAll+0xc6>
							if (xTaskIncrementTick() != pdFALSE) {
    48de:	4f17      	ldr	r7, [pc, #92]	; (493c <xTaskResumeAll+0x104>)
								xYieldPending = pdTRUE;
    48e0:	461e      	mov	r6, r3
    48e2:	2501      	movs	r5, #1
    48e4:	e001      	b.n	48ea <xTaskResumeAll+0xb2>
						} while (uxPendedCounts > (UBaseType_t)0U);
    48e6:	3c01      	subs	r4, #1
    48e8:	d005      	beq.n	48f6 <xTaskResumeAll+0xbe>
							if (xTaskIncrementTick() != pdFALSE) {
    48ea:	47b8      	blx	r7
    48ec:	2800      	cmp	r0, #0
    48ee:	d0fa      	beq.n	48e6 <xTaskResumeAll+0xae>
								xYieldPending = pdTRUE;
    48f0:	f8c6 50e8 	str.w	r5, [r6, #232]	; 0xe8
    48f4:	e7f7      	b.n	48e6 <xTaskResumeAll+0xae>
						uxPendedTicks = 0;
    48f6:	2200      	movs	r2, #0
    48f8:	4b0a      	ldr	r3, [pc, #40]	; (4924 <xTaskResumeAll+0xec>)
    48fa:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
				if (xYieldPending != pdFALSE) {
    48fe:	4b09      	ldr	r3, [pc, #36]	; (4924 <xTaskResumeAll+0xec>)
    4900:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
    4904:	b15b      	cbz	r3, 491e <xTaskResumeAll+0xe6>
					taskYIELD_IF_USING_PREEMPTION();
    4906:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    490a:	4b0d      	ldr	r3, [pc, #52]	; (4940 <xTaskResumeAll+0x108>)
    490c:	601a      	str	r2, [r3, #0]
    490e:	f3bf 8f4f 	dsb	sy
    4912:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
    4916:	2401      	movs	r4, #1
    4918:	e7ae      	b.n	4878 <xTaskResumeAll+0x40>
	BaseType_t xAlreadyYielded = pdFALSE;
    491a:	2400      	movs	r4, #0
    491c:	e7ac      	b.n	4878 <xTaskResumeAll+0x40>
    491e:	2400      	movs	r4, #0
    4920:	e7aa      	b.n	4878 <xTaskResumeAll+0x40>
    4922:	bf00      	nop
    4924:	200026b0 	.word	0x200026b0
    4928:	000036d5 	.word	0x000036d5
    492c:	00003719 	.word	0x00003719
    4930:	000035d5 	.word	0x000035d5
    4934:	00003589 	.word	0x00003589
    4938:	000043e1 	.word	0x000043e1
    493c:	00004711 	.word	0x00004711
    4940:	e000ed04 	.word	0xe000ed04

00004944 <vTaskDelayUntil>:
{
    4944:	b538      	push	{r3, r4, r5, lr}
	configASSERT(pxPreviousWakeTime);
    4946:	b150      	cbz	r0, 495e <vTaskDelayUntil+0x1a>
    4948:	4605      	mov	r5, r0
	configASSERT((xTimeIncrement > 0U));
    494a:	b989      	cbnz	r1, 4970 <vTaskDelayUntil+0x2c>
    494c:	f04f 0380 	mov.w	r3, #128	; 0x80
    4950:	f383 8811 	msr	BASEPRI, r3
    4954:	f3bf 8f6f 	isb	sy
    4958:	f3bf 8f4f 	dsb	sy
    495c:	e7fe      	b.n	495c <vTaskDelayUntil+0x18>
    495e:	f04f 0380 	mov.w	r3, #128	; 0x80
    4962:	f383 8811 	msr	BASEPRI, r3
    4966:	f3bf 8f6f 	isb	sy
    496a:	f3bf 8f4f 	dsb	sy
    496e:	e7fe      	b.n	496e <vTaskDelayUntil+0x2a>
	configASSERT(uxSchedulerSuspended == 0);
    4970:	4b1a      	ldr	r3, [pc, #104]	; (49dc <vTaskDelayUntil+0x98>)
    4972:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    4976:	b143      	cbz	r3, 498a <vTaskDelayUntil+0x46>
    4978:	f04f 0380 	mov.w	r3, #128	; 0x80
    497c:	f383 8811 	msr	BASEPRI, r3
    4980:	f3bf 8f6f 	isb	sy
    4984:	f3bf 8f4f 	dsb	sy
    4988:	e7fe      	b.n	4988 <vTaskDelayUntil+0x44>
    498a:	460c      	mov	r4, r1
	vTaskSuspendAll();
    498c:	4b14      	ldr	r3, [pc, #80]	; (49e0 <vTaskDelayUntil+0x9c>)
    498e:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
    4990:	4b12      	ldr	r3, [pc, #72]	; (49dc <vTaskDelayUntil+0x98>)
    4992:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
		xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
    4996:	682a      	ldr	r2, [r5, #0]
    4998:	4414      	add	r4, r2
		if (xConstTickCount < *pxPreviousWakeTime) {
    499a:	4290      	cmp	r0, r2
    499c:	d214      	bcs.n	49c8 <vTaskDelayUntil+0x84>
			if ((xTimeToWake < *pxPreviousWakeTime) && (xTimeToWake > xConstTickCount)) {
    499e:	42a2      	cmp	r2, r4
    49a0:	d916      	bls.n	49d0 <vTaskDelayUntil+0x8c>
		*pxPreviousWakeTime = xTimeToWake;
    49a2:	602c      	str	r4, [r5, #0]
		if (xShouldDelay != pdFALSE) {
    49a4:	42a0      	cmp	r0, r4
    49a6:	d203      	bcs.n	49b0 <vTaskDelayUntil+0x6c>
			prvAddCurrentTaskToDelayedList(xTimeToWake - xConstTickCount, pdFALSE);
    49a8:	2100      	movs	r1, #0
    49aa:	1a20      	subs	r0, r4, r0
    49ac:	4b0d      	ldr	r3, [pc, #52]	; (49e4 <vTaskDelayUntil+0xa0>)
    49ae:	4798      	blx	r3
	xAlreadyYielded = xTaskResumeAll();
    49b0:	4b0d      	ldr	r3, [pc, #52]	; (49e8 <vTaskDelayUntil+0xa4>)
    49b2:	4798      	blx	r3
	if (xAlreadyYielded == pdFALSE) {
    49b4:	b980      	cbnz	r0, 49d8 <vTaskDelayUntil+0x94>
		portYIELD_WITHIN_API();
    49b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    49ba:	4b0c      	ldr	r3, [pc, #48]	; (49ec <vTaskDelayUntil+0xa8>)
    49bc:	601a      	str	r2, [r3, #0]
    49be:	f3bf 8f4f 	dsb	sy
    49c2:	f3bf 8f6f 	isb	sy
}
    49c6:	bd38      	pop	{r3, r4, r5, pc}
			if ((xTimeToWake < *pxPreviousWakeTime) || (xTimeToWake > xConstTickCount)) {
    49c8:	42a2      	cmp	r2, r4
    49ca:	d803      	bhi.n	49d4 <vTaskDelayUntil+0x90>
    49cc:	42a0      	cmp	r0, r4
    49ce:	d301      	bcc.n	49d4 <vTaskDelayUntil+0x90>
		*pxPreviousWakeTime = xTimeToWake;
    49d0:	602c      	str	r4, [r5, #0]
    49d2:	e7ed      	b.n	49b0 <vTaskDelayUntil+0x6c>
    49d4:	602c      	str	r4, [r5, #0]
    49d6:	e7e7      	b.n	49a8 <vTaskDelayUntil+0x64>
    49d8:	bd38      	pop	{r3, r4, r5, pc}
    49da:	bf00      	nop
    49dc:	200026b0 	.word	0x200026b0
    49e0:	000046f1 	.word	0x000046f1
    49e4:	0000440d 	.word	0x0000440d
    49e8:	00004839 	.word	0x00004839
    49ec:	e000ed04 	.word	0xe000ed04

000049f0 <vTaskDelay>:
{
    49f0:	b510      	push	{r4, lr}
	if (xTicksToDelay > (TickType_t)0U) {
    49f2:	b1b0      	cbz	r0, 4a22 <vTaskDelay+0x32>
    49f4:	4604      	mov	r4, r0
		configASSERT(uxSchedulerSuspended == 0);
    49f6:	4b0f      	ldr	r3, [pc, #60]	; (4a34 <vTaskDelay+0x44>)
    49f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    49fc:	b143      	cbz	r3, 4a10 <vTaskDelay+0x20>
    49fe:	f04f 0380 	mov.w	r3, #128	; 0x80
    4a02:	f383 8811 	msr	BASEPRI, r3
    4a06:	f3bf 8f6f 	isb	sy
    4a0a:	f3bf 8f4f 	dsb	sy
    4a0e:	e7fe      	b.n	4a0e <vTaskDelay+0x1e>
		vTaskSuspendAll();
    4a10:	4b09      	ldr	r3, [pc, #36]	; (4a38 <vTaskDelay+0x48>)
    4a12:	4798      	blx	r3
			prvAddCurrentTaskToDelayedList(xTicksToDelay, pdFALSE);
    4a14:	2100      	movs	r1, #0
    4a16:	4620      	mov	r0, r4
    4a18:	4b08      	ldr	r3, [pc, #32]	; (4a3c <vTaskDelay+0x4c>)
    4a1a:	4798      	blx	r3
		xAlreadyYielded = xTaskResumeAll();
    4a1c:	4b08      	ldr	r3, [pc, #32]	; (4a40 <vTaskDelay+0x50>)
    4a1e:	4798      	blx	r3
	if (xAlreadyYielded == pdFALSE) {
    4a20:	b938      	cbnz	r0, 4a32 <vTaskDelay+0x42>
		portYIELD_WITHIN_API();
    4a22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    4a26:	4b07      	ldr	r3, [pc, #28]	; (4a44 <vTaskDelay+0x54>)
    4a28:	601a      	str	r2, [r3, #0]
    4a2a:	f3bf 8f4f 	dsb	sy
    4a2e:	f3bf 8f6f 	isb	sy
    4a32:	bd10      	pop	{r4, pc}
    4a34:	200026b0 	.word	0x200026b0
    4a38:	000046f1 	.word	0x000046f1
    4a3c:	0000440d 	.word	0x0000440d
    4a40:	00004839 	.word	0x00004839
    4a44:	e000ed04 	.word	0xe000ed04

00004a48 <vTaskSwitchContext>:
	if (uxSchedulerSuspended != (UBaseType_t)pdFALSE) {
    4a48:	4b2c      	ldr	r3, [pc, #176]	; (4afc <vTaskSwitchContext+0xb4>)
    4a4a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    4a4e:	bb8b      	cbnz	r3, 4ab4 <vTaskSwitchContext+0x6c>
{
    4a50:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
    4a52:	4b2a      	ldr	r3, [pc, #168]	; (4afc <vTaskSwitchContext+0xb4>)
    4a54:	2200      	movs	r2, #0
    4a56:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
		taskCHECK_FOR_STACK_OVERFLOW();
    4a5a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    4a5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    4a62:	6812      	ldr	r2, [r2, #0]
    4a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    4a66:	429a      	cmp	r2, r3
    4a68:	d807      	bhi.n	4a7a <vTaskSwitchContext+0x32>
    4a6a:	4b24      	ldr	r3, [pc, #144]	; (4afc <vTaskSwitchContext+0xb4>)
    4a6c:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
    4a70:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
    4a74:	3134      	adds	r1, #52	; 0x34
    4a76:	4b22      	ldr	r3, [pc, #136]	; (4b00 <vTaskSwitchContext+0xb8>)
    4a78:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
    4a7a:	4a20      	ldr	r2, [pc, #128]	; (4afc <vTaskSwitchContext+0xb4>)
    4a7c:	f8d2 30d4 	ldr.w	r3, [r2, #212]	; 0xd4
    4a80:	eb03 0183 	add.w	r1, r3, r3, lsl #2
    4a84:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    4a88:	6a92      	ldr	r2, [r2, #40]	; 0x28
    4a8a:	b9c2      	cbnz	r2, 4abe <vTaskSwitchContext+0x76>
    4a8c:	b14b      	cbz	r3, 4aa2 <vTaskSwitchContext+0x5a>
    4a8e:	491b      	ldr	r1, [pc, #108]	; (4afc <vTaskSwitchContext+0xb4>)
    4a90:	3b01      	subs	r3, #1
    4a92:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    4a96:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    4a9a:	6a92      	ldr	r2, [r2, #40]	; 0x28
    4a9c:	b97a      	cbnz	r2, 4abe <vTaskSwitchContext+0x76>
    4a9e:	2b00      	cmp	r3, #0
    4aa0:	d1f6      	bne.n	4a90 <vTaskSwitchContext+0x48>
    4aa2:	f04f 0380 	mov.w	r3, #128	; 0x80
    4aa6:	f383 8811 	msr	BASEPRI, r3
    4aaa:	f3bf 8f6f 	isb	sy
    4aae:	f3bf 8f4f 	dsb	sy
    4ab2:	e7fe      	b.n	4ab2 <vTaskSwitchContext+0x6a>
		xYieldPending = pdTRUE;
    4ab4:	2201      	movs	r2, #1
    4ab6:	4b11      	ldr	r3, [pc, #68]	; (4afc <vTaskSwitchContext+0xb4>)
    4ab8:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    4abc:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
    4abe:	4a0f      	ldr	r2, [pc, #60]	; (4afc <vTaskSwitchContext+0xb4>)
    4ac0:	0099      	lsls	r1, r3, #2
    4ac2:	18c8      	adds	r0, r1, r3
    4ac4:	eb02 0080 	add.w	r0, r2, r0, lsl #2
    4ac8:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    4aca:	6864      	ldr	r4, [r4, #4]
    4acc:	62c4      	str	r4, [r0, #44]	; 0x2c
    4ace:	4419      	add	r1, r3
    4ad0:	4602      	mov	r2, r0
    4ad2:	3230      	adds	r2, #48	; 0x30
    4ad4:	4294      	cmp	r4, r2
    4ad6:	d00b      	beq.n	4af0 <vTaskSwitchContext+0xa8>
    4ad8:	4a08      	ldr	r2, [pc, #32]	; (4afc <vTaskSwitchContext+0xb4>)
    4ada:	eb03 0183 	add.w	r1, r3, r3, lsl #2
    4ade:	eb02 0181 	add.w	r1, r2, r1, lsl #2
    4ae2:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    4ae4:	68c9      	ldr	r1, [r1, #12]
    4ae6:	f8c2 1098 	str.w	r1, [r2, #152]	; 0x98
    4aea:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
    4aee:	bd10      	pop	{r4, pc}
    4af0:	6860      	ldr	r0, [r4, #4]
    4af2:	4a02      	ldr	r2, [pc, #8]	; (4afc <vTaskSwitchContext+0xb4>)
    4af4:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    4af8:	62d0      	str	r0, [r2, #44]	; 0x2c
    4afa:	e7ed      	b.n	4ad8 <vTaskSwitchContext+0x90>
    4afc:	200026b0 	.word	0x200026b0
    4b00:	000002d1 	.word	0x000002d1

00004b04 <vTaskPlaceOnEventList>:
	configASSERT(pxEventList);
    4b04:	b940      	cbnz	r0, 4b18 <vTaskPlaceOnEventList+0x14>
    4b06:	f04f 0380 	mov.w	r3, #128	; 0x80
    4b0a:	f383 8811 	msr	BASEPRI, r3
    4b0e:	f3bf 8f6f 	isb	sy
    4b12:	f3bf 8f4f 	dsb	sy
    4b16:	e7fe      	b.n	4b16 <vTaskPlaceOnEventList+0x12>
{
    4b18:	b510      	push	{r4, lr}
    4b1a:	460c      	mov	r4, r1
	vListInsert(pxEventList, &(pxCurrentTCB->xEventListItem));
    4b1c:	4b05      	ldr	r3, [pc, #20]	; (4b34 <vTaskPlaceOnEventList+0x30>)
    4b1e:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
    4b22:	3118      	adds	r1, #24
    4b24:	4b04      	ldr	r3, [pc, #16]	; (4b38 <vTaskPlaceOnEventList+0x34>)
    4b26:	4798      	blx	r3
	prvAddCurrentTaskToDelayedList(xTicksToWait, pdTRUE);
    4b28:	2101      	movs	r1, #1
    4b2a:	4620      	mov	r0, r4
    4b2c:	4b03      	ldr	r3, [pc, #12]	; (4b3c <vTaskPlaceOnEventList+0x38>)
    4b2e:	4798      	blx	r3
    4b30:	bd10      	pop	{r4, pc}
    4b32:	bf00      	nop
    4b34:	200026b0 	.word	0x200026b0
    4b38:	000035a1 	.word	0x000035a1
    4b3c:	0000440d 	.word	0x0000440d

00004b40 <vTaskPlaceOnEventListRestricted>:
{
    4b40:	b538      	push	{r3, r4, r5, lr}
	configASSERT(pxEventList);
    4b42:	b180      	cbz	r0, 4b66 <vTaskPlaceOnEventListRestricted+0x26>
    4b44:	4614      	mov	r4, r2
    4b46:	460d      	mov	r5, r1
	vListInsertEnd(pxEventList, &(pxCurrentTCB->xEventListItem));
    4b48:	4b0b      	ldr	r3, [pc, #44]	; (4b78 <vTaskPlaceOnEventListRestricted+0x38>)
    4b4a:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
    4b4e:	3118      	adds	r1, #24
    4b50:	4b0a      	ldr	r3, [pc, #40]	; (4b7c <vTaskPlaceOnEventListRestricted+0x3c>)
    4b52:	4798      	blx	r3
		xTicksToWait = portMAX_DELAY;
    4b54:	2c00      	cmp	r4, #0
	prvAddCurrentTaskToDelayedList(xTicksToWait, xWaitIndefinitely);
    4b56:	4621      	mov	r1, r4
    4b58:	bf0c      	ite	eq
    4b5a:	4628      	moveq	r0, r5
    4b5c:	f04f 30ff 	movne.w	r0, #4294967295
    4b60:	4b07      	ldr	r3, [pc, #28]	; (4b80 <vTaskPlaceOnEventListRestricted+0x40>)
    4b62:	4798      	blx	r3
    4b64:	bd38      	pop	{r3, r4, r5, pc}
    4b66:	f04f 0380 	mov.w	r3, #128	; 0x80
    4b6a:	f383 8811 	msr	BASEPRI, r3
    4b6e:	f3bf 8f6f 	isb	sy
    4b72:	f3bf 8f4f 	dsb	sy
    4b76:	e7fe      	b.n	4b76 <vTaskPlaceOnEventListRestricted+0x36>
    4b78:	200026b0 	.word	0x200026b0
    4b7c:	00003589 	.word	0x00003589
    4b80:	0000440d 	.word	0x0000440d

00004b84 <xTaskRemoveFromEventList>:
{
    4b84:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = (TCB_t *)listGET_OWNER_OF_HEAD_ENTRY(pxEventList);
    4b86:	68c3      	ldr	r3, [r0, #12]
    4b88:	68dc      	ldr	r4, [r3, #12]
	configASSERT(pxUnblockedTCB);
    4b8a:	2c00      	cmp	r4, #0
    4b8c:	d02a      	beq.n	4be4 <xTaskRemoveFromEventList+0x60>
	(void)uxListRemove(&(pxUnblockedTCB->xEventListItem));
    4b8e:	f104 0518 	add.w	r5, r4, #24
    4b92:	4628      	mov	r0, r5
    4b94:	4b1a      	ldr	r3, [pc, #104]	; (4c00 <xTaskRemoveFromEventList+0x7c>)
    4b96:	4798      	blx	r3
	if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
    4b98:	4b1a      	ldr	r3, [pc, #104]	; (4c04 <xTaskRemoveFromEventList+0x80>)
    4b9a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    4b9e:	bb53      	cbnz	r3, 4bf6 <xTaskRemoveFromEventList+0x72>
		(void)uxListRemove(&(pxUnblockedTCB->xStateListItem));
    4ba0:	1d25      	adds	r5, r4, #4
    4ba2:	4628      	mov	r0, r5
    4ba4:	4b16      	ldr	r3, [pc, #88]	; (4c00 <xTaskRemoveFromEventList+0x7c>)
    4ba6:	4798      	blx	r3
		prvAddTaskToReadyList(pxUnblockedTCB);
    4ba8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    4baa:	4b16      	ldr	r3, [pc, #88]	; (4c04 <xTaskRemoveFromEventList+0x80>)
    4bac:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    4bb0:	4298      	cmp	r0, r3
    4bb2:	bf84      	itt	hi
    4bb4:	4b13      	ldrhi	r3, [pc, #76]	; (4c04 <xTaskRemoveFromEventList+0x80>)
    4bb6:	f8c3 00d4 	strhi.w	r0, [r3, #212]	; 0xd4
    4bba:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    4bbe:	4629      	mov	r1, r5
    4bc0:	4b11      	ldr	r3, [pc, #68]	; (4c08 <xTaskRemoveFromEventList+0x84>)
    4bc2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    4bc6:	4b11      	ldr	r3, [pc, #68]	; (4c0c <xTaskRemoveFromEventList+0x88>)
    4bc8:	4798      	blx	r3
	if (pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority) {
    4bca:	4b0e      	ldr	r3, [pc, #56]	; (4c04 <xTaskRemoveFromEventList+0x80>)
    4bcc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    4bd0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    4bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    4bd4:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
    4bd6:	bf83      	ittte	hi
    4bd8:	2001      	movhi	r0, #1
    4bda:	4b0a      	ldrhi	r3, [pc, #40]	; (4c04 <xTaskRemoveFromEventList+0x80>)
    4bdc:	f8c3 00e8 	strhi.w	r0, [r3, #232]	; 0xe8
		xReturn = pdFALSE;
    4be0:	2000      	movls	r0, #0
}
    4be2:	bd38      	pop	{r3, r4, r5, pc}
    4be4:	f04f 0380 	mov.w	r3, #128	; 0x80
    4be8:	f383 8811 	msr	BASEPRI, r3
    4bec:	f3bf 8f6f 	isb	sy
    4bf0:	f3bf 8f4f 	dsb	sy
    4bf4:	e7fe      	b.n	4bf4 <xTaskRemoveFromEventList+0x70>
		vListInsertEnd(&(xPendingReadyList), &(pxUnblockedTCB->xEventListItem));
    4bf6:	4629      	mov	r1, r5
    4bf8:	4805      	ldr	r0, [pc, #20]	; (4c10 <xTaskRemoveFromEventList+0x8c>)
    4bfa:	4b04      	ldr	r3, [pc, #16]	; (4c0c <xTaskRemoveFromEventList+0x88>)
    4bfc:	4798      	blx	r3
    4bfe:	e7e4      	b.n	4bca <xTaskRemoveFromEventList+0x46>
    4c00:	000035d5 	.word	0x000035d5
    4c04:	200026b0 	.word	0x200026b0
    4c08:	200026d8 	.word	0x200026d8
    4c0c:	00003589 	.word	0x00003589
    4c10:	200026c4 	.word	0x200026c4

00004c14 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount  = xNumOfOverflows;
    4c14:	4b03      	ldr	r3, [pc, #12]	; (4c24 <vTaskInternalSetTimeOutState+0x10>)
    4c16:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    4c1a:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    4c1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    4c20:	6043      	str	r3, [r0, #4]
    4c22:	4770      	bx	lr
    4c24:	200026b0 	.word	0x200026b0

00004c28 <xTaskCheckForTimeOut>:
	configASSERT(pxTimeOut);
    4c28:	b1f8      	cbz	r0, 4c6a <xTaskCheckForTimeOut+0x42>
{
    4c2a:	b570      	push	{r4, r5, r6, lr}
    4c2c:	4605      	mov	r5, r0
	configASSERT(pxTicksToWait);
    4c2e:	b329      	cbz	r1, 4c7c <xTaskCheckForTimeOut+0x54>
    4c30:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
    4c32:	4b1c      	ldr	r3, [pc, #112]	; (4ca4 <xTaskCheckForTimeOut+0x7c>)
    4c34:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
    4c36:	4b1c      	ldr	r3, [pc, #112]	; (4ca8 <xTaskCheckForTimeOut+0x80>)
    4c38:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
		const TickType_t xElapsedTime    = xConstTickCount - pxTimeOut->xTimeOnEntering;
    4c3c:	6869      	ldr	r1, [r5, #4]
		    if (*pxTicksToWait == portMAX_DELAY) {
    4c3e:	6823      	ldr	r3, [r4, #0]
    4c40:	f1b3 3fff 	cmp.w	r3, #4294967295
    4c44:	d02a      	beq.n	4c9c <xTaskCheckForTimeOut+0x74>
		    if ((xNumOfOverflows != pxTimeOut->xOverflowCount)
    4c46:	4818      	ldr	r0, [pc, #96]	; (4ca8 <xTaskCheckForTimeOut+0x80>)
    4c48:	f8d0 00e0 	ldr.w	r0, [r0, #224]	; 0xe0
    4c4c:	682e      	ldr	r6, [r5, #0]
    4c4e:	4286      	cmp	r6, r0
    4c50:	d001      	beq.n	4c56 <xTaskCheckForTimeOut+0x2e>
		        && (xConstTickCount >= pxTimeOut->xTimeOnEntering)) /*lint !e525 Indentation preferred as is to make
    4c52:	428a      	cmp	r2, r1
    4c54:	d224      	bcs.n	4ca0 <xTaskCheckForTimeOut+0x78>
		const TickType_t xElapsedTime    = xConstTickCount - pxTimeOut->xTimeOnEntering;
    4c56:	1a52      	subs	r2, r2, r1
		} else if (xElapsedTime < *pxTicksToWait) /*lint !e961 Explicit casting is only redundant with some compilers,
    4c58:	429a      	cmp	r2, r3
    4c5a:	d318      	bcc.n	4c8e <xTaskCheckForTimeOut+0x66>
			*pxTicksToWait = 0;
    4c5c:	2300      	movs	r3, #0
    4c5e:	6023      	str	r3, [r4, #0]
			xReturn        = pdTRUE;
    4c60:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
    4c62:	4b12      	ldr	r3, [pc, #72]	; (4cac <xTaskCheckForTimeOut+0x84>)
    4c64:	4798      	blx	r3
}
    4c66:	4620      	mov	r0, r4
    4c68:	bd70      	pop	{r4, r5, r6, pc}
    4c6a:	f04f 0380 	mov.w	r3, #128	; 0x80
    4c6e:	f383 8811 	msr	BASEPRI, r3
    4c72:	f3bf 8f6f 	isb	sy
    4c76:	f3bf 8f4f 	dsb	sy
    4c7a:	e7fe      	b.n	4c7a <xTaskCheckForTimeOut+0x52>
    4c7c:	f04f 0380 	mov.w	r3, #128	; 0x80
    4c80:	f383 8811 	msr	BASEPRI, r3
    4c84:	f3bf 8f6f 	isb	sy
    4c88:	f3bf 8f4f 	dsb	sy
    4c8c:	e7fe      	b.n	4c8c <xTaskCheckForTimeOut+0x64>
			*pxTicksToWait -= xElapsedTime;
    4c8e:	1a9b      	subs	r3, r3, r2
    4c90:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState(pxTimeOut);
    4c92:	4628      	mov	r0, r5
    4c94:	4b06      	ldr	r3, [pc, #24]	; (4cb0 <xTaskCheckForTimeOut+0x88>)
    4c96:	4798      	blx	r3
			xReturn = pdFALSE;
    4c98:	2400      	movs	r4, #0
    4c9a:	e7e2      	b.n	4c62 <xTaskCheckForTimeOut+0x3a>
			xReturn = pdFALSE;
    4c9c:	2400      	movs	r4, #0
    4c9e:	e7e0      	b.n	4c62 <xTaskCheckForTimeOut+0x3a>
			xReturn = pdTRUE;
    4ca0:	2401      	movs	r4, #1
    4ca2:	e7de      	b.n	4c62 <xTaskCheckForTimeOut+0x3a>
    4ca4:	000036d5 	.word	0x000036d5
    4ca8:	200026b0 	.word	0x200026b0
    4cac:	00003719 	.word	0x00003719
    4cb0:	00004c15 	.word	0x00004c15

00004cb4 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
    4cb4:	2201      	movs	r2, #1
    4cb6:	4b02      	ldr	r3, [pc, #8]	; (4cc0 <vTaskMissedYield+0xc>)
    4cb8:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    4cbc:	4770      	bx	lr
    4cbe:	bf00      	nop
    4cc0:	200026b0 	.word	0x200026b0

00004cc4 <xTaskGetSchedulerState>:
	if (xSchedulerRunning == pdFALSE) {
    4cc4:	4b06      	ldr	r3, [pc, #24]	; (4ce0 <xTaskGetSchedulerState+0x1c>)
    4cc6:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
    4cca:	b13b      	cbz	r3, 4cdc <xTaskGetSchedulerState+0x18>
		if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
    4ccc:	4b04      	ldr	r3, [pc, #16]	; (4ce0 <xTaskGetSchedulerState+0x1c>)
    4cce:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
			xReturn = taskSCHEDULER_SUSPENDED;
    4cd2:	2b00      	cmp	r3, #0
    4cd4:	bf0c      	ite	eq
    4cd6:	2002      	moveq	r0, #2
    4cd8:	2000      	movne	r0, #0
    4cda:	4770      	bx	lr
		xReturn = taskSCHEDULER_NOT_STARTED;
    4cdc:	2001      	movs	r0, #1
}
    4cde:	4770      	bx	lr
    4ce0:	200026b0 	.word	0x200026b0

00004ce4 <xTaskPriorityInherit>:
	if (pxMutexHolder != NULL) {
    4ce4:	2800      	cmp	r0, #0
    4ce6:	d045      	beq.n	4d74 <xTaskPriorityInherit+0x90>
{
    4ce8:	b538      	push	{r3, r4, r5, lr}
    4cea:	4605      	mov	r5, r0
		if (pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority) {
    4cec:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    4cee:	4922      	ldr	r1, [pc, #136]	; (4d78 <xTaskPriorityInherit+0x94>)
    4cf0:	f8d1 1098 	ldr.w	r1, [r1, #152]	; 0x98
    4cf4:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    4cf6:	428a      	cmp	r2, r1
    4cf8:	d232      	bcs.n	4d60 <xTaskPriorityInherit+0x7c>
			if ((listGET_LIST_ITEM_VALUE(&(pxMutexHolderTCB->xEventListItem)) & taskEVENT_LIST_ITEM_VALUE_IN_USE)
    4cfa:	6981      	ldr	r1, [r0, #24]
    4cfc:	2900      	cmp	r1, #0
    4cfe:	db06      	blt.n	4d0e <xTaskPriorityInherit+0x2a>
				listSET_LIST_ITEM_VALUE(
    4d00:	491d      	ldr	r1, [pc, #116]	; (4d78 <xTaskPriorityInherit+0x94>)
    4d02:	f8d1 1098 	ldr.w	r1, [r1, #152]	; 0x98
    4d06:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
    4d08:	f1c1 0105 	rsb	r1, r1, #5
    4d0c:	6181      	str	r1, [r0, #24]
			if (listIS_CONTAINED_WITHIN(&(pxReadyTasksLists[pxMutexHolderTCB->uxPriority]),
    4d0e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    4d12:	491a      	ldr	r1, [pc, #104]	; (4d7c <xTaskPriorityInherit+0x98>)
    4d14:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    4d18:	6969      	ldr	r1, [r5, #20]
    4d1a:	4291      	cmp	r1, r2
    4d1c:	d006      	beq.n	4d2c <xTaskPriorityInherit+0x48>
				pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
    4d1e:	4a16      	ldr	r2, [pc, #88]	; (4d78 <xTaskPriorityInherit+0x94>)
    4d20:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    4d24:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    4d26:	62ea      	str	r2, [r5, #44]	; 0x2c
			xReturn = pdTRUE;
    4d28:	2001      	movs	r0, #1
    4d2a:	bd38      	pop	{r3, r4, r5, pc}
				if (uxListRemove(&(pxMutexHolderTCB->xStateListItem)) == (UBaseType_t)0) {
    4d2c:	1d2c      	adds	r4, r5, #4
    4d2e:	4620      	mov	r0, r4
    4d30:	4b13      	ldr	r3, [pc, #76]	; (4d80 <xTaskPriorityInherit+0x9c>)
    4d32:	4798      	blx	r3
				pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
    4d34:	4b10      	ldr	r3, [pc, #64]	; (4d78 <xTaskPriorityInherit+0x94>)
    4d36:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    4d3a:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
    4d3c:	62e8      	str	r0, [r5, #44]	; 0x2c
				prvAddTaskToReadyList(pxMutexHolderTCB);
    4d3e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    4d42:	4298      	cmp	r0, r3
    4d44:	bf84      	itt	hi
    4d46:	4b0c      	ldrhi	r3, [pc, #48]	; (4d78 <xTaskPriorityInherit+0x94>)
    4d48:	f8c3 00d4 	strhi.w	r0, [r3, #212]	; 0xd4
    4d4c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    4d50:	4621      	mov	r1, r4
    4d52:	4b0a      	ldr	r3, [pc, #40]	; (4d7c <xTaskPriorityInherit+0x98>)
    4d54:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    4d58:	4b0a      	ldr	r3, [pc, #40]	; (4d84 <xTaskPriorityInherit+0xa0>)
    4d5a:	4798      	blx	r3
			xReturn = pdTRUE;
    4d5c:	2001      	movs	r0, #1
    4d5e:	bd38      	pop	{r3, r4, r5, pc}
			if (pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority) {
    4d60:	4a05      	ldr	r2, [pc, #20]	; (4d78 <xTaskPriorityInherit+0x94>)
    4d62:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    4d66:	6c40      	ldr	r0, [r0, #68]	; 0x44
    4d68:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    4d6a:	4298      	cmp	r0, r3
    4d6c:	bf2c      	ite	cs
    4d6e:	2000      	movcs	r0, #0
    4d70:	2001      	movcc	r0, #1
    4d72:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t   xReturn          = pdFALSE;
    4d74:	2000      	movs	r0, #0
	return xReturn;
    4d76:	4770      	bx	lr
    4d78:	200026b0 	.word	0x200026b0
    4d7c:	200026d8 	.word	0x200026d8
    4d80:	000035d5 	.word	0x000035d5
    4d84:	00003589 	.word	0x00003589

00004d88 <xTaskPriorityDisinherit>:
	if (pxMutexHolder != NULL) {
    4d88:	2800      	cmp	r0, #0
    4d8a:	d03c      	beq.n	4e06 <xTaskPriorityDisinherit+0x7e>
{
    4d8c:	b538      	push	{r3, r4, r5, lr}
    4d8e:	4604      	mov	r4, r0
		configASSERT(pxTCB == pxCurrentTCB);
    4d90:	4a20      	ldr	r2, [pc, #128]	; (4e14 <xTaskPriorityDisinherit+0x8c>)
    4d92:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
    4d96:	4290      	cmp	r0, r2
    4d98:	d008      	beq.n	4dac <xTaskPriorityDisinherit+0x24>
    4d9a:	f04f 0380 	mov.w	r3, #128	; 0x80
    4d9e:	f383 8811 	msr	BASEPRI, r3
    4da2:	f3bf 8f6f 	isb	sy
    4da6:	f3bf 8f4f 	dsb	sy
    4daa:	e7fe      	b.n	4daa <xTaskPriorityDisinherit+0x22>
		configASSERT(pxTCB->uxMutexesHeld);
    4dac:	6c82      	ldr	r2, [r0, #72]	; 0x48
    4dae:	b942      	cbnz	r2, 4dc2 <xTaskPriorityDisinherit+0x3a>
    4db0:	f04f 0380 	mov.w	r3, #128	; 0x80
    4db4:	f383 8811 	msr	BASEPRI, r3
    4db8:	f3bf 8f6f 	isb	sy
    4dbc:	f3bf 8f4f 	dsb	sy
    4dc0:	e7fe      	b.n	4dc0 <xTaskPriorityDisinherit+0x38>
		(pxTCB->uxMutexesHeld)--;
    4dc2:	3a01      	subs	r2, #1
    4dc4:	6482      	str	r2, [r0, #72]	; 0x48
		if (pxTCB->uxPriority != pxTCB->uxBasePriority) {
    4dc6:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    4dc8:	6c61      	ldr	r1, [r4, #68]	; 0x44
    4dca:	4288      	cmp	r0, r1
    4dcc:	d01d      	beq.n	4e0a <xTaskPriorityDisinherit+0x82>
			if (pxTCB->uxMutexesHeld == (UBaseType_t)0) {
    4dce:	b9f2      	cbnz	r2, 4e0e <xTaskPriorityDisinherit+0x86>
				if (uxListRemove(&(pxTCB->xStateListItem)) == (UBaseType_t)0) {
    4dd0:	1d25      	adds	r5, r4, #4
    4dd2:	4628      	mov	r0, r5
    4dd4:	4b10      	ldr	r3, [pc, #64]	; (4e18 <xTaskPriorityDisinherit+0x90>)
    4dd6:	4798      	blx	r3
				pxTCB->uxPriority = pxTCB->uxBasePriority;
    4dd8:	6c60      	ldr	r0, [r4, #68]	; 0x44
    4dda:	62e0      	str	r0, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE(
    4ddc:	f1c0 0305 	rsb	r3, r0, #5
    4de0:	61a3      	str	r3, [r4, #24]
				prvAddTaskToReadyList(pxTCB);
    4de2:	4b0c      	ldr	r3, [pc, #48]	; (4e14 <xTaskPriorityDisinherit+0x8c>)
    4de4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    4de8:	4298      	cmp	r0, r3
    4dea:	bf84      	itt	hi
    4dec:	4b09      	ldrhi	r3, [pc, #36]	; (4e14 <xTaskPriorityDisinherit+0x8c>)
    4dee:	f8c3 00d4 	strhi.w	r0, [r3, #212]	; 0xd4
    4df2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    4df6:	4629      	mov	r1, r5
    4df8:	4b08      	ldr	r3, [pc, #32]	; (4e1c <xTaskPriorityDisinherit+0x94>)
    4dfa:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    4dfe:	4b08      	ldr	r3, [pc, #32]	; (4e20 <xTaskPriorityDisinherit+0x98>)
    4e00:	4798      	blx	r3
				xReturn = pdTRUE;
    4e02:	2001      	movs	r0, #1
    4e04:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t   xReturn = pdFALSE;
    4e06:	2000      	movs	r0, #0
    4e08:	4770      	bx	lr
    4e0a:	2000      	movs	r0, #0
    4e0c:	bd38      	pop	{r3, r4, r5, pc}
    4e0e:	2000      	movs	r0, #0
}
    4e10:	bd38      	pop	{r3, r4, r5, pc}
    4e12:	bf00      	nop
    4e14:	200026b0 	.word	0x200026b0
    4e18:	000035d5 	.word	0x000035d5
    4e1c:	200026d8 	.word	0x200026d8
    4e20:	00003589 	.word	0x00003589

00004e24 <vTaskPriorityDisinheritAfterTimeout>:
	if (pxMutexHolder != NULL) {
    4e24:	2800      	cmp	r0, #0
    4e26:	d049      	beq.n	4ebc <vTaskPriorityDisinheritAfterTimeout+0x98>
{
    4e28:	b538      	push	{r3, r4, r5, lr}
    4e2a:	4604      	mov	r4, r0
		configASSERT(pxTCB->uxMutexesHeld);
    4e2c:	6c80      	ldr	r0, [r0, #72]	; 0x48
    4e2e:	b940      	cbnz	r0, 4e42 <vTaskPriorityDisinheritAfterTimeout+0x1e>
    4e30:	f04f 0380 	mov.w	r3, #128	; 0x80
    4e34:	f383 8811 	msr	BASEPRI, r3
    4e38:	f3bf 8f6f 	isb	sy
    4e3c:	f3bf 8f4f 	dsb	sy
    4e40:	e7fe      	b.n	4e40 <vTaskPriorityDisinheritAfterTimeout+0x1c>
    4e42:	6c62      	ldr	r2, [r4, #68]	; 0x44
    4e44:	428a      	cmp	r2, r1
    4e46:	bf38      	it	cc
    4e48:	460a      	movcc	r2, r1
		if (pxTCB->uxPriority != uxPriorityToUse) {
    4e4a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    4e4c:	4291      	cmp	r1, r2
    4e4e:	d001      	beq.n	4e54 <vTaskPriorityDisinheritAfterTimeout+0x30>
			if (pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld) {
    4e50:	2801      	cmp	r0, #1
    4e52:	d000      	beq.n	4e56 <vTaskPriorityDisinheritAfterTimeout+0x32>
    4e54:	bd38      	pop	{r3, r4, r5, pc}
				configASSERT(pxTCB != pxCurrentTCB);
    4e56:	481a      	ldr	r0, [pc, #104]	; (4ec0 <vTaskPriorityDisinheritAfterTimeout+0x9c>)
    4e58:	f8d0 0098 	ldr.w	r0, [r0, #152]	; 0x98
    4e5c:	4284      	cmp	r4, r0
    4e5e:	d108      	bne.n	4e72 <vTaskPriorityDisinheritAfterTimeout+0x4e>
    4e60:	f04f 0380 	mov.w	r3, #128	; 0x80
    4e64:	f383 8811 	msr	BASEPRI, r3
    4e68:	f3bf 8f6f 	isb	sy
    4e6c:	f3bf 8f4f 	dsb	sy
    4e70:	e7fe      	b.n	4e70 <vTaskPriorityDisinheritAfterTimeout+0x4c>
				pxTCB->uxPriority     = uxPriorityToUse;
    4e72:	62e2      	str	r2, [r4, #44]	; 0x2c
				if ((listGET_LIST_ITEM_VALUE(&(pxTCB->xEventListItem)) & taskEVENT_LIST_ITEM_VALUE_IN_USE) == 0UL) {
    4e74:	69a0      	ldr	r0, [r4, #24]
    4e76:	2800      	cmp	r0, #0
					listSET_LIST_ITEM_VALUE(&(pxTCB->xEventListItem),
    4e78:	bfa4      	itt	ge
    4e7a:	f1c2 0205 	rsbge	r2, r2, #5
    4e7e:	61a2      	strge	r2, [r4, #24]
				if (listIS_CONTAINED_WITHIN(&(pxReadyTasksLists[uxPriorityUsedOnEntry]), &(pxTCB->xStateListItem))
    4e80:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    4e84:	4a0f      	ldr	r2, [pc, #60]	; (4ec4 <vTaskPriorityDisinheritAfterTimeout+0xa0>)
    4e86:	eb02 0181 	add.w	r1, r2, r1, lsl #2
    4e8a:	6962      	ldr	r2, [r4, #20]
    4e8c:	428a      	cmp	r2, r1
    4e8e:	d1e1      	bne.n	4e54 <vTaskPriorityDisinheritAfterTimeout+0x30>
					if (uxListRemove(&(pxTCB->xStateListItem)) == (UBaseType_t)0) {
    4e90:	1d25      	adds	r5, r4, #4
    4e92:	4628      	mov	r0, r5
    4e94:	4b0c      	ldr	r3, [pc, #48]	; (4ec8 <vTaskPriorityDisinheritAfterTimeout+0xa4>)
    4e96:	4798      	blx	r3
					prvAddTaskToReadyList(pxTCB);
    4e98:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    4e9a:	4b09      	ldr	r3, [pc, #36]	; (4ec0 <vTaskPriorityDisinheritAfterTimeout+0x9c>)
    4e9c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    4ea0:	4298      	cmp	r0, r3
    4ea2:	bf84      	itt	hi
    4ea4:	4b06      	ldrhi	r3, [pc, #24]	; (4ec0 <vTaskPriorityDisinheritAfterTimeout+0x9c>)
    4ea6:	f8c3 00d4 	strhi.w	r0, [r3, #212]	; 0xd4
    4eaa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    4eae:	4629      	mov	r1, r5
    4eb0:	4b04      	ldr	r3, [pc, #16]	; (4ec4 <vTaskPriorityDisinheritAfterTimeout+0xa0>)
    4eb2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    4eb6:	4b05      	ldr	r3, [pc, #20]	; (4ecc <vTaskPriorityDisinheritAfterTimeout+0xa8>)
    4eb8:	4798      	blx	r3
}
    4eba:	e7cb      	b.n	4e54 <vTaskPriorityDisinheritAfterTimeout+0x30>
    4ebc:	4770      	bx	lr
    4ebe:	bf00      	nop
    4ec0:	200026b0 	.word	0x200026b0
    4ec4:	200026d8 	.word	0x200026d8
    4ec8:	000035d5 	.word	0x000035d5
    4ecc:	00003589 	.word	0x00003589

00004ed0 <pvTaskIncrementMutexHeldCount>:
	if (pxCurrentTCB != NULL) {
    4ed0:	4b06      	ldr	r3, [pc, #24]	; (4eec <pvTaskIncrementMutexHeldCount+0x1c>)
    4ed2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    4ed6:	b12b      	cbz	r3, 4ee4 <pvTaskIncrementMutexHeldCount+0x14>
		(pxCurrentTCB->uxMutexesHeld)++;
    4ed8:	4b04      	ldr	r3, [pc, #16]	; (4eec <pvTaskIncrementMutexHeldCount+0x1c>)
    4eda:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    4ede:	6c93      	ldr	r3, [r2, #72]	; 0x48
    4ee0:	3301      	adds	r3, #1
    4ee2:	6493      	str	r3, [r2, #72]	; 0x48
	return pxCurrentTCB;
    4ee4:	4b01      	ldr	r3, [pc, #4]	; (4eec <pvTaskIncrementMutexHeldCount+0x1c>)
    4ee6:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
}
    4eea:	4770      	bx	lr
    4eec:	200026b0 	.word	0x200026b0

00004ef0 <xTaskNotifyWait>:
{
    4ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4ef2:	4607      	mov	r7, r0
    4ef4:	460d      	mov	r5, r1
    4ef6:	4614      	mov	r4, r2
    4ef8:	461e      	mov	r6, r3
	taskENTER_CRITICAL();
    4efa:	4b25      	ldr	r3, [pc, #148]	; (4f90 <xTaskNotifyWait+0xa0>)
    4efc:	4798      	blx	r3
		if (pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED) {
    4efe:	4b25      	ldr	r3, [pc, #148]	; (4f94 <xTaskNotifyWait+0xa4>)
    4f00:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    4f04:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    4f08:	b2db      	uxtb	r3, r3
    4f0a:	2b02      	cmp	r3, #2
    4f0c:	d00c      	beq.n	4f28 <xTaskNotifyWait+0x38>
			pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    4f0e:	4b21      	ldr	r3, [pc, #132]	; (4f94 <xTaskNotifyWait+0xa4>)
    4f10:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    4f14:	6cd0      	ldr	r0, [r2, #76]	; 0x4c
    4f16:	ea20 0007 	bic.w	r0, r0, r7
    4f1a:	64d0      	str	r0, [r2, #76]	; 0x4c
			pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
    4f1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    4f20:	2201      	movs	r2, #1
    4f22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			if (xTicksToWait > (TickType_t)0) {
    4f26:	b9e6      	cbnz	r6, 4f62 <xTaskNotifyWait+0x72>
	taskEXIT_CRITICAL();
    4f28:	4b1b      	ldr	r3, [pc, #108]	; (4f98 <xTaskNotifyWait+0xa8>)
    4f2a:	4798      	blx	r3
	taskENTER_CRITICAL();
    4f2c:	4b18      	ldr	r3, [pc, #96]	; (4f90 <xTaskNotifyWait+0xa0>)
    4f2e:	4798      	blx	r3
		if (pulNotificationValue != NULL) {
    4f30:	b124      	cbz	r4, 4f3c <xTaskNotifyWait+0x4c>
			*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    4f32:	4b18      	ldr	r3, [pc, #96]	; (4f94 <xTaskNotifyWait+0xa4>)
    4f34:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    4f38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    4f3a:	6023      	str	r3, [r4, #0]
		if (pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED) {
    4f3c:	4b15      	ldr	r3, [pc, #84]	; (4f94 <xTaskNotifyWait+0xa4>)
    4f3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    4f42:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    4f46:	b2db      	uxtb	r3, r3
    4f48:	2b02      	cmp	r3, #2
    4f4a:	d017      	beq.n	4f7c <xTaskNotifyWait+0x8c>
			xReturn = pdFALSE;
    4f4c:	2400      	movs	r4, #0
		pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    4f4e:	4b11      	ldr	r3, [pc, #68]	; (4f94 <xTaskNotifyWait+0xa4>)
    4f50:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    4f54:	2200      	movs	r2, #0
    4f56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	taskEXIT_CRITICAL();
    4f5a:	4b0f      	ldr	r3, [pc, #60]	; (4f98 <xTaskNotifyWait+0xa8>)
    4f5c:	4798      	blx	r3
}
    4f5e:	4620      	mov	r0, r4
    4f60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				prvAddCurrentTaskToDelayedList(xTicksToWait, pdTRUE);
    4f62:	4611      	mov	r1, r2
    4f64:	4630      	mov	r0, r6
    4f66:	4b0d      	ldr	r3, [pc, #52]	; (4f9c <xTaskNotifyWait+0xac>)
    4f68:	4798      	blx	r3
				portYIELD_WITHIN_API();
    4f6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    4f6e:	4b0c      	ldr	r3, [pc, #48]	; (4fa0 <xTaskNotifyWait+0xb0>)
    4f70:	601a      	str	r2, [r3, #0]
    4f72:	f3bf 8f4f 	dsb	sy
    4f76:	f3bf 8f6f 	isb	sy
    4f7a:	e7d5      	b.n	4f28 <xTaskNotifyWait+0x38>
			pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    4f7c:	4b05      	ldr	r3, [pc, #20]	; (4f94 <xTaskNotifyWait+0xa4>)
    4f7e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    4f82:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
    4f84:	ea23 0505 	bic.w	r5, r3, r5
    4f88:	64d5      	str	r5, [r2, #76]	; 0x4c
			xReturn = pdTRUE;
    4f8a:	2401      	movs	r4, #1
    4f8c:	e7df      	b.n	4f4e <xTaskNotifyWait+0x5e>
    4f8e:	bf00      	nop
    4f90:	000036d5 	.word	0x000036d5
    4f94:	200026b0 	.word	0x200026b0
    4f98:	00003719 	.word	0x00003719
    4f9c:	0000440d 	.word	0x0000440d
    4fa0:	e000ed04 	.word	0xe000ed04

00004fa4 <xTaskGenericNotifyFromISR>:
{
    4fa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4fa8:	9e08      	ldr	r6, [sp, #32]
	configASSERT(xTaskToNotify);
    4faa:	b310      	cbz	r0, 4ff2 <xTaskGenericNotifyFromISR+0x4e>
    4fac:	4604      	mov	r4, r0
    4fae:	4699      	mov	r9, r3
    4fb0:	4617      	mov	r7, r2
    4fb2:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    4fb4:	4b3e      	ldr	r3, [pc, #248]	; (50b0 <xTaskGenericNotifyFromISR+0x10c>)
    4fb6:	4798      	blx	r3
	__asm volatile("	mrs %0, basepri											\n"
    4fb8:	f3ef 8511 	mrs	r5, BASEPRI
    4fbc:	f04f 0380 	mov.w	r3, #128	; 0x80
    4fc0:	f383 8811 	msr	BASEPRI, r3
    4fc4:	f3bf 8f6f 	isb	sy
    4fc8:	f3bf 8f4f 	dsb	sy
		if (pulPreviousNotificationValue != NULL) {
    4fcc:	f1b9 0f00 	cmp.w	r9, #0
    4fd0:	d002      	beq.n	4fd8 <xTaskGenericNotifyFromISR+0x34>
			*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
    4fd2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    4fd4:	f8c9 3000 	str.w	r3, [r9]
		ucOriginalNotifyState = pxTCB->ucNotifyState;
    4fd8:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
    4fdc:	b2db      	uxtb	r3, r3
		pxTCB->ucNotifyState  = taskNOTIFICATION_RECEIVED;
    4fde:	2202      	movs	r2, #2
    4fe0:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
		switch (eAction) {
    4fe4:	1e7a      	subs	r2, r7, #1
    4fe6:	2a03      	cmp	r2, #3
    4fe8:	d810      	bhi.n	500c <xTaskGenericNotifyFromISR+0x68>
    4fea:	e8df f002 	tbb	[pc, r2]
    4fee:	1c0b      	.short	0x1c0b
    4ff0:	2320      	.short	0x2320
	__asm volatile("	mov %0, %1												\n"
    4ff2:	f04f 0380 	mov.w	r3, #128	; 0x80
    4ff6:	f383 8811 	msr	BASEPRI, r3
    4ffa:	f3bf 8f6f 	isb	sy
    4ffe:	f3bf 8f4f 	dsb	sy
    5002:	e7fe      	b.n	5002 <xTaskGenericNotifyFromISR+0x5e>
			pxTCB->ulNotifiedValue |= ulValue;
    5004:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
    5006:	ea42 0208 	orr.w	r2, r2, r8
    500a:	64e2      	str	r2, [r4, #76]	; 0x4c
		if (ucOriginalNotifyState == taskWAITING_NOTIFICATION) {
    500c:	2b01      	cmp	r3, #1
    500e:	d147      	bne.n	50a0 <xTaskGenericNotifyFromISR+0xfc>
			configASSERT(listLIST_ITEM_CONTAINER(&(pxTCB->xEventListItem)) == NULL);
    5010:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    5012:	b1a3      	cbz	r3, 503e <xTaskGenericNotifyFromISR+0x9a>
    5014:	f04f 0380 	mov.w	r3, #128	; 0x80
    5018:	f383 8811 	msr	BASEPRI, r3
    501c:	f3bf 8f6f 	isb	sy
    5020:	f3bf 8f4f 	dsb	sy
    5024:	e7fe      	b.n	5024 <xTaskGenericNotifyFromISR+0x80>
			(pxTCB->ulNotifiedValue)++;
    5026:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
    5028:	3201      	adds	r2, #1
    502a:	64e2      	str	r2, [r4, #76]	; 0x4c
			break;
    502c:	e7ee      	b.n	500c <xTaskGenericNotifyFromISR+0x68>
			pxTCB->ulNotifiedValue = ulValue;
    502e:	f8c4 804c 	str.w	r8, [r4, #76]	; 0x4c
			break;
    5032:	e7eb      	b.n	500c <xTaskGenericNotifyFromISR+0x68>
			if (ucOriginalNotifyState != taskNOTIFICATION_RECEIVED) {
    5034:	2b02      	cmp	r3, #2
    5036:	d031      	beq.n	509c <xTaskGenericNotifyFromISR+0xf8>
				pxTCB->ulNotifiedValue = ulValue;
    5038:	f8c4 804c 	str.w	r8, [r4, #76]	; 0x4c
    503c:	e7e6      	b.n	500c <xTaskGenericNotifyFromISR+0x68>
			if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
    503e:	4b1d      	ldr	r3, [pc, #116]	; (50b4 <xTaskGenericNotifyFromISR+0x110>)
    5040:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
    5044:	b9fb      	cbnz	r3, 5086 <xTaskGenericNotifyFromISR+0xe2>
				(void)uxListRemove(&(pxTCB->xStateListItem));
    5046:	1d27      	adds	r7, r4, #4
    5048:	4638      	mov	r0, r7
    504a:	4b1b      	ldr	r3, [pc, #108]	; (50b8 <xTaskGenericNotifyFromISR+0x114>)
    504c:	4798      	blx	r3
				prvAddTaskToReadyList(pxTCB);
    504e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    5050:	4b18      	ldr	r3, [pc, #96]	; (50b4 <xTaskGenericNotifyFromISR+0x110>)
    5052:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
    5056:	4298      	cmp	r0, r3
    5058:	bf84      	itt	hi
    505a:	4b16      	ldrhi	r3, [pc, #88]	; (50b4 <xTaskGenericNotifyFromISR+0x110>)
    505c:	f8c3 00d4 	strhi.w	r0, [r3, #212]	; 0xd4
    5060:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    5064:	4639      	mov	r1, r7
    5066:	4b15      	ldr	r3, [pc, #84]	; (50bc <xTaskGenericNotifyFromISR+0x118>)
    5068:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    506c:	4b14      	ldr	r3, [pc, #80]	; (50c0 <xTaskGenericNotifyFromISR+0x11c>)
    506e:	4798      	blx	r3
			if (pxTCB->uxPriority > pxCurrentTCB->uxPriority) {
    5070:	4b10      	ldr	r3, [pc, #64]	; (50b4 <xTaskGenericNotifyFromISR+0x110>)
    5072:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    5076:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    5078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    507a:	429a      	cmp	r2, r3
    507c:	d915      	bls.n	50aa <xTaskGenericNotifyFromISR+0x106>
				if (pxHigherPriorityTaskWoken != NULL) {
    507e:	b146      	cbz	r6, 5092 <xTaskGenericNotifyFromISR+0xee>
					*pxHigherPriorityTaskWoken = pdTRUE;
    5080:	2001      	movs	r0, #1
    5082:	6030      	str	r0, [r6, #0]
    5084:	e00d      	b.n	50a2 <xTaskGenericNotifyFromISR+0xfe>
				vListInsertEnd(&(xPendingReadyList), &(pxTCB->xEventListItem));
    5086:	f104 0118 	add.w	r1, r4, #24
    508a:	480e      	ldr	r0, [pc, #56]	; (50c4 <xTaskGenericNotifyFromISR+0x120>)
    508c:	4b0c      	ldr	r3, [pc, #48]	; (50c0 <xTaskGenericNotifyFromISR+0x11c>)
    508e:	4798      	blx	r3
    5090:	e7ee      	b.n	5070 <xTaskGenericNotifyFromISR+0xcc>
					xYieldPending = pdTRUE;
    5092:	2001      	movs	r0, #1
    5094:	4b07      	ldr	r3, [pc, #28]	; (50b4 <xTaskGenericNotifyFromISR+0x110>)
    5096:	f8c3 00e8 	str.w	r0, [r3, #232]	; 0xe8
    509a:	e002      	b.n	50a2 <xTaskGenericNotifyFromISR+0xfe>
				xReturn = pdFAIL;
    509c:	2000      	movs	r0, #0
    509e:	e000      	b.n	50a2 <xTaskGenericNotifyFromISR+0xfe>
    50a0:	2001      	movs	r0, #1
	__asm volatile("	msr basepri, %0	" ::"r"(ulNewMaskValue) : "memory");
    50a2:	f385 8811 	msr	BASEPRI, r5
}
    50a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    50aa:	2001      	movs	r0, #1
    50ac:	e7f9      	b.n	50a2 <xTaskGenericNotifyFromISR+0xfe>
    50ae:	bf00      	nop
    50b0:	0000392d 	.word	0x0000392d
    50b4:	200026b0 	.word	0x200026b0
    50b8:	000035d5 	.word	0x000035d5
    50bc:	200026d8 	.word	0x200026d8
    50c0:	00003589 	.word	0x00003589
    50c4:	200026c4 	.word	0x200026c4

000050c8 <prvInsertTimerInActiveList>:
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList(Timer_t *const pxTimer, const TickType_t xNextExpiryTime,
                                             const TickType_t xTimeNow, const TickType_t xCommandTime)
{
    50c8:	b508      	push	{r3, lr}
	BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE(&(pxTimer->xTimerListItem), xNextExpiryTime);
    50ca:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER(&(pxTimer->xTimerListItem), pxTimer);
    50cc:	6100      	str	r0, [r0, #16]

	if (xNextExpiryTime <= xTimeNow) {
    50ce:	4291      	cmp	r1, r2
    50d0:	d80c      	bhi.n	50ec <prvInsertTimerInActiveList+0x24>
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if (((TickType_t)(xTimeNow - xCommandTime))
    50d2:	1ad2      	subs	r2, r2, r3
    50d4:	6983      	ldr	r3, [r0, #24]
    50d6:	429a      	cmp	r2, r3
    50d8:	d301      	bcc.n	50de <prvInsertTimerInActiveList+0x16>
		    >= pxTimer->xTimerPeriodInTicks) /*lint !e961 MISRA exception as the casts are only redundant for some
		                                        ports. */
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    50da:	2001      	movs	r0, #1
    50dc:	bd08      	pop	{r3, pc}
		} else {
			vListInsert(pxOverflowTimerList, &(pxTimer->xTimerListItem));
    50de:	1d01      	adds	r1, r0, #4
    50e0:	4b09      	ldr	r3, [pc, #36]	; (5108 <prvInsertTimerInActiveList+0x40>)
    50e2:	6818      	ldr	r0, [r3, #0]
    50e4:	4b09      	ldr	r3, [pc, #36]	; (510c <prvInsertTimerInActiveList+0x44>)
    50e6:	4798      	blx	r3
	BaseType_t xProcessTimerNow = pdFALSE;
    50e8:	2000      	movs	r0, #0
    50ea:	bd08      	pop	{r3, pc}
		}
	} else {
		if ((xTimeNow < xCommandTime) && (xNextExpiryTime >= xCommandTime)) {
    50ec:	429a      	cmp	r2, r3
    50ee:	d201      	bcs.n	50f4 <prvInsertTimerInActiveList+0x2c>
    50f0:	4299      	cmp	r1, r3
    50f2:	d206      	bcs.n	5102 <prvInsertTimerInActiveList+0x3a>
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		} else {
			vListInsert(pxCurrentTimerList, &(pxTimer->xTimerListItem));
    50f4:	1d01      	adds	r1, r0, #4
    50f6:	4b04      	ldr	r3, [pc, #16]	; (5108 <prvInsertTimerInActiveList+0x40>)
    50f8:	6858      	ldr	r0, [r3, #4]
    50fa:	4b04      	ldr	r3, [pc, #16]	; (510c <prvInsertTimerInActiveList+0x44>)
    50fc:	4798      	blx	r3
	BaseType_t xProcessTimerNow = pdFALSE;
    50fe:	2000      	movs	r0, #0
    5100:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
    5102:	2001      	movs	r0, #1
		}
	}

	return xProcessTimerNow;
}
    5104:	bd08      	pop	{r3, pc}
    5106:	bf00      	nop
    5108:	2000279c 	.word	0x2000279c
    510c:	000035a1 	.word	0x000035a1

00005110 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue(void)
{
    5110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5112:	4b0d      	ldr	r3, [pc, #52]	; (5148 <prvCheckForValidListAndQueue+0x38>)
    5114:	4798      	blx	r3
	{
		if (xTimerQueue == NULL) {
    5116:	4b0d      	ldr	r3, [pc, #52]	; (514c <prvCheckForValidListAndQueue+0x3c>)
    5118:	689b      	ldr	r3, [r3, #8]
    511a:	b113      	cbz	r3, 5122 <prvCheckForValidListAndQueue+0x12>
#endif /* configQUEUE_REGISTRY_SIZE */
		} else {
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    511c:	4b0c      	ldr	r3, [pc, #48]	; (5150 <prvCheckForValidListAndQueue+0x40>)
    511e:	4798      	blx	r3
    5120:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			vListInitialise(&xActiveTimerList1);
    5122:	4c0a      	ldr	r4, [pc, #40]	; (514c <prvCheckForValidListAndQueue+0x3c>)
    5124:	f104 060c 	add.w	r6, r4, #12
    5128:	4630      	mov	r0, r6
    512a:	4f0a      	ldr	r7, [pc, #40]	; (5154 <prvCheckForValidListAndQueue+0x44>)
    512c:	47b8      	blx	r7
			vListInitialise(&xActiveTimerList2);
    512e:	f104 0520 	add.w	r5, r4, #32
    5132:	4628      	mov	r0, r5
    5134:	47b8      	blx	r7
			pxCurrentTimerList  = &xActiveTimerList1;
    5136:	6066      	str	r6, [r4, #4]
			pxOverflowTimerList = &xActiveTimerList2;
    5138:	6025      	str	r5, [r4, #0]
				xTimerQueue = xQueueCreate((UBaseType_t)configTIMER_QUEUE_LENGTH, sizeof(DaemonTaskMessage_t));
    513a:	2200      	movs	r2, #0
    513c:	210c      	movs	r1, #12
    513e:	2014      	movs	r0, #20
    5140:	4b05      	ldr	r3, [pc, #20]	; (5158 <prvCheckForValidListAndQueue+0x48>)
    5142:	4798      	blx	r3
    5144:	60a0      	str	r0, [r4, #8]
    5146:	e7e9      	b.n	511c <prvCheckForValidListAndQueue+0xc>
    5148:	000036d5 	.word	0x000036d5
    514c:	2000279c 	.word	0x2000279c
    5150:	00003719 	.word	0x00003719
    5154:	0000356d 	.word	0x0000356d
    5158:	00003c89 	.word	0x00003c89

0000515c <xTimerCreateTimerTask>:
{
    515c:	b510      	push	{r4, lr}
    515e:	b082      	sub	sp, #8
	prvCheckForValidListAndQueue();
    5160:	4b0d      	ldr	r3, [pc, #52]	; (5198 <xTimerCreateTimerTask+0x3c>)
    5162:	4798      	blx	r3
	if (xTimerQueue != NULL) {
    5164:	4b0d      	ldr	r3, [pc, #52]	; (519c <xTimerCreateTimerTask+0x40>)
    5166:	689b      	ldr	r3, [r3, #8]
    5168:	b163      	cbz	r3, 5184 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate(prvTimerTask,
    516a:	4b0d      	ldr	r3, [pc, #52]	; (51a0 <xTimerCreateTimerTask+0x44>)
    516c:	9301      	str	r3, [sp, #4]
    516e:	2303      	movs	r3, #3
    5170:	9300      	str	r3, [sp, #0]
    5172:	2300      	movs	r3, #0
    5174:	2280      	movs	r2, #128	; 0x80
    5176:	490b      	ldr	r1, [pc, #44]	; (51a4 <xTimerCreateTimerTask+0x48>)
    5178:	480b      	ldr	r0, [pc, #44]	; (51a8 <xTimerCreateTimerTask+0x4c>)
    517a:	4c0c      	ldr	r4, [pc, #48]	; (51ac <xTimerCreateTimerTask+0x50>)
    517c:	47a0      	blx	r4
	configASSERT(xReturn);
    517e:	b108      	cbz	r0, 5184 <xTimerCreateTimerTask+0x28>
}
    5180:	b002      	add	sp, #8
    5182:	bd10      	pop	{r4, pc}
	__asm volatile("	mov %0, %1												\n"
    5184:	f04f 0380 	mov.w	r3, #128	; 0x80
    5188:	f383 8811 	msr	BASEPRI, r3
    518c:	f3bf 8f6f 	isb	sy
    5190:	f3bf 8f4f 	dsb	sy
    5194:	e7fe      	b.n	5194 <xTimerCreateTimerTask+0x38>
    5196:	bf00      	nop
    5198:	00005111 	.word	0x00005111
    519c:	2000279c 	.word	0x2000279c
    51a0:	200027d0 	.word	0x200027d0
    51a4:	000071e4 	.word	0x000071e4
    51a8:	000052c9 	.word	0x000052c9
    51ac:	0000448d 	.word	0x0000448d

000051b0 <xTimerGenericCommand>:
	configASSERT(xTimer);
    51b0:	b1d8      	cbz	r0, 51ea <xTimerGenericCommand+0x3a>
{
    51b2:	b530      	push	{r4, r5, lr}
    51b4:	b085      	sub	sp, #20
    51b6:	4615      	mov	r5, r2
    51b8:	4604      	mov	r4, r0
	if (xTimerQueue != NULL) {
    51ba:	4a14      	ldr	r2, [pc, #80]	; (520c <xTimerGenericCommand+0x5c>)
    51bc:	6890      	ldr	r0, [r2, #8]
    51be:	b310      	cbz	r0, 5206 <xTimerGenericCommand+0x56>
    51c0:	461a      	mov	r2, r3
		xMessage.xMessageID                       = xCommandID;
    51c2:	9101      	str	r1, [sp, #4]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    51c4:	9502      	str	r5, [sp, #8]
		xMessage.u.xTimerParameters.pxTimer       = (Timer_t *)xTimer;
    51c6:	9403      	str	r4, [sp, #12]
		if (xCommandID < tmrFIRST_FROM_ISR_COMMAND) {
    51c8:	2905      	cmp	r1, #5
    51ca:	dc17      	bgt.n	51fc <xTimerGenericCommand+0x4c>
			if (xTaskGetSchedulerState() == taskSCHEDULER_RUNNING) {
    51cc:	4b10      	ldr	r3, [pc, #64]	; (5210 <xTimerGenericCommand+0x60>)
    51ce:	4798      	blx	r3
    51d0:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack(xTimerQueue, &xMessage, xTicksToWait);
    51d2:	f04f 0300 	mov.w	r3, #0
    51d6:	bf0c      	ite	eq
    51d8:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack(xTimerQueue, &xMessage, tmrNO_DELAY);
    51da:	461a      	movne	r2, r3
    51dc:	a901      	add	r1, sp, #4
    51de:	480b      	ldr	r0, [pc, #44]	; (520c <xTimerGenericCommand+0x5c>)
    51e0:	6880      	ldr	r0, [r0, #8]
    51e2:	4c0c      	ldr	r4, [pc, #48]	; (5214 <xTimerGenericCommand+0x64>)
    51e4:	47a0      	blx	r4
}
    51e6:	b005      	add	sp, #20
    51e8:	bd30      	pop	{r4, r5, pc}
    51ea:	f04f 0380 	mov.w	r3, #128	; 0x80
    51ee:	f383 8811 	msr	BASEPRI, r3
    51f2:	f3bf 8f6f 	isb	sy
    51f6:	f3bf 8f4f 	dsb	sy
    51fa:	e7fe      	b.n	51fa <xTimerGenericCommand+0x4a>
			xReturn = xQueueSendToBackFromISR(xTimerQueue, &xMessage, pxHigherPriorityTaskWoken);
    51fc:	2300      	movs	r3, #0
    51fe:	a901      	add	r1, sp, #4
    5200:	4c05      	ldr	r4, [pc, #20]	; (5218 <xTimerGenericCommand+0x68>)
    5202:	47a0      	blx	r4
    5204:	e7ef      	b.n	51e6 <xTimerGenericCommand+0x36>
	BaseType_t          xReturn = pdFAIL;
    5206:	2000      	movs	r0, #0
	return xReturn;
    5208:	e7ed      	b.n	51e6 <xTimerGenericCommand+0x36>
    520a:	bf00      	nop
    520c:	2000279c 	.word	0x2000279c
    5210:	00004cc5 	.word	0x00004cc5
    5214:	00003ce1 	.word	0x00003ce1
    5218:	00003ebd 	.word	0x00003ebd

0000521c <prvSampleTimeNow>:
{
    521c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5220:	b082      	sub	sp, #8
    5222:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
    5224:	4b23      	ldr	r3, [pc, #140]	; (52b4 <prvSampleTimeNow+0x98>)
    5226:	4798      	blx	r3
    5228:	4607      	mov	r7, r0
	if (xTimeNow < xLastTime) {
    522a:	4b23      	ldr	r3, [pc, #140]	; (52b8 <prvSampleTimeNow+0x9c>)
    522c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    522e:	4298      	cmp	r0, r3
    5230:	d319      	bcc.n	5266 <prvSampleTimeNow+0x4a>
		*pxTimerListsWereSwitched = pdFALSE;
    5232:	2300      	movs	r3, #0
    5234:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
    5238:	4b1f      	ldr	r3, [pc, #124]	; (52b8 <prvSampleTimeNow+0x9c>)
    523a:	639f      	str	r7, [r3, #56]	; 0x38
}
    523c:	4638      	mov	r0, r7
    523e:	b002      	add	sp, #8
    5240:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				    = xTimerGenericCommand(pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY);
    5244:	2100      	movs	r1, #0
    5246:	9100      	str	r1, [sp, #0]
    5248:	460b      	mov	r3, r1
    524a:	4652      	mov	r2, sl
    524c:	4620      	mov	r0, r4
    524e:	4c1b      	ldr	r4, [pc, #108]	; (52bc <prvSampleTimeNow+0xa0>)
    5250:	47a0      	blx	r4
				configASSERT(xResult);
    5252:	b950      	cbnz	r0, 526a <prvSampleTimeNow+0x4e>
    5254:	f04f 0380 	mov.w	r3, #128	; 0x80
    5258:	f383 8811 	msr	BASEPRI, r3
    525c:	f3bf 8f6f 	isb	sy
    5260:	f3bf 8f4f 	dsb	sy
    5264:	e7fe      	b.n	5264 <prvSampleTimeNow+0x48>
	while (listLIST_IS_EMPTY(pxCurrentTimerList) == pdFALSE) {
    5266:	4d14      	ldr	r5, [pc, #80]	; (52b8 <prvSampleTimeNow+0x9c>)
		(void)uxListRemove(&(pxTimer->xTimerListItem));
    5268:	4e15      	ldr	r6, [pc, #84]	; (52c0 <prvSampleTimeNow+0xa4>)
	while (listLIST_IS_EMPTY(pxCurrentTimerList) == pdFALSE) {
    526a:	686b      	ldr	r3, [r5, #4]
    526c:	681a      	ldr	r2, [r3, #0]
    526e:	b1c2      	cbz	r2, 52a2 <prvSampleTimeNow+0x86>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY(pxCurrentTimerList);
    5270:	68db      	ldr	r3, [r3, #12]
    5272:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = (Timer_t *)listGET_OWNER_OF_HEAD_ENTRY(pxCurrentTimerList);
    5276:	68dc      	ldr	r4, [r3, #12]
		(void)uxListRemove(&(pxTimer->xTimerListItem));
    5278:	f104 0904 	add.w	r9, r4, #4
    527c:	4648      	mov	r0, r9
    527e:	47b0      	blx	r6
		pxTimer->pxCallbackFunction((TimerHandle_t)pxTimer);
    5280:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5282:	4620      	mov	r0, r4
    5284:	4798      	blx	r3
		if (pxTimer->uxAutoReload == (UBaseType_t)pdTRUE) {
    5286:	69e3      	ldr	r3, [r4, #28]
    5288:	2b01      	cmp	r3, #1
    528a:	d1ee      	bne.n	526a <prvSampleTimeNow+0x4e>
			xReloadTime = (xNextExpireTime + pxTimer->xTimerPeriodInTicks);
    528c:	69a3      	ldr	r3, [r4, #24]
    528e:	4453      	add	r3, sl
			if (xReloadTime > xNextExpireTime) {
    5290:	459a      	cmp	sl, r3
    5292:	d2d7      	bcs.n	5244 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE(&(pxTimer->xTimerListItem), xReloadTime);
    5294:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER(&(pxTimer->xTimerListItem), pxTimer);
    5296:	6124      	str	r4, [r4, #16]
				vListInsert(pxCurrentTimerList, &(pxTimer->xTimerListItem));
    5298:	4649      	mov	r1, r9
    529a:	6868      	ldr	r0, [r5, #4]
    529c:	4b09      	ldr	r3, [pc, #36]	; (52c4 <prvSampleTimeNow+0xa8>)
    529e:	4798      	blx	r3
    52a0:	e7e3      	b.n	526a <prvSampleTimeNow+0x4e>
	pxCurrentTimerList  = pxOverflowTimerList;
    52a2:	4a05      	ldr	r2, [pc, #20]	; (52b8 <prvSampleTimeNow+0x9c>)
    52a4:	6811      	ldr	r1, [r2, #0]
    52a6:	6051      	str	r1, [r2, #4]
	pxOverflowTimerList = pxTemp;
    52a8:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
    52aa:	2301      	movs	r3, #1
    52ac:	f8c8 3000 	str.w	r3, [r8]
    52b0:	e7c2      	b.n	5238 <prvSampleTimeNow+0x1c>
    52b2:	bf00      	nop
    52b4:	00004705 	.word	0x00004705
    52b8:	2000279c 	.word	0x2000279c
    52bc:	000051b1 	.word	0x000051b1
    52c0:	000035d5 	.word	0x000035d5
    52c4:	000035a1 	.word	0x000035a1

000052c8 <prvTimerTask>:
{
    52c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    52cc:	b086      	sub	sp, #24
	*pxListWasEmpty = listLIST_IS_EMPTY(pxCurrentTimerList);
    52ce:	4c65      	ldr	r4, [pc, #404]	; (5464 <prvTimerTask+0x19c>)
			(void)xTaskResumeAll();
    52d0:	4f65      	ldr	r7, [pc, #404]	; (5468 <prvTimerTask+0x1a0>)
					portYIELD_WITHIN_API();
    52d2:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 5488 <prvTimerTask+0x1c0>
	(void)uxListRemove(&(pxTimer->xTimerListItem));
    52d6:	f8df 81b4 	ldr.w	r8, [pc, #436]	; 548c <prvTimerTask+0x1c4>
	*pxListWasEmpty = listLIST_IS_EMPTY(pxCurrentTimerList);
    52da:	6863      	ldr	r3, [r4, #4]
    52dc:	681a      	ldr	r2, [r3, #0]
	if (*pxListWasEmpty == pdFALSE) {
    52de:	b172      	cbz	r2, 52fe <prvTimerTask+0x36>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY(pxCurrentTimerList);
    52e0:	68db      	ldr	r3, [r3, #12]
    52e2:	681d      	ldr	r5, [r3, #0]
	vTaskSuspendAll();
    52e4:	4b61      	ldr	r3, [pc, #388]	; (546c <prvTimerTask+0x1a4>)
    52e6:	4798      	blx	r3
		xTimeNow = prvSampleTimeNow(&xTimerListsWereSwitched);
    52e8:	a803      	add	r0, sp, #12
    52ea:	4b61      	ldr	r3, [pc, #388]	; (5470 <prvTimerTask+0x1a8>)
    52ec:	4798      	blx	r3
    52ee:	4606      	mov	r6, r0
		if (xTimerListsWereSwitched == pdFALSE) {
    52f0:	9b03      	ldr	r3, [sp, #12]
    52f2:	2b00      	cmp	r3, #0
    52f4:	d179      	bne.n	53ea <prvTimerTask+0x122>
			if ((xListWasEmpty == pdFALSE) && (xNextExpireTime <= xTimeNow)) {
    52f6:	42a8      	cmp	r0, r5
    52f8:	d24a      	bcs.n	5390 <prvTimerTask+0xc8>
    52fa:	2200      	movs	r2, #0
    52fc:	e00e      	b.n	531c <prvTimerTask+0x54>
	vTaskSuspendAll();
    52fe:	4b5b      	ldr	r3, [pc, #364]	; (546c <prvTimerTask+0x1a4>)
    5300:	4798      	blx	r3
		xTimeNow = prvSampleTimeNow(&xTimerListsWereSwitched);
    5302:	a803      	add	r0, sp, #12
    5304:	4b5a      	ldr	r3, [pc, #360]	; (5470 <prvTimerTask+0x1a8>)
    5306:	4798      	blx	r3
    5308:	4606      	mov	r6, r0
		if (xTimerListsWereSwitched == pdFALSE) {
    530a:	9b03      	ldr	r3, [sp, #12]
    530c:	2b00      	cmp	r3, #0
    530e:	d16c      	bne.n	53ea <prvTimerTask+0x122>
					xListWasEmpty = listLIST_IS_EMPTY(pxOverflowTimerList);
    5310:	6823      	ldr	r3, [r4, #0]
    5312:	681a      	ldr	r2, [r3, #0]
    5314:	fab2 f282 	clz	r2, r2
    5318:	0952      	lsrs	r2, r2, #5
    531a:	2500      	movs	r5, #0
				vQueueWaitForMessageRestricted(xTimerQueue, (xNextExpireTime - xTimeNow), xListWasEmpty);
    531c:	1ba9      	subs	r1, r5, r6
    531e:	68a0      	ldr	r0, [r4, #8]
    5320:	4b54      	ldr	r3, [pc, #336]	; (5474 <prvTimerTask+0x1ac>)
    5322:	4798      	blx	r3
				if (xTaskResumeAll() == pdFALSE) {
    5324:	47b8      	blx	r7
    5326:	b938      	cbnz	r0, 5338 <prvTimerTask+0x70>
					portYIELD_WITHIN_API();
    5328:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    532c:	f8c9 3000 	str.w	r3, [r9]
    5330:	f3bf 8f4f 	dsb	sy
    5334:	f3bf 8f6f 	isb	sy
	while (xQueueReceive(xTimerQueue, &xMessage, tmrNO_DELAY)
    5338:	4d4f      	ldr	r5, [pc, #316]	; (5478 <prvTimerTask+0x1b0>)
    533a:	2200      	movs	r2, #0
    533c:	a903      	add	r1, sp, #12
    533e:	68a0      	ldr	r0, [r4, #8]
    5340:	47a8      	blx	r5
    5342:	2800      	cmp	r0, #0
    5344:	d0c9      	beq.n	52da <prvTimerTask+0x12>
		if (xMessage.xMessageID >= (BaseType_t)0) {
    5346:	9b03      	ldr	r3, [sp, #12]
    5348:	2b00      	cmp	r3, #0
    534a:	dbf6      	blt.n	533a <prvTimerTask+0x72>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    534c:	9e05      	ldr	r6, [sp, #20]
			if (listIS_CONTAINED_WITHIN(NULL, &(pxTimer->xTimerListItem))
    534e:	6973      	ldr	r3, [r6, #20]
    5350:	b10b      	cbz	r3, 5356 <prvTimerTask+0x8e>
				(void)uxListRemove(&(pxTimer->xTimerListItem));
    5352:	1d30      	adds	r0, r6, #4
    5354:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow(&xTimerListsWereSwitched);
    5356:	a802      	add	r0, sp, #8
    5358:	4b45      	ldr	r3, [pc, #276]	; (5470 <prvTimerTask+0x1a8>)
    535a:	4798      	blx	r3
			switch (xMessage.xMessageID) {
    535c:	9b03      	ldr	r3, [sp, #12]
    535e:	2b09      	cmp	r3, #9
    5360:	d8eb      	bhi.n	533a <prvTimerTask+0x72>
    5362:	a201      	add	r2, pc, #4	; (adr r2, 5368 <prvTimerTask+0xa0>)
    5364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    5368:	000053ef 	.word	0x000053ef
    536c:	000053ef 	.word	0x000053ef
    5370:	000053ef 	.word	0x000053ef
    5374:	0000533b 	.word	0x0000533b
    5378:	00005437 	.word	0x00005437
    537c:	0000545d 	.word	0x0000545d
    5380:	000053ef 	.word	0x000053ef
    5384:	000053ef 	.word	0x000053ef
    5388:	0000533b 	.word	0x0000533b
    538c:	00005437 	.word	0x00005437
				(void)xTaskResumeAll();
    5390:	47b8      	blx	r7
	Timer_t *const pxTimer = (Timer_t *)listGET_OWNER_OF_HEAD_ENTRY(pxCurrentTimerList);
    5392:	6863      	ldr	r3, [r4, #4]
    5394:	68db      	ldr	r3, [r3, #12]
    5396:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	(void)uxListRemove(&(pxTimer->xTimerListItem));
    539a:	f10a 0004 	add.w	r0, sl, #4
    539e:	47c0      	blx	r8
	if (pxTimer->uxAutoReload == (UBaseType_t)pdTRUE) {
    53a0:	f8da 301c 	ldr.w	r3, [sl, #28]
    53a4:	2b01      	cmp	r3, #1
    53a6:	d004      	beq.n	53b2 <prvTimerTask+0xea>
	pxTimer->pxCallbackFunction((TimerHandle_t)pxTimer);
    53a8:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
    53ac:	4650      	mov	r0, sl
    53ae:	4798      	blx	r3
    53b0:	e7c2      	b.n	5338 <prvTimerTask+0x70>
		if (prvInsertTimerInActiveList(
    53b2:	f8da 1018 	ldr.w	r1, [sl, #24]
    53b6:	462b      	mov	r3, r5
    53b8:	4632      	mov	r2, r6
    53ba:	4429      	add	r1, r5
    53bc:	4650      	mov	r0, sl
    53be:	4e2f      	ldr	r6, [pc, #188]	; (547c <prvTimerTask+0x1b4>)
    53c0:	47b0      	blx	r6
    53c2:	2800      	cmp	r0, #0
    53c4:	d0f0      	beq.n	53a8 <prvTimerTask+0xe0>
			xResult = xTimerGenericCommand(pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY);
    53c6:	2100      	movs	r1, #0
    53c8:	9100      	str	r1, [sp, #0]
    53ca:	460b      	mov	r3, r1
    53cc:	462a      	mov	r2, r5
    53ce:	4650      	mov	r0, sl
    53d0:	4d2b      	ldr	r5, [pc, #172]	; (5480 <prvTimerTask+0x1b8>)
    53d2:	47a8      	blx	r5
			configASSERT(xResult);
    53d4:	2800      	cmp	r0, #0
    53d6:	d1e7      	bne.n	53a8 <prvTimerTask+0xe0>
    53d8:	f04f 0380 	mov.w	r3, #128	; 0x80
    53dc:	f383 8811 	msr	BASEPRI, r3
    53e0:	f3bf 8f6f 	isb	sy
    53e4:	f3bf 8f4f 	dsb	sy
    53e8:	e7fe      	b.n	53e8 <prvTimerTask+0x120>
			(void)xTaskResumeAll();
    53ea:	47b8      	blx	r7
    53ec:	e7a4      	b.n	5338 <prvTimerTask+0x70>
				                               xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks,
    53ee:	9d04      	ldr	r5, [sp, #16]
				if (prvInsertTimerInActiveList(pxTimer,
    53f0:	69b1      	ldr	r1, [r6, #24]
    53f2:	462b      	mov	r3, r5
    53f4:	4602      	mov	r2, r0
    53f6:	4429      	add	r1, r5
    53f8:	4630      	mov	r0, r6
    53fa:	4d20      	ldr	r5, [pc, #128]	; (547c <prvTimerTask+0x1b4>)
    53fc:	47a8      	blx	r5
    53fe:	2800      	cmp	r0, #0
    5400:	d09a      	beq.n	5338 <prvTimerTask+0x70>
					pxTimer->pxCallbackFunction((TimerHandle_t)pxTimer);
    5402:	6a73      	ldr	r3, [r6, #36]	; 0x24
    5404:	4630      	mov	r0, r6
    5406:	4798      	blx	r3
					if (pxTimer->uxAutoReload == (UBaseType_t)pdTRUE) {
    5408:	69f3      	ldr	r3, [r6, #28]
    540a:	2b01      	cmp	r3, #1
    540c:	d194      	bne.n	5338 <prvTimerTask+0x70>
						xResult = xTimerGenericCommand(pxTimer,
    540e:	69b2      	ldr	r2, [r6, #24]
    5410:	2100      	movs	r1, #0
    5412:	9100      	str	r1, [sp, #0]
    5414:	460b      	mov	r3, r1
    5416:	9804      	ldr	r0, [sp, #16]
    5418:	4402      	add	r2, r0
    541a:	4630      	mov	r0, r6
    541c:	4d18      	ldr	r5, [pc, #96]	; (5480 <prvTimerTask+0x1b8>)
    541e:	47a8      	blx	r5
						configASSERT(xResult);
    5420:	2800      	cmp	r0, #0
    5422:	d189      	bne.n	5338 <prvTimerTask+0x70>
    5424:	f04f 0380 	mov.w	r3, #128	; 0x80
    5428:	f383 8811 	msr	BASEPRI, r3
    542c:	f3bf 8f6f 	isb	sy
    5430:	f3bf 8f4f 	dsb	sy
    5434:	e7fe      	b.n	5434 <prvTimerTask+0x16c>
				pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    5436:	9904      	ldr	r1, [sp, #16]
    5438:	61b1      	str	r1, [r6, #24]
				configASSERT((pxTimer->xTimerPeriodInTicks > 0));
    543a:	b131      	cbz	r1, 544a <prvTimerTask+0x182>
				(void)prvInsertTimerInActiveList(
    543c:	4603      	mov	r3, r0
    543e:	4602      	mov	r2, r0
    5440:	4401      	add	r1, r0
    5442:	4630      	mov	r0, r6
    5444:	4d0d      	ldr	r5, [pc, #52]	; (547c <prvTimerTask+0x1b4>)
    5446:	47a8      	blx	r5
    5448:	e776      	b.n	5338 <prvTimerTask+0x70>
    544a:	f04f 0380 	mov.w	r3, #128	; 0x80
    544e:	f383 8811 	msr	BASEPRI, r3
    5452:	f3bf 8f6f 	isb	sy
    5456:	f3bf 8f4f 	dsb	sy
    545a:	e7fe      	b.n	545a <prvTimerTask+0x192>
				vPortFree(pxTimer);
    545c:	4630      	mov	r0, r6
    545e:	4b09      	ldr	r3, [pc, #36]	; (5484 <prvTimerTask+0x1bc>)
    5460:	4798      	blx	r3
    5462:	e769      	b.n	5338 <prvTimerTask+0x70>
    5464:	2000279c 	.word	0x2000279c
    5468:	00004839 	.word	0x00004839
    546c:	000046f1 	.word	0x000046f1
    5470:	0000521d 	.word	0x0000521d
    5474:	0000435d 	.word	0x0000435d
    5478:	00003fc5 	.word	0x00003fc5
    547c:	000050c9 	.word	0x000050c9
    5480:	000051b1 	.word	0x000051b1
    5484:	000039ed 	.word	0x000039ed
    5488:	e000ed04 	.word	0xe000ed04
    548c:	000035d5 	.word	0x000035d5

00005490 <__libc_init_array>:
    5490:	b570      	push	{r4, r5, r6, lr}
    5492:	4e0d      	ldr	r6, [pc, #52]	; (54c8 <__libc_init_array+0x38>)
    5494:	4c0d      	ldr	r4, [pc, #52]	; (54cc <__libc_init_array+0x3c>)
    5496:	1ba4      	subs	r4, r4, r6
    5498:	10a4      	asrs	r4, r4, #2
    549a:	2500      	movs	r5, #0
    549c:	42a5      	cmp	r5, r4
    549e:	d109      	bne.n	54b4 <__libc_init_array+0x24>
    54a0:	4e0b      	ldr	r6, [pc, #44]	; (54d0 <__libc_init_array+0x40>)
    54a2:	4c0c      	ldr	r4, [pc, #48]	; (54d4 <__libc_init_array+0x44>)
    54a4:	f001 feec 	bl	7280 <_init>
    54a8:	1ba4      	subs	r4, r4, r6
    54aa:	10a4      	asrs	r4, r4, #2
    54ac:	2500      	movs	r5, #0
    54ae:	42a5      	cmp	r5, r4
    54b0:	d105      	bne.n	54be <__libc_init_array+0x2e>
    54b2:	bd70      	pop	{r4, r5, r6, pc}
    54b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    54b8:	4798      	blx	r3
    54ba:	3501      	adds	r5, #1
    54bc:	e7ee      	b.n	549c <__libc_init_array+0xc>
    54be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    54c2:	4798      	blx	r3
    54c4:	3501      	adds	r5, #1
    54c6:	e7f2      	b.n	54ae <__libc_init_array+0x1e>
    54c8:	0000728c 	.word	0x0000728c
    54cc:	0000728c 	.word	0x0000728c
    54d0:	0000728c 	.word	0x0000728c
    54d4:	00007290 	.word	0x00007290

000054d8 <memcmp>:
    54d8:	b510      	push	{r4, lr}
    54da:	3901      	subs	r1, #1
    54dc:	4402      	add	r2, r0
    54de:	4290      	cmp	r0, r2
    54e0:	d101      	bne.n	54e6 <memcmp+0xe>
    54e2:	2000      	movs	r0, #0
    54e4:	bd10      	pop	{r4, pc}
    54e6:	f810 3b01 	ldrb.w	r3, [r0], #1
    54ea:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    54ee:	42a3      	cmp	r3, r4
    54f0:	d0f5      	beq.n	54de <memcmp+0x6>
    54f2:	1b18      	subs	r0, r3, r4
    54f4:	bd10      	pop	{r4, pc}

000054f6 <memcpy>:
    54f6:	b510      	push	{r4, lr}
    54f8:	1e43      	subs	r3, r0, #1
    54fa:	440a      	add	r2, r1
    54fc:	4291      	cmp	r1, r2
    54fe:	d100      	bne.n	5502 <memcpy+0xc>
    5500:	bd10      	pop	{r4, pc}
    5502:	f811 4b01 	ldrb.w	r4, [r1], #1
    5506:	f803 4f01 	strb.w	r4, [r3, #1]!
    550a:	e7f7      	b.n	54fc <memcpy+0x6>

0000550c <memmove>:
    550c:	4288      	cmp	r0, r1
    550e:	b510      	push	{r4, lr}
    5510:	eb01 0302 	add.w	r3, r1, r2
    5514:	d803      	bhi.n	551e <memmove+0x12>
    5516:	1e42      	subs	r2, r0, #1
    5518:	4299      	cmp	r1, r3
    551a:	d10c      	bne.n	5536 <memmove+0x2a>
    551c:	bd10      	pop	{r4, pc}
    551e:	4298      	cmp	r0, r3
    5520:	d2f9      	bcs.n	5516 <memmove+0xa>
    5522:	1881      	adds	r1, r0, r2
    5524:	1ad2      	subs	r2, r2, r3
    5526:	42d3      	cmn	r3, r2
    5528:	d100      	bne.n	552c <memmove+0x20>
    552a:	bd10      	pop	{r4, pc}
    552c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    5530:	f801 4d01 	strb.w	r4, [r1, #-1]!
    5534:	e7f7      	b.n	5526 <memmove+0x1a>
    5536:	f811 4b01 	ldrb.w	r4, [r1], #1
    553a:	f802 4f01 	strb.w	r4, [r2, #1]!
    553e:	e7eb      	b.n	5518 <memmove+0xc>

00005540 <memset>:
    5540:	4402      	add	r2, r0
    5542:	4603      	mov	r3, r0
    5544:	4293      	cmp	r3, r2
    5546:	d100      	bne.n	554a <memset+0xa>
    5548:	4770      	bx	lr
    554a:	f803 1b01 	strb.w	r1, [r3], #1
    554e:	e7f9      	b.n	5544 <memset+0x4>

00005550 <_free_r>:
    5550:	b538      	push	{r3, r4, r5, lr}
    5552:	4605      	mov	r5, r0
    5554:	2900      	cmp	r1, #0
    5556:	d045      	beq.n	55e4 <_free_r+0x94>
    5558:	f851 3c04 	ldr.w	r3, [r1, #-4]
    555c:	1f0c      	subs	r4, r1, #4
    555e:	2b00      	cmp	r3, #0
    5560:	bfb8      	it	lt
    5562:	18e4      	addlt	r4, r4, r3
    5564:	f000 f90b 	bl	577e <__malloc_lock>
    5568:	4a1f      	ldr	r2, [pc, #124]	; (55e8 <_free_r+0x98>)
    556a:	6813      	ldr	r3, [r2, #0]
    556c:	4610      	mov	r0, r2
    556e:	b933      	cbnz	r3, 557e <_free_r+0x2e>
    5570:	6063      	str	r3, [r4, #4]
    5572:	6014      	str	r4, [r2, #0]
    5574:	4628      	mov	r0, r5
    5576:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    557a:	f000 b901 	b.w	5780 <__malloc_unlock>
    557e:	42a3      	cmp	r3, r4
    5580:	d90c      	bls.n	559c <_free_r+0x4c>
    5582:	6821      	ldr	r1, [r4, #0]
    5584:	1862      	adds	r2, r4, r1
    5586:	4293      	cmp	r3, r2
    5588:	bf04      	itt	eq
    558a:	681a      	ldreq	r2, [r3, #0]
    558c:	685b      	ldreq	r3, [r3, #4]
    558e:	6063      	str	r3, [r4, #4]
    5590:	bf04      	itt	eq
    5592:	1852      	addeq	r2, r2, r1
    5594:	6022      	streq	r2, [r4, #0]
    5596:	6004      	str	r4, [r0, #0]
    5598:	e7ec      	b.n	5574 <_free_r+0x24>
    559a:	4613      	mov	r3, r2
    559c:	685a      	ldr	r2, [r3, #4]
    559e:	b10a      	cbz	r2, 55a4 <_free_r+0x54>
    55a0:	42a2      	cmp	r2, r4
    55a2:	d9fa      	bls.n	559a <_free_r+0x4a>
    55a4:	6819      	ldr	r1, [r3, #0]
    55a6:	1858      	adds	r0, r3, r1
    55a8:	42a0      	cmp	r0, r4
    55aa:	d10b      	bne.n	55c4 <_free_r+0x74>
    55ac:	6820      	ldr	r0, [r4, #0]
    55ae:	4401      	add	r1, r0
    55b0:	1858      	adds	r0, r3, r1
    55b2:	4282      	cmp	r2, r0
    55b4:	6019      	str	r1, [r3, #0]
    55b6:	d1dd      	bne.n	5574 <_free_r+0x24>
    55b8:	6810      	ldr	r0, [r2, #0]
    55ba:	6852      	ldr	r2, [r2, #4]
    55bc:	605a      	str	r2, [r3, #4]
    55be:	4401      	add	r1, r0
    55c0:	6019      	str	r1, [r3, #0]
    55c2:	e7d7      	b.n	5574 <_free_r+0x24>
    55c4:	d902      	bls.n	55cc <_free_r+0x7c>
    55c6:	230c      	movs	r3, #12
    55c8:	602b      	str	r3, [r5, #0]
    55ca:	e7d3      	b.n	5574 <_free_r+0x24>
    55cc:	6820      	ldr	r0, [r4, #0]
    55ce:	1821      	adds	r1, r4, r0
    55d0:	428a      	cmp	r2, r1
    55d2:	bf04      	itt	eq
    55d4:	6811      	ldreq	r1, [r2, #0]
    55d6:	6852      	ldreq	r2, [r2, #4]
    55d8:	6062      	str	r2, [r4, #4]
    55da:	bf04      	itt	eq
    55dc:	1809      	addeq	r1, r1, r0
    55de:	6021      	streq	r1, [r4, #0]
    55e0:	605c      	str	r4, [r3, #4]
    55e2:	e7c7      	b.n	5574 <_free_r+0x24>
    55e4:	bd38      	pop	{r3, r4, r5, pc}
    55e6:	bf00      	nop
    55e8:	200027d8 	.word	0x200027d8

000055ec <_malloc_r>:
    55ec:	b570      	push	{r4, r5, r6, lr}
    55ee:	1ccd      	adds	r5, r1, #3
    55f0:	f025 0503 	bic.w	r5, r5, #3
    55f4:	3508      	adds	r5, #8
    55f6:	2d0c      	cmp	r5, #12
    55f8:	bf38      	it	cc
    55fa:	250c      	movcc	r5, #12
    55fc:	2d00      	cmp	r5, #0
    55fe:	4606      	mov	r6, r0
    5600:	db01      	blt.n	5606 <_malloc_r+0x1a>
    5602:	42a9      	cmp	r1, r5
    5604:	d903      	bls.n	560e <_malloc_r+0x22>
    5606:	230c      	movs	r3, #12
    5608:	6033      	str	r3, [r6, #0]
    560a:	2000      	movs	r0, #0
    560c:	bd70      	pop	{r4, r5, r6, pc}
    560e:	f000 f8b6 	bl	577e <__malloc_lock>
    5612:	4a23      	ldr	r2, [pc, #140]	; (56a0 <_malloc_r+0xb4>)
    5614:	6814      	ldr	r4, [r2, #0]
    5616:	4621      	mov	r1, r4
    5618:	b991      	cbnz	r1, 5640 <_malloc_r+0x54>
    561a:	4c22      	ldr	r4, [pc, #136]	; (56a4 <_malloc_r+0xb8>)
    561c:	6823      	ldr	r3, [r4, #0]
    561e:	b91b      	cbnz	r3, 5628 <_malloc_r+0x3c>
    5620:	4630      	mov	r0, r6
    5622:	f000 f841 	bl	56a8 <_sbrk_r>
    5626:	6020      	str	r0, [r4, #0]
    5628:	4629      	mov	r1, r5
    562a:	4630      	mov	r0, r6
    562c:	f000 f83c 	bl	56a8 <_sbrk_r>
    5630:	1c43      	adds	r3, r0, #1
    5632:	d126      	bne.n	5682 <_malloc_r+0x96>
    5634:	230c      	movs	r3, #12
    5636:	6033      	str	r3, [r6, #0]
    5638:	4630      	mov	r0, r6
    563a:	f000 f8a1 	bl	5780 <__malloc_unlock>
    563e:	e7e4      	b.n	560a <_malloc_r+0x1e>
    5640:	680b      	ldr	r3, [r1, #0]
    5642:	1b5b      	subs	r3, r3, r5
    5644:	d41a      	bmi.n	567c <_malloc_r+0x90>
    5646:	2b0b      	cmp	r3, #11
    5648:	d90f      	bls.n	566a <_malloc_r+0x7e>
    564a:	600b      	str	r3, [r1, #0]
    564c:	50cd      	str	r5, [r1, r3]
    564e:	18cc      	adds	r4, r1, r3
    5650:	4630      	mov	r0, r6
    5652:	f000 f895 	bl	5780 <__malloc_unlock>
    5656:	f104 000b 	add.w	r0, r4, #11
    565a:	1d23      	adds	r3, r4, #4
    565c:	f020 0007 	bic.w	r0, r0, #7
    5660:	1ac3      	subs	r3, r0, r3
    5662:	d01b      	beq.n	569c <_malloc_r+0xb0>
    5664:	425a      	negs	r2, r3
    5666:	50e2      	str	r2, [r4, r3]
    5668:	bd70      	pop	{r4, r5, r6, pc}
    566a:	428c      	cmp	r4, r1
    566c:	bf0d      	iteet	eq
    566e:	6863      	ldreq	r3, [r4, #4]
    5670:	684b      	ldrne	r3, [r1, #4]
    5672:	6063      	strne	r3, [r4, #4]
    5674:	6013      	streq	r3, [r2, #0]
    5676:	bf18      	it	ne
    5678:	460c      	movne	r4, r1
    567a:	e7e9      	b.n	5650 <_malloc_r+0x64>
    567c:	460c      	mov	r4, r1
    567e:	6849      	ldr	r1, [r1, #4]
    5680:	e7ca      	b.n	5618 <_malloc_r+0x2c>
    5682:	1cc4      	adds	r4, r0, #3
    5684:	f024 0403 	bic.w	r4, r4, #3
    5688:	42a0      	cmp	r0, r4
    568a:	d005      	beq.n	5698 <_malloc_r+0xac>
    568c:	1a21      	subs	r1, r4, r0
    568e:	4630      	mov	r0, r6
    5690:	f000 f80a 	bl	56a8 <_sbrk_r>
    5694:	3001      	adds	r0, #1
    5696:	d0cd      	beq.n	5634 <_malloc_r+0x48>
    5698:	6025      	str	r5, [r4, #0]
    569a:	e7d9      	b.n	5650 <_malloc_r+0x64>
    569c:	bd70      	pop	{r4, r5, r6, pc}
    569e:	bf00      	nop
    56a0:	200027d8 	.word	0x200027d8
    56a4:	200027dc 	.word	0x200027dc

000056a8 <_sbrk_r>:
    56a8:	b538      	push	{r3, r4, r5, lr}
    56aa:	4c06      	ldr	r4, [pc, #24]	; (56c4 <_sbrk_r+0x1c>)
    56ac:	2300      	movs	r3, #0
    56ae:	4605      	mov	r5, r0
    56b0:	4608      	mov	r0, r1
    56b2:	6023      	str	r3, [r4, #0]
    56b4:	f7fc fc3c 	bl	1f30 <_sbrk>
    56b8:	1c43      	adds	r3, r0, #1
    56ba:	d102      	bne.n	56c2 <_sbrk_r+0x1a>
    56bc:	6823      	ldr	r3, [r4, #0]
    56be:	b103      	cbz	r3, 56c2 <_sbrk_r+0x1a>
    56c0:	602b      	str	r3, [r5, #0]
    56c2:	bd38      	pop	{r3, r4, r5, pc}
    56c4:	200031f0 	.word	0x200031f0

000056c8 <siprintf>:
    56c8:	b40e      	push	{r1, r2, r3}
    56ca:	b500      	push	{lr}
    56cc:	b09c      	sub	sp, #112	; 0x70
    56ce:	f44f 7102 	mov.w	r1, #520	; 0x208
    56d2:	ab1d      	add	r3, sp, #116	; 0x74
    56d4:	f8ad 1014 	strh.w	r1, [sp, #20]
    56d8:	9002      	str	r0, [sp, #8]
    56da:	9006      	str	r0, [sp, #24]
    56dc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    56e0:	480a      	ldr	r0, [pc, #40]	; (570c <siprintf+0x44>)
    56e2:	9104      	str	r1, [sp, #16]
    56e4:	9107      	str	r1, [sp, #28]
    56e6:	f64f 71ff 	movw	r1, #65535	; 0xffff
    56ea:	f853 2b04 	ldr.w	r2, [r3], #4
    56ee:	f8ad 1016 	strh.w	r1, [sp, #22]
    56f2:	6800      	ldr	r0, [r0, #0]
    56f4:	9301      	str	r3, [sp, #4]
    56f6:	a902      	add	r1, sp, #8
    56f8:	f000 f89e 	bl	5838 <_svfiprintf_r>
    56fc:	9b02      	ldr	r3, [sp, #8]
    56fe:	2200      	movs	r2, #0
    5700:	701a      	strb	r2, [r3, #0]
    5702:	b01c      	add	sp, #112	; 0x70
    5704:	f85d eb04 	ldr.w	lr, [sp], #4
    5708:	b003      	add	sp, #12
    570a:	4770      	bx	lr
    570c:	20000124 	.word	0x20000124

00005710 <strcpy>:
    5710:	4603      	mov	r3, r0
    5712:	f811 2b01 	ldrb.w	r2, [r1], #1
    5716:	f803 2b01 	strb.w	r2, [r3], #1
    571a:	2a00      	cmp	r2, #0
    571c:	d1f9      	bne.n	5712 <strcpy+0x2>
    571e:	4770      	bx	lr

00005720 <strlen>:
    5720:	4603      	mov	r3, r0
    5722:	f813 2b01 	ldrb.w	r2, [r3], #1
    5726:	2a00      	cmp	r2, #0
    5728:	d1fb      	bne.n	5722 <strlen+0x2>
    572a:	1a18      	subs	r0, r3, r0
    572c:	3801      	subs	r0, #1
    572e:	4770      	bx	lr

00005730 <strncmp>:
    5730:	b510      	push	{r4, lr}
    5732:	b16a      	cbz	r2, 5750 <strncmp+0x20>
    5734:	3901      	subs	r1, #1
    5736:	1884      	adds	r4, r0, r2
    5738:	f810 3b01 	ldrb.w	r3, [r0], #1
    573c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    5740:	4293      	cmp	r3, r2
    5742:	d103      	bne.n	574c <strncmp+0x1c>
    5744:	42a0      	cmp	r0, r4
    5746:	d001      	beq.n	574c <strncmp+0x1c>
    5748:	2b00      	cmp	r3, #0
    574a:	d1f5      	bne.n	5738 <strncmp+0x8>
    574c:	1a98      	subs	r0, r3, r2
    574e:	bd10      	pop	{r4, pc}
    5750:	4610      	mov	r0, r2
    5752:	bd10      	pop	{r4, pc}

00005754 <strncpy>:
    5754:	b570      	push	{r4, r5, r6, lr}
    5756:	4604      	mov	r4, r0
    5758:	b902      	cbnz	r2, 575c <strncpy+0x8>
    575a:	bd70      	pop	{r4, r5, r6, pc}
    575c:	4623      	mov	r3, r4
    575e:	f811 5b01 	ldrb.w	r5, [r1], #1
    5762:	f803 5b01 	strb.w	r5, [r3], #1
    5766:	1e56      	subs	r6, r2, #1
    5768:	b91d      	cbnz	r5, 5772 <strncpy+0x1e>
    576a:	4414      	add	r4, r2
    576c:	42a3      	cmp	r3, r4
    576e:	d103      	bne.n	5778 <strncpy+0x24>
    5770:	bd70      	pop	{r4, r5, r6, pc}
    5772:	461c      	mov	r4, r3
    5774:	4632      	mov	r2, r6
    5776:	e7ef      	b.n	5758 <strncpy+0x4>
    5778:	f803 5b01 	strb.w	r5, [r3], #1
    577c:	e7f6      	b.n	576c <strncpy+0x18>

0000577e <__malloc_lock>:
    577e:	4770      	bx	lr

00005780 <__malloc_unlock>:
    5780:	4770      	bx	lr

00005782 <__ssputs_r>:
    5782:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5786:	688e      	ldr	r6, [r1, #8]
    5788:	429e      	cmp	r6, r3
    578a:	4682      	mov	sl, r0
    578c:	460c      	mov	r4, r1
    578e:	4691      	mov	r9, r2
    5790:	4698      	mov	r8, r3
    5792:	d835      	bhi.n	5800 <__ssputs_r+0x7e>
    5794:	898a      	ldrh	r2, [r1, #12]
    5796:	f412 6f90 	tst.w	r2, #1152	; 0x480
    579a:	d031      	beq.n	5800 <__ssputs_r+0x7e>
    579c:	6825      	ldr	r5, [r4, #0]
    579e:	6909      	ldr	r1, [r1, #16]
    57a0:	1a6f      	subs	r7, r5, r1
    57a2:	6965      	ldr	r5, [r4, #20]
    57a4:	2302      	movs	r3, #2
    57a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    57aa:	fb95 f5f3 	sdiv	r5, r5, r3
    57ae:	f108 0301 	add.w	r3, r8, #1
    57b2:	443b      	add	r3, r7
    57b4:	429d      	cmp	r5, r3
    57b6:	bf38      	it	cc
    57b8:	461d      	movcc	r5, r3
    57ba:	0553      	lsls	r3, r2, #21
    57bc:	d531      	bpl.n	5822 <__ssputs_r+0xa0>
    57be:	4629      	mov	r1, r5
    57c0:	f7ff ff14 	bl	55ec <_malloc_r>
    57c4:	4606      	mov	r6, r0
    57c6:	b950      	cbnz	r0, 57de <__ssputs_r+0x5c>
    57c8:	230c      	movs	r3, #12
    57ca:	f8ca 3000 	str.w	r3, [sl]
    57ce:	89a3      	ldrh	r3, [r4, #12]
    57d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    57d4:	81a3      	strh	r3, [r4, #12]
    57d6:	f04f 30ff 	mov.w	r0, #4294967295
    57da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    57de:	463a      	mov	r2, r7
    57e0:	6921      	ldr	r1, [r4, #16]
    57e2:	f7ff fe88 	bl	54f6 <memcpy>
    57e6:	89a3      	ldrh	r3, [r4, #12]
    57e8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    57ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    57f0:	81a3      	strh	r3, [r4, #12]
    57f2:	6126      	str	r6, [r4, #16]
    57f4:	6165      	str	r5, [r4, #20]
    57f6:	443e      	add	r6, r7
    57f8:	1bed      	subs	r5, r5, r7
    57fa:	6026      	str	r6, [r4, #0]
    57fc:	60a5      	str	r5, [r4, #8]
    57fe:	4646      	mov	r6, r8
    5800:	4546      	cmp	r6, r8
    5802:	bf28      	it	cs
    5804:	4646      	movcs	r6, r8
    5806:	4632      	mov	r2, r6
    5808:	4649      	mov	r1, r9
    580a:	6820      	ldr	r0, [r4, #0]
    580c:	f7ff fe7e 	bl	550c <memmove>
    5810:	68a3      	ldr	r3, [r4, #8]
    5812:	1b9b      	subs	r3, r3, r6
    5814:	60a3      	str	r3, [r4, #8]
    5816:	6823      	ldr	r3, [r4, #0]
    5818:	441e      	add	r6, r3
    581a:	6026      	str	r6, [r4, #0]
    581c:	2000      	movs	r0, #0
    581e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5822:	462a      	mov	r2, r5
    5824:	f000 fae4 	bl	5df0 <_realloc_r>
    5828:	4606      	mov	r6, r0
    582a:	2800      	cmp	r0, #0
    582c:	d1e1      	bne.n	57f2 <__ssputs_r+0x70>
    582e:	6921      	ldr	r1, [r4, #16]
    5830:	4650      	mov	r0, sl
    5832:	f7ff fe8d 	bl	5550 <_free_r>
    5836:	e7c7      	b.n	57c8 <__ssputs_r+0x46>

00005838 <_svfiprintf_r>:
    5838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    583c:	b09d      	sub	sp, #116	; 0x74
    583e:	4680      	mov	r8, r0
    5840:	9303      	str	r3, [sp, #12]
    5842:	898b      	ldrh	r3, [r1, #12]
    5844:	061c      	lsls	r4, r3, #24
    5846:	460d      	mov	r5, r1
    5848:	4616      	mov	r6, r2
    584a:	d50f      	bpl.n	586c <_svfiprintf_r+0x34>
    584c:	690b      	ldr	r3, [r1, #16]
    584e:	b96b      	cbnz	r3, 586c <_svfiprintf_r+0x34>
    5850:	2140      	movs	r1, #64	; 0x40
    5852:	f7ff fecb 	bl	55ec <_malloc_r>
    5856:	6028      	str	r0, [r5, #0]
    5858:	6128      	str	r0, [r5, #16]
    585a:	b928      	cbnz	r0, 5868 <_svfiprintf_r+0x30>
    585c:	230c      	movs	r3, #12
    585e:	f8c8 3000 	str.w	r3, [r8]
    5862:	f04f 30ff 	mov.w	r0, #4294967295
    5866:	e0c5      	b.n	59f4 <_svfiprintf_r+0x1bc>
    5868:	2340      	movs	r3, #64	; 0x40
    586a:	616b      	str	r3, [r5, #20]
    586c:	2300      	movs	r3, #0
    586e:	9309      	str	r3, [sp, #36]	; 0x24
    5870:	2320      	movs	r3, #32
    5872:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    5876:	2330      	movs	r3, #48	; 0x30
    5878:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    587c:	f04f 0b01 	mov.w	fp, #1
    5880:	4637      	mov	r7, r6
    5882:	463c      	mov	r4, r7
    5884:	f814 3b01 	ldrb.w	r3, [r4], #1
    5888:	2b00      	cmp	r3, #0
    588a:	d13c      	bne.n	5906 <_svfiprintf_r+0xce>
    588c:	ebb7 0a06 	subs.w	sl, r7, r6
    5890:	d00b      	beq.n	58aa <_svfiprintf_r+0x72>
    5892:	4653      	mov	r3, sl
    5894:	4632      	mov	r2, r6
    5896:	4629      	mov	r1, r5
    5898:	4640      	mov	r0, r8
    589a:	f7ff ff72 	bl	5782 <__ssputs_r>
    589e:	3001      	adds	r0, #1
    58a0:	f000 80a3 	beq.w	59ea <_svfiprintf_r+0x1b2>
    58a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    58a6:	4453      	add	r3, sl
    58a8:	9309      	str	r3, [sp, #36]	; 0x24
    58aa:	783b      	ldrb	r3, [r7, #0]
    58ac:	2b00      	cmp	r3, #0
    58ae:	f000 809c 	beq.w	59ea <_svfiprintf_r+0x1b2>
    58b2:	2300      	movs	r3, #0
    58b4:	f04f 32ff 	mov.w	r2, #4294967295
    58b8:	9304      	str	r3, [sp, #16]
    58ba:	9307      	str	r3, [sp, #28]
    58bc:	9205      	str	r2, [sp, #20]
    58be:	9306      	str	r3, [sp, #24]
    58c0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    58c4:	931a      	str	r3, [sp, #104]	; 0x68
    58c6:	2205      	movs	r2, #5
    58c8:	7821      	ldrb	r1, [r4, #0]
    58ca:	4850      	ldr	r0, [pc, #320]	; (5a0c <_svfiprintf_r+0x1d4>)
    58cc:	f000 fa40 	bl	5d50 <memchr>
    58d0:	1c67      	adds	r7, r4, #1
    58d2:	9b04      	ldr	r3, [sp, #16]
    58d4:	b9d8      	cbnz	r0, 590e <_svfiprintf_r+0xd6>
    58d6:	06d9      	lsls	r1, r3, #27
    58d8:	bf44      	itt	mi
    58da:	2220      	movmi	r2, #32
    58dc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    58e0:	071a      	lsls	r2, r3, #28
    58e2:	bf44      	itt	mi
    58e4:	222b      	movmi	r2, #43	; 0x2b
    58e6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    58ea:	7822      	ldrb	r2, [r4, #0]
    58ec:	2a2a      	cmp	r2, #42	; 0x2a
    58ee:	d016      	beq.n	591e <_svfiprintf_r+0xe6>
    58f0:	9a07      	ldr	r2, [sp, #28]
    58f2:	2100      	movs	r1, #0
    58f4:	200a      	movs	r0, #10
    58f6:	4627      	mov	r7, r4
    58f8:	3401      	adds	r4, #1
    58fa:	783b      	ldrb	r3, [r7, #0]
    58fc:	3b30      	subs	r3, #48	; 0x30
    58fe:	2b09      	cmp	r3, #9
    5900:	d951      	bls.n	59a6 <_svfiprintf_r+0x16e>
    5902:	b1c9      	cbz	r1, 5938 <_svfiprintf_r+0x100>
    5904:	e011      	b.n	592a <_svfiprintf_r+0xf2>
    5906:	2b25      	cmp	r3, #37	; 0x25
    5908:	d0c0      	beq.n	588c <_svfiprintf_r+0x54>
    590a:	4627      	mov	r7, r4
    590c:	e7b9      	b.n	5882 <_svfiprintf_r+0x4a>
    590e:	4a3f      	ldr	r2, [pc, #252]	; (5a0c <_svfiprintf_r+0x1d4>)
    5910:	1a80      	subs	r0, r0, r2
    5912:	fa0b f000 	lsl.w	r0, fp, r0
    5916:	4318      	orrs	r0, r3
    5918:	9004      	str	r0, [sp, #16]
    591a:	463c      	mov	r4, r7
    591c:	e7d3      	b.n	58c6 <_svfiprintf_r+0x8e>
    591e:	9a03      	ldr	r2, [sp, #12]
    5920:	1d11      	adds	r1, r2, #4
    5922:	6812      	ldr	r2, [r2, #0]
    5924:	9103      	str	r1, [sp, #12]
    5926:	2a00      	cmp	r2, #0
    5928:	db01      	blt.n	592e <_svfiprintf_r+0xf6>
    592a:	9207      	str	r2, [sp, #28]
    592c:	e004      	b.n	5938 <_svfiprintf_r+0x100>
    592e:	4252      	negs	r2, r2
    5930:	f043 0302 	orr.w	r3, r3, #2
    5934:	9207      	str	r2, [sp, #28]
    5936:	9304      	str	r3, [sp, #16]
    5938:	783b      	ldrb	r3, [r7, #0]
    593a:	2b2e      	cmp	r3, #46	; 0x2e
    593c:	d10e      	bne.n	595c <_svfiprintf_r+0x124>
    593e:	787b      	ldrb	r3, [r7, #1]
    5940:	2b2a      	cmp	r3, #42	; 0x2a
    5942:	f107 0101 	add.w	r1, r7, #1
    5946:	d132      	bne.n	59ae <_svfiprintf_r+0x176>
    5948:	9b03      	ldr	r3, [sp, #12]
    594a:	1d1a      	adds	r2, r3, #4
    594c:	681b      	ldr	r3, [r3, #0]
    594e:	9203      	str	r2, [sp, #12]
    5950:	2b00      	cmp	r3, #0
    5952:	bfb8      	it	lt
    5954:	f04f 33ff 	movlt.w	r3, #4294967295
    5958:	3702      	adds	r7, #2
    595a:	9305      	str	r3, [sp, #20]
    595c:	4c2c      	ldr	r4, [pc, #176]	; (5a10 <_svfiprintf_r+0x1d8>)
    595e:	7839      	ldrb	r1, [r7, #0]
    5960:	2203      	movs	r2, #3
    5962:	4620      	mov	r0, r4
    5964:	f000 f9f4 	bl	5d50 <memchr>
    5968:	b138      	cbz	r0, 597a <_svfiprintf_r+0x142>
    596a:	2340      	movs	r3, #64	; 0x40
    596c:	1b00      	subs	r0, r0, r4
    596e:	fa03 f000 	lsl.w	r0, r3, r0
    5972:	9b04      	ldr	r3, [sp, #16]
    5974:	4303      	orrs	r3, r0
    5976:	9304      	str	r3, [sp, #16]
    5978:	3701      	adds	r7, #1
    597a:	7839      	ldrb	r1, [r7, #0]
    597c:	4825      	ldr	r0, [pc, #148]	; (5a14 <_svfiprintf_r+0x1dc>)
    597e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    5982:	2206      	movs	r2, #6
    5984:	1c7e      	adds	r6, r7, #1
    5986:	f000 f9e3 	bl	5d50 <memchr>
    598a:	2800      	cmp	r0, #0
    598c:	d035      	beq.n	59fa <_svfiprintf_r+0x1c2>
    598e:	4b22      	ldr	r3, [pc, #136]	; (5a18 <_svfiprintf_r+0x1e0>)
    5990:	b9fb      	cbnz	r3, 59d2 <_svfiprintf_r+0x19a>
    5992:	9b03      	ldr	r3, [sp, #12]
    5994:	3307      	adds	r3, #7
    5996:	f023 0307 	bic.w	r3, r3, #7
    599a:	3308      	adds	r3, #8
    599c:	9303      	str	r3, [sp, #12]
    599e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    59a0:	444b      	add	r3, r9
    59a2:	9309      	str	r3, [sp, #36]	; 0x24
    59a4:	e76c      	b.n	5880 <_svfiprintf_r+0x48>
    59a6:	fb00 3202 	mla	r2, r0, r2, r3
    59aa:	2101      	movs	r1, #1
    59ac:	e7a3      	b.n	58f6 <_svfiprintf_r+0xbe>
    59ae:	2300      	movs	r3, #0
    59b0:	9305      	str	r3, [sp, #20]
    59b2:	4618      	mov	r0, r3
    59b4:	240a      	movs	r4, #10
    59b6:	460f      	mov	r7, r1
    59b8:	3101      	adds	r1, #1
    59ba:	783a      	ldrb	r2, [r7, #0]
    59bc:	3a30      	subs	r2, #48	; 0x30
    59be:	2a09      	cmp	r2, #9
    59c0:	d903      	bls.n	59ca <_svfiprintf_r+0x192>
    59c2:	2b00      	cmp	r3, #0
    59c4:	d0ca      	beq.n	595c <_svfiprintf_r+0x124>
    59c6:	9005      	str	r0, [sp, #20]
    59c8:	e7c8      	b.n	595c <_svfiprintf_r+0x124>
    59ca:	fb04 2000 	mla	r0, r4, r0, r2
    59ce:	2301      	movs	r3, #1
    59d0:	e7f1      	b.n	59b6 <_svfiprintf_r+0x17e>
    59d2:	ab03      	add	r3, sp, #12
    59d4:	9300      	str	r3, [sp, #0]
    59d6:	462a      	mov	r2, r5
    59d8:	4b10      	ldr	r3, [pc, #64]	; (5a1c <_svfiprintf_r+0x1e4>)
    59da:	a904      	add	r1, sp, #16
    59dc:	4640      	mov	r0, r8
    59de:	f3af 8000 	nop.w
    59e2:	f1b0 3fff 	cmp.w	r0, #4294967295
    59e6:	4681      	mov	r9, r0
    59e8:	d1d9      	bne.n	599e <_svfiprintf_r+0x166>
    59ea:	89ab      	ldrh	r3, [r5, #12]
    59ec:	065b      	lsls	r3, r3, #25
    59ee:	f53f af38 	bmi.w	5862 <_svfiprintf_r+0x2a>
    59f2:	9809      	ldr	r0, [sp, #36]	; 0x24
    59f4:	b01d      	add	sp, #116	; 0x74
    59f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    59fa:	ab03      	add	r3, sp, #12
    59fc:	9300      	str	r3, [sp, #0]
    59fe:	462a      	mov	r2, r5
    5a00:	4b06      	ldr	r3, [pc, #24]	; (5a1c <_svfiprintf_r+0x1e4>)
    5a02:	a904      	add	r1, sp, #16
    5a04:	4640      	mov	r0, r8
    5a06:	f000 f881 	bl	5b0c <_printf_i>
    5a0a:	e7ea      	b.n	59e2 <_svfiprintf_r+0x1aa>
    5a0c:	0000724c 	.word	0x0000724c
    5a10:	00007252 	.word	0x00007252
    5a14:	00007256 	.word	0x00007256
    5a18:	00000000 	.word	0x00000000
    5a1c:	00005783 	.word	0x00005783

00005a20 <_printf_common>:
    5a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5a24:	4691      	mov	r9, r2
    5a26:	461f      	mov	r7, r3
    5a28:	688a      	ldr	r2, [r1, #8]
    5a2a:	690b      	ldr	r3, [r1, #16]
    5a2c:	f8dd 8020 	ldr.w	r8, [sp, #32]
    5a30:	4293      	cmp	r3, r2
    5a32:	bfb8      	it	lt
    5a34:	4613      	movlt	r3, r2
    5a36:	f8c9 3000 	str.w	r3, [r9]
    5a3a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    5a3e:	4606      	mov	r6, r0
    5a40:	460c      	mov	r4, r1
    5a42:	b112      	cbz	r2, 5a4a <_printf_common+0x2a>
    5a44:	3301      	adds	r3, #1
    5a46:	f8c9 3000 	str.w	r3, [r9]
    5a4a:	6823      	ldr	r3, [r4, #0]
    5a4c:	0699      	lsls	r1, r3, #26
    5a4e:	bf42      	ittt	mi
    5a50:	f8d9 3000 	ldrmi.w	r3, [r9]
    5a54:	3302      	addmi	r3, #2
    5a56:	f8c9 3000 	strmi.w	r3, [r9]
    5a5a:	6825      	ldr	r5, [r4, #0]
    5a5c:	f015 0506 	ands.w	r5, r5, #6
    5a60:	d107      	bne.n	5a72 <_printf_common+0x52>
    5a62:	f104 0a19 	add.w	sl, r4, #25
    5a66:	68e3      	ldr	r3, [r4, #12]
    5a68:	f8d9 2000 	ldr.w	r2, [r9]
    5a6c:	1a9b      	subs	r3, r3, r2
    5a6e:	429d      	cmp	r5, r3
    5a70:	db29      	blt.n	5ac6 <_printf_common+0xa6>
    5a72:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
    5a76:	6822      	ldr	r2, [r4, #0]
    5a78:	3300      	adds	r3, #0
    5a7a:	bf18      	it	ne
    5a7c:	2301      	movne	r3, #1
    5a7e:	0692      	lsls	r2, r2, #26
    5a80:	d42e      	bmi.n	5ae0 <_printf_common+0xc0>
    5a82:	f104 0243 	add.w	r2, r4, #67	; 0x43
    5a86:	4639      	mov	r1, r7
    5a88:	4630      	mov	r0, r6
    5a8a:	47c0      	blx	r8
    5a8c:	3001      	adds	r0, #1
    5a8e:	d021      	beq.n	5ad4 <_printf_common+0xb4>
    5a90:	6823      	ldr	r3, [r4, #0]
    5a92:	68e5      	ldr	r5, [r4, #12]
    5a94:	f8d9 2000 	ldr.w	r2, [r9]
    5a98:	f003 0306 	and.w	r3, r3, #6
    5a9c:	2b04      	cmp	r3, #4
    5a9e:	bf08      	it	eq
    5aa0:	1aad      	subeq	r5, r5, r2
    5aa2:	68a3      	ldr	r3, [r4, #8]
    5aa4:	6922      	ldr	r2, [r4, #16]
    5aa6:	bf0c      	ite	eq
    5aa8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    5aac:	2500      	movne	r5, #0
    5aae:	4293      	cmp	r3, r2
    5ab0:	bfc4      	itt	gt
    5ab2:	1a9b      	subgt	r3, r3, r2
    5ab4:	18ed      	addgt	r5, r5, r3
    5ab6:	f04f 0900 	mov.w	r9, #0
    5aba:	341a      	adds	r4, #26
    5abc:	454d      	cmp	r5, r9
    5abe:	d11b      	bne.n	5af8 <_printf_common+0xd8>
    5ac0:	2000      	movs	r0, #0
    5ac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5ac6:	2301      	movs	r3, #1
    5ac8:	4652      	mov	r2, sl
    5aca:	4639      	mov	r1, r7
    5acc:	4630      	mov	r0, r6
    5ace:	47c0      	blx	r8
    5ad0:	3001      	adds	r0, #1
    5ad2:	d103      	bne.n	5adc <_printf_common+0xbc>
    5ad4:	f04f 30ff 	mov.w	r0, #4294967295
    5ad8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    5adc:	3501      	adds	r5, #1
    5ade:	e7c2      	b.n	5a66 <_printf_common+0x46>
    5ae0:	18e1      	adds	r1, r4, r3
    5ae2:	1c5a      	adds	r2, r3, #1
    5ae4:	2030      	movs	r0, #48	; 0x30
    5ae6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    5aea:	4422      	add	r2, r4
    5aec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    5af0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    5af4:	3302      	adds	r3, #2
    5af6:	e7c4      	b.n	5a82 <_printf_common+0x62>
    5af8:	2301      	movs	r3, #1
    5afa:	4622      	mov	r2, r4
    5afc:	4639      	mov	r1, r7
    5afe:	4630      	mov	r0, r6
    5b00:	47c0      	blx	r8
    5b02:	3001      	adds	r0, #1
    5b04:	d0e6      	beq.n	5ad4 <_printf_common+0xb4>
    5b06:	f109 0901 	add.w	r9, r9, #1
    5b0a:	e7d7      	b.n	5abc <_printf_common+0x9c>

00005b0c <_printf_i>:
    5b0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    5b10:	4617      	mov	r7, r2
    5b12:	7e0a      	ldrb	r2, [r1, #24]
    5b14:	b085      	sub	sp, #20
    5b16:	2a6e      	cmp	r2, #110	; 0x6e
    5b18:	4698      	mov	r8, r3
    5b1a:	4606      	mov	r6, r0
    5b1c:	460c      	mov	r4, r1
    5b1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5b20:	f101 0e43 	add.w	lr, r1, #67	; 0x43
    5b24:	f000 80bc 	beq.w	5ca0 <_printf_i+0x194>
    5b28:	d81a      	bhi.n	5b60 <_printf_i+0x54>
    5b2a:	2a63      	cmp	r2, #99	; 0x63
    5b2c:	d02e      	beq.n	5b8c <_printf_i+0x80>
    5b2e:	d80a      	bhi.n	5b46 <_printf_i+0x3a>
    5b30:	2a00      	cmp	r2, #0
    5b32:	f000 80c8 	beq.w	5cc6 <_printf_i+0x1ba>
    5b36:	2a58      	cmp	r2, #88	; 0x58
    5b38:	f000 808a 	beq.w	5c50 <_printf_i+0x144>
    5b3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
    5b40:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    5b44:	e02a      	b.n	5b9c <_printf_i+0x90>
    5b46:	2a64      	cmp	r2, #100	; 0x64
    5b48:	d001      	beq.n	5b4e <_printf_i+0x42>
    5b4a:	2a69      	cmp	r2, #105	; 0x69
    5b4c:	d1f6      	bne.n	5b3c <_printf_i+0x30>
    5b4e:	6821      	ldr	r1, [r4, #0]
    5b50:	681a      	ldr	r2, [r3, #0]
    5b52:	f011 0f80 	tst.w	r1, #128	; 0x80
    5b56:	d023      	beq.n	5ba0 <_printf_i+0x94>
    5b58:	1d11      	adds	r1, r2, #4
    5b5a:	6019      	str	r1, [r3, #0]
    5b5c:	6813      	ldr	r3, [r2, #0]
    5b5e:	e027      	b.n	5bb0 <_printf_i+0xa4>
    5b60:	2a73      	cmp	r2, #115	; 0x73
    5b62:	f000 80b4 	beq.w	5cce <_printf_i+0x1c2>
    5b66:	d808      	bhi.n	5b7a <_printf_i+0x6e>
    5b68:	2a6f      	cmp	r2, #111	; 0x6f
    5b6a:	d02a      	beq.n	5bc2 <_printf_i+0xb6>
    5b6c:	2a70      	cmp	r2, #112	; 0x70
    5b6e:	d1e5      	bne.n	5b3c <_printf_i+0x30>
    5b70:	680a      	ldr	r2, [r1, #0]
    5b72:	f042 0220 	orr.w	r2, r2, #32
    5b76:	600a      	str	r2, [r1, #0]
    5b78:	e003      	b.n	5b82 <_printf_i+0x76>
    5b7a:	2a75      	cmp	r2, #117	; 0x75
    5b7c:	d021      	beq.n	5bc2 <_printf_i+0xb6>
    5b7e:	2a78      	cmp	r2, #120	; 0x78
    5b80:	d1dc      	bne.n	5b3c <_printf_i+0x30>
    5b82:	2278      	movs	r2, #120	; 0x78
    5b84:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    5b88:	496e      	ldr	r1, [pc, #440]	; (5d44 <_printf_i+0x238>)
    5b8a:	e064      	b.n	5c56 <_printf_i+0x14a>
    5b8c:	681a      	ldr	r2, [r3, #0]
    5b8e:	f101 0542 	add.w	r5, r1, #66	; 0x42
    5b92:	1d11      	adds	r1, r2, #4
    5b94:	6019      	str	r1, [r3, #0]
    5b96:	6813      	ldr	r3, [r2, #0]
    5b98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    5b9c:	2301      	movs	r3, #1
    5b9e:	e0a3      	b.n	5ce8 <_printf_i+0x1dc>
    5ba0:	f011 0f40 	tst.w	r1, #64	; 0x40
    5ba4:	f102 0104 	add.w	r1, r2, #4
    5ba8:	6019      	str	r1, [r3, #0]
    5baa:	d0d7      	beq.n	5b5c <_printf_i+0x50>
    5bac:	f9b2 3000 	ldrsh.w	r3, [r2]
    5bb0:	2b00      	cmp	r3, #0
    5bb2:	da03      	bge.n	5bbc <_printf_i+0xb0>
    5bb4:	222d      	movs	r2, #45	; 0x2d
    5bb6:	425b      	negs	r3, r3
    5bb8:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
    5bbc:	4962      	ldr	r1, [pc, #392]	; (5d48 <_printf_i+0x23c>)
    5bbe:	220a      	movs	r2, #10
    5bc0:	e017      	b.n	5bf2 <_printf_i+0xe6>
    5bc2:	6820      	ldr	r0, [r4, #0]
    5bc4:	6819      	ldr	r1, [r3, #0]
    5bc6:	f010 0f80 	tst.w	r0, #128	; 0x80
    5bca:	d003      	beq.n	5bd4 <_printf_i+0xc8>
    5bcc:	1d08      	adds	r0, r1, #4
    5bce:	6018      	str	r0, [r3, #0]
    5bd0:	680b      	ldr	r3, [r1, #0]
    5bd2:	e006      	b.n	5be2 <_printf_i+0xd6>
    5bd4:	f010 0f40 	tst.w	r0, #64	; 0x40
    5bd8:	f101 0004 	add.w	r0, r1, #4
    5bdc:	6018      	str	r0, [r3, #0]
    5bde:	d0f7      	beq.n	5bd0 <_printf_i+0xc4>
    5be0:	880b      	ldrh	r3, [r1, #0]
    5be2:	4959      	ldr	r1, [pc, #356]	; (5d48 <_printf_i+0x23c>)
    5be4:	2a6f      	cmp	r2, #111	; 0x6f
    5be6:	bf14      	ite	ne
    5be8:	220a      	movne	r2, #10
    5bea:	2208      	moveq	r2, #8
    5bec:	2000      	movs	r0, #0
    5bee:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
    5bf2:	6865      	ldr	r5, [r4, #4]
    5bf4:	60a5      	str	r5, [r4, #8]
    5bf6:	2d00      	cmp	r5, #0
    5bf8:	f2c0 809c 	blt.w	5d34 <_printf_i+0x228>
    5bfc:	6820      	ldr	r0, [r4, #0]
    5bfe:	f020 0004 	bic.w	r0, r0, #4
    5c02:	6020      	str	r0, [r4, #0]
    5c04:	2b00      	cmp	r3, #0
    5c06:	d13f      	bne.n	5c88 <_printf_i+0x17c>
    5c08:	2d00      	cmp	r5, #0
    5c0a:	f040 8095 	bne.w	5d38 <_printf_i+0x22c>
    5c0e:	4675      	mov	r5, lr
    5c10:	2a08      	cmp	r2, #8
    5c12:	d10b      	bne.n	5c2c <_printf_i+0x120>
    5c14:	6823      	ldr	r3, [r4, #0]
    5c16:	07da      	lsls	r2, r3, #31
    5c18:	d508      	bpl.n	5c2c <_printf_i+0x120>
    5c1a:	6923      	ldr	r3, [r4, #16]
    5c1c:	6862      	ldr	r2, [r4, #4]
    5c1e:	429a      	cmp	r2, r3
    5c20:	bfde      	ittt	le
    5c22:	2330      	movle	r3, #48	; 0x30
    5c24:	f805 3c01 	strble.w	r3, [r5, #-1]
    5c28:	f105 35ff 	addle.w	r5, r5, #4294967295
    5c2c:	ebae 0305 	sub.w	r3, lr, r5
    5c30:	6123      	str	r3, [r4, #16]
    5c32:	f8cd 8000 	str.w	r8, [sp]
    5c36:	463b      	mov	r3, r7
    5c38:	aa03      	add	r2, sp, #12
    5c3a:	4621      	mov	r1, r4
    5c3c:	4630      	mov	r0, r6
    5c3e:	f7ff feef 	bl	5a20 <_printf_common>
    5c42:	3001      	adds	r0, #1
    5c44:	d155      	bne.n	5cf2 <_printf_i+0x1e6>
    5c46:	f04f 30ff 	mov.w	r0, #4294967295
    5c4a:	b005      	add	sp, #20
    5c4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    5c50:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
    5c54:	493c      	ldr	r1, [pc, #240]	; (5d48 <_printf_i+0x23c>)
    5c56:	6822      	ldr	r2, [r4, #0]
    5c58:	6818      	ldr	r0, [r3, #0]
    5c5a:	f012 0f80 	tst.w	r2, #128	; 0x80
    5c5e:	f100 0504 	add.w	r5, r0, #4
    5c62:	601d      	str	r5, [r3, #0]
    5c64:	d001      	beq.n	5c6a <_printf_i+0x15e>
    5c66:	6803      	ldr	r3, [r0, #0]
    5c68:	e002      	b.n	5c70 <_printf_i+0x164>
    5c6a:	0655      	lsls	r5, r2, #25
    5c6c:	d5fb      	bpl.n	5c66 <_printf_i+0x15a>
    5c6e:	8803      	ldrh	r3, [r0, #0]
    5c70:	07d0      	lsls	r0, r2, #31
    5c72:	bf44      	itt	mi
    5c74:	f042 0220 	orrmi.w	r2, r2, #32
    5c78:	6022      	strmi	r2, [r4, #0]
    5c7a:	b91b      	cbnz	r3, 5c84 <_printf_i+0x178>
    5c7c:	6822      	ldr	r2, [r4, #0]
    5c7e:	f022 0220 	bic.w	r2, r2, #32
    5c82:	6022      	str	r2, [r4, #0]
    5c84:	2210      	movs	r2, #16
    5c86:	e7b1      	b.n	5bec <_printf_i+0xe0>
    5c88:	4675      	mov	r5, lr
    5c8a:	fbb3 f0f2 	udiv	r0, r3, r2
    5c8e:	fb02 3310 	mls	r3, r2, r0, r3
    5c92:	5ccb      	ldrb	r3, [r1, r3]
    5c94:	f805 3d01 	strb.w	r3, [r5, #-1]!
    5c98:	4603      	mov	r3, r0
    5c9a:	2800      	cmp	r0, #0
    5c9c:	d1f5      	bne.n	5c8a <_printf_i+0x17e>
    5c9e:	e7b7      	b.n	5c10 <_printf_i+0x104>
    5ca0:	6808      	ldr	r0, [r1, #0]
    5ca2:	681a      	ldr	r2, [r3, #0]
    5ca4:	6949      	ldr	r1, [r1, #20]
    5ca6:	f010 0f80 	tst.w	r0, #128	; 0x80
    5caa:	d004      	beq.n	5cb6 <_printf_i+0x1aa>
    5cac:	1d10      	adds	r0, r2, #4
    5cae:	6018      	str	r0, [r3, #0]
    5cb0:	6813      	ldr	r3, [r2, #0]
    5cb2:	6019      	str	r1, [r3, #0]
    5cb4:	e007      	b.n	5cc6 <_printf_i+0x1ba>
    5cb6:	f010 0f40 	tst.w	r0, #64	; 0x40
    5cba:	f102 0004 	add.w	r0, r2, #4
    5cbe:	6018      	str	r0, [r3, #0]
    5cc0:	6813      	ldr	r3, [r2, #0]
    5cc2:	d0f6      	beq.n	5cb2 <_printf_i+0x1a6>
    5cc4:	8019      	strh	r1, [r3, #0]
    5cc6:	2300      	movs	r3, #0
    5cc8:	6123      	str	r3, [r4, #16]
    5cca:	4675      	mov	r5, lr
    5ccc:	e7b1      	b.n	5c32 <_printf_i+0x126>
    5cce:	681a      	ldr	r2, [r3, #0]
    5cd0:	1d11      	adds	r1, r2, #4
    5cd2:	6019      	str	r1, [r3, #0]
    5cd4:	6815      	ldr	r5, [r2, #0]
    5cd6:	6862      	ldr	r2, [r4, #4]
    5cd8:	2100      	movs	r1, #0
    5cda:	4628      	mov	r0, r5
    5cdc:	f000 f838 	bl	5d50 <memchr>
    5ce0:	b108      	cbz	r0, 5ce6 <_printf_i+0x1da>
    5ce2:	1b40      	subs	r0, r0, r5
    5ce4:	6060      	str	r0, [r4, #4]
    5ce6:	6863      	ldr	r3, [r4, #4]
    5ce8:	6123      	str	r3, [r4, #16]
    5cea:	2300      	movs	r3, #0
    5cec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    5cf0:	e79f      	b.n	5c32 <_printf_i+0x126>
    5cf2:	6923      	ldr	r3, [r4, #16]
    5cf4:	462a      	mov	r2, r5
    5cf6:	4639      	mov	r1, r7
    5cf8:	4630      	mov	r0, r6
    5cfa:	47c0      	blx	r8
    5cfc:	3001      	adds	r0, #1
    5cfe:	d0a2      	beq.n	5c46 <_printf_i+0x13a>
    5d00:	6823      	ldr	r3, [r4, #0]
    5d02:	079b      	lsls	r3, r3, #30
    5d04:	d507      	bpl.n	5d16 <_printf_i+0x20a>
    5d06:	2500      	movs	r5, #0
    5d08:	f104 0919 	add.w	r9, r4, #25
    5d0c:	68e3      	ldr	r3, [r4, #12]
    5d0e:	9a03      	ldr	r2, [sp, #12]
    5d10:	1a9b      	subs	r3, r3, r2
    5d12:	429d      	cmp	r5, r3
    5d14:	db05      	blt.n	5d22 <_printf_i+0x216>
    5d16:	68e0      	ldr	r0, [r4, #12]
    5d18:	9b03      	ldr	r3, [sp, #12]
    5d1a:	4298      	cmp	r0, r3
    5d1c:	bfb8      	it	lt
    5d1e:	4618      	movlt	r0, r3
    5d20:	e793      	b.n	5c4a <_printf_i+0x13e>
    5d22:	2301      	movs	r3, #1
    5d24:	464a      	mov	r2, r9
    5d26:	4639      	mov	r1, r7
    5d28:	4630      	mov	r0, r6
    5d2a:	47c0      	blx	r8
    5d2c:	3001      	adds	r0, #1
    5d2e:	d08a      	beq.n	5c46 <_printf_i+0x13a>
    5d30:	3501      	adds	r5, #1
    5d32:	e7eb      	b.n	5d0c <_printf_i+0x200>
    5d34:	2b00      	cmp	r3, #0
    5d36:	d1a7      	bne.n	5c88 <_printf_i+0x17c>
    5d38:	780b      	ldrb	r3, [r1, #0]
    5d3a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    5d3e:	f104 0542 	add.w	r5, r4, #66	; 0x42
    5d42:	e765      	b.n	5c10 <_printf_i+0x104>
    5d44:	0000726e 	.word	0x0000726e
    5d48:	0000725d 	.word	0x0000725d
    5d4c:	00000000 	.word	0x00000000

00005d50 <memchr>:
    5d50:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    5d54:	2a10      	cmp	r2, #16
    5d56:	db2b      	blt.n	5db0 <memchr+0x60>
    5d58:	f010 0f07 	tst.w	r0, #7
    5d5c:	d008      	beq.n	5d70 <memchr+0x20>
    5d5e:	f810 3b01 	ldrb.w	r3, [r0], #1
    5d62:	3a01      	subs	r2, #1
    5d64:	428b      	cmp	r3, r1
    5d66:	d02d      	beq.n	5dc4 <memchr+0x74>
    5d68:	f010 0f07 	tst.w	r0, #7
    5d6c:	b342      	cbz	r2, 5dc0 <memchr+0x70>
    5d6e:	d1f6      	bne.n	5d5e <memchr+0xe>
    5d70:	b4f0      	push	{r4, r5, r6, r7}
    5d72:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    5d76:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    5d7a:	f022 0407 	bic.w	r4, r2, #7
    5d7e:	f07f 0700 	mvns.w	r7, #0
    5d82:	2300      	movs	r3, #0
    5d84:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    5d88:	3c08      	subs	r4, #8
    5d8a:	ea85 0501 	eor.w	r5, r5, r1
    5d8e:	ea86 0601 	eor.w	r6, r6, r1
    5d92:	fa85 f547 	uadd8	r5, r5, r7
    5d96:	faa3 f587 	sel	r5, r3, r7
    5d9a:	fa86 f647 	uadd8	r6, r6, r7
    5d9e:	faa5 f687 	sel	r6, r5, r7
    5da2:	b98e      	cbnz	r6, 5dc8 <memchr+0x78>
    5da4:	d1ee      	bne.n	5d84 <memchr+0x34>
    5da6:	bcf0      	pop	{r4, r5, r6, r7}
    5da8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    5dac:	f002 0207 	and.w	r2, r2, #7
    5db0:	b132      	cbz	r2, 5dc0 <memchr+0x70>
    5db2:	f810 3b01 	ldrb.w	r3, [r0], #1
    5db6:	3a01      	subs	r2, #1
    5db8:	ea83 0301 	eor.w	r3, r3, r1
    5dbc:	b113      	cbz	r3, 5dc4 <memchr+0x74>
    5dbe:	d1f8      	bne.n	5db2 <memchr+0x62>
    5dc0:	2000      	movs	r0, #0
    5dc2:	4770      	bx	lr
    5dc4:	3801      	subs	r0, #1
    5dc6:	4770      	bx	lr
    5dc8:	2d00      	cmp	r5, #0
    5dca:	bf06      	itte	eq
    5dcc:	4635      	moveq	r5, r6
    5dce:	3803      	subeq	r0, #3
    5dd0:	3807      	subne	r0, #7
    5dd2:	f015 0f01 	tst.w	r5, #1
    5dd6:	d107      	bne.n	5de8 <memchr+0x98>
    5dd8:	3001      	adds	r0, #1
    5dda:	f415 7f80 	tst.w	r5, #256	; 0x100
    5dde:	bf02      	ittt	eq
    5de0:	3001      	addeq	r0, #1
    5de2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    5de6:	3001      	addeq	r0, #1
    5de8:	bcf0      	pop	{r4, r5, r6, r7}
    5dea:	3801      	subs	r0, #1
    5dec:	4770      	bx	lr
    5dee:	bf00      	nop

00005df0 <_realloc_r>:
    5df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5df2:	4607      	mov	r7, r0
    5df4:	4614      	mov	r4, r2
    5df6:	460e      	mov	r6, r1
    5df8:	b921      	cbnz	r1, 5e04 <_realloc_r+0x14>
    5dfa:	4611      	mov	r1, r2
    5dfc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    5e00:	f7ff bbf4 	b.w	55ec <_malloc_r>
    5e04:	b922      	cbnz	r2, 5e10 <_realloc_r+0x20>
    5e06:	f7ff fba3 	bl	5550 <_free_r>
    5e0a:	4625      	mov	r5, r4
    5e0c:	4628      	mov	r0, r5
    5e0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5e10:	f000 f814 	bl	5e3c <_malloc_usable_size_r>
    5e14:	4284      	cmp	r4, r0
    5e16:	d90f      	bls.n	5e38 <_realloc_r+0x48>
    5e18:	4621      	mov	r1, r4
    5e1a:	4638      	mov	r0, r7
    5e1c:	f7ff fbe6 	bl	55ec <_malloc_r>
    5e20:	4605      	mov	r5, r0
    5e22:	2800      	cmp	r0, #0
    5e24:	d0f2      	beq.n	5e0c <_realloc_r+0x1c>
    5e26:	4631      	mov	r1, r6
    5e28:	4622      	mov	r2, r4
    5e2a:	f7ff fb64 	bl	54f6 <memcpy>
    5e2e:	4631      	mov	r1, r6
    5e30:	4638      	mov	r0, r7
    5e32:	f7ff fb8d 	bl	5550 <_free_r>
    5e36:	e7e9      	b.n	5e0c <_realloc_r+0x1c>
    5e38:	4635      	mov	r5, r6
    5e3a:	e7e7      	b.n	5e0c <_realloc_r+0x1c>

00005e3c <_malloc_usable_size_r>:
    5e3c:	f851 0c04 	ldr.w	r0, [r1, #-4]
    5e40:	2800      	cmp	r0, #0
    5e42:	f1a0 0004 	sub.w	r0, r0, #4
    5e46:	bfbc      	itt	lt
    5e48:	580b      	ldrlt	r3, [r1, r0]
    5e4a:	18c0      	addlt	r0, r0, r3
    5e4c:	4770      	bx	lr
    5e4e:	0000      	movs	r0, r0
    5e50:	2a2a2a2a 	.word	0x2a2a2a2a
    5e54:	2a2a2a2a 	.word	0x2a2a2a2a
    5e58:	2a2a2a2a 	.word	0x2a2a2a2a
    5e5c:	2a2a2a2a 	.word	0x2a2a2a2a
    5e60:	2a2a2a2a 	.word	0x2a2a2a2a
    5e64:	2a2a2a2a 	.word	0x2a2a2a2a
    5e68:	2a2a2a2a 	.word	0x2a2a2a2a
    5e6c:	2a2a2a2a 	.word	0x2a2a2a2a
    5e70:	2a2a2a2a 	.word	0x2a2a2a2a
    5e74:	2a2a2a2a 	.word	0x2a2a2a2a
    5e78:	2a2a2a2a 	.word	0x2a2a2a2a
    5e7c:	2a2a2a2a 	.word	0x2a2a2a2a
    5e80:	2a2a2a2a 	.word	0x2a2a2a2a
    5e84:	2a2a2a2a 	.word	0x2a2a2a2a
    5e88:	00002a2a 	.word	0x00002a2a
    5e8c:	2a2a2a2a 	.word	0x2a2a2a2a
    5e90:	2a2a2a2a 	.word	0x2a2a2a2a
    5e94:	2a2a2a2a 	.word	0x2a2a2a2a
    5e98:	532a2a2a 	.word	0x532a2a2a
    5e9c:	4b434154 	.word	0x4b434154
    5ea0:	45564f20 	.word	0x45564f20
    5ea4:	4f4c4652 	.word	0x4f4c4652
    5ea8:	45442057 	.word	0x45442057
    5eac:	54434554 	.word	0x54434554
    5eb0:	2a2a4445 	.word	0x2a2a4445
    5eb4:	2a2a2a2a 	.word	0x2a2a2a2a
    5eb8:	2a2a2a2a 	.word	0x2a2a2a2a
    5ebc:	2a2a2a2a 	.word	0x2a2a2a2a
    5ec0:	2a2a2a2a 	.word	0x2a2a2a2a
    5ec4:	00002a2a 	.word	0x00002a2a
    5ec8:	73615420 	.word	0x73615420
    5ecc:	6148206b 	.word	0x6148206b
    5ed0:	656c646e 	.word	0x656c646e
    5ed4:	25202d20 	.word	0x25202d20
    5ed8:	23232064 	.word	0x23232064
    5edc:	61542023 	.word	0x61542023
    5ee0:	4e206b73 	.word	0x4e206b73
    5ee4:	20656d61 	.word	0x20656d61
    5ee8:	7325202d 	.word	0x7325202d
    5eec:	00000000 	.word	0x00000000
    5ef0:	6e6e7552 	.word	0x6e6e7552
    5ef4:	20676e69 	.word	0x20676e69
    5ef8:	70736944 	.word	0x70736944
    5efc:	68637461 	.word	0x68637461
    5f00:	73615420 	.word	0x73615420
    5f04:	7573206b 	.word	0x7573206b
    5f08:	73656363 	.word	0x73656363
    5f0c:	6c756673 	.word	0x6c756673
    5f10:	0000796c 	.word	0x0000796c

00005f14 <ModemCmdData>:
    5f14:	00000000 000064b0 00000000 00000bfd     .....d..........
    5f24:	00000000 00000001 000064b4 00020003     .........d......
    5f34:	00000bd5 00000009 00000002 000064b8     .............d..
    5f44:	000f0008 00000c01 0000001b 00000003     ................
    5f54:	000064c4 0003000c 00000bfd 00000013     .d..............
    5f64:	00000004 000064d4 000c0008 00000bfd     .....d..........
    5f74:	00000018 00000005 000064e0 00080005     .........d......
    5f84:	00000bfd 00000011 00000006 000064ec     .............d..
    5f94:	000b000a 00000bfd 00000019 00000007     ................
    5fa4:	000064f8 0015000a 00000bfd 00000023     .d..........#...
    5fb4:	00000008 00006504 00020005 00000bfd     .....e..........
    5fc4:	0000000b 00000009 0000650c 000c0027     .........e..'...
    5fd4:	00000d25 00000037 0000000a 00006534     %...7.......4e..
    5fe4:	00020012 00000c25 00000018 0000000b     ....%...........
    5ff4:	00006548 00020012 00000c25 00000018     He......%.......
    6004:	0000000c 0000655c 00020012 00000c25     ....\e......%...
    6014:	00000018 0000000d 00006570 00020012     ........pe......
    6024:	00000c25 00000018 0000000e 00006584     %............e..
    6034:	00020012 00000c25 00000018 0000000f     ....%...........
    6044:	00006598 00020012 00000c25 00000018     .e......%.......
    6054:	00000010 000065ac 00020012 00000c25     .....e......%...
    6064:	00000018 00000011 000065c0 00020012     .........e......
    6074:	00000c25 00000018 00000012 000065d4     %............e..
    6084:	00020012 00000c25 00000018 00000013     ....%...........
    6094:	000065e8 00020013 00000c25 00000019     .e......%.......
    60a4:	00000014 000065fc 0002001f 00000ca1     .....e..........
    60b4:	00000025 00000015 0000661c 00020023     %........f..#...
    60c4:	00000ccd 00000029 00000016 00006640     ....).......@f..
    60d4:	0002001a 00000cf9 00000020 00000017     ........ .......
    60e4:	20000000 00070011 00000d61 0000001c     ... ....a.......
    60f4:	00000018 200001ac 00bf003a 00000ded     ....... :.......
    6104:	000000fd 00000019 0000665c 00020010     ........\f......
    6114:	00000ded 00000016 0000001a 00006670     ............pf..
    6124:	00020010 00000bfd 00000016 0000001b     ................
    6134:	00006684 0002000b 00000bfd 00000011     .f..............
	...
    63c4:	73736553 206e6f69 2d204449 00003120     Session ID - 1..
    63d4:	73736553 206e6f69 2d204449 00003220     Session ID - 2..
    63e4:	73736553 206e6f69 2d204449 00003320     Session ID - 3..
    63f4:	73736553 206e6f69 2d204449 00003420     Session ID - 4..
    6404:	73736553 206e6f69 2d204449 00003520     Session ID - 5..
    6414:	73736553 206e6f69 2d204449 00003620     Session ID - 6..
    6424:	73736553 206e6f69 2d204449 00003720     Session ID - 7..
    6434:	73736553 206e6f69 2d204449 00003820     Session ID - 8..
    6444:	73736553 206e6f69 76204449 65756c61     Session ID value
    6454:	63786520 73646565 65687420 78616d20      exceeds the max
    6464:	6c617620 00006575 5454484b 45482050      value..KHTTP HE
    6474:	52454441 72745320 20676e69 00207369     ADER String is .
    6484:	3d693f22 39393533 37303839 38323230     "?i=359998070228
    6494:	26343637 31413d64 58323559 33593241     764&d=A1Y52XA2Y3
    64a4:	3d622636 73263633 0d22323d 00000000     6&b=36&s=2".....
    64b4:	000d5441 432b5441 0d4e5347 00000000     AT..AT+CGSN.....
    64c4:	572b5441 52524143 0d524549 00000000     AT+WCARRIER.....
    64d4:	492b5441 0d3f5250 00000000 432b5441     AT+IPR?.....AT+C
    64e4:	3f4e4950 0000000d 432b5441 47455247     PIN?....AT+CGREG
    64f4:	00000d3f 4b2b5441 3d4e5347 00000d33     ?...AT+KGSN=3...
    6504:	31455441 0000000d 4b2b5441 50545448     ATE1....AT+KHTTP
    6514:	3d474643 69222c33 7365676e 722e3174     CFG=3,"ingest1.r
    6524:	6f707365 2e65736e 756f6c63 000d2264     esponse.cloud"..
    6534:	4b2b5441 50545448 534f4c43 2c313d45     AT+KHTTPCLOSE=1,
    6544:	00000d30 4b2b5441 50545448 534f4c43     0...AT+KHTTPCLOS
    6554:	2c323d45 00000d30 4b2b5441 50545448     E=2,0...AT+KHTTP
    6564:	534f4c43 2c333d45 00000d30 4b2b5441     CLOSE=3,0...AT+K
    6574:	50545448 534f4c43 2c343d45 00000d30     HTTPCLOSE=4,0...
    6584:	4b2b5441 50545448 534f4c43 2c353d45     AT+KHTTPCLOSE=5,
    6594:	00000d30 4b2b5441 50545448 534f4c43     0...AT+KHTTPCLOS
    65a4:	2c363d45 00000d30 4b2b5441 50545448     E=6,0...AT+KHTTP
    65b4:	534f4c43 2c373d45 00000d30 4b2b5441     CLOSE=7,0...AT+K
    65c4:	50545448 534f4c43 2c383d45 00000d30     HTTPCLOSE=8,0...
    65d4:	4b2b5441 50545448 534f4c43 2c393d45     AT+KHTTPCLOSE=9,
    65e4:	00000d30 4b2b5441 50545448 534f4c43     0...AT+KHTTPCLOS
    65f4:	30313d45 000d302c 4b2b5441 54544150     E=10,0..AT+KPATT
    6604:	3d4e5245 452d2d22 2d2d464f 74746150     ERN="--EOF--Patt
    6614:	2d6e7265 000d222d 4b2b5441 43584e43     ern--"..AT+KCNXC
    6624:	333d4746 4722202c 22535250 5a56222c     FG=3, "GPRS","VZ
    6634:	544e4957 454e5245 000d2254 4b2b5441     WINTERNET"..AT+K
    6644:	54584e43 52454d49 362c333d 2c322c30     CNXTIMER=3,60,2,
    6654:	362c3037 00000d30 4f452d2d 502d2d46     70,60...--EOF--P
    6664:	65747461 2d2d6e72 00000000 4b2b5441     attern--....AT+K
    6674:	44584e43 3d4e574f 0d312c33 00000000     CNXDOWN=3,1.....
    6684:	432b5441 54544147 000d303d 65707845     AT+CGATT=0..Expe
    6694:	64657463 646f6d20 72206d65 6f707365     cted modem respo
    66a4:	2065736e 6e207369 7220746f 69656365     nse is not recei
    66b4:	00646576 52206f4e 6f707365 2065736e     ved.No Response 
    66c4:	6d6f7266 62655720 76655320 2e2e7265     from Web Sever..
    66d4:	6f502e2e 6e697473 61642067 74206174     ..Posting data t
    66e4:	6573206f 20726576 66207369 656c6961     o sever is faile
    66f4:	00000064 66726550 696d726f 7420676e     d...Performing t
    6704:	45206568 726f7272 63655220 7265766f     he Error Recover
    6714:	72502079 6465636f 73657275 00002e2e     y Procedures....
    6724:	736f6c43 61206465 5220646e 65706f65     Closed and Reope
    6734:	2064656e 20656874 73736573 2e6e6f69     ned the session.
    6744:	2e2e2e2e 0000002e 6f747541 63657220     ........Auto rec
    6754:	7265766f 6f632079 656c706d 2e646574     overy completed.
    6764:	2e2e2e2e 0000002e 6f727245 203a2072     ........Error : 
    6774:	636f7250 20737365 70736572 65736e6f     Process response
    6784:	69616620 2064656c 614c202d 43207473      failed - Last C
    6794:	616d6d6f 4920646e 6c61766e 00006469     ommand Invalid..
    67a4:	45444f4d 4144204d 55204154 20545241     MODEM DATA UART 
    67b4:	52455328 334d4f43 6e692029 61697469     (SERCOM3) initia
    67c4:	657a696c 00000064 43524553 20334d4f     lized...SERCOM3 
    67d4:	4f495250 59544952 00000000 6c696146     PRIORITY....Fail
    67e4:	74206465 6e69206f 61697469 657a696c     ed to initialize
    67f4:	65687420 444f4d20 44204d45 20415441      the MODEM DATA 
    6804:	54524155 00000000 746e6553 65687420     UART....Sent the
    6814:	61694420 61642067 74206174 7854206f      Diag data to Tx
    6824:	73615420 0000006b 6c696146 74206465      Task...Failed t
    6834:	6573206f 7420746e 44206568 20676169     o sent the Diag 
    6844:	61746164 206f7420 54207854 006b7361     data to Tx Task.
    6854:	6c756f43 74276e64 74626f20 206e6961     Couldn't obtain 
    6864:	20656874 616d6573 726f6870 00000065     the semaphore...
    6874:	6e6e7552 20676e69 67616944 6f725020     Running Diag Pro
    6884:	73736563 73615420 7573206b 73656363     cess Task succes
    6894:	6c756673 0000796c 6e6e7552 20676e69     sfully..Running 
    68a4:	65646f4d 7250206d 7365636f 61542073     Modem Process Ta
    68b4:	73206b73 65636375 75667373 00796c6c     sk successfully.
    68c4:	41206e49 61682054 656c646e 000a0d72     In AT handler...
    68d4:	43206e49 204e5347 646e6168 0072656c     In CGSN handler.
    68e4:	6c430a0d 6465736f 206e6120 69746361     ..Closed an acti
    68f4:	63206576 656e6e6f 6f697463 0000006e     ve connection...
    6904:	72656854 73692065 206f6e20 6e6e6f63     There is no conn
    6914:	69746365 65206e6f 62617473 6873696c     ection establish
    6924:	77206465 20687469 73696874 73657320     ed with this ses
    6934:	6e6f6973 2e444920 00002e2e 63656843     sion ID.....Chec
    6944:	676e696b 726f6620 206e6120 69746361     king for an acti
    6954:	63206576 656e6e6f 6f697463 6977206e     ve connection wi
    6964:	6e206874 20747865 73736573 206e6f69     th next session 
    6974:	2e2e4449 00000a2e 4b206e49 54544150     ID......In KPATT
    6984:	204e5245 646e6168 0072656c 4b206e49     ERN handler.In K
    6994:	43584e43 68204746 6c646e61 00007265     CNXCFG handler..
    69a4:	4b206e49 54584e43 52454d49 6e616820     In KCNXTIMER han
    69b4:	72656c64 00000000 4b206e49 50545448     dler....In KHTTP
    69c4:	20474643 646e6168 0072656c 4b206e49     CFG handler.In K
    69d4:	50545448 41454820 20524544 646e6168     HTTP HEADER hand
    69e4:	0072656c 4e4e4f43 00544345 64616548     ler.CONNECT.Head
    69f4:	52207265 6f707365 2065736e 00006b4f     er Response Ok..
    6a04:	64616548 52207265 6f707365 2065736e     Header Response 
    6a14:	20746f4e 00006b4f 000a0a0d 54206e49     Not Ok......In T
    6a24:	494d5245 4554414e 41454820 20524544     ERMINATE HEADER 
    6a34:	646e6168 0072656c 69746f4e 61636966     handler.Notifica
    6a44:	6e6f6974 63655220 65766965 6f742064     tion Received to
    6a54:	20785220 6b736154 654d202e 79726f6d      Rx Task. Memory
    6a64:	6c6c4120 7461636f 00006465 6c6c6143      Allocated..Call
    6a74:	52206465 20707365 646e6148 0072656c     ed Resp Handler.
    6a84:	4f525245 53203a52 63696c6f 64657469     ERROR: Solicited
    6a94:	6d6f4320 646e616d 72615020 676e6973      Command Parsing
    6aa4:	69614620 0064656c 6f727245 48203a72      Failed.Error: H
    6ab4:	20706165 6f6c6c41 69746163 46206e6f     eap Allocation F
    6ac4:	656c6961 00000064 69746f4e 61636966     ailed...Notifica
    6ad4:	6e6f6974 746f4e20 63655220 65766965     tion Not Receive
    6ae4:	6f742064 20785220 6b736154 00000000     d to Rx Task....
    6af4:	6b736154 00444920 6e617254 74696d73     Task ID.Transmit
    6b04:	20646574 6f632061 6e616d6d 6f742064     ted a command to
    6b14:	646f4d20 00006d65 73207854 61697265      Modem..Tx seria
    6b24:	6544206c 20677562 656e6f44 00000a0d     l Debug Done....
    6b34:	44207852 0d656e6f 0000000a 25207325     Rx Done.....%s %
    6b44:	00000073 2d207325 20642520 00000a0d     s...%s - %d ....
    6b54:	682f2e2e 692f6c61 756c636e 682f6564     ../hal/include/h
    6b64:	775f6c61 682e7464 00000000 20544457     al_wdt.h....WDT 
    6b74:	74696e49 696c6169 00646573 20544457     Initialised.WDT 
    6b84:	6c696146 74206465 6e69206f 61697469     Failed to initia
    6b94:	657a696c 00000000 682f2e2e 732f6c61     lize....../hal/s
    6ba4:	682f6372 615f6c61 79735f63 632e636e     rc/hal_ac_sync.c
    6bb4:	00000000 682f2e2e 732f6c61 682f6372     ....../hal/src/h
    6bc4:	615f6c61 735f6364 2e636e79 00000063     al_adc_sync.c...
    6bd4:	682f2e2e 732f6c61 682f6372 645f6c61     ../hal/src/hal_d
    6be4:	735f6361 2e636e79 00000063 682f2e2e     ac_sync.c...../h
    6bf4:	732f6c61 682f6372 665f6c61 6873616c     al/src/hal_flash
    6c04:	0000632e 682f2e2e 732f6c61 682f6372     .c..../hal/src/h
    6c14:	705f6c61 632e6d77 00000000 682f2e2e     al_pwm.c....../h
    6c24:	732f6c61 682f6372 745f6c61 72656d69     al/src/hal_timer
    6c34:	0000632e 682f2e2e 752f6c61 736c6974     .c..../hal/utils
    6c44:	6372732f 6974752f 6c5f736c 2e747369     /src/utils_list.
    6c54:	00000063 682f2e2e 752f6c61 736c6974     c...../hal/utils
    6c64:	6372732f 6974752f 725f736c 62676e69     /src/utils_ringb
    6c74:	65666675 00632e72 682f2e2e 612f6c70     uffer.c.../hpl/a
    6c84:	70682f63 63615f6c 0000632e              c/hpl_ac.c..

00006c90 <_adcs>:
    6c90:	00c00000 00830002 00001900 00000000     ................
    6ca0:	00000000 00010001 00000000 00000000     ................
	...
    6cbc:	682f2e2e 612f6c70 682f6364 615f6c70     ../hpl/adc/hpl_a
    6ccc:	632e6364 00000000 682f2e2e 642f6c70     dc.c....../hpl/d
    6cdc:	682f6361 645f6c70 632e6361 00000000     ac/hpl_dac.c....

00006cec <_cfgs>:
	...

00006dec <user_mux_confs>:
	...

00006e30 <channel_confs>:
	...

00006e70 <interrupt_cfg>:
	...
    6ef0:	682f2e2e 6e2f6c70 74636d76 682f6c72     ../hpl/nvmctrl/h
    6f00:	6e5f6c70 74636d76 632e6c72 00000000     pl_nvmctrl.c....
    6f10:	40003000 40003400 41012000 41014000     .0.@.4.@. .A.@.A
    6f20:	43000000 43000400                       ...C...C

00006f28 <_usarts>:
    6f28:	00000003 40200004 00030000 00700002     ...... @......p.
    6f38:	0000f62b 00000000 00000004 40300184     +.............0@
    6f48:	00030300 00700002 0000ff2e 00000000     ......p.........
    6f58:	00000005 40300004 00030000 00700002     ......0@......p.
    6f68:	0000f62b 00000000                       +.......

00006f70 <_i2cms>:
	...

00006f88 <sercomspi_regs>:
	...
    6f9c:	682f2e2e 732f6c70 6f637265 70682f6d     ../hpl/sercom/hp
    6fac:	65735f6c 6d6f6372 0000632e 41016000     l_sercom.c...`.A
    6fbc:	41018000 42000c00 42001000 43001000     ...A...B...B...C

00006fcc <_tccs>:
    6fcc:	00000000 00000300 00000000 00000000     ................
    6fdc:	00001770 00000000 00000000 00000000     p...............
    6fec:	00000000 00000001 00000300 00000000     ................
    6ffc:	00000000 00001770 00000000 00000000     ....p...........
	...
    7014:	00000002 00000300 00000000 00000000     ................
    7024:	00001770 00000000 00000000 00000000     p...............
    7034:	00000000 00000003 00000300 00000000     ................
    7044:	00000000 00001770 00000000 00000000     ....p...........
	...
    705c:	00000004 00000300 00000000 00000000     ................
    706c:	00001770 00000000 00000000 00000000     p...............
    707c:	00000000 682f2e2e 742f6c70 682f6363     ....../hpl/tcc/h
    708c:	745f6c70 632e6363 00000000 40003800     pl_tcc.c.....8.@
    709c:	40003c00 4101a000 4101c000 42001400     .<.@...A...A...B
    70ac:	42001800 682f2e2e 742f6c70 70682f63     ...B../hpl/tc/hp
    70bc:	63745f6c 0000632e 682f2e2e 772f6c70     l_tc.c..../hpl/w
    70cc:	682f7464 775f6c70 632e7464 00000000     dt/hpl_wdt.c....
    70dc:	26207854 20785220 75657551 61207365     Tx & Rx Queues a
    70ec:	63206572 74616572 00006465 616d6553     re created..Sema
    70fc:	726f6870 61207365 63206572 74616572     phores are creat
    710c:	00006465 70736944 68637461 6b736154     ed..DispatchTask
    711c:	00000000 65646f4d 7361546d 0000006b     ....ModemTask...
    712c:	65646f4d 5478526d 006b7361 65646f4d     ModemRxTask.Mode
    713c:	6f72506d 73736563 6b736154 00000000     mProcessTask....
    714c:	65646f4d 6169446d 73615467 0000006b     ModemDiagTask...
    715c:	63637553 66737365 796c6c75 65724320     Successfully Cre
    716c:	64657461 65687420 73615420 0000736b     ated the Tasks..
    717c:	65657246 4f545220 63532053 75646568     Free RTOS Schedu
    718c:	2072656c 20746f6e 72617473 00646574     ler not started.
    719c:	6c696146 74206465 7263206f 65746165     Failed to create
    71ac:	73617420 0000736b 6f727245 53203a72      tasks..Error: S
    71bc:	64656863 72656c75 69786520 00646574     cheduler exited.
    71cc:	454c4449 00000000 09632509 25097525     IDLE.....%c.%u.%
    71dc:	75250975 00000a0d 20726d54 00637653     u.%u....Tmr Svc.

000071ec <__sf_fake_stderr>:
	...

0000720c <__sf_fake_stdin>:
	...

0000722c <__sf_fake_stdout>:
	...
    724c:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    725c:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    726c:	31300046 35343332 39383736 64636261     F.0123456789abcd
    727c:	00006665                                ef..

00007280 <_init>:
    7280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7282:	bf00      	nop
    7284:	bcf8      	pop	{r3, r4, r5, r6, r7}
    7286:	bc08      	pop	{r3}
    7288:	469e      	mov	lr, r3
    728a:	4770      	bx	lr

0000728c <__init_array_start>:
    728c:	00000289 	.word	0x00000289

00007290 <_fini>:
    7290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7292:	bf00      	nop
    7294:	bcf8      	pop	{r3, r4, r5, r6, r7}
    7296:	bc08      	pop	{r3}
    7298:	469e      	mov	lr, r3
    729a:	4770      	bx	lr

0000729c <__fini_array_start>:
    729c:	00000265 	.word	0x00000265
