<!DOCTYPE html>
<html lang="en">
<head>
  <title>Arm Internship · Garvit Vyas</title>
  <meta charset="utf-8"/>
  <meta name="viewport" content="width=device-width,initial-scale=1"/>
  <link rel="stylesheet" href="assets/css/main.css"/>
</head>

<body class="is-preload">
<div id="wrapper">

  <!-- simple back-nav -->
  <header id="navbar">
    <nav class="container">
      <a href="index.html#experience">← Back to Experience</a>
    </nav>
  </header>

  <section class="inner">
    <h1>SoC Engineer Intern — Arm</h1>
    <p><em>May 2025 – Present · Chandler, AZ, USA</em></p>

    <ul>
      <li>Architected an <strong>automated register-block verification flow</strong> by
          parsing Jade Register Manager Markdown into IP-XACT, JSON and XML “golden” specs.</li>
      <li>Auto-generated UVM register models, C header files and Python DV scaffolding;
          delivered a push-button <code>make verify-regs</code> task.</li>
      <li>Created self-checking tests (address-decode, RO/WO/W1C, RAW, B2B, randomness)
          that reach 100 % functional coverage in < 20 min CI.</li>
      <li>Regression runtime for multi-block SoCs cut <strong>6×</strong>;
          flow adopted by three ASIC projects for 2026 tape-out.</li>
    </ul>
  </section>

</div><!-- /#wrapper -->
<script src="assets/js/main.js"></script>
</body>
</html>
