# SERIAL IN PARALLEL OUT 


A Serial-In Parallel-Out (SIPO) shift register takes serial data (bit-by-bit) at each clock pulse and outputs all stored bits simultaneously in parallel. Here's a basic 4-bit SIPO shift register implemented in Verilog:


![image](https://github.com/user-attachments/assets/4c72f168-af89-44c9-943b-8295f6017170)
