Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/kunal/Desktop/NewFolder/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto f60f7bb0442b4fa0ad5c412c931ffe1d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AES_tb_behav xil_defaultlib.AES_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 1 for port 'clk' [/home/kunal/AES_git/AES-Verilog/AES_Encrypt.v:14]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 1408 for port 'w' [/home/kunal/E2/verif/verif.srcs/sources_1/new/TTR_keyexpansion.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/AES.v" Line 1. Module AES doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/AES_Encrypt.v" Line 1. Module AES_Encrypt_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/E2/verif/verif.srcs/sources_1/new/TTR_keyexpansion.v" Line 1. Module TTR_KeyExpansion doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/keyExpansion.v" Line 1. Module keyExpansion doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/encryptRound.v" Line 1. Module encryptRound doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/encryptRound.v" Line 1. Module encryptRound doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/encryptRound.v" Line 1. Module encryptRound doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/encryptRound.v" Line 1. Module encryptRound doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/encryptRound.v" Line 1. Module encryptRound doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/encryptRound.v" Line 1. Module encryptRound doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/encryptRound.v" Line 1. Module encryptRound doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/encryptRound.v" Line 1. Module encryptRound doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/encryptRound.v" Line 1. Module encryptRound doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/AES_Decrypt.v" Line 1. Module AES_Decrypt_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/keyExpansion.v" Line 1. Module keyExpansion doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/decryptRound.v" Line 1. Module decryptRound doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseShiftRows.v" Line 1. Module inverseShiftRows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSubBytes.v" Line 1. Module inverseSubBytes_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseMixColumns.v" Line 1. Module inverseMixColumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/decryptRound.v" Line 1. Module decryptRound doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseShiftRows.v" Line 1. Module inverseShiftRows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSubBytes.v" Line 1. Module inverseSubBytes_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/addRoundKey.v" Line 1. Module addRoundKey doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseMixColumns.v" Line 1. Module inverseMixColumns doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/decryptRound.v" Line 1. Module decryptRound doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseShiftRows.v" Line 1. Module inverseShiftRows doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSubBytes.v" Line 1. Module inverseSubBytes_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/kunal/AES_git/AES-Verilog/inverseSbox.v" Line 1. Module inverseSbox doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyExpansion
Compiling module xil_defaultlib.TTR_KeyExpansion
Compiling module xil_defaultlib.addRoundKey
Compiling module xil_defaultlib.majority
Compiling module xil_defaultlib.sbox
Compiling module xil_defaultlib.subBytes_default
Compiling module xil_defaultlib.shiftRows
Compiling module xil_defaultlib.mixColumns
Compiling module xil_defaultlib.encryptRound
Compiling module xil_defaultlib.AES_Encrypt_default
Compiling module xil_defaultlib.inverseShiftRows
Compiling module xil_defaultlib.inverseSbox
Compiling module xil_defaultlib.inverseSubBytes_default
Compiling module xil_defaultlib.inverseMixColumns
Compiling module xil_defaultlib.decryptRound
Compiling module xil_defaultlib.AES_Decrypt_default
Compiling module xil_defaultlib.AES
Compiling module xil_defaultlib.AES_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AES_tb_behav
