
DISE-STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000551c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  0800562c  0800562c  0000662c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800576c  0800576c  0000706c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800576c  0800576c  0000706c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800576c  0800576c  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800576c  0800576c  0000676c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005770  08005770  00006770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005774  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000328  2000006c  080057e0  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000394  080057e0  00007394  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e682  00000000  00000000  00007095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002155  00000000  00000000  00015717  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dd8  00000000  00000000  00017870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ac8  00000000  00000000  00018648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001926f  00000000  00000000  00019110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ef93  00000000  00000000  0003237f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f2e3  00000000  00000000  00041312  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d05f5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045c8  00000000  00000000  000d0638  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000d4c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	08005614 	.word	0x08005614

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	08005614 	.word	0x08005614

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2uiz>:
 80008ec:	004a      	lsls	r2, r1, #1
 80008ee:	d211      	bcs.n	8000914 <__aeabi_d2uiz+0x28>
 80008f0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008f4:	d211      	bcs.n	800091a <__aeabi_d2uiz+0x2e>
 80008f6:	d50d      	bpl.n	8000914 <__aeabi_d2uiz+0x28>
 80008f8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80008fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000900:	d40e      	bmi.n	8000920 <__aeabi_d2uiz+0x34>
 8000902:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000906:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800090a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800090e:	fa23 f002 	lsr.w	r0, r3, r2
 8000912:	4770      	bx	lr
 8000914:	f04f 0000 	mov.w	r0, #0
 8000918:	4770      	bx	lr
 800091a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800091e:	d102      	bne.n	8000926 <__aeabi_d2uiz+0x3a>
 8000920:	f04f 30ff 	mov.w	r0, #4294967295
 8000924:	4770      	bx	lr
 8000926:	f04f 0000 	mov.w	r0, #0
 800092a:	4770      	bx	lr

0800092c <__aeabi_d2f>:
 800092c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000930:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000934:	bf24      	itt	cs
 8000936:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800093a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800093e:	d90d      	bls.n	800095c <__aeabi_d2f+0x30>
 8000940:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000944:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000948:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800094c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000950:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000954:	bf08      	it	eq
 8000956:	f020 0001 	biceq.w	r0, r0, #1
 800095a:	4770      	bx	lr
 800095c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000960:	d121      	bne.n	80009a6 <__aeabi_d2f+0x7a>
 8000962:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000966:	bfbc      	itt	lt
 8000968:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800096c:	4770      	bxlt	lr
 800096e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000972:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000976:	f1c2 0218 	rsb	r2, r2, #24
 800097a:	f1c2 0c20 	rsb	ip, r2, #32
 800097e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000982:	fa20 f002 	lsr.w	r0, r0, r2
 8000986:	bf18      	it	ne
 8000988:	f040 0001 	orrne.w	r0, r0, #1
 800098c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000990:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000994:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000998:	ea40 000c 	orr.w	r0, r0, ip
 800099c:	fa23 f302 	lsr.w	r3, r3, r2
 80009a0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009a4:	e7cc      	b.n	8000940 <__aeabi_d2f+0x14>
 80009a6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009aa:	d107      	bne.n	80009bc <__aeabi_d2f+0x90>
 80009ac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009b0:	bf1e      	ittt	ne
 80009b2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80009b6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80009ba:	4770      	bxne	lr
 80009bc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80009c0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80009c4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop

080009cc <__aeabi_f2iz>:
 80009cc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80009d0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80009d4:	d30f      	bcc.n	80009f6 <__aeabi_f2iz+0x2a>
 80009d6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80009da:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80009de:	d90d      	bls.n	80009fc <__aeabi_f2iz+0x30>
 80009e0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80009e4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009e8:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80009ec:	fa23 f002 	lsr.w	r0, r3, r2
 80009f0:	bf18      	it	ne
 80009f2:	4240      	negne	r0, r0
 80009f4:	4770      	bx	lr
 80009f6:	f04f 0000 	mov.w	r0, #0
 80009fa:	4770      	bx	lr
 80009fc:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000a00:	d101      	bne.n	8000a06 <__aeabi_f2iz+0x3a>
 8000a02:	0242      	lsls	r2, r0, #9
 8000a04:	d105      	bne.n	8000a12 <__aeabi_f2iz+0x46>
 8000a06:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000a0a:	bf08      	it	eq
 8000a0c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a10:	4770      	bx	lr
 8000a12:	f04f 0000 	mov.w	r0, #0
 8000a16:	4770      	bx	lr

08000a18 <set_servo>:
void motor_set_speed(uint8_t duty_percent);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void set_servo(TIM_HandleTypeDef *htim, uint32_t channel, uint8_t angle){
 8000a18:	b480      	push	{r7}
 8000a1a:	b087      	sub	sp, #28
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	60f8      	str	r0, [r7, #12]
 8000a20:	60b9      	str	r1, [r7, #8]
 8000a22:	4613      	mov	r3, r2
 8000a24:	71fb      	strb	r3, [r7, #7]
	uint32_t pulse_length = 160 + (angle*(800 - 160)/180);
 8000a26:	79fa      	ldrb	r2, [r7, #7]
 8000a28:	4613      	mov	r3, r2
 8000a2a:	009b      	lsls	r3, r3, #2
 8000a2c:	4413      	add	r3, r2
 8000a2e:	01db      	lsls	r3, r3, #7
 8000a30:	4a14      	ldr	r2, [pc, #80]	@ (8000a84 <set_servo+0x6c>)
 8000a32:	fb82 1203 	smull	r1, r2, r2, r3
 8000a36:	441a      	add	r2, r3
 8000a38:	11d2      	asrs	r2, r2, #7
 8000a3a:	17db      	asrs	r3, r3, #31
 8000a3c:	1ad3      	subs	r3, r2, r3
 8000a3e:	33a0      	adds	r3, #160	@ 0xa0
 8000a40:	617b      	str	r3, [r7, #20]
	__HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 8000a42:	68bb      	ldr	r3, [r7, #8]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d104      	bne.n	8000a52 <set_servo+0x3a>
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	697a      	ldr	r2, [r7, #20]
 8000a4e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000a50:	e013      	b.n	8000a7a <set_servo+0x62>
	__HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 8000a52:	68bb      	ldr	r3, [r7, #8]
 8000a54:	2b04      	cmp	r3, #4
 8000a56:	d104      	bne.n	8000a62 <set_servo+0x4a>
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	681a      	ldr	r2, [r3, #0]
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000a60:	e00b      	b.n	8000a7a <set_servo+0x62>
	__HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	2b08      	cmp	r3, #8
 8000a66:	d104      	bne.n	8000a72 <set_servo+0x5a>
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	681a      	ldr	r2, [r3, #0]
 8000a6c:	697b      	ldr	r3, [r7, #20]
 8000a6e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8000a70:	e003      	b.n	8000a7a <set_servo+0x62>
	__HAL_TIM_SET_COMPARE(htim, channel, pulse_length);
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	681a      	ldr	r2, [r3, #0]
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000a7a:	bf00      	nop
 8000a7c:	371c      	adds	r7, #28
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bc80      	pop	{r7}
 8000a82:	4770      	bx	lr
 8000a84:	b60b60b7 	.word	0xb60b60b7

08000a88 <randomRangeWithDiff>:

int randomRangeWithDiff(int min, int max, int min_diff)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b086      	sub	sp, #24
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	60f8      	str	r0, [r7, #12]
 8000a90:	60b9      	str	r1, [r7, #8]
 8000a92:	607a      	str	r2, [r7, #4]
    int last_value = -9999; // initial arbitrary number
 8000a94:	4b10      	ldr	r3, [pc, #64]	@ (8000ad8 <randomRangeWithDiff+0x50>)
 8000a96:	617b      	str	r3, [r7, #20]
    int new_value;

    do {
        new_value = (rand() % (max - min + 1)) + min;
 8000a98:	f003 fcb0 	bl	80043fc <rand>
 8000a9c:	4602      	mov	r2, r0
 8000a9e:	68b9      	ldr	r1, [r7, #8]
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	1acb      	subs	r3, r1, r3
 8000aa4:	3301      	adds	r3, #1
 8000aa6:	fb92 f1f3 	sdiv	r1, r2, r3
 8000aaa:	fb01 f303 	mul.w	r3, r1, r3
 8000aae:	1ad3      	subs	r3, r2, r3
 8000ab0:	68fa      	ldr	r2, [r7, #12]
 8000ab2:	4413      	add	r3, r2
 8000ab4:	613b      	str	r3, [r7, #16]
    } while (abs(new_value - last_value) < min_diff);
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	697b      	ldr	r3, [r7, #20]
 8000aba:	1ad3      	subs	r3, r2, r3
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	bfb8      	it	lt
 8000ac0:	425b      	neglt	r3, r3
 8000ac2:	687a      	ldr	r2, [r7, #4]
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	dce7      	bgt.n	8000a98 <randomRangeWithDiff+0x10>

    last_value = new_value;
 8000ac8:	693b      	ldr	r3, [r7, #16]
 8000aca:	617b      	str	r3, [r7, #20]
    return new_value;
 8000acc:	693b      	ldr	r3, [r7, #16]
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	3718      	adds	r7, #24
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	ffffd8f1 	.word	0xffffd8f1

08000adc <motor_set_speed>:

void motor_set_speed(uint8_t duty_percent)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b085      	sub	sp, #20
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	71fb      	strb	r3, [r7, #7]
    if (duty_percent > 100) duty_percent = 100;  // clamp to 100%
 8000ae6:	79fb      	ldrb	r3, [r7, #7]
 8000ae8:	2b64      	cmp	r3, #100	@ 0x64
 8000aea:	d901      	bls.n	8000af0 <motor_set_speed+0x14>
 8000aec:	2364      	movs	r3, #100	@ 0x64
 8000aee:	71fb      	strb	r3, [r7, #7]
    uint32_t period = __HAL_TIM_GET_AUTORELOAD(&htim3);
 8000af0:	4b0a      	ldr	r3, [pc, #40]	@ (8000b1c <motor_set_speed+0x40>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000af6:	60fb      	str	r3, [r7, #12]
    uint32_t compare = (period * duty_percent) / 100;
 8000af8:	79fb      	ldrb	r3, [r7, #7]
 8000afa:	68fa      	ldr	r2, [r7, #12]
 8000afc:	fb02 f303 	mul.w	r3, r2, r3
 8000b00:	4a07      	ldr	r2, [pc, #28]	@ (8000b20 <motor_set_speed+0x44>)
 8000b02:	fba2 2303 	umull	r2, r3, r2, r3
 8000b06:	095b      	lsrs	r3, r3, #5
 8000b08:	60bb      	str	r3, [r7, #8]
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, compare);
 8000b0a:	4b04      	ldr	r3, [pc, #16]	@ (8000b1c <motor_set_speed+0x40>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	68ba      	ldr	r2, [r7, #8]
 8000b10:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000b12:	bf00      	nop
 8000b14:	3714      	adds	r7, #20
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bc80      	pop	{r7}
 8000b1a:	4770      	bx	lr
 8000b1c:	20000140 	.word	0x20000140
 8000b20:	51eb851f 	.word	0x51eb851f

08000b24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b28:	f000 fef6 	bl	8001918 <HAL_Init>

  /* USER CODE BEGIN Init */
  RetargetInit(&huart2);
 8000b2c:	4846      	ldr	r0, [pc, #280]	@ (8000c48 <main+0x124>)
 8000b2e:	f000 fc3d 	bl	80013ac <RetargetInit>
  srand(HAL_GetTick());  // change to seed value
 8000b32:	f000 ff49 	bl	80019c8 <HAL_GetTick>
 8000b36:	4603      	mov	r3, r0
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f003 fc31 	bl	80043a0 <srand>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b3e:	f000 f8a5 	bl	8000c8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b42:	f000 fb17 	bl	8001174 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b46:	f000 faeb 	bl	8001120 <MX_USART2_UART_Init>
  MX_CAN_Init();
 8000b4a:	f000 f8e1 	bl	8000d10 <MX_CAN_Init>
  MX_TIM2_Init();
 8000b4e:	f000 f9f9 	bl	8000f44 <MX_TIM2_Init>
  MX_TIM1_Init();
 8000b52:	f000 f959 	bl	8000e08 <MX_TIM1_Init>
  MX_TIM3_Init();
 8000b56:	f000 fa6b 	bl	8001030 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8000b5a:	483c      	ldr	r0, [pc, #240]	@ (8000c4c <main+0x128>)
 8000b5c:	f002 f9ec 	bl	8002f38 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000b60:	2100      	movs	r1, #0
 8000b62:	483b      	ldr	r0, [pc, #236]	@ (8000c50 <main+0x12c>)
 8000b64:	f002 faea 	bl	800313c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000b68:	2100      	movs	r1, #0
 8000b6a:	483a      	ldr	r0, [pc, #232]	@ (8000c54 <main+0x130>)
 8000b6c:	f002 fae6 	bl	800313c <HAL_TIM_PWM_Start>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 0);
 8000b70:	2200      	movs	r2, #0
 8000b72:	2140      	movs	r1, #64	@ 0x40
 8000b74:	4838      	ldr	r0, [pc, #224]	@ (8000c58 <main+0x134>)
 8000b76:	f001 fd4e 	bl	8002616 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b80:	4835      	ldr	r0, [pc, #212]	@ (8000c58 <main+0x134>)
 8000b82:	f001 fd48 	bl	8002616 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("DISE Embedded Final Project\r\n");
 8000b86:	4835      	ldr	r0, [pc, #212]	@ (8000c5c <main+0x138>)
 8000b88:	f003 fda0 	bl	80046cc <puts>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0) > 0) {
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	4834      	ldr	r0, [pc, #208]	@ (8000c60 <main+0x13c>)
 8000b90:	f001 fa71 	bl	8002076 <HAL_CAN_GetRxFifoFillLevel>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d026      	beq.n	8000be8 <main+0xc4>
	  	  // Get the CAN message
	  	if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 8000b9a:	4b32      	ldr	r3, [pc, #200]	@ (8000c64 <main+0x140>)
 8000b9c:	4a32      	ldr	r2, [pc, #200]	@ (8000c68 <main+0x144>)
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	482f      	ldr	r0, [pc, #188]	@ (8000c60 <main+0x13c>)
 8000ba2:	f001 f947 	bl	8001e34 <HAL_CAN_GetRxMessage>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d11a      	bne.n	8000be2 <main+0xbe>
	  		// Process the received message
	  		lock_status = RxData[0];
 8000bac:	4b2d      	ldr	r3, [pc, #180]	@ (8000c64 <main+0x140>)
 8000bae:	781a      	ldrb	r2, [r3, #0]
 8000bb0:	4b2e      	ldr	r3, [pc, #184]	@ (8000c6c <main+0x148>)
 8000bb2:	701a      	strb	r2, [r3, #0]
	  		temp = randomRangeWithDiff(0, 80, 1);
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	2150      	movs	r1, #80	@ 0x50
 8000bb8:	2000      	movs	r0, #0
 8000bba:	f7ff ff65 	bl	8000a88 <randomRangeWithDiff>
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	4a2b      	ldr	r2, [pc, #172]	@ (8000c70 <main+0x14c>)
 8000bc2:	6013      	str	r3, [r2, #0]
	  			printf("CAN Size: %lx\n\r", RxHeader.DLC);
	  			printf("CAN Data: %d\n\r", RxData[0]);
	  			printf("RPMs: %d\n\r",(int)RPMs);
	  		}
	  		else {
	  			printf("\n%d,%d,%d", (int)RPMs, lock_status, temp);
 8000bc4:	4b2b      	ldr	r3, [pc, #172]	@ (8000c74 <main+0x150>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f7ff feff 	bl	80009cc <__aeabi_f2iz>
 8000bce:	4601      	mov	r1, r0
 8000bd0:	4b26      	ldr	r3, [pc, #152]	@ (8000c6c <main+0x148>)
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	4b26      	ldr	r3, [pc, #152]	@ (8000c70 <main+0x14c>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4827      	ldr	r0, [pc, #156]	@ (8000c78 <main+0x154>)
 8000bdc:	f003 fd0e 	bl	80045fc <iprintf>
 8000be0:	e002      	b.n	8000be8 <main+0xc4>
	  		}
	  	}
	  	else{
	  		//RX DATA NOT WORKING
	  		printf("HAL NOT OK");
 8000be2:	4826      	ldr	r0, [pc, #152]	@ (8000c7c <main+0x158>)
 8000be4:	f003 fd0a 	bl	80045fc <iprintf>
	  	}
	}
	if (lock_status == 1){
 8000be8:	4b20      	ldr	r3, [pc, #128]	@ (8000c6c <main+0x148>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d10c      	bne.n	8000c0a <main+0xe6>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	2120      	movs	r1, #32
 8000bf4:	4822      	ldr	r0, [pc, #136]	@ (8000c80 <main+0x15c>)
 8000bf6:	f001 fd0e 	bl	8002616 <HAL_GPIO_WritePin>
		set_servo(&htim2, TIM_CHANNEL_1, lock);
 8000bfa:	4b22      	ldr	r3, [pc, #136]	@ (8000c84 <main+0x160>)
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	461a      	mov	r2, r3
 8000c00:	2100      	movs	r1, #0
 8000c02:	4813      	ldr	r0, [pc, #76]	@ (8000c50 <main+0x12c>)
 8000c04:	f7ff ff08 	bl	8000a18 <set_servo>
 8000c08:	e01a      	b.n	8000c40 <main+0x11c>
	}
	else{
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	2120      	movs	r1, #32
 8000c0e:	481c      	ldr	r0, [pc, #112]	@ (8000c80 <main+0x15c>)
 8000c10:	f001 fd01 	bl	8002616 <HAL_GPIO_WritePin>
		set_servo(&htim2, TIM_CHANNEL_1, unlock);
 8000c14:	4b1c      	ldr	r3, [pc, #112]	@ (8000c88 <main+0x164>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	461a      	mov	r2, r3
 8000c1a:	2100      	movs	r1, #0
 8000c1c:	480c      	ldr	r0, [pc, #48]	@ (8000c50 <main+0x12c>)
 8000c1e:	f7ff fefb 	bl	8000a18 <set_servo>
		if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET) {
 8000c22:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c26:	480c      	ldr	r0, [pc, #48]	@ (8000c58 <main+0x134>)
 8000c28:	f001 fcde 	bl	80025e8 <HAL_GPIO_ReadPin>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d103      	bne.n	8000c3a <main+0x116>
			// Button is pressed
			motor_set_speed(80);  // 60% duty cycle
 8000c32:	2050      	movs	r0, #80	@ 0x50
 8000c34:	f7ff ff52 	bl	8000adc <motor_set_speed>
 8000c38:	e002      	b.n	8000c40 <main+0x11c>
		}
		else {
			motor_set_speed(0);
 8000c3a:	2000      	movs	r0, #0
 8000c3c:	f7ff ff4e 	bl	8000adc <motor_set_speed>
		}
	}

	HAL_Delay(10);
 8000c40:	200a      	movs	r0, #10
 8000c42:	f000 fecb 	bl	80019dc <HAL_Delay>
	if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0) > 0) {
 8000c46:	e7a1      	b.n	8000b8c <main+0x68>
 8000c48:	20000188 	.word	0x20000188
 8000c4c:	200000b0 	.word	0x200000b0
 8000c50:	200000f8 	.word	0x200000f8
 8000c54:	20000140 	.word	0x20000140
 8000c58:	40011000 	.word	0x40011000
 8000c5c:	0800562c 	.word	0x0800562c
 8000c60:	20000088 	.word	0x20000088
 8000c64:	20000204 	.word	0x20000204
 8000c68:	200001e8 	.word	0x200001e8
 8000c6c:	20000205 	.word	0x20000205
 8000c70:	20000230 	.word	0x20000230
 8000c74:	20000234 	.word	0x20000234
 8000c78:	0800564c 	.word	0x0800564c
 8000c7c:	08005658 	.word	0x08005658
 8000c80:	40010800 	.word	0x40010800
 8000c84:	20000000 	.word	0x20000000
 8000c88:	20000001 	.word	0x20000001

08000c8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b090      	sub	sp, #64	@ 0x40
 8000c90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c92:	f107 0318 	add.w	r3, r7, #24
 8000c96:	2228      	movs	r2, #40	@ 0x28
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f003 feaa 	bl	80049f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ca0:	1d3b      	adds	r3, r7, #4
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	601a      	str	r2, [r3, #0]
 8000ca6:	605a      	str	r2, [r3, #4]
 8000ca8:	609a      	str	r2, [r3, #8]
 8000caa:	60da      	str	r2, [r3, #12]
 8000cac:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cb6:	2310      	movs	r3, #16
 8000cb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cba:	2302      	movs	r3, #2
 8000cbc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000cc2:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cc8:	f107 0318 	add.w	r3, r7, #24
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f001 fcd3 	bl	8002678 <HAL_RCC_OscConfig>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000cd8:	f000 fb62 	bl	80013a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cdc:	230f      	movs	r3, #15
 8000cde:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ce8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cf2:	1d3b      	adds	r3, r7, #4
 8000cf4:	2102      	movs	r1, #2
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f001 ff40 	bl	8002b7c <HAL_RCC_ClockConfig>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d001      	beq.n	8000d06 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000d02:	f000 fb4d 	bl	80013a0 <Error_Handler>
  }
}
 8000d06:	bf00      	nop
 8000d08:	3740      	adds	r7, #64	@ 0x40
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
	...

08000d10 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000d14:	4b38      	ldr	r3, [pc, #224]	@ (8000df8 <MX_CAN_Init+0xe8>)
 8000d16:	4a39      	ldr	r2, [pc, #228]	@ (8000dfc <MX_CAN_Init+0xec>)
 8000d18:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 8;
 8000d1a:	4b37      	ldr	r3, [pc, #220]	@ (8000df8 <MX_CAN_Init+0xe8>)
 8000d1c:	2208      	movs	r2, #8
 8000d1e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000d20:	4b35      	ldr	r3, [pc, #212]	@ (8000df8 <MX_CAN_Init+0xe8>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000d26:	4b34      	ldr	r3, [pc, #208]	@ (8000df8 <MX_CAN_Init+0xe8>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_3TQ;
 8000d2c:	4b32      	ldr	r3, [pc, #200]	@ (8000df8 <MX_CAN_Init+0xe8>)
 8000d2e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000d32:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 8000d34:	4b30      	ldr	r3, [pc, #192]	@ (8000df8 <MX_CAN_Init+0xe8>)
 8000d36:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8000d3a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000d3c:	4b2e      	ldr	r3, [pc, #184]	@ (8000df8 <MX_CAN_Init+0xe8>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000d42:	4b2d      	ldr	r3, [pc, #180]	@ (8000df8 <MX_CAN_Init+0xe8>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000d48:	4b2b      	ldr	r3, [pc, #172]	@ (8000df8 <MX_CAN_Init+0xe8>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000d4e:	4b2a      	ldr	r3, [pc, #168]	@ (8000df8 <MX_CAN_Init+0xe8>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000d54:	4b28      	ldr	r3, [pc, #160]	@ (8000df8 <MX_CAN_Init+0xe8>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000d5a:	4b27      	ldr	r3, [pc, #156]	@ (8000df8 <MX_CAN_Init+0xe8>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000d60:	4825      	ldr	r0, [pc, #148]	@ (8000df8 <MX_CAN_Init+0xe8>)
 8000d62:	f000 fe5f 	bl	8001a24 <HAL_CAN_Init>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d001      	beq.n	8000d70 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000d6c:	f000 fb18 	bl	80013a0 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8000d70:	4821      	ldr	r0, [pc, #132]	@ (8000df8 <MX_CAN_Init+0xe8>)
 8000d72:	f001 f81b 	bl	8001dac <HAL_CAN_Start>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_CAN_Init+0x70>
	  Error_Handler();
 8000d7c:	f000 fb10 	bl	80013a0 <Error_Handler>
	  	  }
	  	  sf.FilterBank = 0;
 8000d80:	4b1f      	ldr	r3, [pc, #124]	@ (8000e00 <MX_CAN_Init+0xf0>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	615a      	str	r2, [r3, #20]
	  	  sf.FilterMode = CAN_FILTERMODE_IDMASK;
 8000d86:	4b1e      	ldr	r3, [pc, #120]	@ (8000e00 <MX_CAN_Init+0xf0>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	619a      	str	r2, [r3, #24]
	  	  sf.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000d8c:	4b1c      	ldr	r3, [pc, #112]	@ (8000e00 <MX_CAN_Init+0xf0>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	611a      	str	r2, [r3, #16]
	  	  sf.FilterIdHigh = 0x0000;
 8000d92:	4b1b      	ldr	r3, [pc, #108]	@ (8000e00 <MX_CAN_Init+0xf0>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	601a      	str	r2, [r3, #0]
	  	  sf.FilterIdLow = 0x0000;
 8000d98:	4b19      	ldr	r3, [pc, #100]	@ (8000e00 <MX_CAN_Init+0xf0>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	605a      	str	r2, [r3, #4]
	  	  sf.FilterMaskIdHigh = 0x0000;
 8000d9e:	4b18      	ldr	r3, [pc, #96]	@ (8000e00 <MX_CAN_Init+0xf0>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	609a      	str	r2, [r3, #8]
	  	  sf.FilterMaskIdLow = 0x0000;
 8000da4:	4b16      	ldr	r3, [pc, #88]	@ (8000e00 <MX_CAN_Init+0xf0>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	60da      	str	r2, [r3, #12]
	  	  sf.FilterScale = CAN_FILTERSCALE_32BIT;
 8000daa:	4b15      	ldr	r3, [pc, #84]	@ (8000e00 <MX_CAN_Init+0xf0>)
 8000dac:	2201      	movs	r2, #1
 8000dae:	61da      	str	r2, [r3, #28]
	  	  sf.FilterActivation = CAN_FILTER_ENABLE;
 8000db0:	4b13      	ldr	r3, [pc, #76]	@ (8000e00 <MX_CAN_Init+0xf0>)
 8000db2:	2201      	movs	r2, #1
 8000db4:	621a      	str	r2, [r3, #32]
	  	  sf.SlaveStartFilterBank = 15;
 8000db6:	4b12      	ldr	r3, [pc, #72]	@ (8000e00 <MX_CAN_Init+0xf0>)
 8000db8:	220f      	movs	r2, #15
 8000dba:	625a      	str	r2, [r3, #36]	@ 0x24

	  	  if (HAL_CAN_ConfigFilter(&hcan, &sf) != HAL_OK) {
 8000dbc:	4910      	ldr	r1, [pc, #64]	@ (8000e00 <MX_CAN_Init+0xf0>)
 8000dbe:	480e      	ldr	r0, [pc, #56]	@ (8000df8 <MX_CAN_Init+0xe8>)
 8000dc0:	f000 ff2b 	bl	8001c1a <HAL_CAN_ConfigFilter>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <MX_CAN_Init+0xbe>
	  		  Error_Handler();
 8000dca:	f000 fae9 	bl	80013a0 <Error_Handler>
	  	   }
	  	   TxHeader.DLC = 1;
 8000dce:	4b0d      	ldr	r3, [pc, #52]	@ (8000e04 <MX_CAN_Init+0xf4>)
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	611a      	str	r2, [r3, #16]
	  	   TxHeader.IDE = CAN_ID_STD;
 8000dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8000e04 <MX_CAN_Init+0xf4>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	609a      	str	r2, [r3, #8]
	  	   TxHeader.RTR = CAN_RTR_DATA;
 8000dda:	4b0a      	ldr	r3, [pc, #40]	@ (8000e04 <MX_CAN_Init+0xf4>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	60da      	str	r2, [r3, #12]
	  	   TxHeader.StdId = 0x030;
 8000de0:	4b08      	ldr	r3, [pc, #32]	@ (8000e04 <MX_CAN_Init+0xf4>)
 8000de2:	2230      	movs	r2, #48	@ 0x30
 8000de4:	601a      	str	r2, [r3, #0]
	  	   TxHeader.ExtId = 0x00;
 8000de6:	4b07      	ldr	r3, [pc, #28]	@ (8000e04 <MX_CAN_Init+0xf4>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	605a      	str	r2, [r3, #4]
	  	   TxHeader.TransmitGlobalTime = DISABLE;
 8000dec:	4b05      	ldr	r3, [pc, #20]	@ (8000e04 <MX_CAN_Init+0xf4>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	751a      	strb	r2, [r3, #20]
  /* USER CODE END CAN_Init 2 */

}
 8000df2:	bf00      	nop
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	20000088 	.word	0x20000088
 8000dfc:	40006400 	.word	0x40006400
 8000e00:	20000208 	.word	0x20000208
 8000e04:	200001d0 	.word	0x200001d0

08000e08 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b096      	sub	sp, #88	@ 0x58
 8000e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e0e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000e12:	2200      	movs	r2, #0
 8000e14:	601a      	str	r2, [r3, #0]
 8000e16:	605a      	str	r2, [r3, #4]
 8000e18:	609a      	str	r2, [r3, #8]
 8000e1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e1c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]
 8000e24:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	601a      	str	r2, [r3, #0]
 8000e2e:	605a      	str	r2, [r3, #4]
 8000e30:	609a      	str	r2, [r3, #8]
 8000e32:	60da      	str	r2, [r3, #12]
 8000e34:	611a      	str	r2, [r3, #16]
 8000e36:	615a      	str	r2, [r3, #20]
 8000e38:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000e3a:	1d3b      	adds	r3, r7, #4
 8000e3c:	2220      	movs	r2, #32
 8000e3e:	2100      	movs	r1, #0
 8000e40:	4618      	mov	r0, r3
 8000e42:	f003 fdd7 	bl	80049f4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000e46:	4b3d      	ldr	r3, [pc, #244]	@ (8000f3c <MX_TIM1_Init+0x134>)
 8000e48:	4a3d      	ldr	r2, [pc, #244]	@ (8000f40 <MX_TIM1_Init+0x138>)
 8000e4a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 64000-1;
 8000e4c:	4b3b      	ldr	r3, [pc, #236]	@ (8000f3c <MX_TIM1_Init+0x134>)
 8000e4e:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8000e52:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e54:	4b39      	ldr	r3, [pc, #228]	@ (8000f3c <MX_TIM1_Init+0x134>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8000e5a:	4b38      	ldr	r3, [pc, #224]	@ (8000f3c <MX_TIM1_Init+0x134>)
 8000e5c:	2263      	movs	r2, #99	@ 0x63
 8000e5e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e60:	4b36      	ldr	r3, [pc, #216]	@ (8000f3c <MX_TIM1_Init+0x134>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000e66:	4b35      	ldr	r3, [pc, #212]	@ (8000f3c <MX_TIM1_Init+0x134>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e6c:	4b33      	ldr	r3, [pc, #204]	@ (8000f3c <MX_TIM1_Init+0x134>)
 8000e6e:	2280      	movs	r2, #128	@ 0x80
 8000e70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e72:	4832      	ldr	r0, [pc, #200]	@ (8000f3c <MX_TIM1_Init+0x134>)
 8000e74:	f002 f810 	bl	8002e98 <HAL_TIM_Base_Init>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000e7e:	f000 fa8f 	bl	80013a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e86:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e88:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	482b      	ldr	r0, [pc, #172]	@ (8000f3c <MX_TIM1_Init+0x134>)
 8000e90:	f002 fc04 	bl	800369c <HAL_TIM_ConfigClockSource>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000e9a:	f000 fa81 	bl	80013a0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8000e9e:	4827      	ldr	r0, [pc, #156]	@ (8000f3c <MX_TIM1_Init+0x134>)
 8000ea0:	f002 f89c 	bl	8002fdc <HAL_TIM_OC_Init>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000eaa:	f000 fa79 	bl	80013a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000eb6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000eba:	4619      	mov	r1, r3
 8000ebc:	481f      	ldr	r0, [pc, #124]	@ (8000f3c <MX_TIM1_Init+0x134>)
 8000ebe:	f002 ff89 	bl	8003dd4 <HAL_TIMEx_MasterConfigSynchronization>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d001      	beq.n	8000ecc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000ec8:	f000 fa6a 	bl	80013a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000edc:	2300      	movs	r3, #0
 8000ede:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ee8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eec:	2200      	movs	r2, #0
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4812      	ldr	r0, [pc, #72]	@ (8000f3c <MX_TIM1_Init+0x134>)
 8000ef2:	f002 fab5 	bl	8003460 <HAL_TIM_OC_ConfigChannel>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8000efc:	f000 fa50 	bl	80013a0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000f00:	2300      	movs	r3, #0
 8000f02:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000f04:	2300      	movs	r3, #0
 8000f06:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000f10:	2300      	movs	r3, #0
 8000f12:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f14:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f18:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000f1e:	1d3b      	adds	r3, r7, #4
 8000f20:	4619      	mov	r1, r3
 8000f22:	4806      	ldr	r0, [pc, #24]	@ (8000f3c <MX_TIM1_Init+0x134>)
 8000f24:	f002 ffb4 	bl	8003e90 <HAL_TIMEx_ConfigBreakDeadTime>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8000f2e:	f000 fa37 	bl	80013a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000f32:	bf00      	nop
 8000f34:	3758      	adds	r7, #88	@ 0x58
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	200000b0 	.word	0x200000b0
 8000f40:	40012c00 	.word	0x40012c00

08000f44 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b08e      	sub	sp, #56	@ 0x38
 8000f48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f4a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	605a      	str	r2, [r3, #4]
 8000f54:	609a      	str	r2, [r3, #8]
 8000f56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f58:	f107 0320 	add.w	r3, r7, #32
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	601a      	str	r2, [r3, #0]
 8000f60:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f62:	1d3b      	adds	r3, r7, #4
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	605a      	str	r2, [r3, #4]
 8000f6a:	609a      	str	r2, [r3, #8]
 8000f6c:	60da      	str	r2, [r3, #12]
 8000f6e:	611a      	str	r2, [r3, #16]
 8000f70:	615a      	str	r2, [r3, #20]
 8000f72:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f74:	4b2d      	ldr	r3, [pc, #180]	@ (800102c <MX_TIM2_Init+0xe8>)
 8000f76:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f7a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 200-1;
 8000f7c:	4b2b      	ldr	r3, [pc, #172]	@ (800102c <MX_TIM2_Init+0xe8>)
 8000f7e:	22c7      	movs	r2, #199	@ 0xc7
 8000f80:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f82:	4b2a      	ldr	r3, [pc, #168]	@ (800102c <MX_TIM2_Init+0xe8>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 6400-1;
 8000f88:	4b28      	ldr	r3, [pc, #160]	@ (800102c <MX_TIM2_Init+0xe8>)
 8000f8a:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 8000f8e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f90:	4b26      	ldr	r3, [pc, #152]	@ (800102c <MX_TIM2_Init+0xe8>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f96:	4b25      	ldr	r3, [pc, #148]	@ (800102c <MX_TIM2_Init+0xe8>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f9c:	4823      	ldr	r0, [pc, #140]	@ (800102c <MX_TIM2_Init+0xe8>)
 8000f9e:	f001 ff7b 	bl	8002e98 <HAL_TIM_Base_Init>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000fa8:	f000 f9fa 	bl	80013a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000fb2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	481c      	ldr	r0, [pc, #112]	@ (800102c <MX_TIM2_Init+0xe8>)
 8000fba:	f002 fb6f 	bl	800369c <HAL_TIM_ConfigClockSource>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000fc4:	f000 f9ec 	bl	80013a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000fc8:	4818      	ldr	r0, [pc, #96]	@ (800102c <MX_TIM2_Init+0xe8>)
 8000fca:	f002 f85f 	bl	800308c <HAL_TIM_PWM_Init>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d001      	beq.n	8000fd8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000fd4:	f000 f9e4 	bl	80013a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000fe0:	f107 0320 	add.w	r3, r7, #32
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4811      	ldr	r0, [pc, #68]	@ (800102c <MX_TIM2_Init+0xe8>)
 8000fe8:	f002 fef4 	bl	8003dd4 <HAL_TIMEx_MasterConfigSynchronization>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000ff2:	f000 f9d5 	bl	80013a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ff6:	2360      	movs	r3, #96	@ 0x60
 8000ff8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ffe:	2300      	movs	r3, #0
 8001000:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001002:	2300      	movs	r3, #0
 8001004:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001006:	1d3b      	adds	r3, r7, #4
 8001008:	2200      	movs	r2, #0
 800100a:	4619      	mov	r1, r3
 800100c:	4807      	ldr	r0, [pc, #28]	@ (800102c <MX_TIM2_Init+0xe8>)
 800100e:	f002 fa83 	bl	8003518 <HAL_TIM_PWM_ConfigChannel>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001018:	f000 f9c2 	bl	80013a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800101c:	4803      	ldr	r0, [pc, #12]	@ (800102c <MX_TIM2_Init+0xe8>)
 800101e:	f000 fad1 	bl	80015c4 <HAL_TIM_MspPostInit>

}
 8001022:	bf00      	nop
 8001024:	3738      	adds	r7, #56	@ 0x38
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	200000f8 	.word	0x200000f8

08001030 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b08e      	sub	sp, #56	@ 0x38
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001036:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	605a      	str	r2, [r3, #4]
 8001040:	609a      	str	r2, [r3, #8]
 8001042:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001044:	f107 0320 	add.w	r3, r7, #32
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800104e:	1d3b      	adds	r3, r7, #4
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
 8001054:	605a      	str	r2, [r3, #4]
 8001056:	609a      	str	r2, [r3, #8]
 8001058:	60da      	str	r2, [r3, #12]
 800105a:	611a      	str	r2, [r3, #16]
 800105c:	615a      	str	r2, [r3, #20]
 800105e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001060:	4b2d      	ldr	r3, [pc, #180]	@ (8001118 <MX_TIM3_Init+0xe8>)
 8001062:	4a2e      	ldr	r2, [pc, #184]	@ (800111c <MX_TIM3_Init+0xec>)
 8001064:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 550-1;
 8001066:	4b2c      	ldr	r3, [pc, #176]	@ (8001118 <MX_TIM3_Init+0xe8>)
 8001068:	f240 2225 	movw	r2, #549	@ 0x225
 800106c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800106e:	4b2a      	ldr	r3, [pc, #168]	@ (8001118 <MX_TIM3_Init+0xe8>)
 8001070:	2200      	movs	r2, #0
 8001072:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9000-1;
 8001074:	4b28      	ldr	r3, [pc, #160]	@ (8001118 <MX_TIM3_Init+0xe8>)
 8001076:	f242 3227 	movw	r2, #8999	@ 0x2327
 800107a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800107c:	4b26      	ldr	r3, [pc, #152]	@ (8001118 <MX_TIM3_Init+0xe8>)
 800107e:	2200      	movs	r2, #0
 8001080:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001082:	4b25      	ldr	r3, [pc, #148]	@ (8001118 <MX_TIM3_Init+0xe8>)
 8001084:	2280      	movs	r2, #128	@ 0x80
 8001086:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001088:	4823      	ldr	r0, [pc, #140]	@ (8001118 <MX_TIM3_Init+0xe8>)
 800108a:	f001 ff05 	bl	8002e98 <HAL_TIM_Base_Init>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001094:	f000 f984 	bl	80013a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001098:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800109c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800109e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010a2:	4619      	mov	r1, r3
 80010a4:	481c      	ldr	r0, [pc, #112]	@ (8001118 <MX_TIM3_Init+0xe8>)
 80010a6:	f002 faf9 	bl	800369c <HAL_TIM_ConfigClockSource>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80010b0:	f000 f976 	bl	80013a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80010b4:	4818      	ldr	r0, [pc, #96]	@ (8001118 <MX_TIM3_Init+0xe8>)
 80010b6:	f001 ffe9 	bl	800308c <HAL_TIM_PWM_Init>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80010c0:	f000 f96e 	bl	80013a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010c4:	2300      	movs	r3, #0
 80010c6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010c8:	2300      	movs	r3, #0
 80010ca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80010cc:	f107 0320 	add.w	r3, r7, #32
 80010d0:	4619      	mov	r1, r3
 80010d2:	4811      	ldr	r0, [pc, #68]	@ (8001118 <MX_TIM3_Init+0xe8>)
 80010d4:	f002 fe7e 	bl	8003dd4 <HAL_TIMEx_MasterConfigSynchronization>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80010de:	f000 f95f 	bl	80013a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010e2:	2360      	movs	r3, #96	@ 0x60
 80010e4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010ea:	2300      	movs	r3, #0
 80010ec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010ee:	2300      	movs	r3, #0
 80010f0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010f2:	1d3b      	adds	r3, r7, #4
 80010f4:	2200      	movs	r2, #0
 80010f6:	4619      	mov	r1, r3
 80010f8:	4807      	ldr	r0, [pc, #28]	@ (8001118 <MX_TIM3_Init+0xe8>)
 80010fa:	f002 fa0d 	bl	8003518 <HAL_TIM_PWM_ConfigChannel>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001104:	f000 f94c 	bl	80013a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001108:	4803      	ldr	r0, [pc, #12]	@ (8001118 <MX_TIM3_Init+0xe8>)
 800110a:	f000 fa5b 	bl	80015c4 <HAL_TIM_MspPostInit>

}
 800110e:	bf00      	nop
 8001110:	3738      	adds	r7, #56	@ 0x38
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000140 	.word	0x20000140
 800111c:	40000400 	.word	0x40000400

08001120 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001124:	4b11      	ldr	r3, [pc, #68]	@ (800116c <MX_USART2_UART_Init+0x4c>)
 8001126:	4a12      	ldr	r2, [pc, #72]	@ (8001170 <MX_USART2_UART_Init+0x50>)
 8001128:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800112a:	4b10      	ldr	r3, [pc, #64]	@ (800116c <MX_USART2_UART_Init+0x4c>)
 800112c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001130:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001132:	4b0e      	ldr	r3, [pc, #56]	@ (800116c <MX_USART2_UART_Init+0x4c>)
 8001134:	2200      	movs	r2, #0
 8001136:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001138:	4b0c      	ldr	r3, [pc, #48]	@ (800116c <MX_USART2_UART_Init+0x4c>)
 800113a:	2200      	movs	r2, #0
 800113c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800113e:	4b0b      	ldr	r3, [pc, #44]	@ (800116c <MX_USART2_UART_Init+0x4c>)
 8001140:	2200      	movs	r2, #0
 8001142:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001144:	4b09      	ldr	r3, [pc, #36]	@ (800116c <MX_USART2_UART_Init+0x4c>)
 8001146:	220c      	movs	r2, #12
 8001148:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800114a:	4b08      	ldr	r3, [pc, #32]	@ (800116c <MX_USART2_UART_Init+0x4c>)
 800114c:	2200      	movs	r2, #0
 800114e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001150:	4b06      	ldr	r3, [pc, #24]	@ (800116c <MX_USART2_UART_Init+0x4c>)
 8001152:	2200      	movs	r2, #0
 8001154:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001156:	4805      	ldr	r0, [pc, #20]	@ (800116c <MX_USART2_UART_Init+0x4c>)
 8001158:	f002 fefd 	bl	8003f56 <HAL_UART_Init>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001162:	f000 f91d 	bl	80013a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001166:	bf00      	nop
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	20000188 	.word	0x20000188
 8001170:	40004400 	.word	0x40004400

08001174 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b088      	sub	sp, #32
 8001178:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117a:	f107 0310 	add.w	r3, r7, #16
 800117e:	2200      	movs	r2, #0
 8001180:	601a      	str	r2, [r3, #0]
 8001182:	605a      	str	r2, [r3, #4]
 8001184:	609a      	str	r2, [r3, #8]
 8001186:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001188:	4b44      	ldr	r3, [pc, #272]	@ (800129c <MX_GPIO_Init+0x128>)
 800118a:	699b      	ldr	r3, [r3, #24]
 800118c:	4a43      	ldr	r2, [pc, #268]	@ (800129c <MX_GPIO_Init+0x128>)
 800118e:	f043 0310 	orr.w	r3, r3, #16
 8001192:	6193      	str	r3, [r2, #24]
 8001194:	4b41      	ldr	r3, [pc, #260]	@ (800129c <MX_GPIO_Init+0x128>)
 8001196:	699b      	ldr	r3, [r3, #24]
 8001198:	f003 0310 	and.w	r3, r3, #16
 800119c:	60fb      	str	r3, [r7, #12]
 800119e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011a0:	4b3e      	ldr	r3, [pc, #248]	@ (800129c <MX_GPIO_Init+0x128>)
 80011a2:	699b      	ldr	r3, [r3, #24]
 80011a4:	4a3d      	ldr	r2, [pc, #244]	@ (800129c <MX_GPIO_Init+0x128>)
 80011a6:	f043 0320 	orr.w	r3, r3, #32
 80011aa:	6193      	str	r3, [r2, #24]
 80011ac:	4b3b      	ldr	r3, [pc, #236]	@ (800129c <MX_GPIO_Init+0x128>)
 80011ae:	699b      	ldr	r3, [r3, #24]
 80011b0:	f003 0320 	and.w	r3, r3, #32
 80011b4:	60bb      	str	r3, [r7, #8]
 80011b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b8:	4b38      	ldr	r3, [pc, #224]	@ (800129c <MX_GPIO_Init+0x128>)
 80011ba:	699b      	ldr	r3, [r3, #24]
 80011bc:	4a37      	ldr	r2, [pc, #220]	@ (800129c <MX_GPIO_Init+0x128>)
 80011be:	f043 0304 	orr.w	r3, r3, #4
 80011c2:	6193      	str	r3, [r2, #24]
 80011c4:	4b35      	ldr	r3, [pc, #212]	@ (800129c <MX_GPIO_Init+0x128>)
 80011c6:	699b      	ldr	r3, [r3, #24]
 80011c8:	f003 0304 	and.w	r3, r3, #4
 80011cc:	607b      	str	r3, [r7, #4]
 80011ce:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011d0:	4b32      	ldr	r3, [pc, #200]	@ (800129c <MX_GPIO_Init+0x128>)
 80011d2:	699b      	ldr	r3, [r3, #24]
 80011d4:	4a31      	ldr	r2, [pc, #196]	@ (800129c <MX_GPIO_Init+0x128>)
 80011d6:	f043 0308 	orr.w	r3, r3, #8
 80011da:	6193      	str	r3, [r2, #24]
 80011dc:	4b2f      	ldr	r3, [pc, #188]	@ (800129c <MX_GPIO_Init+0x128>)
 80011de:	699b      	ldr	r3, [r3, #24]
 80011e0:	f003 0308 	and.w	r3, r3, #8
 80011e4:	603b      	str	r3, [r7, #0]
 80011e6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80011e8:	2200      	movs	r2, #0
 80011ea:	2120      	movs	r1, #32
 80011ec:	482c      	ldr	r0, [pc, #176]	@ (80012a0 <MX_GPIO_Init+0x12c>)
 80011ee:	f001 fa12 	bl	8002616 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);
 80011f2:	2200      	movs	r2, #0
 80011f4:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 80011f8:	482a      	ldr	r0, [pc, #168]	@ (80012a4 <MX_GPIO_Init+0x130>)
 80011fa:	f001 fa0c 	bl	8002616 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80011fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001202:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001204:	2300      	movs	r3, #0
 8001206:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001208:	2302      	movs	r3, #2
 800120a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800120c:	f107 0310 	add.w	r3, r7, #16
 8001210:	4619      	mov	r1, r3
 8001212:	4824      	ldr	r0, [pc, #144]	@ (80012a4 <MX_GPIO_Init+0x130>)
 8001214:	f001 f864 	bl	80022e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CHANEL_A_Pin */
  GPIO_InitStruct.Pin = CHANEL_A_Pin;
 8001218:	2302      	movs	r3, #2
 800121a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800121c:	4b22      	ldr	r3, [pc, #136]	@ (80012a8 <MX_GPIO_Init+0x134>)
 800121e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001220:	2301      	movs	r3, #1
 8001222:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CHANEL_A_GPIO_Port, &GPIO_InitStruct);
 8001224:	f107 0310 	add.w	r3, r7, #16
 8001228:	4619      	mov	r1, r3
 800122a:	481d      	ldr	r0, [pc, #116]	@ (80012a0 <MX_GPIO_Init+0x12c>)
 800122c:	f001 f858 	bl	80022e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CHANEL_B_Pin */
  GPIO_InitStruct.Pin = CHANEL_B_Pin;
 8001230:	2310      	movs	r3, #16
 8001232:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001234:	2300      	movs	r3, #0
 8001236:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001238:	2301      	movs	r3, #1
 800123a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CHANEL_B_GPIO_Port, &GPIO_InitStruct);
 800123c:	f107 0310 	add.w	r3, r7, #16
 8001240:	4619      	mov	r1, r3
 8001242:	4817      	ldr	r0, [pc, #92]	@ (80012a0 <MX_GPIO_Init+0x12c>)
 8001244:	f001 f84c 	bl	80022e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8001248:	2320      	movs	r3, #32
 800124a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800124c:	2301      	movs	r3, #1
 800124e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001250:	2301      	movs	r3, #1
 8001252:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001254:	2302      	movs	r3, #2
 8001256:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001258:	f107 0310 	add.w	r3, r7, #16
 800125c:	4619      	mov	r1, r3
 800125e:	4810      	ldr	r0, [pc, #64]	@ (80012a0 <MX_GPIO_Init+0x12c>)
 8001260:	f001 f83e 	bl	80022e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 8001264:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001268:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126a:	2301      	movs	r3, #1
 800126c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126e:	2300      	movs	r3, #0
 8001270:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001272:	2302      	movs	r3, #2
 8001274:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001276:	f107 0310 	add.w	r3, r7, #16
 800127a:	4619      	mov	r1, r3
 800127c:	4809      	ldr	r0, [pc, #36]	@ (80012a4 <MX_GPIO_Init+0x130>)
 800127e:	f001 f82f 	bl	80022e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001282:	2200      	movs	r2, #0
 8001284:	2100      	movs	r1, #0
 8001286:	2007      	movs	r0, #7
 8001288:	f000 fff3 	bl	8002272 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800128c:	2007      	movs	r0, #7
 800128e:	f001 f80c 	bl	80022aa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001292:	bf00      	nop
 8001294:	3720      	adds	r7, #32
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	40021000 	.word	0x40021000
 80012a0:	40010800 	.word	0x40010800
 80012a4:	40011000 	.word	0x40011000
 80012a8:	10110000 	.word	0x10110000

080012ac <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	80fb      	strh	r3, [r7, #6]
	UNUSED(GPIO_Pin); /*No se usa el canal*/
	if (HAL_GPIO_ReadPin(CHANEL_B_GPIO_Port, CHANEL_B_Pin)== GPIO_PIN_SET){
 80012b6:	2110      	movs	r1, #16
 80012b8:	4818      	ldr	r0, [pc, #96]	@ (800131c <HAL_GPIO_EXTI_Callback+0x70>)
 80012ba:	f001 f995 	bl	80025e8 <HAL_GPIO_ReadPin>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d127      	bne.n	8001314 <HAL_GPIO_EXTI_Callback+0x68>
		encoder+=1.0;
 80012c4:	4b16      	ldr	r3, [pc, #88]	@ (8001320 <HAL_GPIO_EXTI_Callback+0x74>)
 80012c6:	881b      	ldrh	r3, [r3, #0]
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff f893 	bl	80003f4 <__aeabi_i2d>
 80012ce:	f04f 0200 	mov.w	r2, #0
 80012d2:	4b14      	ldr	r3, [pc, #80]	@ (8001324 <HAL_GPIO_EXTI_Callback+0x78>)
 80012d4:	f7fe ff42 	bl	800015c <__adddf3>
 80012d8:	4602      	mov	r2, r0
 80012da:	460b      	mov	r3, r1
 80012dc:	4610      	mov	r0, r2
 80012de:	4619      	mov	r1, r3
 80012e0:	f7ff fb04 	bl	80008ec <__aeabi_d2uiz>
 80012e4:	4603      	mov	r3, r0
 80012e6:	b29a      	uxth	r2, r3
 80012e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001320 <HAL_GPIO_EXTI_Callback+0x74>)
 80012ea:	801a      	strh	r2, [r3, #0]
		pulsos+=1.0;
 80012ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001328 <HAL_GPIO_EXTI_Callback+0x7c>)
 80012ee:	881b      	ldrh	r3, [r3, #0]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff f87f 	bl	80003f4 <__aeabi_i2d>
 80012f6:	f04f 0200 	mov.w	r2, #0
 80012fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001324 <HAL_GPIO_EXTI_Callback+0x78>)
 80012fc:	f7fe ff2e 	bl	800015c <__adddf3>
 8001300:	4602      	mov	r2, r0
 8001302:	460b      	mov	r3, r1
 8001304:	4610      	mov	r0, r2
 8001306:	4619      	mov	r1, r3
 8001308:	f7ff faf0 	bl	80008ec <__aeabi_d2uiz>
 800130c:	4603      	mov	r3, r0
 800130e:	b29a      	uxth	r2, r3
 8001310:	4b05      	ldr	r3, [pc, #20]	@ (8001328 <HAL_GPIO_EXTI_Callback+0x7c>)
 8001312:	801a      	strh	r2, [r3, #0]
	}
}
 8001314:	bf00      	nop
 8001316:	3708      	adds	r7, #8
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	40010800 	.word	0x40010800
 8001320:	20000238 	.word	0x20000238
 8001324:	3ff00000 	.word	0x3ff00000
 8001328:	2000023a 	.word	0x2000023a
 800132c:	00000000 	.word	0x00000000

08001330 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a14      	ldr	r2, [pc, #80]	@ (8001390 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d11e      	bne.n	8001380 <HAL_TIM_PeriodElapsedCallback+0x50>
	{
		RPMs = ((encoder/11.0))*(600.0/34.0);
 8001342:	4b14      	ldr	r3, [pc, #80]	@ (8001394 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8001344:	881b      	ldrh	r3, [r3, #0]
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff f854 	bl	80003f4 <__aeabi_i2d>
 800134c:	f04f 0200 	mov.w	r2, #0
 8001350:	4b11      	ldr	r3, [pc, #68]	@ (8001398 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8001352:	f7ff f9e3 	bl	800071c <__aeabi_ddiv>
 8001356:	4602      	mov	r2, r0
 8001358:	460b      	mov	r3, r1
 800135a:	4610      	mov	r0, r2
 800135c:	4619      	mov	r1, r3
 800135e:	a30a      	add	r3, pc, #40	@ (adr r3, 8001388 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001360:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001364:	f7ff f8b0 	bl	80004c8 <__aeabi_dmul>
 8001368:	4602      	mov	r2, r0
 800136a:	460b      	mov	r3, r1
 800136c:	4610      	mov	r0, r2
 800136e:	4619      	mov	r1, r3
 8001370:	f7ff fadc 	bl	800092c <__aeabi_d2f>
 8001374:	4603      	mov	r3, r0
 8001376:	4a09      	ldr	r2, [pc, #36]	@ (800139c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001378:	6013      	str	r3, [r2, #0]
		encoder = 0.0;
 800137a:	4b06      	ldr	r3, [pc, #24]	@ (8001394 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800137c:	2200      	movs	r2, #0
 800137e:	801a      	strh	r2, [r3, #0]
	}
}
 8001380:	bf00      	nop
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	a5a5a5a6 	.word	0xa5a5a5a6
 800138c:	4031a5a5 	.word	0x4031a5a5
 8001390:	40012c00 	.word	0x40012c00
 8001394:	20000238 	.word	0x20000238
 8001398:	40260000 	.word	0x40260000
 800139c:	20000234 	.word	0x20000234

080013a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013a4:	b672      	cpsid	i
}
 80013a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013a8:	bf00      	nop
 80013aa:	e7fd      	b.n	80013a8 <Error_Handler+0x8>

080013ac <RetargetInit>:
//  return ch;
//}

UART_HandleTypeDef* gHuart;

void RetargetInit(UART_HandleTypeDef *huart2) {
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  gHuart = huart2;
 80013b4:	4a07      	ldr	r2, [pc, #28]	@ (80013d4 <RetargetInit+0x28>)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 80013ba:	4b07      	ldr	r3, [pc, #28]	@ (80013d8 <RetargetInit+0x2c>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	6898      	ldr	r0, [r3, #8]
 80013c0:	2300      	movs	r3, #0
 80013c2:	2202      	movs	r2, #2
 80013c4:	2100      	movs	r1, #0
 80013c6:	f003 f989 	bl	80046dc <setvbuf>
}
 80013ca:	bf00      	nop
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	2000023c 	.word	0x2000023c
 80013d8:	2000001c 	.word	0x2000001c

080013dc <_write>:

int _write(int fd, char* ptr, int len) {
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	60f8      	str	r0, [r7, #12]
 80013e4:	60b9      	str	r1, [r7, #8]
 80013e6:	607a      	str	r2, [r7, #4]

  HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80013e8:	4b06      	ldr	r3, [pc, #24]	@ (8001404 <_write+0x28>)
 80013ea:	6818      	ldr	r0, [r3, #0]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	b29a      	uxth	r2, r3
 80013f0:	f04f 33ff 	mov.w	r3, #4294967295
 80013f4:	68b9      	ldr	r1, [r7, #8]
 80013f6:	f002 fdfe 	bl	8003ff6 <HAL_UART_Transmit>
  return len;
 80013fa:	687b      	ldr	r3, [r7, #4]
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	3710      	adds	r7, #16
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	2000023c 	.word	0x2000023c

08001408 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800140e:	4b15      	ldr	r3, [pc, #84]	@ (8001464 <HAL_MspInit+0x5c>)
 8001410:	699b      	ldr	r3, [r3, #24]
 8001412:	4a14      	ldr	r2, [pc, #80]	@ (8001464 <HAL_MspInit+0x5c>)
 8001414:	f043 0301 	orr.w	r3, r3, #1
 8001418:	6193      	str	r3, [r2, #24]
 800141a:	4b12      	ldr	r3, [pc, #72]	@ (8001464 <HAL_MspInit+0x5c>)
 800141c:	699b      	ldr	r3, [r3, #24]
 800141e:	f003 0301 	and.w	r3, r3, #1
 8001422:	60bb      	str	r3, [r7, #8]
 8001424:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001426:	4b0f      	ldr	r3, [pc, #60]	@ (8001464 <HAL_MspInit+0x5c>)
 8001428:	69db      	ldr	r3, [r3, #28]
 800142a:	4a0e      	ldr	r2, [pc, #56]	@ (8001464 <HAL_MspInit+0x5c>)
 800142c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001430:	61d3      	str	r3, [r2, #28]
 8001432:	4b0c      	ldr	r3, [pc, #48]	@ (8001464 <HAL_MspInit+0x5c>)
 8001434:	69db      	ldr	r3, [r3, #28]
 8001436:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800143a:	607b      	str	r3, [r7, #4]
 800143c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800143e:	4b0a      	ldr	r3, [pc, #40]	@ (8001468 <HAL_MspInit+0x60>)
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	60fb      	str	r3, [r7, #12]
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800144a:	60fb      	str	r3, [r7, #12]
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001452:	60fb      	str	r3, [r7, #12]
 8001454:	4a04      	ldr	r2, [pc, #16]	@ (8001468 <HAL_MspInit+0x60>)
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800145a:	bf00      	nop
 800145c:	3714      	adds	r7, #20
 800145e:	46bd      	mov	sp, r7
 8001460:	bc80      	pop	{r7}
 8001462:	4770      	bx	lr
 8001464:	40021000 	.word	0x40021000
 8001468:	40010000 	.word	0x40010000

0800146c <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b08a      	sub	sp, #40	@ 0x28
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001474:	f107 0314 	add.w	r3, r7, #20
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	605a      	str	r2, [r3, #4]
 800147e:	609a      	str	r2, [r3, #8]
 8001480:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4a25      	ldr	r2, [pc, #148]	@ (800151c <HAL_CAN_MspInit+0xb0>)
 8001488:	4293      	cmp	r3, r2
 800148a:	d143      	bne.n	8001514 <HAL_CAN_MspInit+0xa8>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800148c:	4b24      	ldr	r3, [pc, #144]	@ (8001520 <HAL_CAN_MspInit+0xb4>)
 800148e:	69db      	ldr	r3, [r3, #28]
 8001490:	4a23      	ldr	r2, [pc, #140]	@ (8001520 <HAL_CAN_MspInit+0xb4>)
 8001492:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001496:	61d3      	str	r3, [r2, #28]
 8001498:	4b21      	ldr	r3, [pc, #132]	@ (8001520 <HAL_CAN_MspInit+0xb4>)
 800149a:	69db      	ldr	r3, [r3, #28]
 800149c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014a0:	613b      	str	r3, [r7, #16]
 80014a2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001520 <HAL_CAN_MspInit+0xb4>)
 80014a6:	699b      	ldr	r3, [r3, #24]
 80014a8:	4a1d      	ldr	r2, [pc, #116]	@ (8001520 <HAL_CAN_MspInit+0xb4>)
 80014aa:	f043 0308 	orr.w	r3, r3, #8
 80014ae:	6193      	str	r3, [r2, #24]
 80014b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001520 <HAL_CAN_MspInit+0xb4>)
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	f003 0308 	and.w	r3, r3, #8
 80014b8:	60fb      	str	r3, [r7, #12]
 80014ba:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80014bc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014c2:	2300      	movs	r3, #0
 80014c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c6:	2300      	movs	r3, #0
 80014c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ca:	f107 0314 	add.w	r3, r7, #20
 80014ce:	4619      	mov	r1, r3
 80014d0:	4814      	ldr	r0, [pc, #80]	@ (8001524 <HAL_CAN_MspInit+0xb8>)
 80014d2:	f000 ff05 	bl	80022e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80014d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80014da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014dc:	2302      	movs	r3, #2
 80014de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014e0:	2303      	movs	r3, #3
 80014e2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e4:	f107 0314 	add.w	r3, r7, #20
 80014e8:	4619      	mov	r1, r3
 80014ea:	480e      	ldr	r0, [pc, #56]	@ (8001524 <HAL_CAN_MspInit+0xb8>)
 80014ec:	f000 fef8 	bl	80022e0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 80014f0:	4b0d      	ldr	r3, [pc, #52]	@ (8001528 <HAL_CAN_MspInit+0xbc>)
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80014f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014f8:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 80014fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80014fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001500:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001504:	627b      	str	r3, [r7, #36]	@ 0x24
 8001506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001508:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800150c:	627b      	str	r3, [r7, #36]	@ 0x24
 800150e:	4a06      	ldr	r2, [pc, #24]	@ (8001528 <HAL_CAN_MspInit+0xbc>)
 8001510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001512:	6053      	str	r3, [r2, #4]

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001514:	bf00      	nop
 8001516:	3728      	adds	r7, #40	@ 0x28
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	40006400 	.word	0x40006400
 8001520:	40021000 	.word	0x40021000
 8001524:	40010c00 	.word	0x40010c00
 8001528:	40010000 	.word	0x40010000

0800152c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b086      	sub	sp, #24
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a1f      	ldr	r2, [pc, #124]	@ (80015b8 <HAL_TIM_Base_MspInit+0x8c>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d114      	bne.n	8001568 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800153e:	4b1f      	ldr	r3, [pc, #124]	@ (80015bc <HAL_TIM_Base_MspInit+0x90>)
 8001540:	699b      	ldr	r3, [r3, #24]
 8001542:	4a1e      	ldr	r2, [pc, #120]	@ (80015bc <HAL_TIM_Base_MspInit+0x90>)
 8001544:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001548:	6193      	str	r3, [r2, #24]
 800154a:	4b1c      	ldr	r3, [pc, #112]	@ (80015bc <HAL_TIM_Base_MspInit+0x90>)
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001552:	617b      	str	r3, [r7, #20]
 8001554:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001556:	2200      	movs	r2, #0
 8001558:	2100      	movs	r1, #0
 800155a:	2019      	movs	r0, #25
 800155c:	f000 fe89 	bl	8002272 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001560:	2019      	movs	r0, #25
 8001562:	f000 fea2 	bl	80022aa <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001566:	e022      	b.n	80015ae <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM2)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001570:	d10c      	bne.n	800158c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001572:	4b12      	ldr	r3, [pc, #72]	@ (80015bc <HAL_TIM_Base_MspInit+0x90>)
 8001574:	69db      	ldr	r3, [r3, #28]
 8001576:	4a11      	ldr	r2, [pc, #68]	@ (80015bc <HAL_TIM_Base_MspInit+0x90>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	61d3      	str	r3, [r2, #28]
 800157e:	4b0f      	ldr	r3, [pc, #60]	@ (80015bc <HAL_TIM_Base_MspInit+0x90>)
 8001580:	69db      	ldr	r3, [r3, #28]
 8001582:	f003 0301 	and.w	r3, r3, #1
 8001586:	613b      	str	r3, [r7, #16]
 8001588:	693b      	ldr	r3, [r7, #16]
}
 800158a:	e010      	b.n	80015ae <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM3)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a0b      	ldr	r2, [pc, #44]	@ (80015c0 <HAL_TIM_Base_MspInit+0x94>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d10b      	bne.n	80015ae <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001596:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <HAL_TIM_Base_MspInit+0x90>)
 8001598:	69db      	ldr	r3, [r3, #28]
 800159a:	4a08      	ldr	r2, [pc, #32]	@ (80015bc <HAL_TIM_Base_MspInit+0x90>)
 800159c:	f043 0302 	orr.w	r3, r3, #2
 80015a0:	61d3      	str	r3, [r2, #28]
 80015a2:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <HAL_TIM_Base_MspInit+0x90>)
 80015a4:	69db      	ldr	r3, [r3, #28]
 80015a6:	f003 0302 	and.w	r3, r3, #2
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	68fb      	ldr	r3, [r7, #12]
}
 80015ae:	bf00      	nop
 80015b0:	3718      	adds	r7, #24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	40012c00 	.word	0x40012c00
 80015bc:	40021000 	.word	0x40021000
 80015c0:	40000400 	.word	0x40000400

080015c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b088      	sub	sp, #32
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015cc:	f107 0310 	add.w	r3, r7, #16
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	605a      	str	r2, [r3, #4]
 80015d6:	609a      	str	r2, [r3, #8]
 80015d8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015e2:	d118      	bne.n	8001616 <HAL_TIM_MspPostInit+0x52>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e4:	4b1c      	ldr	r3, [pc, #112]	@ (8001658 <HAL_TIM_MspPostInit+0x94>)
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	4a1b      	ldr	r2, [pc, #108]	@ (8001658 <HAL_TIM_MspPostInit+0x94>)
 80015ea:	f043 0304 	orr.w	r3, r3, #4
 80015ee:	6193      	str	r3, [r2, #24]
 80015f0:	4b19      	ldr	r3, [pc, #100]	@ (8001658 <HAL_TIM_MspPostInit+0x94>)
 80015f2:	699b      	ldr	r3, [r3, #24]
 80015f4:	f003 0304 	and.w	r3, r3, #4
 80015f8:	60fb      	str	r3, [r7, #12]
 80015fa:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = ServoLock_Pin;
 80015fc:	2301      	movs	r3, #1
 80015fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001600:	2302      	movs	r3, #2
 8001602:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001604:	2302      	movs	r3, #2
 8001606:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ServoLock_GPIO_Port, &GPIO_InitStruct);
 8001608:	f107 0310 	add.w	r3, r7, #16
 800160c:	4619      	mov	r1, r3
 800160e:	4813      	ldr	r0, [pc, #76]	@ (800165c <HAL_TIM_MspPostInit+0x98>)
 8001610:	f000 fe66 	bl	80022e0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001614:	e01c      	b.n	8001650 <HAL_TIM_MspPostInit+0x8c>
  else if(htim->Instance==TIM3)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a11      	ldr	r2, [pc, #68]	@ (8001660 <HAL_TIM_MspPostInit+0x9c>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d117      	bne.n	8001650 <HAL_TIM_MspPostInit+0x8c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001620:	4b0d      	ldr	r3, [pc, #52]	@ (8001658 <HAL_TIM_MspPostInit+0x94>)
 8001622:	699b      	ldr	r3, [r3, #24]
 8001624:	4a0c      	ldr	r2, [pc, #48]	@ (8001658 <HAL_TIM_MspPostInit+0x94>)
 8001626:	f043 0304 	orr.w	r3, r3, #4
 800162a:	6193      	str	r3, [r2, #24]
 800162c:	4b0a      	ldr	r3, [pc, #40]	@ (8001658 <HAL_TIM_MspPostInit+0x94>)
 800162e:	699b      	ldr	r3, [r3, #24]
 8001630:	f003 0304 	and.w	r3, r3, #4
 8001634:	60bb      	str	r3, [r7, #8]
 8001636:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001638:	2340      	movs	r3, #64	@ 0x40
 800163a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800163c:	2302      	movs	r3, #2
 800163e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001640:	2302      	movs	r3, #2
 8001642:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001644:	f107 0310 	add.w	r3, r7, #16
 8001648:	4619      	mov	r1, r3
 800164a:	4804      	ldr	r0, [pc, #16]	@ (800165c <HAL_TIM_MspPostInit+0x98>)
 800164c:	f000 fe48 	bl	80022e0 <HAL_GPIO_Init>
}
 8001650:	bf00      	nop
 8001652:	3720      	adds	r7, #32
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	40021000 	.word	0x40021000
 800165c:	40010800 	.word	0x40010800
 8001660:	40000400 	.word	0x40000400

08001664 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b088      	sub	sp, #32
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166c:	f107 0310 	add.w	r3, r7, #16
 8001670:	2200      	movs	r2, #0
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	605a      	str	r2, [r3, #4]
 8001676:	609a      	str	r2, [r3, #8]
 8001678:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a1b      	ldr	r2, [pc, #108]	@ (80016ec <HAL_UART_MspInit+0x88>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d12f      	bne.n	80016e4 <HAL_UART_MspInit+0x80>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001684:	4b1a      	ldr	r3, [pc, #104]	@ (80016f0 <HAL_UART_MspInit+0x8c>)
 8001686:	69db      	ldr	r3, [r3, #28]
 8001688:	4a19      	ldr	r2, [pc, #100]	@ (80016f0 <HAL_UART_MspInit+0x8c>)
 800168a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800168e:	61d3      	str	r3, [r2, #28]
 8001690:	4b17      	ldr	r3, [pc, #92]	@ (80016f0 <HAL_UART_MspInit+0x8c>)
 8001692:	69db      	ldr	r3, [r3, #28]
 8001694:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001698:	60fb      	str	r3, [r7, #12]
 800169a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800169c:	4b14      	ldr	r3, [pc, #80]	@ (80016f0 <HAL_UART_MspInit+0x8c>)
 800169e:	699b      	ldr	r3, [r3, #24]
 80016a0:	4a13      	ldr	r2, [pc, #76]	@ (80016f0 <HAL_UART_MspInit+0x8c>)
 80016a2:	f043 0304 	orr.w	r3, r3, #4
 80016a6:	6193      	str	r3, [r2, #24]
 80016a8:	4b11      	ldr	r3, [pc, #68]	@ (80016f0 <HAL_UART_MspInit+0x8c>)
 80016aa:	699b      	ldr	r3, [r3, #24]
 80016ac:	f003 0304 	and.w	r3, r3, #4
 80016b0:	60bb      	str	r3, [r7, #8]
 80016b2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLinkTX_Pin;
 80016b4:	2304      	movs	r3, #4
 80016b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b8:	2302      	movs	r3, #2
 80016ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016bc:	2303      	movs	r3, #3
 80016be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STLinkTX_GPIO_Port, &GPIO_InitStruct);
 80016c0:	f107 0310 	add.w	r3, r7, #16
 80016c4:	4619      	mov	r1, r3
 80016c6:	480b      	ldr	r0, [pc, #44]	@ (80016f4 <HAL_UART_MspInit+0x90>)
 80016c8:	f000 fe0a 	bl	80022e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = STLinkTXA3_Pin;
 80016cc:	2308      	movs	r3, #8
 80016ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016d0:	2300      	movs	r3, #0
 80016d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d4:	2300      	movs	r3, #0
 80016d6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(STLinkTXA3_GPIO_Port, &GPIO_InitStruct);
 80016d8:	f107 0310 	add.w	r3, r7, #16
 80016dc:	4619      	mov	r1, r3
 80016de:	4805      	ldr	r0, [pc, #20]	@ (80016f4 <HAL_UART_MspInit+0x90>)
 80016e0:	f000 fdfe 	bl	80022e0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80016e4:	bf00      	nop
 80016e6:	3720      	adds	r7, #32
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40004400 	.word	0x40004400
 80016f0:	40021000 	.word	0x40021000
 80016f4:	40010800 	.word	0x40010800

080016f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016fc:	bf00      	nop
 80016fe:	e7fd      	b.n	80016fc <NMI_Handler+0x4>

08001700 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001704:	bf00      	nop
 8001706:	e7fd      	b.n	8001704 <HardFault_Handler+0x4>

08001708 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800170c:	bf00      	nop
 800170e:	e7fd      	b.n	800170c <MemManage_Handler+0x4>

08001710 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001714:	bf00      	nop
 8001716:	e7fd      	b.n	8001714 <BusFault_Handler+0x4>

08001718 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800171c:	bf00      	nop
 800171e:	e7fd      	b.n	800171c <UsageFault_Handler+0x4>

08001720 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001724:	bf00      	nop
 8001726:	46bd      	mov	sp, r7
 8001728:	bc80      	pop	{r7}
 800172a:	4770      	bx	lr

0800172c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001730:	bf00      	nop
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr

08001738 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800173c:	bf00      	nop
 800173e:	46bd      	mov	sp, r7
 8001740:	bc80      	pop	{r7}
 8001742:	4770      	bx	lr

08001744 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001748:	f000 f92c 	bl	80019a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800174c:	bf00      	nop
 800174e:	bd80      	pop	{r7, pc}

08001750 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CHANEL_A_Pin);
 8001754:	2002      	movs	r0, #2
 8001756:	f000 ff77 	bl	8002648 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
	...

08001760 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001764:	4802      	ldr	r0, [pc, #8]	@ (8001770 <TIM1_UP_IRQHandler+0x10>)
 8001766:	f001 fd8b 	bl	8003280 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	200000b0 	.word	0x200000b0

08001774 <_getpid>:
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
 8001778:	2301      	movs	r3, #1
 800177a:	4618      	mov	r0, r3
 800177c:	46bd      	mov	sp, r7
 800177e:	bc80      	pop	{r7}
 8001780:	4770      	bx	lr

08001782 <_kill>:
 8001782:	b580      	push	{r7, lr}
 8001784:	b082      	sub	sp, #8
 8001786:	af00      	add	r7, sp, #0
 8001788:	6078      	str	r0, [r7, #4]
 800178a:	6039      	str	r1, [r7, #0]
 800178c:	f003 f980 	bl	8004a90 <__errno>
 8001790:	4603      	mov	r3, r0
 8001792:	2216      	movs	r2, #22
 8001794:	601a      	str	r2, [r3, #0]
 8001796:	f04f 33ff 	mov.w	r3, #4294967295
 800179a:	4618      	mov	r0, r3
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <_exit>:
 80017a2:	b580      	push	{r7, lr}
 80017a4:	b082      	sub	sp, #8
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
 80017aa:	f04f 31ff 	mov.w	r1, #4294967295
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f7ff ffe7 	bl	8001782 <_kill>
 80017b4:	bf00      	nop
 80017b6:	e7fd      	b.n	80017b4 <_exit+0x12>

080017b8 <_read>:
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b086      	sub	sp, #24
 80017bc:	af00      	add	r7, sp, #0
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	60b9      	str	r1, [r7, #8]
 80017c2:	607a      	str	r2, [r7, #4]
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
 80017c8:	e00a      	b.n	80017e0 <_read+0x28>
 80017ca:	f3af 8000 	nop.w
 80017ce:	4601      	mov	r1, r0
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	1c5a      	adds	r2, r3, #1
 80017d4:	60ba      	str	r2, [r7, #8]
 80017d6:	b2ca      	uxtb	r2, r1
 80017d8:	701a      	strb	r2, [r3, #0]
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	3301      	adds	r3, #1
 80017de:	617b      	str	r3, [r7, #20]
 80017e0:	697a      	ldr	r2, [r7, #20]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	dbf0      	blt.n	80017ca <_read+0x12>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	4618      	mov	r0, r3
 80017ec:	3718      	adds	r7, #24
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}

080017f2 <_close>:
 80017f2:	b480      	push	{r7}
 80017f4:	b083      	sub	sp, #12
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	6078      	str	r0, [r7, #4]
 80017fa:	f04f 33ff 	mov.w	r3, #4294967295
 80017fe:	4618      	mov	r0, r3
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	bc80      	pop	{r7}
 8001806:	4770      	bx	lr

08001808 <_fstat>:
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	6039      	str	r1, [r7, #0]
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001818:	605a      	str	r2, [r3, #4]
 800181a:	2300      	movs	r3, #0
 800181c:	4618      	mov	r0, r3
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	bc80      	pop	{r7}
 8001824:	4770      	bx	lr

08001826 <_isatty>:
 8001826:	b480      	push	{r7}
 8001828:	b083      	sub	sp, #12
 800182a:	af00      	add	r7, sp, #0
 800182c:	6078      	str	r0, [r7, #4]
 800182e:	2301      	movs	r3, #1
 8001830:	4618      	mov	r0, r3
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	bc80      	pop	{r7}
 8001838:	4770      	bx	lr

0800183a <_lseek>:
 800183a:	b480      	push	{r7}
 800183c:	b085      	sub	sp, #20
 800183e:	af00      	add	r7, sp, #0
 8001840:	60f8      	str	r0, [r7, #12]
 8001842:	60b9      	str	r1, [r7, #8]
 8001844:	607a      	str	r2, [r7, #4]
 8001846:	2300      	movs	r3, #0
 8001848:	4618      	mov	r0, r3
 800184a:	3714      	adds	r7, #20
 800184c:	46bd      	mov	sp, r7
 800184e:	bc80      	pop	{r7}
 8001850:	4770      	bx	lr
	...

08001854 <_sbrk>:
 8001854:	b580      	push	{r7, lr}
 8001856:	b086      	sub	sp, #24
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	4a14      	ldr	r2, [pc, #80]	@ (80018b0 <_sbrk+0x5c>)
 800185e:	4b15      	ldr	r3, [pc, #84]	@ (80018b4 <_sbrk+0x60>)
 8001860:	1ad3      	subs	r3, r2, r3
 8001862:	617b      	str	r3, [r7, #20]
 8001864:	697b      	ldr	r3, [r7, #20]
 8001866:	613b      	str	r3, [r7, #16]
 8001868:	4b13      	ldr	r3, [pc, #76]	@ (80018b8 <_sbrk+0x64>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d102      	bne.n	8001876 <_sbrk+0x22>
 8001870:	4b11      	ldr	r3, [pc, #68]	@ (80018b8 <_sbrk+0x64>)
 8001872:	4a12      	ldr	r2, [pc, #72]	@ (80018bc <_sbrk+0x68>)
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	4b10      	ldr	r3, [pc, #64]	@ (80018b8 <_sbrk+0x64>)
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4413      	add	r3, r2
 800187e:	693a      	ldr	r2, [r7, #16]
 8001880:	429a      	cmp	r2, r3
 8001882:	d207      	bcs.n	8001894 <_sbrk+0x40>
 8001884:	f003 f904 	bl	8004a90 <__errno>
 8001888:	4603      	mov	r3, r0
 800188a:	220c      	movs	r2, #12
 800188c:	601a      	str	r2, [r3, #0]
 800188e:	f04f 33ff 	mov.w	r3, #4294967295
 8001892:	e009      	b.n	80018a8 <_sbrk+0x54>
 8001894:	4b08      	ldr	r3, [pc, #32]	@ (80018b8 <_sbrk+0x64>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	60fb      	str	r3, [r7, #12]
 800189a:	4b07      	ldr	r3, [pc, #28]	@ (80018b8 <_sbrk+0x64>)
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4413      	add	r3, r2
 80018a2:	4a05      	ldr	r2, [pc, #20]	@ (80018b8 <_sbrk+0x64>)
 80018a4:	6013      	str	r3, [r2, #0]
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	4618      	mov	r0, r3
 80018aa:	3718      	adds	r7, #24
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	20005000 	.word	0x20005000
 80018b4:	00000400 	.word	0x00000400
 80018b8:	20000240 	.word	0x20000240
 80018bc:	20000398 	.word	0x20000398

080018c0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018c4:	bf00      	nop
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bc80      	pop	{r7}
 80018ca:	4770      	bx	lr

080018cc <Reset_Handler>:
 80018cc:	f7ff fff8 	bl	80018c0 <SystemInit>
 80018d0:	480b      	ldr	r0, [pc, #44]	@ (8001900 <LoopFillZerobss+0xe>)
 80018d2:	490c      	ldr	r1, [pc, #48]	@ (8001904 <LoopFillZerobss+0x12>)
 80018d4:	4a0c      	ldr	r2, [pc, #48]	@ (8001908 <LoopFillZerobss+0x16>)
 80018d6:	2300      	movs	r3, #0
 80018d8:	e002      	b.n	80018e0 <LoopCopyDataInit>

080018da <CopyDataInit>:
 80018da:	58d4      	ldr	r4, [r2, r3]
 80018dc:	50c4      	str	r4, [r0, r3]
 80018de:	3304      	adds	r3, #4

080018e0 <LoopCopyDataInit>:
 80018e0:	18c4      	adds	r4, r0, r3
 80018e2:	428c      	cmp	r4, r1
 80018e4:	d3f9      	bcc.n	80018da <CopyDataInit>
 80018e6:	4a09      	ldr	r2, [pc, #36]	@ (800190c <LoopFillZerobss+0x1a>)
 80018e8:	4c09      	ldr	r4, [pc, #36]	@ (8001910 <LoopFillZerobss+0x1e>)
 80018ea:	2300      	movs	r3, #0
 80018ec:	e001      	b.n	80018f2 <LoopFillZerobss>

080018ee <FillZerobss>:
 80018ee:	6013      	str	r3, [r2, #0]
 80018f0:	3204      	adds	r2, #4

080018f2 <LoopFillZerobss>:
 80018f2:	42a2      	cmp	r2, r4
 80018f4:	d3fb      	bcc.n	80018ee <FillZerobss>
 80018f6:	f003 f8d1 	bl	8004a9c <__libc_init_array>
 80018fa:	f7ff f913 	bl	8000b24 <main>
 80018fe:	4770      	bx	lr
 8001900:	20000000 	.word	0x20000000
 8001904:	2000006c 	.word	0x2000006c
 8001908:	08005774 	.word	0x08005774
 800190c:	2000006c 	.word	0x2000006c
 8001910:	20000394 	.word	0x20000394

08001914 <ADC1_2_IRQHandler>:
 8001914:	e7fe      	b.n	8001914 <ADC1_2_IRQHandler>
	...

08001918 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800191c:	4b08      	ldr	r3, [pc, #32]	@ (8001940 <HAL_Init+0x28>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a07      	ldr	r2, [pc, #28]	@ (8001940 <HAL_Init+0x28>)
 8001922:	f043 0310 	orr.w	r3, r3, #16
 8001926:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001928:	2003      	movs	r0, #3
 800192a:	f000 fc97 	bl	800225c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800192e:	200f      	movs	r0, #15
 8001930:	f000 f808 	bl	8001944 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001934:	f7ff fd68 	bl	8001408 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001938:	2300      	movs	r3, #0
}
 800193a:	4618      	mov	r0, r3
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	40022000 	.word	0x40022000

08001944 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800194c:	4b12      	ldr	r3, [pc, #72]	@ (8001998 <HAL_InitTick+0x54>)
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	4b12      	ldr	r3, [pc, #72]	@ (800199c <HAL_InitTick+0x58>)
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	4619      	mov	r1, r3
 8001956:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800195a:	fbb3 f3f1 	udiv	r3, r3, r1
 800195e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001962:	4618      	mov	r0, r3
 8001964:	f000 fcaf 	bl	80022c6 <HAL_SYSTICK_Config>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e00e      	b.n	8001990 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2b0f      	cmp	r3, #15
 8001976:	d80a      	bhi.n	800198e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001978:	2200      	movs	r2, #0
 800197a:	6879      	ldr	r1, [r7, #4]
 800197c:	f04f 30ff 	mov.w	r0, #4294967295
 8001980:	f000 fc77 	bl	8002272 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001984:	4a06      	ldr	r2, [pc, #24]	@ (80019a0 <HAL_InitTick+0x5c>)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800198a:	2300      	movs	r3, #0
 800198c:	e000      	b.n	8001990 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800198e:	2301      	movs	r3, #1
}
 8001990:	4618      	mov	r0, r3
 8001992:	3708      	adds	r7, #8
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	20000004 	.word	0x20000004
 800199c:	2000000c 	.word	0x2000000c
 80019a0:	20000008 	.word	0x20000008

080019a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019a8:	4b05      	ldr	r3, [pc, #20]	@ (80019c0 <HAL_IncTick+0x1c>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	461a      	mov	r2, r3
 80019ae:	4b05      	ldr	r3, [pc, #20]	@ (80019c4 <HAL_IncTick+0x20>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4413      	add	r3, r2
 80019b4:	4a03      	ldr	r2, [pc, #12]	@ (80019c4 <HAL_IncTick+0x20>)
 80019b6:	6013      	str	r3, [r2, #0]
}
 80019b8:	bf00      	nop
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bc80      	pop	{r7}
 80019be:	4770      	bx	lr
 80019c0:	2000000c 	.word	0x2000000c
 80019c4:	20000244 	.word	0x20000244

080019c8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  return uwTick;
 80019cc:	4b02      	ldr	r3, [pc, #8]	@ (80019d8 <HAL_GetTick+0x10>)
 80019ce:	681b      	ldr	r3, [r3, #0]
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr
 80019d8:	20000244 	.word	0x20000244

080019dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019e4:	f7ff fff0 	bl	80019c8 <HAL_GetTick>
 80019e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019f4:	d005      	beq.n	8001a02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001a20 <HAL_Delay+0x44>)
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	461a      	mov	r2, r3
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	4413      	add	r3, r2
 8001a00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a02:	bf00      	nop
 8001a04:	f7ff ffe0 	bl	80019c8 <HAL_GetTick>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	68bb      	ldr	r3, [r7, #8]
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	68fa      	ldr	r2, [r7, #12]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d8f7      	bhi.n	8001a04 <HAL_Delay+0x28>
  {
  }
}
 8001a14:	bf00      	nop
 8001a16:	bf00      	nop
 8001a18:	3710      	adds	r7, #16
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	2000000c 	.word	0x2000000c

08001a24 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d101      	bne.n	8001a36 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e0ed      	b.n	8001c12 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d102      	bne.n	8001a48 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f7ff fd12 	bl	800146c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f042 0201 	orr.w	r2, r2, #1
 8001a56:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a58:	f7ff ffb6 	bl	80019c8 <HAL_GetTick>
 8001a5c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001a5e:	e012      	b.n	8001a86 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001a60:	f7ff ffb2 	bl	80019c8 <HAL_GetTick>
 8001a64:	4602      	mov	r2, r0
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	2b0a      	cmp	r3, #10
 8001a6c:	d90b      	bls.n	8001a86 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a72:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2205      	movs	r2, #5
 8001a7e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	e0c5      	b.n	8001c12 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f003 0301 	and.w	r3, r3, #1
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d0e5      	beq.n	8001a60 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f022 0202 	bic.w	r2, r2, #2
 8001aa2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001aa4:	f7ff ff90 	bl	80019c8 <HAL_GetTick>
 8001aa8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001aaa:	e012      	b.n	8001ad2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001aac:	f7ff ff8c 	bl	80019c8 <HAL_GetTick>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	2b0a      	cmp	r3, #10
 8001ab8:	d90b      	bls.n	8001ad2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001abe:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2205      	movs	r2, #5
 8001aca:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e09f      	b.n	8001c12 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f003 0302 	and.w	r3, r3, #2
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d1e5      	bne.n	8001aac <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	7e1b      	ldrb	r3, [r3, #24]
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	d108      	bne.n	8001afa <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	e007      	b.n	8001b0a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001b08:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	7e5b      	ldrb	r3, [r3, #25]
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d108      	bne.n	8001b24 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	e007      	b.n	8001b34 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001b32:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	7e9b      	ldrb	r3, [r3, #26]
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	d108      	bne.n	8001b4e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f042 0220 	orr.w	r2, r2, #32
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	e007      	b.n	8001b5e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f022 0220 	bic.w	r2, r2, #32
 8001b5c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	7edb      	ldrb	r3, [r3, #27]
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d108      	bne.n	8001b78 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f022 0210 	bic.w	r2, r2, #16
 8001b74:	601a      	str	r2, [r3, #0]
 8001b76:	e007      	b.n	8001b88 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f042 0210 	orr.w	r2, r2, #16
 8001b86:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	7f1b      	ldrb	r3, [r3, #28]
 8001b8c:	2b01      	cmp	r3, #1
 8001b8e:	d108      	bne.n	8001ba2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f042 0208 	orr.w	r2, r2, #8
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	e007      	b.n	8001bb2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f022 0208 	bic.w	r2, r2, #8
 8001bb0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	7f5b      	ldrb	r3, [r3, #29]
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d108      	bne.n	8001bcc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f042 0204 	orr.w	r2, r2, #4
 8001bc8:	601a      	str	r2, [r3, #0]
 8001bca:	e007      	b.n	8001bdc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f022 0204 	bic.w	r2, r2, #4
 8001bda:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	689a      	ldr	r2, [r3, #8]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	431a      	orrs	r2, r3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	691b      	ldr	r3, [r3, #16]
 8001bea:	431a      	orrs	r2, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	695b      	ldr	r3, [r3, #20]
 8001bf0:	ea42 0103 	orr.w	r1, r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	1e5a      	subs	r2, r3, #1
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	430a      	orrs	r2, r1
 8001c00:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2200      	movs	r2, #0
 8001c06:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001c10:	2300      	movs	r3, #0
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3710      	adds	r7, #16
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}

08001c1a <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	b087      	sub	sp, #28
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
 8001c22:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c30:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001c32:	7cfb      	ldrb	r3, [r7, #19]
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d003      	beq.n	8001c40 <HAL_CAN_ConfigFilter+0x26>
 8001c38:	7cfb      	ldrb	r3, [r7, #19]
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	f040 80aa 	bne.w	8001d94 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001c46:	f043 0201 	orr.w	r2, r3, #1
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	695b      	ldr	r3, [r3, #20]
 8001c54:	f003 031f 	and.w	r3, r3, #31
 8001c58:	2201      	movs	r2, #1
 8001c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	401a      	ands	r2, r3
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	69db      	ldr	r3, [r3, #28]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d123      	bne.n	8001cc2 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	43db      	mvns	r3, r3
 8001c84:	401a      	ands	r2, r3
 8001c86:	697b      	ldr	r3, [r7, #20]
 8001c88:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c98:	683a      	ldr	r2, [r7, #0]
 8001c9a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001c9c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	3248      	adds	r2, #72	@ 0x48
 8001ca2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001cb6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001cb8:	6979      	ldr	r1, [r7, #20]
 8001cba:	3348      	adds	r3, #72	@ 0x48
 8001cbc:	00db      	lsls	r3, r3, #3
 8001cbe:	440b      	add	r3, r1
 8001cc0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	69db      	ldr	r3, [r3, #28]
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d122      	bne.n	8001d10 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	431a      	orrs	r2, r3
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001ce6:	683a      	ldr	r2, [r7, #0]
 8001ce8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001cea:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	3248      	adds	r2, #72	@ 0x48
 8001cf0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	68db      	ldr	r3, [r3, #12]
 8001cfe:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001d04:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001d06:	6979      	ldr	r1, [r7, #20]
 8001d08:	3348      	adds	r3, #72	@ 0x48
 8001d0a:	00db      	lsls	r3, r3, #3
 8001d0c:	440b      	add	r3, r1
 8001d0e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	699b      	ldr	r3, [r3, #24]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d109      	bne.n	8001d2c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	43db      	mvns	r3, r3
 8001d22:	401a      	ands	r2, r3
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001d2a:	e007      	b.n	8001d3c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	431a      	orrs	r2, r3
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	691b      	ldr	r3, [r3, #16]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d109      	bne.n	8001d58 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	43db      	mvns	r3, r3
 8001d4e:	401a      	ands	r2, r3
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001d56:	e007      	b.n	8001d68 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	431a      	orrs	r2, r3
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	6a1b      	ldr	r3, [r3, #32]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d107      	bne.n	8001d80 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	431a      	orrs	r2, r3
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001d86:	f023 0201 	bic.w	r2, r3, #1
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001d90:	2300      	movs	r3, #0
 8001d92:	e006      	b.n	8001da2 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d98:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
  }
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	371c      	adds	r7, #28
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bc80      	pop	{r7}
 8001daa:	4770      	bx	lr

08001dac <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d12e      	bne.n	8001e1e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2202      	movs	r2, #2
 8001dc4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f022 0201 	bic.w	r2, r2, #1
 8001dd6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001dd8:	f7ff fdf6 	bl	80019c8 <HAL_GetTick>
 8001ddc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001dde:	e012      	b.n	8001e06 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001de0:	f7ff fdf2 	bl	80019c8 <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	2b0a      	cmp	r3, #10
 8001dec:	d90b      	bls.n	8001e06 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001df2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2205      	movs	r2, #5
 8001dfe:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e012      	b.n	8001e2c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f003 0301 	and.w	r3, r3, #1
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d1e5      	bne.n	8001de0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2200      	movs	r2, #0
 8001e18:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	e006      	b.n	8001e2c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e22:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
  }
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3710      	adds	r7, #16
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001e34:	b480      	push	{r7}
 8001e36:	b087      	sub	sp, #28
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	60b9      	str	r1, [r7, #8]
 8001e3e:	607a      	str	r2, [r7, #4]
 8001e40:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e48:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e4a:	7dfb      	ldrb	r3, [r7, #23]
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d003      	beq.n	8001e58 <HAL_CAN_GetRxMessage+0x24>
 8001e50:	7dfb      	ldrb	r3, [r7, #23]
 8001e52:	2b02      	cmp	r3, #2
 8001e54:	f040 8103 	bne.w	800205e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d10e      	bne.n	8001e7c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	f003 0303 	and.w	r3, r3, #3
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d116      	bne.n	8001e9a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e70:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e0f7      	b.n	800206c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	691b      	ldr	r3, [r3, #16]
 8001e82:	f003 0303 	and.w	r3, r3, #3
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d107      	bne.n	8001e9a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e8e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e0e8      	b.n	800206c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	331b      	adds	r3, #27
 8001ea2:	011b      	lsls	r3, r3, #4
 8001ea4:	4413      	add	r3, r2
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 0204 	and.w	r2, r3, #4
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d10c      	bne.n	8001ed2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	331b      	adds	r3, #27
 8001ec0:	011b      	lsls	r3, r3, #4
 8001ec2:	4413      	add	r3, r2
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	0d5b      	lsrs	r3, r3, #21
 8001ec8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	e00b      	b.n	8001eea <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	331b      	adds	r3, #27
 8001eda:	011b      	lsls	r3, r3, #4
 8001edc:	4413      	add	r3, r2
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	08db      	lsrs	r3, r3, #3
 8001ee2:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	331b      	adds	r3, #27
 8001ef2:	011b      	lsls	r3, r3, #4
 8001ef4:	4413      	add	r3, r2
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f003 0202 	and.w	r2, r3, #2
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	331b      	adds	r3, #27
 8001f08:	011b      	lsls	r3, r3, #4
 8001f0a:	4413      	add	r3, r2
 8001f0c:	3304      	adds	r3, #4
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f003 0308 	and.w	r3, r3, #8
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d003      	beq.n	8001f20 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2208      	movs	r2, #8
 8001f1c:	611a      	str	r2, [r3, #16]
 8001f1e:	e00b      	b.n	8001f38 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	331b      	adds	r3, #27
 8001f28:	011b      	lsls	r3, r3, #4
 8001f2a:	4413      	add	r3, r2
 8001f2c:	3304      	adds	r3, #4
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 020f 	and.w	r2, r3, #15
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	331b      	adds	r3, #27
 8001f40:	011b      	lsls	r3, r3, #4
 8001f42:	4413      	add	r3, r2
 8001f44:	3304      	adds	r3, #4
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	0a1b      	lsrs	r3, r3, #8
 8001f4a:	b2da      	uxtb	r2, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	331b      	adds	r3, #27
 8001f58:	011b      	lsls	r3, r3, #4
 8001f5a:	4413      	add	r3, r2
 8001f5c:	3304      	adds	r3, #4
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	0c1b      	lsrs	r3, r3, #16
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	011b      	lsls	r3, r3, #4
 8001f70:	4413      	add	r3, r2
 8001f72:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	b2da      	uxtb	r2, r3
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	011b      	lsls	r3, r3, #4
 8001f86:	4413      	add	r3, r2
 8001f88:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	0a1a      	lsrs	r2, r3, #8
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	3301      	adds	r3, #1
 8001f94:	b2d2      	uxtb	r2, r2
 8001f96:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	011b      	lsls	r3, r3, #4
 8001fa0:	4413      	add	r3, r2
 8001fa2:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	0c1a      	lsrs	r2, r3, #16
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	3302      	adds	r3, #2
 8001fae:	b2d2      	uxtb	r2, r2
 8001fb0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681a      	ldr	r2, [r3, #0]
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	011b      	lsls	r3, r3, #4
 8001fba:	4413      	add	r3, r2
 8001fbc:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	0e1a      	lsrs	r2, r3, #24
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	3303      	adds	r3, #3
 8001fc8:	b2d2      	uxtb	r2, r2
 8001fca:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	011b      	lsls	r3, r3, #4
 8001fd4:	4413      	add	r3, r2
 8001fd6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	3304      	adds	r3, #4
 8001fe0:	b2d2      	uxtb	r2, r2
 8001fe2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	011b      	lsls	r3, r3, #4
 8001fec:	4413      	add	r3, r2
 8001fee:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	0a1a      	lsrs	r2, r3, #8
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	3305      	adds	r3, #5
 8001ffa:	b2d2      	uxtb	r2, r2
 8001ffc:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	011b      	lsls	r3, r3, #4
 8002006:	4413      	add	r3, r2
 8002008:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	0c1a      	lsrs	r2, r3, #16
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	3306      	adds	r3, #6
 8002014:	b2d2      	uxtb	r2, r2
 8002016:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	011b      	lsls	r3, r3, #4
 8002020:	4413      	add	r3, r2
 8002022:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	0e1a      	lsrs	r2, r3, #24
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	3307      	adds	r3, #7
 800202e:	b2d2      	uxtb	r2, r2
 8002030:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d108      	bne.n	800204a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	68da      	ldr	r2, [r3, #12]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f042 0220 	orr.w	r2, r2, #32
 8002046:	60da      	str	r2, [r3, #12]
 8002048:	e007      	b.n	800205a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	691a      	ldr	r2, [r3, #16]
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f042 0220 	orr.w	r2, r2, #32
 8002058:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800205a:	2300      	movs	r3, #0
 800205c:	e006      	b.n	800206c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002062:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
  }
}
 800206c:	4618      	mov	r0, r3
 800206e:	371c      	adds	r7, #28
 8002070:	46bd      	mov	sp, r7
 8002072:	bc80      	pop	{r7}
 8002074:	4770      	bx	lr

08002076 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8002076:	b480      	push	{r7}
 8002078:	b085      	sub	sp, #20
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
 800207e:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8002080:	2300      	movs	r3, #0
 8002082:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f893 3020 	ldrb.w	r3, [r3, #32]
 800208a:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800208c:	7afb      	ldrb	r3, [r7, #11]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d002      	beq.n	8002098 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8002092:	7afb      	ldrb	r3, [r7, #11]
 8002094:	2b02      	cmp	r3, #2
 8002096:	d10f      	bne.n	80020b8 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d106      	bne.n	80020ac <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	68db      	ldr	r3, [r3, #12]
 80020a4:	f003 0303 	and.w	r3, r3, #3
 80020a8:	60fb      	str	r3, [r7, #12]
 80020aa:	e005      	b.n	80020b8 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	691b      	ldr	r3, [r3, #16]
 80020b2:	f003 0303 	and.w	r3, r3, #3
 80020b6:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 80020b8:	68fb      	ldr	r3, [r7, #12]
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3714      	adds	r7, #20
 80020be:	46bd      	mov	sp, r7
 80020c0:	bc80      	pop	{r7}
 80020c2:	4770      	bx	lr

080020c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b085      	sub	sp, #20
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f003 0307 	and.w	r3, r3, #7
 80020d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002108 <__NVIC_SetPriorityGrouping+0x44>)
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020da:	68ba      	ldr	r2, [r7, #8]
 80020dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020e0:	4013      	ands	r3, r2
 80020e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020f6:	4a04      	ldr	r2, [pc, #16]	@ (8002108 <__NVIC_SetPriorityGrouping+0x44>)
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	60d3      	str	r3, [r2, #12]
}
 80020fc:	bf00      	nop
 80020fe:	3714      	adds	r7, #20
 8002100:	46bd      	mov	sp, r7
 8002102:	bc80      	pop	{r7}
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	e000ed00 	.word	0xe000ed00

0800210c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002110:	4b04      	ldr	r3, [pc, #16]	@ (8002124 <__NVIC_GetPriorityGrouping+0x18>)
 8002112:	68db      	ldr	r3, [r3, #12]
 8002114:	0a1b      	lsrs	r3, r3, #8
 8002116:	f003 0307 	and.w	r3, r3, #7
}
 800211a:	4618      	mov	r0, r3
 800211c:	46bd      	mov	sp, r7
 800211e:	bc80      	pop	{r7}
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	e000ed00 	.word	0xe000ed00

08002128 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	4603      	mov	r3, r0
 8002130:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002136:	2b00      	cmp	r3, #0
 8002138:	db0b      	blt.n	8002152 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800213a:	79fb      	ldrb	r3, [r7, #7]
 800213c:	f003 021f 	and.w	r2, r3, #31
 8002140:	4906      	ldr	r1, [pc, #24]	@ (800215c <__NVIC_EnableIRQ+0x34>)
 8002142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002146:	095b      	lsrs	r3, r3, #5
 8002148:	2001      	movs	r0, #1
 800214a:	fa00 f202 	lsl.w	r2, r0, r2
 800214e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002152:	bf00      	nop
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	bc80      	pop	{r7}
 800215a:	4770      	bx	lr
 800215c:	e000e100 	.word	0xe000e100

08002160 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	4603      	mov	r3, r0
 8002168:	6039      	str	r1, [r7, #0]
 800216a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800216c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002170:	2b00      	cmp	r3, #0
 8002172:	db0a      	blt.n	800218a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	b2da      	uxtb	r2, r3
 8002178:	490c      	ldr	r1, [pc, #48]	@ (80021ac <__NVIC_SetPriority+0x4c>)
 800217a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800217e:	0112      	lsls	r2, r2, #4
 8002180:	b2d2      	uxtb	r2, r2
 8002182:	440b      	add	r3, r1
 8002184:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002188:	e00a      	b.n	80021a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	b2da      	uxtb	r2, r3
 800218e:	4908      	ldr	r1, [pc, #32]	@ (80021b0 <__NVIC_SetPriority+0x50>)
 8002190:	79fb      	ldrb	r3, [r7, #7]
 8002192:	f003 030f 	and.w	r3, r3, #15
 8002196:	3b04      	subs	r3, #4
 8002198:	0112      	lsls	r2, r2, #4
 800219a:	b2d2      	uxtb	r2, r2
 800219c:	440b      	add	r3, r1
 800219e:	761a      	strb	r2, [r3, #24]
}
 80021a0:	bf00      	nop
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bc80      	pop	{r7}
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	e000e100 	.word	0xe000e100
 80021b0:	e000ed00 	.word	0xe000ed00

080021b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b089      	sub	sp, #36	@ 0x24
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	f003 0307 	and.w	r3, r3, #7
 80021c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	f1c3 0307 	rsb	r3, r3, #7
 80021ce:	2b04      	cmp	r3, #4
 80021d0:	bf28      	it	cs
 80021d2:	2304      	movcs	r3, #4
 80021d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	3304      	adds	r3, #4
 80021da:	2b06      	cmp	r3, #6
 80021dc:	d902      	bls.n	80021e4 <NVIC_EncodePriority+0x30>
 80021de:	69fb      	ldr	r3, [r7, #28]
 80021e0:	3b03      	subs	r3, #3
 80021e2:	e000      	b.n	80021e6 <NVIC_EncodePriority+0x32>
 80021e4:	2300      	movs	r3, #0
 80021e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e8:	f04f 32ff 	mov.w	r2, #4294967295
 80021ec:	69bb      	ldr	r3, [r7, #24]
 80021ee:	fa02 f303 	lsl.w	r3, r2, r3
 80021f2:	43da      	mvns	r2, r3
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	401a      	ands	r2, r3
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	fa01 f303 	lsl.w	r3, r1, r3
 8002206:	43d9      	mvns	r1, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800220c:	4313      	orrs	r3, r2
         );
}
 800220e:	4618      	mov	r0, r3
 8002210:	3724      	adds	r7, #36	@ 0x24
 8002212:	46bd      	mov	sp, r7
 8002214:	bc80      	pop	{r7}
 8002216:	4770      	bx	lr

08002218 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	3b01      	subs	r3, #1
 8002224:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002228:	d301      	bcc.n	800222e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800222a:	2301      	movs	r3, #1
 800222c:	e00f      	b.n	800224e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800222e:	4a0a      	ldr	r2, [pc, #40]	@ (8002258 <SysTick_Config+0x40>)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	3b01      	subs	r3, #1
 8002234:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002236:	210f      	movs	r1, #15
 8002238:	f04f 30ff 	mov.w	r0, #4294967295
 800223c:	f7ff ff90 	bl	8002160 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002240:	4b05      	ldr	r3, [pc, #20]	@ (8002258 <SysTick_Config+0x40>)
 8002242:	2200      	movs	r2, #0
 8002244:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002246:	4b04      	ldr	r3, [pc, #16]	@ (8002258 <SysTick_Config+0x40>)
 8002248:	2207      	movs	r2, #7
 800224a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	e000e010 	.word	0xe000e010

0800225c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f7ff ff2d 	bl	80020c4 <__NVIC_SetPriorityGrouping>
}
 800226a:	bf00      	nop
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}

08002272 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002272:	b580      	push	{r7, lr}
 8002274:	b086      	sub	sp, #24
 8002276:	af00      	add	r7, sp, #0
 8002278:	4603      	mov	r3, r0
 800227a:	60b9      	str	r1, [r7, #8]
 800227c:	607a      	str	r2, [r7, #4]
 800227e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002280:	2300      	movs	r3, #0
 8002282:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002284:	f7ff ff42 	bl	800210c <__NVIC_GetPriorityGrouping>
 8002288:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	68b9      	ldr	r1, [r7, #8]
 800228e:	6978      	ldr	r0, [r7, #20]
 8002290:	f7ff ff90 	bl	80021b4 <NVIC_EncodePriority>
 8002294:	4602      	mov	r2, r0
 8002296:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800229a:	4611      	mov	r1, r2
 800229c:	4618      	mov	r0, r3
 800229e:	f7ff ff5f 	bl	8002160 <__NVIC_SetPriority>
}
 80022a2:	bf00      	nop
 80022a4:	3718      	adds	r7, #24
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b082      	sub	sp, #8
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	4603      	mov	r3, r0
 80022b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7ff ff35 	bl	8002128 <__NVIC_EnableIRQ>
}
 80022be:	bf00      	nop
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}

080022c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022c6:	b580      	push	{r7, lr}
 80022c8:	b082      	sub	sp, #8
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f7ff ffa2 	bl	8002218 <SysTick_Config>
 80022d4:	4603      	mov	r3, r0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3708      	adds	r7, #8
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
	...

080022e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b08b      	sub	sp, #44	@ 0x2c
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022ea:	2300      	movs	r3, #0
 80022ec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80022ee:	2300      	movs	r3, #0
 80022f0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022f2:	e169      	b.n	80025c8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80022f4:	2201      	movs	r2, #1
 80022f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022f8:	fa02 f303 	lsl.w	r3, r2, r3
 80022fc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	69fa      	ldr	r2, [r7, #28]
 8002304:	4013      	ands	r3, r2
 8002306:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002308:	69ba      	ldr	r2, [r7, #24]
 800230a:	69fb      	ldr	r3, [r7, #28]
 800230c:	429a      	cmp	r2, r3
 800230e:	f040 8158 	bne.w	80025c2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	4a9a      	ldr	r2, [pc, #616]	@ (8002580 <HAL_GPIO_Init+0x2a0>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d05e      	beq.n	80023da <HAL_GPIO_Init+0xfa>
 800231c:	4a98      	ldr	r2, [pc, #608]	@ (8002580 <HAL_GPIO_Init+0x2a0>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d875      	bhi.n	800240e <HAL_GPIO_Init+0x12e>
 8002322:	4a98      	ldr	r2, [pc, #608]	@ (8002584 <HAL_GPIO_Init+0x2a4>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d058      	beq.n	80023da <HAL_GPIO_Init+0xfa>
 8002328:	4a96      	ldr	r2, [pc, #600]	@ (8002584 <HAL_GPIO_Init+0x2a4>)
 800232a:	4293      	cmp	r3, r2
 800232c:	d86f      	bhi.n	800240e <HAL_GPIO_Init+0x12e>
 800232e:	4a96      	ldr	r2, [pc, #600]	@ (8002588 <HAL_GPIO_Init+0x2a8>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d052      	beq.n	80023da <HAL_GPIO_Init+0xfa>
 8002334:	4a94      	ldr	r2, [pc, #592]	@ (8002588 <HAL_GPIO_Init+0x2a8>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d869      	bhi.n	800240e <HAL_GPIO_Init+0x12e>
 800233a:	4a94      	ldr	r2, [pc, #592]	@ (800258c <HAL_GPIO_Init+0x2ac>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d04c      	beq.n	80023da <HAL_GPIO_Init+0xfa>
 8002340:	4a92      	ldr	r2, [pc, #584]	@ (800258c <HAL_GPIO_Init+0x2ac>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d863      	bhi.n	800240e <HAL_GPIO_Init+0x12e>
 8002346:	4a92      	ldr	r2, [pc, #584]	@ (8002590 <HAL_GPIO_Init+0x2b0>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d046      	beq.n	80023da <HAL_GPIO_Init+0xfa>
 800234c:	4a90      	ldr	r2, [pc, #576]	@ (8002590 <HAL_GPIO_Init+0x2b0>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d85d      	bhi.n	800240e <HAL_GPIO_Init+0x12e>
 8002352:	2b12      	cmp	r3, #18
 8002354:	d82a      	bhi.n	80023ac <HAL_GPIO_Init+0xcc>
 8002356:	2b12      	cmp	r3, #18
 8002358:	d859      	bhi.n	800240e <HAL_GPIO_Init+0x12e>
 800235a:	a201      	add	r2, pc, #4	@ (adr r2, 8002360 <HAL_GPIO_Init+0x80>)
 800235c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002360:	080023db 	.word	0x080023db
 8002364:	080023b5 	.word	0x080023b5
 8002368:	080023c7 	.word	0x080023c7
 800236c:	08002409 	.word	0x08002409
 8002370:	0800240f 	.word	0x0800240f
 8002374:	0800240f 	.word	0x0800240f
 8002378:	0800240f 	.word	0x0800240f
 800237c:	0800240f 	.word	0x0800240f
 8002380:	0800240f 	.word	0x0800240f
 8002384:	0800240f 	.word	0x0800240f
 8002388:	0800240f 	.word	0x0800240f
 800238c:	0800240f 	.word	0x0800240f
 8002390:	0800240f 	.word	0x0800240f
 8002394:	0800240f 	.word	0x0800240f
 8002398:	0800240f 	.word	0x0800240f
 800239c:	0800240f 	.word	0x0800240f
 80023a0:	0800240f 	.word	0x0800240f
 80023a4:	080023bd 	.word	0x080023bd
 80023a8:	080023d1 	.word	0x080023d1
 80023ac:	4a79      	ldr	r2, [pc, #484]	@ (8002594 <HAL_GPIO_Init+0x2b4>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d013      	beq.n	80023da <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80023b2:	e02c      	b.n	800240e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	623b      	str	r3, [r7, #32]
          break;
 80023ba:	e029      	b.n	8002410 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	3304      	adds	r3, #4
 80023c2:	623b      	str	r3, [r7, #32]
          break;
 80023c4:	e024      	b.n	8002410 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	68db      	ldr	r3, [r3, #12]
 80023ca:	3308      	adds	r3, #8
 80023cc:	623b      	str	r3, [r7, #32]
          break;
 80023ce:	e01f      	b.n	8002410 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	330c      	adds	r3, #12
 80023d6:	623b      	str	r3, [r7, #32]
          break;
 80023d8:	e01a      	b.n	8002410 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d102      	bne.n	80023e8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80023e2:	2304      	movs	r3, #4
 80023e4:	623b      	str	r3, [r7, #32]
          break;
 80023e6:	e013      	b.n	8002410 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d105      	bne.n	80023fc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023f0:	2308      	movs	r3, #8
 80023f2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	69fa      	ldr	r2, [r7, #28]
 80023f8:	611a      	str	r2, [r3, #16]
          break;
 80023fa:	e009      	b.n	8002410 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023fc:	2308      	movs	r3, #8
 80023fe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	69fa      	ldr	r2, [r7, #28]
 8002404:	615a      	str	r2, [r3, #20]
          break;
 8002406:	e003      	b.n	8002410 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002408:	2300      	movs	r3, #0
 800240a:	623b      	str	r3, [r7, #32]
          break;
 800240c:	e000      	b.n	8002410 <HAL_GPIO_Init+0x130>
          break;
 800240e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002410:	69bb      	ldr	r3, [r7, #24]
 8002412:	2bff      	cmp	r3, #255	@ 0xff
 8002414:	d801      	bhi.n	800241a <HAL_GPIO_Init+0x13a>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	e001      	b.n	800241e <HAL_GPIO_Init+0x13e>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	3304      	adds	r3, #4
 800241e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	2bff      	cmp	r3, #255	@ 0xff
 8002424:	d802      	bhi.n	800242c <HAL_GPIO_Init+0x14c>
 8002426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	e002      	b.n	8002432 <HAL_GPIO_Init+0x152>
 800242c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242e:	3b08      	subs	r3, #8
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	210f      	movs	r1, #15
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	fa01 f303 	lsl.w	r3, r1, r3
 8002440:	43db      	mvns	r3, r3
 8002442:	401a      	ands	r2, r3
 8002444:	6a39      	ldr	r1, [r7, #32]
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	fa01 f303 	lsl.w	r3, r1, r3
 800244c:	431a      	orrs	r2, r3
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800245a:	2b00      	cmp	r3, #0
 800245c:	f000 80b1 	beq.w	80025c2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002460:	4b4d      	ldr	r3, [pc, #308]	@ (8002598 <HAL_GPIO_Init+0x2b8>)
 8002462:	699b      	ldr	r3, [r3, #24]
 8002464:	4a4c      	ldr	r2, [pc, #304]	@ (8002598 <HAL_GPIO_Init+0x2b8>)
 8002466:	f043 0301 	orr.w	r3, r3, #1
 800246a:	6193      	str	r3, [r2, #24]
 800246c:	4b4a      	ldr	r3, [pc, #296]	@ (8002598 <HAL_GPIO_Init+0x2b8>)
 800246e:	699b      	ldr	r3, [r3, #24]
 8002470:	f003 0301 	and.w	r3, r3, #1
 8002474:	60bb      	str	r3, [r7, #8]
 8002476:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002478:	4a48      	ldr	r2, [pc, #288]	@ (800259c <HAL_GPIO_Init+0x2bc>)
 800247a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800247c:	089b      	lsrs	r3, r3, #2
 800247e:	3302      	adds	r3, #2
 8002480:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002484:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002488:	f003 0303 	and.w	r3, r3, #3
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	220f      	movs	r2, #15
 8002490:	fa02 f303 	lsl.w	r3, r2, r3
 8002494:	43db      	mvns	r3, r3
 8002496:	68fa      	ldr	r2, [r7, #12]
 8002498:	4013      	ands	r3, r2
 800249a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	4a40      	ldr	r2, [pc, #256]	@ (80025a0 <HAL_GPIO_Init+0x2c0>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d013      	beq.n	80024cc <HAL_GPIO_Init+0x1ec>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4a3f      	ldr	r2, [pc, #252]	@ (80025a4 <HAL_GPIO_Init+0x2c4>)
 80024a8:	4293      	cmp	r3, r2
 80024aa:	d00d      	beq.n	80024c8 <HAL_GPIO_Init+0x1e8>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	4a3e      	ldr	r2, [pc, #248]	@ (80025a8 <HAL_GPIO_Init+0x2c8>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d007      	beq.n	80024c4 <HAL_GPIO_Init+0x1e4>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	4a3d      	ldr	r2, [pc, #244]	@ (80025ac <HAL_GPIO_Init+0x2cc>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d101      	bne.n	80024c0 <HAL_GPIO_Init+0x1e0>
 80024bc:	2303      	movs	r3, #3
 80024be:	e006      	b.n	80024ce <HAL_GPIO_Init+0x1ee>
 80024c0:	2304      	movs	r3, #4
 80024c2:	e004      	b.n	80024ce <HAL_GPIO_Init+0x1ee>
 80024c4:	2302      	movs	r3, #2
 80024c6:	e002      	b.n	80024ce <HAL_GPIO_Init+0x1ee>
 80024c8:	2301      	movs	r3, #1
 80024ca:	e000      	b.n	80024ce <HAL_GPIO_Init+0x1ee>
 80024cc:	2300      	movs	r3, #0
 80024ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024d0:	f002 0203 	and.w	r2, r2, #3
 80024d4:	0092      	lsls	r2, r2, #2
 80024d6:	4093      	lsls	r3, r2
 80024d8:	68fa      	ldr	r2, [r7, #12]
 80024da:	4313      	orrs	r3, r2
 80024dc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80024de:	492f      	ldr	r1, [pc, #188]	@ (800259c <HAL_GPIO_Init+0x2bc>)
 80024e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e2:	089b      	lsrs	r3, r3, #2
 80024e4:	3302      	adds	r3, #2
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d006      	beq.n	8002506 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80024f8:	4b2d      	ldr	r3, [pc, #180]	@ (80025b0 <HAL_GPIO_Init+0x2d0>)
 80024fa:	689a      	ldr	r2, [r3, #8]
 80024fc:	492c      	ldr	r1, [pc, #176]	@ (80025b0 <HAL_GPIO_Init+0x2d0>)
 80024fe:	69bb      	ldr	r3, [r7, #24]
 8002500:	4313      	orrs	r3, r2
 8002502:	608b      	str	r3, [r1, #8]
 8002504:	e006      	b.n	8002514 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002506:	4b2a      	ldr	r3, [pc, #168]	@ (80025b0 <HAL_GPIO_Init+0x2d0>)
 8002508:	689a      	ldr	r2, [r3, #8]
 800250a:	69bb      	ldr	r3, [r7, #24]
 800250c:	43db      	mvns	r3, r3
 800250e:	4928      	ldr	r1, [pc, #160]	@ (80025b0 <HAL_GPIO_Init+0x2d0>)
 8002510:	4013      	ands	r3, r2
 8002512:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d006      	beq.n	800252e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002520:	4b23      	ldr	r3, [pc, #140]	@ (80025b0 <HAL_GPIO_Init+0x2d0>)
 8002522:	68da      	ldr	r2, [r3, #12]
 8002524:	4922      	ldr	r1, [pc, #136]	@ (80025b0 <HAL_GPIO_Init+0x2d0>)
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	4313      	orrs	r3, r2
 800252a:	60cb      	str	r3, [r1, #12]
 800252c:	e006      	b.n	800253c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800252e:	4b20      	ldr	r3, [pc, #128]	@ (80025b0 <HAL_GPIO_Init+0x2d0>)
 8002530:	68da      	ldr	r2, [r3, #12]
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	43db      	mvns	r3, r3
 8002536:	491e      	ldr	r1, [pc, #120]	@ (80025b0 <HAL_GPIO_Init+0x2d0>)
 8002538:	4013      	ands	r3, r2
 800253a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002544:	2b00      	cmp	r3, #0
 8002546:	d006      	beq.n	8002556 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002548:	4b19      	ldr	r3, [pc, #100]	@ (80025b0 <HAL_GPIO_Init+0x2d0>)
 800254a:	685a      	ldr	r2, [r3, #4]
 800254c:	4918      	ldr	r1, [pc, #96]	@ (80025b0 <HAL_GPIO_Init+0x2d0>)
 800254e:	69bb      	ldr	r3, [r7, #24]
 8002550:	4313      	orrs	r3, r2
 8002552:	604b      	str	r3, [r1, #4]
 8002554:	e006      	b.n	8002564 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002556:	4b16      	ldr	r3, [pc, #88]	@ (80025b0 <HAL_GPIO_Init+0x2d0>)
 8002558:	685a      	ldr	r2, [r3, #4]
 800255a:	69bb      	ldr	r3, [r7, #24]
 800255c:	43db      	mvns	r3, r3
 800255e:	4914      	ldr	r1, [pc, #80]	@ (80025b0 <HAL_GPIO_Init+0x2d0>)
 8002560:	4013      	ands	r3, r2
 8002562:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800256c:	2b00      	cmp	r3, #0
 800256e:	d021      	beq.n	80025b4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002570:	4b0f      	ldr	r3, [pc, #60]	@ (80025b0 <HAL_GPIO_Init+0x2d0>)
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	490e      	ldr	r1, [pc, #56]	@ (80025b0 <HAL_GPIO_Init+0x2d0>)
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	4313      	orrs	r3, r2
 800257a:	600b      	str	r3, [r1, #0]
 800257c:	e021      	b.n	80025c2 <HAL_GPIO_Init+0x2e2>
 800257e:	bf00      	nop
 8002580:	10320000 	.word	0x10320000
 8002584:	10310000 	.word	0x10310000
 8002588:	10220000 	.word	0x10220000
 800258c:	10210000 	.word	0x10210000
 8002590:	10120000 	.word	0x10120000
 8002594:	10110000 	.word	0x10110000
 8002598:	40021000 	.word	0x40021000
 800259c:	40010000 	.word	0x40010000
 80025a0:	40010800 	.word	0x40010800
 80025a4:	40010c00 	.word	0x40010c00
 80025a8:	40011000 	.word	0x40011000
 80025ac:	40011400 	.word	0x40011400
 80025b0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80025b4:	4b0b      	ldr	r3, [pc, #44]	@ (80025e4 <HAL_GPIO_Init+0x304>)
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	69bb      	ldr	r3, [r7, #24]
 80025ba:	43db      	mvns	r3, r3
 80025bc:	4909      	ldr	r1, [pc, #36]	@ (80025e4 <HAL_GPIO_Init+0x304>)
 80025be:	4013      	ands	r3, r2
 80025c0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80025c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c4:	3301      	adds	r3, #1
 80025c6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ce:	fa22 f303 	lsr.w	r3, r2, r3
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	f47f ae8e 	bne.w	80022f4 <HAL_GPIO_Init+0x14>
  }
}
 80025d8:	bf00      	nop
 80025da:	bf00      	nop
 80025dc:	372c      	adds	r7, #44	@ 0x2c
 80025de:	46bd      	mov	sp, r7
 80025e0:	bc80      	pop	{r7}
 80025e2:	4770      	bx	lr
 80025e4:	40010400 	.word	0x40010400

080025e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b085      	sub	sp, #20
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	460b      	mov	r3, r1
 80025f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	689a      	ldr	r2, [r3, #8]
 80025f8:	887b      	ldrh	r3, [r7, #2]
 80025fa:	4013      	ands	r3, r2
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d002      	beq.n	8002606 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002600:	2301      	movs	r3, #1
 8002602:	73fb      	strb	r3, [r7, #15]
 8002604:	e001      	b.n	800260a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002606:	2300      	movs	r3, #0
 8002608:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800260a:	7bfb      	ldrb	r3, [r7, #15]
}
 800260c:	4618      	mov	r0, r3
 800260e:	3714      	adds	r7, #20
 8002610:	46bd      	mov	sp, r7
 8002612:	bc80      	pop	{r7}
 8002614:	4770      	bx	lr

08002616 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002616:	b480      	push	{r7}
 8002618:	b083      	sub	sp, #12
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
 800261e:	460b      	mov	r3, r1
 8002620:	807b      	strh	r3, [r7, #2]
 8002622:	4613      	mov	r3, r2
 8002624:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002626:	787b      	ldrb	r3, [r7, #1]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d003      	beq.n	8002634 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800262c:	887a      	ldrh	r2, [r7, #2]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002632:	e003      	b.n	800263c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002634:	887b      	ldrh	r3, [r7, #2]
 8002636:	041a      	lsls	r2, r3, #16
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	611a      	str	r2, [r3, #16]
}
 800263c:	bf00      	nop
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	bc80      	pop	{r7}
 8002644:	4770      	bx	lr
	...

08002648 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	4603      	mov	r3, r0
 8002650:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002652:	4b08      	ldr	r3, [pc, #32]	@ (8002674 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002654:	695a      	ldr	r2, [r3, #20]
 8002656:	88fb      	ldrh	r3, [r7, #6]
 8002658:	4013      	ands	r3, r2
 800265a:	2b00      	cmp	r3, #0
 800265c:	d006      	beq.n	800266c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800265e:	4a05      	ldr	r2, [pc, #20]	@ (8002674 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002660:	88fb      	ldrh	r3, [r7, #6]
 8002662:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002664:	88fb      	ldrh	r3, [r7, #6]
 8002666:	4618      	mov	r0, r3
 8002668:	f7fe fe20 	bl	80012ac <HAL_GPIO_EXTI_Callback>
  }
}
 800266c:	bf00      	nop
 800266e:	3708      	adds	r7, #8
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	40010400 	.word	0x40010400

08002678 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b086      	sub	sp, #24
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d101      	bne.n	800268a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e272      	b.n	8002b70 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	2b00      	cmp	r3, #0
 8002694:	f000 8087 	beq.w	80027a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002698:	4b92      	ldr	r3, [pc, #584]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f003 030c 	and.w	r3, r3, #12
 80026a0:	2b04      	cmp	r3, #4
 80026a2:	d00c      	beq.n	80026be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80026a4:	4b8f      	ldr	r3, [pc, #572]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	f003 030c 	and.w	r3, r3, #12
 80026ac:	2b08      	cmp	r3, #8
 80026ae:	d112      	bne.n	80026d6 <HAL_RCC_OscConfig+0x5e>
 80026b0:	4b8c      	ldr	r3, [pc, #560]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026bc:	d10b      	bne.n	80026d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026be:	4b89      	ldr	r3, [pc, #548]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d06c      	beq.n	80027a4 <HAL_RCC_OscConfig+0x12c>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d168      	bne.n	80027a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e24c      	b.n	8002b70 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026de:	d106      	bne.n	80026ee <HAL_RCC_OscConfig+0x76>
 80026e0:	4b80      	ldr	r3, [pc, #512]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a7f      	ldr	r2, [pc, #508]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 80026e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026ea:	6013      	str	r3, [r2, #0]
 80026ec:	e02e      	b.n	800274c <HAL_RCC_OscConfig+0xd4>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d10c      	bne.n	8002710 <HAL_RCC_OscConfig+0x98>
 80026f6:	4b7b      	ldr	r3, [pc, #492]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a7a      	ldr	r2, [pc, #488]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 80026fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002700:	6013      	str	r3, [r2, #0]
 8002702:	4b78      	ldr	r3, [pc, #480]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a77      	ldr	r2, [pc, #476]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 8002708:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800270c:	6013      	str	r3, [r2, #0]
 800270e:	e01d      	b.n	800274c <HAL_RCC_OscConfig+0xd4>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002718:	d10c      	bne.n	8002734 <HAL_RCC_OscConfig+0xbc>
 800271a:	4b72      	ldr	r3, [pc, #456]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a71      	ldr	r2, [pc, #452]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 8002720:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002724:	6013      	str	r3, [r2, #0]
 8002726:	4b6f      	ldr	r3, [pc, #444]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a6e      	ldr	r2, [pc, #440]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 800272c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002730:	6013      	str	r3, [r2, #0]
 8002732:	e00b      	b.n	800274c <HAL_RCC_OscConfig+0xd4>
 8002734:	4b6b      	ldr	r3, [pc, #428]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a6a      	ldr	r2, [pc, #424]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 800273a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800273e:	6013      	str	r3, [r2, #0]
 8002740:	4b68      	ldr	r3, [pc, #416]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a67      	ldr	r2, [pc, #412]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 8002746:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800274a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d013      	beq.n	800277c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002754:	f7ff f938 	bl	80019c8 <HAL_GetTick>
 8002758:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800275a:	e008      	b.n	800276e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800275c:	f7ff f934 	bl	80019c8 <HAL_GetTick>
 8002760:	4602      	mov	r2, r0
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	2b64      	cmp	r3, #100	@ 0x64
 8002768:	d901      	bls.n	800276e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800276a:	2303      	movs	r3, #3
 800276c:	e200      	b.n	8002b70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800276e:	4b5d      	ldr	r3, [pc, #372]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d0f0      	beq.n	800275c <HAL_RCC_OscConfig+0xe4>
 800277a:	e014      	b.n	80027a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800277c:	f7ff f924 	bl	80019c8 <HAL_GetTick>
 8002780:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002782:	e008      	b.n	8002796 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002784:	f7ff f920 	bl	80019c8 <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	2b64      	cmp	r3, #100	@ 0x64
 8002790:	d901      	bls.n	8002796 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e1ec      	b.n	8002b70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002796:	4b53      	ldr	r3, [pc, #332]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d1f0      	bne.n	8002784 <HAL_RCC_OscConfig+0x10c>
 80027a2:	e000      	b.n	80027a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0302 	and.w	r3, r3, #2
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d063      	beq.n	800287a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80027b2:	4b4c      	ldr	r3, [pc, #304]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	f003 030c 	and.w	r3, r3, #12
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d00b      	beq.n	80027d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80027be:	4b49      	ldr	r3, [pc, #292]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	f003 030c 	and.w	r3, r3, #12
 80027c6:	2b08      	cmp	r3, #8
 80027c8:	d11c      	bne.n	8002804 <HAL_RCC_OscConfig+0x18c>
 80027ca:	4b46      	ldr	r3, [pc, #280]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d116      	bne.n	8002804 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027d6:	4b43      	ldr	r3, [pc, #268]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 0302 	and.w	r3, r3, #2
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d005      	beq.n	80027ee <HAL_RCC_OscConfig+0x176>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	691b      	ldr	r3, [r3, #16]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d001      	beq.n	80027ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e1c0      	b.n	8002b70 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ee:	4b3d      	ldr	r3, [pc, #244]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	695b      	ldr	r3, [r3, #20]
 80027fa:	00db      	lsls	r3, r3, #3
 80027fc:	4939      	ldr	r1, [pc, #228]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 80027fe:	4313      	orrs	r3, r2
 8002800:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002802:	e03a      	b.n	800287a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	691b      	ldr	r3, [r3, #16]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d020      	beq.n	800284e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800280c:	4b36      	ldr	r3, [pc, #216]	@ (80028e8 <HAL_RCC_OscConfig+0x270>)
 800280e:	2201      	movs	r2, #1
 8002810:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002812:	f7ff f8d9 	bl	80019c8 <HAL_GetTick>
 8002816:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002818:	e008      	b.n	800282c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800281a:	f7ff f8d5 	bl	80019c8 <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b02      	cmp	r3, #2
 8002826:	d901      	bls.n	800282c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002828:	2303      	movs	r3, #3
 800282a:	e1a1      	b.n	8002b70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800282c:	4b2d      	ldr	r3, [pc, #180]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 0302 	and.w	r3, r3, #2
 8002834:	2b00      	cmp	r3, #0
 8002836:	d0f0      	beq.n	800281a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002838:	4b2a      	ldr	r3, [pc, #168]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	695b      	ldr	r3, [r3, #20]
 8002844:	00db      	lsls	r3, r3, #3
 8002846:	4927      	ldr	r1, [pc, #156]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 8002848:	4313      	orrs	r3, r2
 800284a:	600b      	str	r3, [r1, #0]
 800284c:	e015      	b.n	800287a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800284e:	4b26      	ldr	r3, [pc, #152]	@ (80028e8 <HAL_RCC_OscConfig+0x270>)
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002854:	f7ff f8b8 	bl	80019c8 <HAL_GetTick>
 8002858:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800285a:	e008      	b.n	800286e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800285c:	f7ff f8b4 	bl	80019c8 <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	2b02      	cmp	r3, #2
 8002868:	d901      	bls.n	800286e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800286a:	2303      	movs	r3, #3
 800286c:	e180      	b.n	8002b70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800286e:	4b1d      	ldr	r3, [pc, #116]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0302 	and.w	r3, r3, #2
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1f0      	bne.n	800285c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f003 0308 	and.w	r3, r3, #8
 8002882:	2b00      	cmp	r3, #0
 8002884:	d03a      	beq.n	80028fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	699b      	ldr	r3, [r3, #24]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d019      	beq.n	80028c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800288e:	4b17      	ldr	r3, [pc, #92]	@ (80028ec <HAL_RCC_OscConfig+0x274>)
 8002890:	2201      	movs	r2, #1
 8002892:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002894:	f7ff f898 	bl	80019c8 <HAL_GetTick>
 8002898:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800289a:	e008      	b.n	80028ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800289c:	f7ff f894 	bl	80019c8 <HAL_GetTick>
 80028a0:	4602      	mov	r2, r0
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	2b02      	cmp	r3, #2
 80028a8:	d901      	bls.n	80028ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80028aa:	2303      	movs	r3, #3
 80028ac:	e160      	b.n	8002b70 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028ae:	4b0d      	ldr	r3, [pc, #52]	@ (80028e4 <HAL_RCC_OscConfig+0x26c>)
 80028b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b2:	f003 0302 	and.w	r3, r3, #2
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d0f0      	beq.n	800289c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80028ba:	2001      	movs	r0, #1
 80028bc:	f000 face 	bl	8002e5c <RCC_Delay>
 80028c0:	e01c      	b.n	80028fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028c2:	4b0a      	ldr	r3, [pc, #40]	@ (80028ec <HAL_RCC_OscConfig+0x274>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028c8:	f7ff f87e 	bl	80019c8 <HAL_GetTick>
 80028cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028ce:	e00f      	b.n	80028f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028d0:	f7ff f87a 	bl	80019c8 <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	2b02      	cmp	r3, #2
 80028dc:	d908      	bls.n	80028f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e146      	b.n	8002b70 <HAL_RCC_OscConfig+0x4f8>
 80028e2:	bf00      	nop
 80028e4:	40021000 	.word	0x40021000
 80028e8:	42420000 	.word	0x42420000
 80028ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028f0:	4b92      	ldr	r3, [pc, #584]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 80028f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f4:	f003 0302 	and.w	r3, r3, #2
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d1e9      	bne.n	80028d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f003 0304 	and.w	r3, r3, #4
 8002904:	2b00      	cmp	r3, #0
 8002906:	f000 80a6 	beq.w	8002a56 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800290a:	2300      	movs	r3, #0
 800290c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800290e:	4b8b      	ldr	r3, [pc, #556]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 8002910:	69db      	ldr	r3, [r3, #28]
 8002912:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d10d      	bne.n	8002936 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800291a:	4b88      	ldr	r3, [pc, #544]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 800291c:	69db      	ldr	r3, [r3, #28]
 800291e:	4a87      	ldr	r2, [pc, #540]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 8002920:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002924:	61d3      	str	r3, [r2, #28]
 8002926:	4b85      	ldr	r3, [pc, #532]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 8002928:	69db      	ldr	r3, [r3, #28]
 800292a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800292e:	60bb      	str	r3, [r7, #8]
 8002930:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002932:	2301      	movs	r3, #1
 8002934:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002936:	4b82      	ldr	r3, [pc, #520]	@ (8002b40 <HAL_RCC_OscConfig+0x4c8>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800293e:	2b00      	cmp	r3, #0
 8002940:	d118      	bne.n	8002974 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002942:	4b7f      	ldr	r3, [pc, #508]	@ (8002b40 <HAL_RCC_OscConfig+0x4c8>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a7e      	ldr	r2, [pc, #504]	@ (8002b40 <HAL_RCC_OscConfig+0x4c8>)
 8002948:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800294c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800294e:	f7ff f83b 	bl	80019c8 <HAL_GetTick>
 8002952:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002954:	e008      	b.n	8002968 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002956:	f7ff f837 	bl	80019c8 <HAL_GetTick>
 800295a:	4602      	mov	r2, r0
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	2b64      	cmp	r3, #100	@ 0x64
 8002962:	d901      	bls.n	8002968 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002964:	2303      	movs	r3, #3
 8002966:	e103      	b.n	8002b70 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002968:	4b75      	ldr	r3, [pc, #468]	@ (8002b40 <HAL_RCC_OscConfig+0x4c8>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002970:	2b00      	cmp	r3, #0
 8002972:	d0f0      	beq.n	8002956 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	2b01      	cmp	r3, #1
 800297a:	d106      	bne.n	800298a <HAL_RCC_OscConfig+0x312>
 800297c:	4b6f      	ldr	r3, [pc, #444]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 800297e:	6a1b      	ldr	r3, [r3, #32]
 8002980:	4a6e      	ldr	r2, [pc, #440]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 8002982:	f043 0301 	orr.w	r3, r3, #1
 8002986:	6213      	str	r3, [r2, #32]
 8002988:	e02d      	b.n	80029e6 <HAL_RCC_OscConfig+0x36e>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d10c      	bne.n	80029ac <HAL_RCC_OscConfig+0x334>
 8002992:	4b6a      	ldr	r3, [pc, #424]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 8002994:	6a1b      	ldr	r3, [r3, #32]
 8002996:	4a69      	ldr	r2, [pc, #420]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 8002998:	f023 0301 	bic.w	r3, r3, #1
 800299c:	6213      	str	r3, [r2, #32]
 800299e:	4b67      	ldr	r3, [pc, #412]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 80029a0:	6a1b      	ldr	r3, [r3, #32]
 80029a2:	4a66      	ldr	r2, [pc, #408]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 80029a4:	f023 0304 	bic.w	r3, r3, #4
 80029a8:	6213      	str	r3, [r2, #32]
 80029aa:	e01c      	b.n	80029e6 <HAL_RCC_OscConfig+0x36e>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	2b05      	cmp	r3, #5
 80029b2:	d10c      	bne.n	80029ce <HAL_RCC_OscConfig+0x356>
 80029b4:	4b61      	ldr	r3, [pc, #388]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 80029b6:	6a1b      	ldr	r3, [r3, #32]
 80029b8:	4a60      	ldr	r2, [pc, #384]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 80029ba:	f043 0304 	orr.w	r3, r3, #4
 80029be:	6213      	str	r3, [r2, #32]
 80029c0:	4b5e      	ldr	r3, [pc, #376]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 80029c2:	6a1b      	ldr	r3, [r3, #32]
 80029c4:	4a5d      	ldr	r2, [pc, #372]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 80029c6:	f043 0301 	orr.w	r3, r3, #1
 80029ca:	6213      	str	r3, [r2, #32]
 80029cc:	e00b      	b.n	80029e6 <HAL_RCC_OscConfig+0x36e>
 80029ce:	4b5b      	ldr	r3, [pc, #364]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 80029d0:	6a1b      	ldr	r3, [r3, #32]
 80029d2:	4a5a      	ldr	r2, [pc, #360]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 80029d4:	f023 0301 	bic.w	r3, r3, #1
 80029d8:	6213      	str	r3, [r2, #32]
 80029da:	4b58      	ldr	r3, [pc, #352]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 80029dc:	6a1b      	ldr	r3, [r3, #32]
 80029de:	4a57      	ldr	r2, [pc, #348]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 80029e0:	f023 0304 	bic.w	r3, r3, #4
 80029e4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	68db      	ldr	r3, [r3, #12]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d015      	beq.n	8002a1a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029ee:	f7fe ffeb 	bl	80019c8 <HAL_GetTick>
 80029f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029f4:	e00a      	b.n	8002a0c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029f6:	f7fe ffe7 	bl	80019c8 <HAL_GetTick>
 80029fa:	4602      	mov	r2, r0
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	1ad3      	subs	r3, r2, r3
 8002a00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d901      	bls.n	8002a0c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002a08:	2303      	movs	r3, #3
 8002a0a:	e0b1      	b.n	8002b70 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a0c:	4b4b      	ldr	r3, [pc, #300]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 8002a0e:	6a1b      	ldr	r3, [r3, #32]
 8002a10:	f003 0302 	and.w	r3, r3, #2
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d0ee      	beq.n	80029f6 <HAL_RCC_OscConfig+0x37e>
 8002a18:	e014      	b.n	8002a44 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a1a:	f7fe ffd5 	bl	80019c8 <HAL_GetTick>
 8002a1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a20:	e00a      	b.n	8002a38 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a22:	f7fe ffd1 	bl	80019c8 <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d901      	bls.n	8002a38 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e09b      	b.n	8002b70 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a38:	4b40      	ldr	r3, [pc, #256]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 8002a3a:	6a1b      	ldr	r3, [r3, #32]
 8002a3c:	f003 0302 	and.w	r3, r3, #2
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d1ee      	bne.n	8002a22 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a44:	7dfb      	ldrb	r3, [r7, #23]
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d105      	bne.n	8002a56 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a4a:	4b3c      	ldr	r3, [pc, #240]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 8002a4c:	69db      	ldr	r3, [r3, #28]
 8002a4e:	4a3b      	ldr	r2, [pc, #236]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 8002a50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a54:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	69db      	ldr	r3, [r3, #28]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	f000 8087 	beq.w	8002b6e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a60:	4b36      	ldr	r3, [pc, #216]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	f003 030c 	and.w	r3, r3, #12
 8002a68:	2b08      	cmp	r3, #8
 8002a6a:	d061      	beq.n	8002b30 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	69db      	ldr	r3, [r3, #28]
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d146      	bne.n	8002b02 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a74:	4b33      	ldr	r3, [pc, #204]	@ (8002b44 <HAL_RCC_OscConfig+0x4cc>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a7a:	f7fe ffa5 	bl	80019c8 <HAL_GetTick>
 8002a7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a80:	e008      	b.n	8002a94 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a82:	f7fe ffa1 	bl	80019c8 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d901      	bls.n	8002a94 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e06d      	b.n	8002b70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002a94:	4b29      	ldr	r3, [pc, #164]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d1f0      	bne.n	8002a82 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6a1b      	ldr	r3, [r3, #32]
 8002aa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002aa8:	d108      	bne.n	8002abc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002aaa:	4b24      	ldr	r3, [pc, #144]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	4921      	ldr	r1, [pc, #132]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002abc:	4b1f      	ldr	r3, [pc, #124]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6a19      	ldr	r1, [r3, #32]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002acc:	430b      	orrs	r3, r1
 8002ace:	491b      	ldr	r1, [pc, #108]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ad4:	4b1b      	ldr	r3, [pc, #108]	@ (8002b44 <HAL_RCC_OscConfig+0x4cc>)
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ada:	f7fe ff75 	bl	80019c8 <HAL_GetTick>
 8002ade:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ae0:	e008      	b.n	8002af4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ae2:	f7fe ff71 	bl	80019c8 <HAL_GetTick>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	2b02      	cmp	r3, #2
 8002aee:	d901      	bls.n	8002af4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002af0:	2303      	movs	r3, #3
 8002af2:	e03d      	b.n	8002b70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002af4:	4b11      	ldr	r3, [pc, #68]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d0f0      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x46a>
 8002b00:	e035      	b.n	8002b6e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b02:	4b10      	ldr	r3, [pc, #64]	@ (8002b44 <HAL_RCC_OscConfig+0x4cc>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b08:	f7fe ff5e 	bl	80019c8 <HAL_GetTick>
 8002b0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b0e:	e008      	b.n	8002b22 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b10:	f7fe ff5a 	bl	80019c8 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d901      	bls.n	8002b22 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e026      	b.n	8002b70 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b22:	4b06      	ldr	r3, [pc, #24]	@ (8002b3c <HAL_RCC_OscConfig+0x4c4>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d1f0      	bne.n	8002b10 <HAL_RCC_OscConfig+0x498>
 8002b2e:	e01e      	b.n	8002b6e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	69db      	ldr	r3, [r3, #28]
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d107      	bne.n	8002b48 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e019      	b.n	8002b70 <HAL_RCC_OscConfig+0x4f8>
 8002b3c:	40021000 	.word	0x40021000
 8002b40:	40007000 	.word	0x40007000
 8002b44:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b48:	4b0b      	ldr	r3, [pc, #44]	@ (8002b78 <HAL_RCC_OscConfig+0x500>)
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a1b      	ldr	r3, [r3, #32]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d106      	bne.n	8002b6a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d001      	beq.n	8002b6e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e000      	b.n	8002b70 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002b6e:	2300      	movs	r3, #0
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3718      	adds	r7, #24
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	40021000 	.word	0x40021000

08002b7c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b084      	sub	sp, #16
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d101      	bne.n	8002b90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e0d0      	b.n	8002d32 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b90:	4b6a      	ldr	r3, [pc, #424]	@ (8002d3c <HAL_RCC_ClockConfig+0x1c0>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0307 	and.w	r3, r3, #7
 8002b98:	683a      	ldr	r2, [r7, #0]
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d910      	bls.n	8002bc0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b9e:	4b67      	ldr	r3, [pc, #412]	@ (8002d3c <HAL_RCC_ClockConfig+0x1c0>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f023 0207 	bic.w	r2, r3, #7
 8002ba6:	4965      	ldr	r1, [pc, #404]	@ (8002d3c <HAL_RCC_ClockConfig+0x1c0>)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bae:	4b63      	ldr	r3, [pc, #396]	@ (8002d3c <HAL_RCC_ClockConfig+0x1c0>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f003 0307 	and.w	r3, r3, #7
 8002bb6:	683a      	ldr	r2, [r7, #0]
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d001      	beq.n	8002bc0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e0b8      	b.n	8002d32 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 0302 	and.w	r3, r3, #2
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d020      	beq.n	8002c0e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f003 0304 	and.w	r3, r3, #4
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d005      	beq.n	8002be4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002bd8:	4b59      	ldr	r3, [pc, #356]	@ (8002d40 <HAL_RCC_ClockConfig+0x1c4>)
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	4a58      	ldr	r2, [pc, #352]	@ (8002d40 <HAL_RCC_ClockConfig+0x1c4>)
 8002bde:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002be2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0308 	and.w	r3, r3, #8
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d005      	beq.n	8002bfc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002bf0:	4b53      	ldr	r3, [pc, #332]	@ (8002d40 <HAL_RCC_ClockConfig+0x1c4>)
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	4a52      	ldr	r2, [pc, #328]	@ (8002d40 <HAL_RCC_ClockConfig+0x1c4>)
 8002bf6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002bfa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bfc:	4b50      	ldr	r3, [pc, #320]	@ (8002d40 <HAL_RCC_ClockConfig+0x1c4>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	494d      	ldr	r1, [pc, #308]	@ (8002d40 <HAL_RCC_ClockConfig+0x1c4>)
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 0301 	and.w	r3, r3, #1
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d040      	beq.n	8002c9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d107      	bne.n	8002c32 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c22:	4b47      	ldr	r3, [pc, #284]	@ (8002d40 <HAL_RCC_ClockConfig+0x1c4>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d115      	bne.n	8002c5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e07f      	b.n	8002d32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	2b02      	cmp	r3, #2
 8002c38:	d107      	bne.n	8002c4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c3a:	4b41      	ldr	r3, [pc, #260]	@ (8002d40 <HAL_RCC_ClockConfig+0x1c4>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d109      	bne.n	8002c5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e073      	b.n	8002d32 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c4a:	4b3d      	ldr	r3, [pc, #244]	@ (8002d40 <HAL_RCC_ClockConfig+0x1c4>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 0302 	and.w	r3, r3, #2
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d101      	bne.n	8002c5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e06b      	b.n	8002d32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c5a:	4b39      	ldr	r3, [pc, #228]	@ (8002d40 <HAL_RCC_ClockConfig+0x1c4>)
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	f023 0203 	bic.w	r2, r3, #3
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	4936      	ldr	r1, [pc, #216]	@ (8002d40 <HAL_RCC_ClockConfig+0x1c4>)
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c6c:	f7fe feac 	bl	80019c8 <HAL_GetTick>
 8002c70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c72:	e00a      	b.n	8002c8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c74:	f7fe fea8 	bl	80019c8 <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d901      	bls.n	8002c8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e053      	b.n	8002d32 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c8a:	4b2d      	ldr	r3, [pc, #180]	@ (8002d40 <HAL_RCC_ClockConfig+0x1c4>)
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	f003 020c 	and.w	r2, r3, #12
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d1eb      	bne.n	8002c74 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c9c:	4b27      	ldr	r3, [pc, #156]	@ (8002d3c <HAL_RCC_ClockConfig+0x1c0>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0307 	and.w	r3, r3, #7
 8002ca4:	683a      	ldr	r2, [r7, #0]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d210      	bcs.n	8002ccc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002caa:	4b24      	ldr	r3, [pc, #144]	@ (8002d3c <HAL_RCC_ClockConfig+0x1c0>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f023 0207 	bic.w	r2, r3, #7
 8002cb2:	4922      	ldr	r1, [pc, #136]	@ (8002d3c <HAL_RCC_ClockConfig+0x1c0>)
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cba:	4b20      	ldr	r3, [pc, #128]	@ (8002d3c <HAL_RCC_ClockConfig+0x1c0>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f003 0307 	and.w	r3, r3, #7
 8002cc2:	683a      	ldr	r2, [r7, #0]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d001      	beq.n	8002ccc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e032      	b.n	8002d32 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 0304 	and.w	r3, r3, #4
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d008      	beq.n	8002cea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cd8:	4b19      	ldr	r3, [pc, #100]	@ (8002d40 <HAL_RCC_ClockConfig+0x1c4>)
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	4916      	ldr	r1, [pc, #88]	@ (8002d40 <HAL_RCC_ClockConfig+0x1c4>)
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 0308 	and.w	r3, r3, #8
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d009      	beq.n	8002d0a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002cf6:	4b12      	ldr	r3, [pc, #72]	@ (8002d40 <HAL_RCC_ClockConfig+0x1c4>)
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	691b      	ldr	r3, [r3, #16]
 8002d02:	00db      	lsls	r3, r3, #3
 8002d04:	490e      	ldr	r1, [pc, #56]	@ (8002d40 <HAL_RCC_ClockConfig+0x1c4>)
 8002d06:	4313      	orrs	r3, r2
 8002d08:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d0a:	f000 f821 	bl	8002d50 <HAL_RCC_GetSysClockFreq>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	4b0b      	ldr	r3, [pc, #44]	@ (8002d40 <HAL_RCC_ClockConfig+0x1c4>)
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	091b      	lsrs	r3, r3, #4
 8002d16:	f003 030f 	and.w	r3, r3, #15
 8002d1a:	490a      	ldr	r1, [pc, #40]	@ (8002d44 <HAL_RCC_ClockConfig+0x1c8>)
 8002d1c:	5ccb      	ldrb	r3, [r1, r3]
 8002d1e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d22:	4a09      	ldr	r2, [pc, #36]	@ (8002d48 <HAL_RCC_ClockConfig+0x1cc>)
 8002d24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d26:	4b09      	ldr	r3, [pc, #36]	@ (8002d4c <HAL_RCC_ClockConfig+0x1d0>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7fe fe0a 	bl	8001944 <HAL_InitTick>

  return HAL_OK;
 8002d30:	2300      	movs	r3, #0
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3710      	adds	r7, #16
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	40022000 	.word	0x40022000
 8002d40:	40021000 	.word	0x40021000
 8002d44:	08005664 	.word	0x08005664
 8002d48:	20000004 	.word	0x20000004
 8002d4c:	20000008 	.word	0x20000008

08002d50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b087      	sub	sp, #28
 8002d54:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d56:	2300      	movs	r3, #0
 8002d58:	60fb      	str	r3, [r7, #12]
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	60bb      	str	r3, [r7, #8]
 8002d5e:	2300      	movs	r3, #0
 8002d60:	617b      	str	r3, [r7, #20]
 8002d62:	2300      	movs	r3, #0
 8002d64:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002d66:	2300      	movs	r3, #0
 8002d68:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002d6a:	4b1e      	ldr	r3, [pc, #120]	@ (8002de4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	f003 030c 	and.w	r3, r3, #12
 8002d76:	2b04      	cmp	r3, #4
 8002d78:	d002      	beq.n	8002d80 <HAL_RCC_GetSysClockFreq+0x30>
 8002d7a:	2b08      	cmp	r3, #8
 8002d7c:	d003      	beq.n	8002d86 <HAL_RCC_GetSysClockFreq+0x36>
 8002d7e:	e027      	b.n	8002dd0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d80:	4b19      	ldr	r3, [pc, #100]	@ (8002de8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d82:	613b      	str	r3, [r7, #16]
      break;
 8002d84:	e027      	b.n	8002dd6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	0c9b      	lsrs	r3, r3, #18
 8002d8a:	f003 030f 	and.w	r3, r3, #15
 8002d8e:	4a17      	ldr	r2, [pc, #92]	@ (8002dec <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d90:	5cd3      	ldrb	r3, [r2, r3]
 8002d92:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d010      	beq.n	8002dc0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002d9e:	4b11      	ldr	r3, [pc, #68]	@ (8002de4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	0c5b      	lsrs	r3, r3, #17
 8002da4:	f003 0301 	and.w	r3, r3, #1
 8002da8:	4a11      	ldr	r2, [pc, #68]	@ (8002df0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002daa:	5cd3      	ldrb	r3, [r2, r3]
 8002dac:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4a0d      	ldr	r2, [pc, #52]	@ (8002de8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002db2:	fb03 f202 	mul.w	r2, r3, r2
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dbc:	617b      	str	r3, [r7, #20]
 8002dbe:	e004      	b.n	8002dca <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	4a0c      	ldr	r2, [pc, #48]	@ (8002df4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002dc4:	fb02 f303 	mul.w	r3, r2, r3
 8002dc8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	613b      	str	r3, [r7, #16]
      break;
 8002dce:	e002      	b.n	8002dd6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002dd0:	4b05      	ldr	r3, [pc, #20]	@ (8002de8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002dd2:	613b      	str	r3, [r7, #16]
      break;
 8002dd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dd6:	693b      	ldr	r3, [r7, #16]
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	371c      	adds	r7, #28
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bc80      	pop	{r7}
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	40021000 	.word	0x40021000
 8002de8:	007a1200 	.word	0x007a1200
 8002dec:	0800567c 	.word	0x0800567c
 8002df0:	0800568c 	.word	0x0800568c
 8002df4:	003d0900 	.word	0x003d0900

08002df8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dfc:	4b02      	ldr	r3, [pc, #8]	@ (8002e08 <HAL_RCC_GetHCLKFreq+0x10>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bc80      	pop	{r7}
 8002e06:	4770      	bx	lr
 8002e08:	20000004 	.word	0x20000004

08002e0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002e10:	f7ff fff2 	bl	8002df8 <HAL_RCC_GetHCLKFreq>
 8002e14:	4602      	mov	r2, r0
 8002e16:	4b05      	ldr	r3, [pc, #20]	@ (8002e2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	0a1b      	lsrs	r3, r3, #8
 8002e1c:	f003 0307 	and.w	r3, r3, #7
 8002e20:	4903      	ldr	r1, [pc, #12]	@ (8002e30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e22:	5ccb      	ldrb	r3, [r1, r3]
 8002e24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	40021000 	.word	0x40021000
 8002e30:	08005674 	.word	0x08005674

08002e34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002e38:	f7ff ffde 	bl	8002df8 <HAL_RCC_GetHCLKFreq>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	4b05      	ldr	r3, [pc, #20]	@ (8002e54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	0adb      	lsrs	r3, r3, #11
 8002e44:	f003 0307 	and.w	r3, r3, #7
 8002e48:	4903      	ldr	r1, [pc, #12]	@ (8002e58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e4a:	5ccb      	ldrb	r3, [r1, r3]
 8002e4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	40021000 	.word	0x40021000
 8002e58:	08005674 	.word	0x08005674

08002e5c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b085      	sub	sp, #20
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002e64:	4b0a      	ldr	r3, [pc, #40]	@ (8002e90 <RCC_Delay+0x34>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a0a      	ldr	r2, [pc, #40]	@ (8002e94 <RCC_Delay+0x38>)
 8002e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e6e:	0a5b      	lsrs	r3, r3, #9
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	fb02 f303 	mul.w	r3, r2, r3
 8002e76:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002e78:	bf00      	nop
  }
  while (Delay --);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	1e5a      	subs	r2, r3, #1
 8002e7e:	60fa      	str	r2, [r7, #12]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d1f9      	bne.n	8002e78 <RCC_Delay+0x1c>
}
 8002e84:	bf00      	nop
 8002e86:	bf00      	nop
 8002e88:	3714      	adds	r7, #20
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bc80      	pop	{r7}
 8002e8e:	4770      	bx	lr
 8002e90:	20000004 	.word	0x20000004
 8002e94:	10624dd3 	.word	0x10624dd3

08002e98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d101      	bne.n	8002eaa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e041      	b.n	8002f2e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d106      	bne.n	8002ec4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f7fe fb34 	bl	800152c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2202      	movs	r2, #2
 8002ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	3304      	adds	r3, #4
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	4610      	mov	r0, r2
 8002ed8:	f000 fccc 	bl	8003874 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2201      	movs	r2, #1
 8002ef0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2201      	movs	r2, #1
 8002ef8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2201      	movs	r2, #1
 8002f08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2201      	movs	r2, #1
 8002f18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2201      	movs	r2, #1
 8002f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3708      	adds	r7, #8
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
	...

08002f38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b085      	sub	sp, #20
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d001      	beq.n	8002f50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e03a      	b.n	8002fc6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2202      	movs	r2, #2
 8002f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	68da      	ldr	r2, [r3, #12]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f042 0201 	orr.w	r2, r2, #1
 8002f66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a18      	ldr	r2, [pc, #96]	@ (8002fd0 <HAL_TIM_Base_Start_IT+0x98>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d00e      	beq.n	8002f90 <HAL_TIM_Base_Start_IT+0x58>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f7a:	d009      	beq.n	8002f90 <HAL_TIM_Base_Start_IT+0x58>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a14      	ldr	r2, [pc, #80]	@ (8002fd4 <HAL_TIM_Base_Start_IT+0x9c>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d004      	beq.n	8002f90 <HAL_TIM_Base_Start_IT+0x58>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a13      	ldr	r2, [pc, #76]	@ (8002fd8 <HAL_TIM_Base_Start_IT+0xa0>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d111      	bne.n	8002fb4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	f003 0307 	and.w	r3, r3, #7
 8002f9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2b06      	cmp	r3, #6
 8002fa0:	d010      	beq.n	8002fc4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f042 0201 	orr.w	r2, r2, #1
 8002fb0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fb2:	e007      	b.n	8002fc4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f042 0201 	orr.w	r2, r2, #1
 8002fc2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002fc4:	2300      	movs	r3, #0
}
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	3714      	adds	r7, #20
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bc80      	pop	{r7}
 8002fce:	4770      	bx	lr
 8002fd0:	40012c00 	.word	0x40012c00
 8002fd4:	40000400 	.word	0x40000400
 8002fd8:	40000800 	.word	0x40000800

08002fdc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d101      	bne.n	8002fee <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e041      	b.n	8003072 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d106      	bne.n	8003008 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f000 f839 	bl	800307a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2202      	movs	r2, #2
 800300c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	3304      	adds	r3, #4
 8003018:	4619      	mov	r1, r3
 800301a:	4610      	mov	r0, r2
 800301c:	f000 fc2a 	bl	8003874 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2201      	movs	r2, #1
 8003034:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2201      	movs	r2, #1
 800303c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2201      	movs	r2, #1
 8003044:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2201      	movs	r2, #1
 8003054:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2201      	movs	r2, #1
 800305c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2201      	movs	r2, #1
 8003064:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003070:	2300      	movs	r3, #0
}
 8003072:	4618      	mov	r0, r3
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800307a:	b480      	push	{r7}
 800307c:	b083      	sub	sp, #12
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003082:	bf00      	nop
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	bc80      	pop	{r7}
 800308a:	4770      	bx	lr

0800308c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d101      	bne.n	800309e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e041      	b.n	8003122 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d106      	bne.n	80030b8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2200      	movs	r2, #0
 80030ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f000 f839 	bl	800312a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2202      	movs	r2, #2
 80030bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	3304      	adds	r3, #4
 80030c8:	4619      	mov	r1, r3
 80030ca:	4610      	mov	r0, r2
 80030cc:	f000 fbd2 	bl	8003874 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2201      	movs	r2, #1
 80030d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2201      	movs	r2, #1
 80030dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2201      	movs	r2, #1
 80030e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2201      	movs	r2, #1
 80030ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2201      	movs	r2, #1
 80030f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2201      	movs	r2, #1
 80030fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2201      	movs	r2, #1
 8003104:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2201      	movs	r2, #1
 800310c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2201      	movs	r2, #1
 8003114:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2201      	movs	r2, #1
 800311c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	3708      	adds	r7, #8
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}

0800312a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800312a:	b480      	push	{r7}
 800312c:	b083      	sub	sp, #12
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003132:	bf00      	nop
 8003134:	370c      	adds	r7, #12
 8003136:	46bd      	mov	sp, r7
 8003138:	bc80      	pop	{r7}
 800313a:	4770      	bx	lr

0800313c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d109      	bne.n	8003160 <HAL_TIM_PWM_Start+0x24>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003152:	b2db      	uxtb	r3, r3
 8003154:	2b01      	cmp	r3, #1
 8003156:	bf14      	ite	ne
 8003158:	2301      	movne	r3, #1
 800315a:	2300      	moveq	r3, #0
 800315c:	b2db      	uxtb	r3, r3
 800315e:	e022      	b.n	80031a6 <HAL_TIM_PWM_Start+0x6a>
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	2b04      	cmp	r3, #4
 8003164:	d109      	bne.n	800317a <HAL_TIM_PWM_Start+0x3e>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b01      	cmp	r3, #1
 8003170:	bf14      	ite	ne
 8003172:	2301      	movne	r3, #1
 8003174:	2300      	moveq	r3, #0
 8003176:	b2db      	uxtb	r3, r3
 8003178:	e015      	b.n	80031a6 <HAL_TIM_PWM_Start+0x6a>
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	2b08      	cmp	r3, #8
 800317e:	d109      	bne.n	8003194 <HAL_TIM_PWM_Start+0x58>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003186:	b2db      	uxtb	r3, r3
 8003188:	2b01      	cmp	r3, #1
 800318a:	bf14      	ite	ne
 800318c:	2301      	movne	r3, #1
 800318e:	2300      	moveq	r3, #0
 8003190:	b2db      	uxtb	r3, r3
 8003192:	e008      	b.n	80031a6 <HAL_TIM_PWM_Start+0x6a>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800319a:	b2db      	uxtb	r3, r3
 800319c:	2b01      	cmp	r3, #1
 800319e:	bf14      	ite	ne
 80031a0:	2301      	movne	r3, #1
 80031a2:	2300      	moveq	r3, #0
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d001      	beq.n	80031ae <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e05e      	b.n	800326c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d104      	bne.n	80031be <HAL_TIM_PWM_Start+0x82>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2202      	movs	r2, #2
 80031b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031bc:	e013      	b.n	80031e6 <HAL_TIM_PWM_Start+0xaa>
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	2b04      	cmp	r3, #4
 80031c2:	d104      	bne.n	80031ce <HAL_TIM_PWM_Start+0x92>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2202      	movs	r2, #2
 80031c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80031cc:	e00b      	b.n	80031e6 <HAL_TIM_PWM_Start+0xaa>
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	2b08      	cmp	r3, #8
 80031d2:	d104      	bne.n	80031de <HAL_TIM_PWM_Start+0xa2>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2202      	movs	r2, #2
 80031d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80031dc:	e003      	b.n	80031e6 <HAL_TIM_PWM_Start+0xaa>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2202      	movs	r2, #2
 80031e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	2201      	movs	r2, #1
 80031ec:	6839      	ldr	r1, [r7, #0]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f000 fdcc 	bl	8003d8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a1e      	ldr	r2, [pc, #120]	@ (8003274 <HAL_TIM_PWM_Start+0x138>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d107      	bne.n	800320e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800320c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a18      	ldr	r2, [pc, #96]	@ (8003274 <HAL_TIM_PWM_Start+0x138>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d00e      	beq.n	8003236 <HAL_TIM_PWM_Start+0xfa>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003220:	d009      	beq.n	8003236 <HAL_TIM_PWM_Start+0xfa>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a14      	ldr	r2, [pc, #80]	@ (8003278 <HAL_TIM_PWM_Start+0x13c>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d004      	beq.n	8003236 <HAL_TIM_PWM_Start+0xfa>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a12      	ldr	r2, [pc, #72]	@ (800327c <HAL_TIM_PWM_Start+0x140>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d111      	bne.n	800325a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	f003 0307 	and.w	r3, r3, #7
 8003240:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2b06      	cmp	r3, #6
 8003246:	d010      	beq.n	800326a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f042 0201 	orr.w	r2, r2, #1
 8003256:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003258:	e007      	b.n	800326a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f042 0201 	orr.w	r2, r2, #1
 8003268:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800326a:	2300      	movs	r3, #0
}
 800326c:	4618      	mov	r0, r3
 800326e:	3710      	adds	r7, #16
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}
 8003274:	40012c00 	.word	0x40012c00
 8003278:	40000400 	.word	0x40000400
 800327c:	40000800 	.word	0x40000800

08003280 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	68db      	ldr	r3, [r3, #12]
 800328e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	691b      	ldr	r3, [r3, #16]
 8003296:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	f003 0302 	and.w	r3, r3, #2
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d020      	beq.n	80032e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	f003 0302 	and.w	r3, r3, #2
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d01b      	beq.n	80032e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f06f 0202 	mvn.w	r2, #2
 80032b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2201      	movs	r2, #1
 80032ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	699b      	ldr	r3, [r3, #24]
 80032c2:	f003 0303 	and.w	r3, r3, #3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d003      	beq.n	80032d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f000 fab6 	bl	800383c <HAL_TIM_IC_CaptureCallback>
 80032d0:	e005      	b.n	80032de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 faa9 	bl	800382a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	f000 fab8 	bl	800384e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	f003 0304 	and.w	r3, r3, #4
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d020      	beq.n	8003330 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	f003 0304 	and.w	r3, r3, #4
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d01b      	beq.n	8003330 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f06f 0204 	mvn.w	r2, #4
 8003300:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2202      	movs	r2, #2
 8003306:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003312:	2b00      	cmp	r3, #0
 8003314:	d003      	beq.n	800331e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f000 fa90 	bl	800383c <HAL_TIM_IC_CaptureCallback>
 800331c:	e005      	b.n	800332a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f000 fa83 	bl	800382a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f000 fa92 	bl	800384e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	f003 0308 	and.w	r3, r3, #8
 8003336:	2b00      	cmp	r3, #0
 8003338:	d020      	beq.n	800337c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	f003 0308 	and.w	r3, r3, #8
 8003340:	2b00      	cmp	r3, #0
 8003342:	d01b      	beq.n	800337c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f06f 0208 	mvn.w	r2, #8
 800334c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2204      	movs	r2, #4
 8003352:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	69db      	ldr	r3, [r3, #28]
 800335a:	f003 0303 	and.w	r3, r3, #3
 800335e:	2b00      	cmp	r3, #0
 8003360:	d003      	beq.n	800336a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f000 fa6a 	bl	800383c <HAL_TIM_IC_CaptureCallback>
 8003368:	e005      	b.n	8003376 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f000 fa5d 	bl	800382a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f000 fa6c 	bl	800384e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	f003 0310 	and.w	r3, r3, #16
 8003382:	2b00      	cmp	r3, #0
 8003384:	d020      	beq.n	80033c8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	f003 0310 	and.w	r3, r3, #16
 800338c:	2b00      	cmp	r3, #0
 800338e:	d01b      	beq.n	80033c8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f06f 0210 	mvn.w	r2, #16
 8003398:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2208      	movs	r2, #8
 800339e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	69db      	ldr	r3, [r3, #28]
 80033a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d003      	beq.n	80033b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f000 fa44 	bl	800383c <HAL_TIM_IC_CaptureCallback>
 80033b4:	e005      	b.n	80033c2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f000 fa37 	bl	800382a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f000 fa46 	bl	800384e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	f003 0301 	and.w	r3, r3, #1
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d00c      	beq.n	80033ec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f003 0301 	and.w	r3, r3, #1
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d007      	beq.n	80033ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f06f 0201 	mvn.w	r2, #1
 80033e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f7fd ffa2 	bl	8001330 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d00c      	beq.n	8003410 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d007      	beq.n	8003410 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003408:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	f000 fd9a 	bl	8003f44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003416:	2b00      	cmp	r3, #0
 8003418:	d00c      	beq.n	8003434 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003420:	2b00      	cmp	r3, #0
 8003422:	d007      	beq.n	8003434 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800342c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f000 fa16 	bl	8003860 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	f003 0320 	and.w	r3, r3, #32
 800343a:	2b00      	cmp	r3, #0
 800343c:	d00c      	beq.n	8003458 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	f003 0320 	and.w	r3, r3, #32
 8003444:	2b00      	cmp	r3, #0
 8003446:	d007      	beq.n	8003458 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f06f 0220 	mvn.w	r2, #32
 8003450:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f000 fd6d 	bl	8003f32 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003458:	bf00      	nop
 800345a:	3710      	adds	r7, #16
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}

08003460 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b086      	sub	sp, #24
 8003464:	af00      	add	r7, sp, #0
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	60b9      	str	r1, [r7, #8]
 800346a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800346c:	2300      	movs	r3, #0
 800346e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003476:	2b01      	cmp	r3, #1
 8003478:	d101      	bne.n	800347e <HAL_TIM_OC_ConfigChannel+0x1e>
 800347a:	2302      	movs	r3, #2
 800347c:	e048      	b.n	8003510 <HAL_TIM_OC_ConfigChannel+0xb0>
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2201      	movs	r2, #1
 8003482:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2b0c      	cmp	r3, #12
 800348a:	d839      	bhi.n	8003500 <HAL_TIM_OC_ConfigChannel+0xa0>
 800348c:	a201      	add	r2, pc, #4	@ (adr r2, 8003494 <HAL_TIM_OC_ConfigChannel+0x34>)
 800348e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003492:	bf00      	nop
 8003494:	080034c9 	.word	0x080034c9
 8003498:	08003501 	.word	0x08003501
 800349c:	08003501 	.word	0x08003501
 80034a0:	08003501 	.word	0x08003501
 80034a4:	080034d7 	.word	0x080034d7
 80034a8:	08003501 	.word	0x08003501
 80034ac:	08003501 	.word	0x08003501
 80034b0:	08003501 	.word	0x08003501
 80034b4:	080034e5 	.word	0x080034e5
 80034b8:	08003501 	.word	0x08003501
 80034bc:	08003501 	.word	0x08003501
 80034c0:	08003501 	.word	0x08003501
 80034c4:	080034f3 	.word	0x080034f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	68b9      	ldr	r1, [r7, #8]
 80034ce:	4618      	mov	r0, r3
 80034d0:	f000 fa3e 	bl	8003950 <TIM_OC1_SetConfig>
      break;
 80034d4:	e017      	b.n	8003506 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	68b9      	ldr	r1, [r7, #8]
 80034dc:	4618      	mov	r0, r3
 80034de:	f000 fa9d 	bl	8003a1c <TIM_OC2_SetConfig>
      break;
 80034e2:	e010      	b.n	8003506 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	68b9      	ldr	r1, [r7, #8]
 80034ea:	4618      	mov	r0, r3
 80034ec:	f000 fb00 	bl	8003af0 <TIM_OC3_SetConfig>
      break;
 80034f0:	e009      	b.n	8003506 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	68b9      	ldr	r1, [r7, #8]
 80034f8:	4618      	mov	r0, r3
 80034fa:	f000 fb63 	bl	8003bc4 <TIM_OC4_SetConfig>
      break;
 80034fe:	e002      	b.n	8003506 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	75fb      	strb	r3, [r7, #23]
      break;
 8003504:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2200      	movs	r2, #0
 800350a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800350e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003510:	4618      	mov	r0, r3
 8003512:	3718      	adds	r7, #24
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}

08003518 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b086      	sub	sp, #24
 800351c:	af00      	add	r7, sp, #0
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	60b9      	str	r1, [r7, #8]
 8003522:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003524:	2300      	movs	r3, #0
 8003526:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800352e:	2b01      	cmp	r3, #1
 8003530:	d101      	bne.n	8003536 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003532:	2302      	movs	r3, #2
 8003534:	e0ae      	b.n	8003694 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2201      	movs	r2, #1
 800353a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2b0c      	cmp	r3, #12
 8003542:	f200 809f 	bhi.w	8003684 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003546:	a201      	add	r2, pc, #4	@ (adr r2, 800354c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800354c:	08003581 	.word	0x08003581
 8003550:	08003685 	.word	0x08003685
 8003554:	08003685 	.word	0x08003685
 8003558:	08003685 	.word	0x08003685
 800355c:	080035c1 	.word	0x080035c1
 8003560:	08003685 	.word	0x08003685
 8003564:	08003685 	.word	0x08003685
 8003568:	08003685 	.word	0x08003685
 800356c:	08003603 	.word	0x08003603
 8003570:	08003685 	.word	0x08003685
 8003574:	08003685 	.word	0x08003685
 8003578:	08003685 	.word	0x08003685
 800357c:	08003643 	.word	0x08003643
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	68b9      	ldr	r1, [r7, #8]
 8003586:	4618      	mov	r0, r3
 8003588:	f000 f9e2 	bl	8003950 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	699a      	ldr	r2, [r3, #24]
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f042 0208 	orr.w	r2, r2, #8
 800359a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	699a      	ldr	r2, [r3, #24]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f022 0204 	bic.w	r2, r2, #4
 80035aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	6999      	ldr	r1, [r3, #24]
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	691a      	ldr	r2, [r3, #16]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	430a      	orrs	r2, r1
 80035bc:	619a      	str	r2, [r3, #24]
      break;
 80035be:	e064      	b.n	800368a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	68b9      	ldr	r1, [r7, #8]
 80035c6:	4618      	mov	r0, r3
 80035c8:	f000 fa28 	bl	8003a1c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	699a      	ldr	r2, [r3, #24]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80035da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	699a      	ldr	r2, [r3, #24]
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	6999      	ldr	r1, [r3, #24]
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	021a      	lsls	r2, r3, #8
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	430a      	orrs	r2, r1
 80035fe:	619a      	str	r2, [r3, #24]
      break;
 8003600:	e043      	b.n	800368a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	68b9      	ldr	r1, [r7, #8]
 8003608:	4618      	mov	r0, r3
 800360a:	f000 fa71 	bl	8003af0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	69da      	ldr	r2, [r3, #28]
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f042 0208 	orr.w	r2, r2, #8
 800361c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	69da      	ldr	r2, [r3, #28]
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f022 0204 	bic.w	r2, r2, #4
 800362c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	69d9      	ldr	r1, [r3, #28]
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	691a      	ldr	r2, [r3, #16]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	430a      	orrs	r2, r1
 800363e:	61da      	str	r2, [r3, #28]
      break;
 8003640:	e023      	b.n	800368a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	68b9      	ldr	r1, [r7, #8]
 8003648:	4618      	mov	r0, r3
 800364a:	f000 fabb 	bl	8003bc4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	69da      	ldr	r2, [r3, #28]
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800365c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	69da      	ldr	r2, [r3, #28]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800366c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	69d9      	ldr	r1, [r3, #28]
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	691b      	ldr	r3, [r3, #16]
 8003678:	021a      	lsls	r2, r3, #8
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	430a      	orrs	r2, r1
 8003680:	61da      	str	r2, [r3, #28]
      break;
 8003682:	e002      	b.n	800368a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	75fb      	strb	r3, [r7, #23]
      break;
 8003688:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003692:	7dfb      	ldrb	r3, [r7, #23]
}
 8003694:	4618      	mov	r0, r3
 8003696:	3718      	adds	r7, #24
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}

0800369c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036a6:	2300      	movs	r3, #0
 80036a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d101      	bne.n	80036b8 <HAL_TIM_ConfigClockSource+0x1c>
 80036b4:	2302      	movs	r3, #2
 80036b6:	e0b4      	b.n	8003822 <HAL_TIM_ConfigClockSource+0x186>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2201      	movs	r2, #1
 80036bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2202      	movs	r2, #2
 80036c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80036d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80036de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	68ba      	ldr	r2, [r7, #8]
 80036e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036f0:	d03e      	beq.n	8003770 <HAL_TIM_ConfigClockSource+0xd4>
 80036f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036f6:	f200 8087 	bhi.w	8003808 <HAL_TIM_ConfigClockSource+0x16c>
 80036fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036fe:	f000 8086 	beq.w	800380e <HAL_TIM_ConfigClockSource+0x172>
 8003702:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003706:	d87f      	bhi.n	8003808 <HAL_TIM_ConfigClockSource+0x16c>
 8003708:	2b70      	cmp	r3, #112	@ 0x70
 800370a:	d01a      	beq.n	8003742 <HAL_TIM_ConfigClockSource+0xa6>
 800370c:	2b70      	cmp	r3, #112	@ 0x70
 800370e:	d87b      	bhi.n	8003808 <HAL_TIM_ConfigClockSource+0x16c>
 8003710:	2b60      	cmp	r3, #96	@ 0x60
 8003712:	d050      	beq.n	80037b6 <HAL_TIM_ConfigClockSource+0x11a>
 8003714:	2b60      	cmp	r3, #96	@ 0x60
 8003716:	d877      	bhi.n	8003808 <HAL_TIM_ConfigClockSource+0x16c>
 8003718:	2b50      	cmp	r3, #80	@ 0x50
 800371a:	d03c      	beq.n	8003796 <HAL_TIM_ConfigClockSource+0xfa>
 800371c:	2b50      	cmp	r3, #80	@ 0x50
 800371e:	d873      	bhi.n	8003808 <HAL_TIM_ConfigClockSource+0x16c>
 8003720:	2b40      	cmp	r3, #64	@ 0x40
 8003722:	d058      	beq.n	80037d6 <HAL_TIM_ConfigClockSource+0x13a>
 8003724:	2b40      	cmp	r3, #64	@ 0x40
 8003726:	d86f      	bhi.n	8003808 <HAL_TIM_ConfigClockSource+0x16c>
 8003728:	2b30      	cmp	r3, #48	@ 0x30
 800372a:	d064      	beq.n	80037f6 <HAL_TIM_ConfigClockSource+0x15a>
 800372c:	2b30      	cmp	r3, #48	@ 0x30
 800372e:	d86b      	bhi.n	8003808 <HAL_TIM_ConfigClockSource+0x16c>
 8003730:	2b20      	cmp	r3, #32
 8003732:	d060      	beq.n	80037f6 <HAL_TIM_ConfigClockSource+0x15a>
 8003734:	2b20      	cmp	r3, #32
 8003736:	d867      	bhi.n	8003808 <HAL_TIM_ConfigClockSource+0x16c>
 8003738:	2b00      	cmp	r3, #0
 800373a:	d05c      	beq.n	80037f6 <HAL_TIM_ConfigClockSource+0x15a>
 800373c:	2b10      	cmp	r3, #16
 800373e:	d05a      	beq.n	80037f6 <HAL_TIM_ConfigClockSource+0x15a>
 8003740:	e062      	b.n	8003808 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003752:	f000 fafc 	bl	8003d4e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003764:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	68ba      	ldr	r2, [r7, #8]
 800376c:	609a      	str	r2, [r3, #8]
      break;
 800376e:	e04f      	b.n	8003810 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003780:	f000 fae5 	bl	8003d4e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	689a      	ldr	r2, [r3, #8]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003792:	609a      	str	r2, [r3, #8]
      break;
 8003794:	e03c      	b.n	8003810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037a2:	461a      	mov	r2, r3
 80037a4:	f000 fa5c 	bl	8003c60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2150      	movs	r1, #80	@ 0x50
 80037ae:	4618      	mov	r0, r3
 80037b0:	f000 fab3 	bl	8003d1a <TIM_ITRx_SetConfig>
      break;
 80037b4:	e02c      	b.n	8003810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80037c2:	461a      	mov	r2, r3
 80037c4:	f000 fa7a 	bl	8003cbc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2160      	movs	r1, #96	@ 0x60
 80037ce:	4618      	mov	r0, r3
 80037d0:	f000 faa3 	bl	8003d1a <TIM_ITRx_SetConfig>
      break;
 80037d4:	e01c      	b.n	8003810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037e2:	461a      	mov	r2, r3
 80037e4:	f000 fa3c 	bl	8003c60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	2140      	movs	r1, #64	@ 0x40
 80037ee:	4618      	mov	r0, r3
 80037f0:	f000 fa93 	bl	8003d1a <TIM_ITRx_SetConfig>
      break;
 80037f4:	e00c      	b.n	8003810 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4619      	mov	r1, r3
 8003800:	4610      	mov	r0, r2
 8003802:	f000 fa8a 	bl	8003d1a <TIM_ITRx_SetConfig>
      break;
 8003806:	e003      	b.n	8003810 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003808:	2301      	movs	r3, #1
 800380a:	73fb      	strb	r3, [r7, #15]
      break;
 800380c:	e000      	b.n	8003810 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800380e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2201      	movs	r2, #1
 8003814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003820:	7bfb      	ldrb	r3, [r7, #15]
}
 8003822:	4618      	mov	r0, r3
 8003824:	3710      	adds	r7, #16
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}

0800382a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800382a:	b480      	push	{r7}
 800382c:	b083      	sub	sp, #12
 800382e:	af00      	add	r7, sp, #0
 8003830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003832:	bf00      	nop
 8003834:	370c      	adds	r7, #12
 8003836:	46bd      	mov	sp, r7
 8003838:	bc80      	pop	{r7}
 800383a:	4770      	bx	lr

0800383c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800383c:	b480      	push	{r7}
 800383e:	b083      	sub	sp, #12
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003844:	bf00      	nop
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	bc80      	pop	{r7}
 800384c:	4770      	bx	lr

0800384e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800384e:	b480      	push	{r7}
 8003850:	b083      	sub	sp, #12
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003856:	bf00      	nop
 8003858:	370c      	adds	r7, #12
 800385a:	46bd      	mov	sp, r7
 800385c:	bc80      	pop	{r7}
 800385e:	4770      	bx	lr

08003860 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003860:	b480      	push	{r7}
 8003862:	b083      	sub	sp, #12
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003868:	bf00      	nop
 800386a:	370c      	adds	r7, #12
 800386c:	46bd      	mov	sp, r7
 800386e:	bc80      	pop	{r7}
 8003870:	4770      	bx	lr
	...

08003874 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003874:	b480      	push	{r7}
 8003876:	b085      	sub	sp, #20
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
 800387c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4a2f      	ldr	r2, [pc, #188]	@ (8003944 <TIM_Base_SetConfig+0xd0>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d00b      	beq.n	80038a4 <TIM_Base_SetConfig+0x30>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003892:	d007      	beq.n	80038a4 <TIM_Base_SetConfig+0x30>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	4a2c      	ldr	r2, [pc, #176]	@ (8003948 <TIM_Base_SetConfig+0xd4>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d003      	beq.n	80038a4 <TIM_Base_SetConfig+0x30>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	4a2b      	ldr	r2, [pc, #172]	@ (800394c <TIM_Base_SetConfig+0xd8>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d108      	bne.n	80038b6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	68fa      	ldr	r2, [r7, #12]
 80038b2:	4313      	orrs	r3, r2
 80038b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4a22      	ldr	r2, [pc, #136]	@ (8003944 <TIM_Base_SetConfig+0xd0>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d00b      	beq.n	80038d6 <TIM_Base_SetConfig+0x62>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038c4:	d007      	beq.n	80038d6 <TIM_Base_SetConfig+0x62>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a1f      	ldr	r2, [pc, #124]	@ (8003948 <TIM_Base_SetConfig+0xd4>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d003      	beq.n	80038d6 <TIM_Base_SetConfig+0x62>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a1e      	ldr	r2, [pc, #120]	@ (800394c <TIM_Base_SetConfig+0xd8>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d108      	bne.n	80038e8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	68fa      	ldr	r2, [r7, #12]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	695b      	ldr	r3, [r3, #20]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	68fa      	ldr	r2, [r7, #12]
 80038fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	689a      	ldr	r2, [r3, #8]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	4a0d      	ldr	r2, [pc, #52]	@ (8003944 <TIM_Base_SetConfig+0xd0>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d103      	bne.n	800391c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	691a      	ldr	r2, [r3, #16]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2201      	movs	r2, #1
 8003920:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	691b      	ldr	r3, [r3, #16]
 8003926:	f003 0301 	and.w	r3, r3, #1
 800392a:	2b00      	cmp	r3, #0
 800392c:	d005      	beq.n	800393a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	691b      	ldr	r3, [r3, #16]
 8003932:	f023 0201 	bic.w	r2, r3, #1
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	611a      	str	r2, [r3, #16]
  }
}
 800393a:	bf00      	nop
 800393c:	3714      	adds	r7, #20
 800393e:	46bd      	mov	sp, r7
 8003940:	bc80      	pop	{r7}
 8003942:	4770      	bx	lr
 8003944:	40012c00 	.word	0x40012c00
 8003948:	40000400 	.word	0x40000400
 800394c:	40000800 	.word	0x40000800

08003950 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003950:	b480      	push	{r7}
 8003952:	b087      	sub	sp, #28
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
 8003958:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6a1b      	ldr	r3, [r3, #32]
 800395e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6a1b      	ldr	r3, [r3, #32]
 8003964:	f023 0201 	bic.w	r2, r3, #1
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800397e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	f023 0303 	bic.w	r3, r3, #3
 8003986:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	68fa      	ldr	r2, [r7, #12]
 800398e:	4313      	orrs	r3, r2
 8003990:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	f023 0302 	bic.w	r3, r3, #2
 8003998:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	697a      	ldr	r2, [r7, #20]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	4a1c      	ldr	r2, [pc, #112]	@ (8003a18 <TIM_OC1_SetConfig+0xc8>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d10c      	bne.n	80039c6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	f023 0308 	bic.w	r3, r3, #8
 80039b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	697a      	ldr	r2, [r7, #20]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	f023 0304 	bic.w	r3, r3, #4
 80039c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	4a13      	ldr	r2, [pc, #76]	@ (8003a18 <TIM_OC1_SetConfig+0xc8>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d111      	bne.n	80039f2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80039dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	695b      	ldr	r3, [r3, #20]
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	699b      	ldr	r3, [r3, #24]
 80039ec:	693a      	ldr	r2, [r7, #16]
 80039ee:	4313      	orrs	r3, r2
 80039f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	693a      	ldr	r2, [r7, #16]
 80039f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68fa      	ldr	r2, [r7, #12]
 80039fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	685a      	ldr	r2, [r3, #4]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	697a      	ldr	r2, [r7, #20]
 8003a0a:	621a      	str	r2, [r3, #32]
}
 8003a0c:	bf00      	nop
 8003a0e:	371c      	adds	r7, #28
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bc80      	pop	{r7}
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop
 8003a18:	40012c00 	.word	0x40012c00

08003a1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b087      	sub	sp, #28
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
 8003a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6a1b      	ldr	r3, [r3, #32]
 8003a2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6a1b      	ldr	r3, [r3, #32]
 8003a30:	f023 0210 	bic.w	r2, r3, #16
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	699b      	ldr	r3, [r3, #24]
 8003a42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	021b      	lsls	r3, r3, #8
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	f023 0320 	bic.w	r3, r3, #32
 8003a66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	011b      	lsls	r3, r3, #4
 8003a6e:	697a      	ldr	r2, [r7, #20]
 8003a70:	4313      	orrs	r3, r2
 8003a72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a1d      	ldr	r2, [pc, #116]	@ (8003aec <TIM_OC2_SetConfig+0xd0>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d10d      	bne.n	8003a98 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	011b      	lsls	r3, r3, #4
 8003a8a:	697a      	ldr	r2, [r7, #20]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a96:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	4a14      	ldr	r2, [pc, #80]	@ (8003aec <TIM_OC2_SetConfig+0xd0>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d113      	bne.n	8003ac8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003aa6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003aae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	693a      	ldr	r2, [r7, #16]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	699b      	ldr	r3, [r3, #24]
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	693a      	ldr	r2, [r7, #16]
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	693a      	ldr	r2, [r7, #16]
 8003acc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	68fa      	ldr	r2, [r7, #12]
 8003ad2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	685a      	ldr	r2, [r3, #4]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	697a      	ldr	r2, [r7, #20]
 8003ae0:	621a      	str	r2, [r3, #32]
}
 8003ae2:	bf00      	nop
 8003ae4:	371c      	adds	r7, #28
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bc80      	pop	{r7}
 8003aea:	4770      	bx	lr
 8003aec:	40012c00 	.word	0x40012c00

08003af0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b087      	sub	sp, #28
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6a1b      	ldr	r3, [r3, #32]
 8003afe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a1b      	ldr	r3, [r3, #32]
 8003b04:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	69db      	ldr	r3, [r3, #28]
 8003b16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f023 0303 	bic.w	r3, r3, #3
 8003b26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	68fa      	ldr	r2, [r7, #12]
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003b38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	021b      	lsls	r3, r3, #8
 8003b40:	697a      	ldr	r2, [r7, #20]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	4a1d      	ldr	r2, [pc, #116]	@ (8003bc0 <TIM_OC3_SetConfig+0xd0>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d10d      	bne.n	8003b6a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	021b      	lsls	r3, r3, #8
 8003b5c:	697a      	ldr	r2, [r7, #20]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	4a14      	ldr	r2, [pc, #80]	@ (8003bc0 <TIM_OC3_SetConfig+0xd0>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d113      	bne.n	8003b9a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b78:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b80:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	695b      	ldr	r3, [r3, #20]
 8003b86:	011b      	lsls	r3, r3, #4
 8003b88:	693a      	ldr	r2, [r7, #16]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	011b      	lsls	r3, r3, #4
 8003b94:	693a      	ldr	r2, [r7, #16]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	693a      	ldr	r2, [r7, #16]
 8003b9e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	68fa      	ldr	r2, [r7, #12]
 8003ba4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	685a      	ldr	r2, [r3, #4]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	697a      	ldr	r2, [r7, #20]
 8003bb2:	621a      	str	r2, [r3, #32]
}
 8003bb4:	bf00      	nop
 8003bb6:	371c      	adds	r7, #28
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bc80      	pop	{r7}
 8003bbc:	4770      	bx	lr
 8003bbe:	bf00      	nop
 8003bc0:	40012c00 	.word	0x40012c00

08003bc4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b087      	sub	sp, #28
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
 8003bcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a1b      	ldr	r3, [r3, #32]
 8003bd2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a1b      	ldr	r3, [r3, #32]
 8003bd8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	69db      	ldr	r3, [r3, #28]
 8003bea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003bf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	021b      	lsls	r3, r3, #8
 8003c02:	68fa      	ldr	r2, [r7, #12]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	031b      	lsls	r3, r3, #12
 8003c16:	693a      	ldr	r2, [r7, #16]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	4a0f      	ldr	r2, [pc, #60]	@ (8003c5c <TIM_OC4_SetConfig+0x98>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d109      	bne.n	8003c38 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c2a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	695b      	ldr	r3, [r3, #20]
 8003c30:	019b      	lsls	r3, r3, #6
 8003c32:	697a      	ldr	r2, [r7, #20]
 8003c34:	4313      	orrs	r3, r2
 8003c36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	697a      	ldr	r2, [r7, #20]
 8003c3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	68fa      	ldr	r2, [r7, #12]
 8003c42:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	685a      	ldr	r2, [r3, #4]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	693a      	ldr	r2, [r7, #16]
 8003c50:	621a      	str	r2, [r3, #32]
}
 8003c52:	bf00      	nop
 8003c54:	371c      	adds	r7, #28
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bc80      	pop	{r7}
 8003c5a:	4770      	bx	lr
 8003c5c:	40012c00 	.word	0x40012c00

08003c60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b087      	sub	sp, #28
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6a1b      	ldr	r3, [r3, #32]
 8003c70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6a1b      	ldr	r3, [r3, #32]
 8003c76:	f023 0201 	bic.w	r2, r3, #1
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	699b      	ldr	r3, [r3, #24]
 8003c82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c84:	693b      	ldr	r3, [r7, #16]
 8003c86:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	011b      	lsls	r3, r3, #4
 8003c90:	693a      	ldr	r2, [r7, #16]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	f023 030a 	bic.w	r3, r3, #10
 8003c9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	693a      	ldr	r2, [r7, #16]
 8003caa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	697a      	ldr	r2, [r7, #20]
 8003cb0:	621a      	str	r2, [r3, #32]
}
 8003cb2:	bf00      	nop
 8003cb4:	371c      	adds	r7, #28
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bc80      	pop	{r7}
 8003cba:	4770      	bx	lr

08003cbc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b087      	sub	sp, #28
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6a1b      	ldr	r3, [r3, #32]
 8003ccc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6a1b      	ldr	r3, [r3, #32]
 8003cd2:	f023 0210 	bic.w	r2, r3, #16
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	699b      	ldr	r3, [r3, #24]
 8003cde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003ce6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	031b      	lsls	r3, r3, #12
 8003cec:	693a      	ldr	r2, [r7, #16]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003cf8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003cfa:	68bb      	ldr	r3, [r7, #8]
 8003cfc:	011b      	lsls	r3, r3, #4
 8003cfe:	697a      	ldr	r2, [r7, #20]
 8003d00:	4313      	orrs	r3, r2
 8003d02:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	693a      	ldr	r2, [r7, #16]
 8003d08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	697a      	ldr	r2, [r7, #20]
 8003d0e:	621a      	str	r2, [r3, #32]
}
 8003d10:	bf00      	nop
 8003d12:	371c      	adds	r7, #28
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bc80      	pop	{r7}
 8003d18:	4770      	bx	lr

08003d1a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b085      	sub	sp, #20
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
 8003d22:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d30:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d32:	683a      	ldr	r2, [r7, #0]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	f043 0307 	orr.w	r3, r3, #7
 8003d3c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	68fa      	ldr	r2, [r7, #12]
 8003d42:	609a      	str	r2, [r3, #8]
}
 8003d44:	bf00      	nop
 8003d46:	3714      	adds	r7, #20
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bc80      	pop	{r7}
 8003d4c:	4770      	bx	lr

08003d4e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d4e:	b480      	push	{r7}
 8003d50:	b087      	sub	sp, #28
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	60f8      	str	r0, [r7, #12]
 8003d56:	60b9      	str	r1, [r7, #8]
 8003d58:	607a      	str	r2, [r7, #4]
 8003d5a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003d68:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	021a      	lsls	r2, r3, #8
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	431a      	orrs	r2, r3
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	4313      	orrs	r3, r2
 8003d76:	697a      	ldr	r2, [r7, #20]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	697a      	ldr	r2, [r7, #20]
 8003d80:	609a      	str	r2, [r3, #8]
}
 8003d82:	bf00      	nop
 8003d84:	371c      	adds	r7, #28
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bc80      	pop	{r7}
 8003d8a:	4770      	bx	lr

08003d8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b087      	sub	sp, #28
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	f003 031f 	and.w	r3, r3, #31
 8003d9e:	2201      	movs	r2, #1
 8003da0:	fa02 f303 	lsl.w	r3, r2, r3
 8003da4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6a1a      	ldr	r2, [r3, #32]
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	43db      	mvns	r3, r3
 8003dae:	401a      	ands	r2, r3
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6a1a      	ldr	r2, [r3, #32]
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	f003 031f 	and.w	r3, r3, #31
 8003dbe:	6879      	ldr	r1, [r7, #4]
 8003dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8003dc4:	431a      	orrs	r2, r3
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	621a      	str	r2, [r3, #32]
}
 8003dca:	bf00      	nop
 8003dcc:	371c      	adds	r7, #28
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bc80      	pop	{r7}
 8003dd2:	4770      	bx	lr

08003dd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b085      	sub	sp, #20
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
 8003ddc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	d101      	bne.n	8003dec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003de8:	2302      	movs	r3, #2
 8003dea:	e046      	b.n	8003e7a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2202      	movs	r2, #2
 8003df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	68fa      	ldr	r2, [r7, #12]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	68fa      	ldr	r2, [r7, #12]
 8003e24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4a16      	ldr	r2, [pc, #88]	@ (8003e84 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d00e      	beq.n	8003e4e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e38:	d009      	beq.n	8003e4e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a12      	ldr	r2, [pc, #72]	@ (8003e88 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d004      	beq.n	8003e4e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a10      	ldr	r2, [pc, #64]	@ (8003e8c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d10c      	bne.n	8003e68 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	68ba      	ldr	r2, [r7, #8]
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	68ba      	ldr	r2, [r7, #8]
 8003e66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3714      	adds	r7, #20
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bc80      	pop	{r7}
 8003e82:	4770      	bx	lr
 8003e84:	40012c00 	.word	0x40012c00
 8003e88:	40000400 	.word	0x40000400
 8003e8c:	40000800 	.word	0x40000800

08003e90 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b085      	sub	sp, #20
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
 8003e98:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d101      	bne.n	8003eac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003ea8:	2302      	movs	r3, #2
 8003eaa:	e03d      	b.n	8003f28 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	691b      	ldr	r3, [r3, #16]
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	695b      	ldr	r3, [r3, #20]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	69db      	ldr	r3, [r3, #28]
 8003f12:	4313      	orrs	r3, r2
 8003f14:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	68fa      	ldr	r2, [r7, #12]
 8003f1c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2200      	movs	r2, #0
 8003f22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003f26:	2300      	movs	r3, #0
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3714      	adds	r7, #20
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bc80      	pop	{r7}
 8003f30:	4770      	bx	lr

08003f32 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003f32:	b480      	push	{r7}
 8003f34:	b083      	sub	sp, #12
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003f3a:	bf00      	nop
 8003f3c:	370c      	adds	r7, #12
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bc80      	pop	{r7}
 8003f42:	4770      	bx	lr

08003f44 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b083      	sub	sp, #12
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f4c:	bf00      	nop
 8003f4e:	370c      	adds	r7, #12
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bc80      	pop	{r7}
 8003f54:	4770      	bx	lr

08003f56 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f56:	b580      	push	{r7, lr}
 8003f58:	b082      	sub	sp, #8
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d101      	bne.n	8003f68 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e042      	b.n	8003fee <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d106      	bne.n	8003f82 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f7fd fb71 	bl	8001664 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2224      	movs	r2, #36	@ 0x24
 8003f86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	68da      	ldr	r2, [r3, #12]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f98:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f000 f972 	bl	8004284 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	691a      	ldr	r2, [r3, #16]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003fae:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	695a      	ldr	r2, [r3, #20]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003fbe:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	68da      	ldr	r2, [r3, #12]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003fce:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2220      	movs	r2, #32
 8003fda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2220      	movs	r2, #32
 8003fe2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003fec:	2300      	movs	r3, #0
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	3708      	adds	r7, #8
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}

08003ff6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ff6:	b580      	push	{r7, lr}
 8003ff8:	b08a      	sub	sp, #40	@ 0x28
 8003ffa:	af02      	add	r7, sp, #8
 8003ffc:	60f8      	str	r0, [r7, #12]
 8003ffe:	60b9      	str	r1, [r7, #8]
 8004000:	603b      	str	r3, [r7, #0]
 8004002:	4613      	mov	r3, r2
 8004004:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004006:	2300      	movs	r3, #0
 8004008:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004010:	b2db      	uxtb	r3, r3
 8004012:	2b20      	cmp	r3, #32
 8004014:	d175      	bne.n	8004102 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d002      	beq.n	8004022 <HAL_UART_Transmit+0x2c>
 800401c:	88fb      	ldrh	r3, [r7, #6]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d101      	bne.n	8004026 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e06e      	b.n	8004104 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2221      	movs	r2, #33	@ 0x21
 8004030:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004034:	f7fd fcc8 	bl	80019c8 <HAL_GetTick>
 8004038:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	88fa      	ldrh	r2, [r7, #6]
 800403e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	88fa      	ldrh	r2, [r7, #6]
 8004044:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800404e:	d108      	bne.n	8004062 <HAL_UART_Transmit+0x6c>
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	691b      	ldr	r3, [r3, #16]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d104      	bne.n	8004062 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004058:	2300      	movs	r3, #0
 800405a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	61bb      	str	r3, [r7, #24]
 8004060:	e003      	b.n	800406a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004066:	2300      	movs	r3, #0
 8004068:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800406a:	e02e      	b.n	80040ca <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	9300      	str	r3, [sp, #0]
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	2200      	movs	r2, #0
 8004074:	2180      	movs	r1, #128	@ 0x80
 8004076:	68f8      	ldr	r0, [r7, #12]
 8004078:	f000 f848 	bl	800410c <UART_WaitOnFlagUntilTimeout>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d005      	beq.n	800408e <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2220      	movs	r2, #32
 8004086:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e03a      	b.n	8004104 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800408e:	69fb      	ldr	r3, [r7, #28]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d10b      	bne.n	80040ac <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	881b      	ldrh	r3, [r3, #0]
 8004098:	461a      	mov	r2, r3
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040a2:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80040a4:	69bb      	ldr	r3, [r7, #24]
 80040a6:	3302      	adds	r3, #2
 80040a8:	61bb      	str	r3, [r7, #24]
 80040aa:	e007      	b.n	80040bc <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80040ac:	69fb      	ldr	r3, [r7, #28]
 80040ae:	781a      	ldrb	r2, [r3, #0]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	3301      	adds	r3, #1
 80040ba:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80040c0:	b29b      	uxth	r3, r3
 80040c2:	3b01      	subs	r3, #1
 80040c4:	b29a      	uxth	r2, r3
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d1cb      	bne.n	800406c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	9300      	str	r3, [sp, #0]
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	2200      	movs	r2, #0
 80040dc:	2140      	movs	r1, #64	@ 0x40
 80040de:	68f8      	ldr	r0, [r7, #12]
 80040e0:	f000 f814 	bl	800410c <UART_WaitOnFlagUntilTimeout>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d005      	beq.n	80040f6 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2220      	movs	r2, #32
 80040ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e006      	b.n	8004104 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	2220      	movs	r2, #32
 80040fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80040fe:	2300      	movs	r3, #0
 8004100:	e000      	b.n	8004104 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004102:	2302      	movs	r3, #2
  }
}
 8004104:	4618      	mov	r0, r3
 8004106:	3720      	adds	r7, #32
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}

0800410c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b086      	sub	sp, #24
 8004110:	af00      	add	r7, sp, #0
 8004112:	60f8      	str	r0, [r7, #12]
 8004114:	60b9      	str	r1, [r7, #8]
 8004116:	603b      	str	r3, [r7, #0]
 8004118:	4613      	mov	r3, r2
 800411a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800411c:	e03b      	b.n	8004196 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800411e:	6a3b      	ldr	r3, [r7, #32]
 8004120:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004124:	d037      	beq.n	8004196 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004126:	f7fd fc4f 	bl	80019c8 <HAL_GetTick>
 800412a:	4602      	mov	r2, r0
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	6a3a      	ldr	r2, [r7, #32]
 8004132:	429a      	cmp	r2, r3
 8004134:	d302      	bcc.n	800413c <UART_WaitOnFlagUntilTimeout+0x30>
 8004136:	6a3b      	ldr	r3, [r7, #32]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d101      	bne.n	8004140 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800413c:	2303      	movs	r3, #3
 800413e:	e03a      	b.n	80041b6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	68db      	ldr	r3, [r3, #12]
 8004146:	f003 0304 	and.w	r3, r3, #4
 800414a:	2b00      	cmp	r3, #0
 800414c:	d023      	beq.n	8004196 <UART_WaitOnFlagUntilTimeout+0x8a>
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	2b80      	cmp	r3, #128	@ 0x80
 8004152:	d020      	beq.n	8004196 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	2b40      	cmp	r3, #64	@ 0x40
 8004158:	d01d      	beq.n	8004196 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 0308 	and.w	r3, r3, #8
 8004164:	2b08      	cmp	r3, #8
 8004166:	d116      	bne.n	8004196 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004168:	2300      	movs	r3, #0
 800416a:	617b      	str	r3, [r7, #20]
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	617b      	str	r3, [r7, #20]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	617b      	str	r3, [r7, #20]
 800417c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800417e:	68f8      	ldr	r0, [r7, #12]
 8004180:	f000 f81d 	bl	80041be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2208      	movs	r2, #8
 8004188:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2200      	movs	r2, #0
 800418e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e00f      	b.n	80041b6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	4013      	ands	r3, r2
 80041a0:	68ba      	ldr	r2, [r7, #8]
 80041a2:	429a      	cmp	r2, r3
 80041a4:	bf0c      	ite	eq
 80041a6:	2301      	moveq	r3, #1
 80041a8:	2300      	movne	r3, #0
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	461a      	mov	r2, r3
 80041ae:	79fb      	ldrb	r3, [r7, #7]
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d0b4      	beq.n	800411e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3718      	adds	r7, #24
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}

080041be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80041be:	b480      	push	{r7}
 80041c0:	b095      	sub	sp, #84	@ 0x54
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	330c      	adds	r3, #12
 80041cc:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041d0:	e853 3f00 	ldrex	r3, [r3]
 80041d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80041d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80041dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	330c      	adds	r3, #12
 80041e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80041e6:	643a      	str	r2, [r7, #64]	@ 0x40
 80041e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80041ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80041ee:	e841 2300 	strex	r3, r2, [r1]
 80041f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80041f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d1e5      	bne.n	80041c6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	3314      	adds	r3, #20
 8004200:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004202:	6a3b      	ldr	r3, [r7, #32]
 8004204:	e853 3f00 	ldrex	r3, [r3]
 8004208:	61fb      	str	r3, [r7, #28]
   return(result);
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	f023 0301 	bic.w	r3, r3, #1
 8004210:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	3314      	adds	r3, #20
 8004218:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800421a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800421c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800421e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004220:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004222:	e841 2300 	strex	r3, r2, [r1]
 8004226:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800422a:	2b00      	cmp	r3, #0
 800422c:	d1e5      	bne.n	80041fa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004232:	2b01      	cmp	r3, #1
 8004234:	d119      	bne.n	800426a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	330c      	adds	r3, #12
 800423c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	e853 3f00 	ldrex	r3, [r3]
 8004244:	60bb      	str	r3, [r7, #8]
   return(result);
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	f023 0310 	bic.w	r3, r3, #16
 800424c:	647b      	str	r3, [r7, #68]	@ 0x44
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	330c      	adds	r3, #12
 8004254:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004256:	61ba      	str	r2, [r7, #24]
 8004258:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800425a:	6979      	ldr	r1, [r7, #20]
 800425c:	69ba      	ldr	r2, [r7, #24]
 800425e:	e841 2300 	strex	r3, r2, [r1]
 8004262:	613b      	str	r3, [r7, #16]
   return(result);
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d1e5      	bne.n	8004236 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2220      	movs	r2, #32
 800426e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004278:	bf00      	nop
 800427a:	3754      	adds	r7, #84	@ 0x54
 800427c:	46bd      	mov	sp, r7
 800427e:	bc80      	pop	{r7}
 8004280:	4770      	bx	lr
	...

08004284 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	691b      	ldr	r3, [r3, #16]
 8004292:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	68da      	ldr	r2, [r3, #12]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	430a      	orrs	r2, r1
 80042a0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	689a      	ldr	r2, [r3, #8]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	691b      	ldr	r3, [r3, #16]
 80042aa:	431a      	orrs	r2, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	695b      	ldr	r3, [r3, #20]
 80042b0:	4313      	orrs	r3, r2
 80042b2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	68db      	ldr	r3, [r3, #12]
 80042ba:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80042be:	f023 030c 	bic.w	r3, r3, #12
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	6812      	ldr	r2, [r2, #0]
 80042c6:	68b9      	ldr	r1, [r7, #8]
 80042c8:	430b      	orrs	r3, r1
 80042ca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	695b      	ldr	r3, [r3, #20]
 80042d2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	699a      	ldr	r2, [r3, #24]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	430a      	orrs	r2, r1
 80042e0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a2c      	ldr	r2, [pc, #176]	@ (8004398 <UART_SetConfig+0x114>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d103      	bne.n	80042f4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80042ec:	f7fe fda2 	bl	8002e34 <HAL_RCC_GetPCLK2Freq>
 80042f0:	60f8      	str	r0, [r7, #12]
 80042f2:	e002      	b.n	80042fa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80042f4:	f7fe fd8a 	bl	8002e0c <HAL_RCC_GetPCLK1Freq>
 80042f8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80042fa:	68fa      	ldr	r2, [r7, #12]
 80042fc:	4613      	mov	r3, r2
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	4413      	add	r3, r2
 8004302:	009a      	lsls	r2, r3, #2
 8004304:	441a      	add	r2, r3
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004310:	4a22      	ldr	r2, [pc, #136]	@ (800439c <UART_SetConfig+0x118>)
 8004312:	fba2 2303 	umull	r2, r3, r2, r3
 8004316:	095b      	lsrs	r3, r3, #5
 8004318:	0119      	lsls	r1, r3, #4
 800431a:	68fa      	ldr	r2, [r7, #12]
 800431c:	4613      	mov	r3, r2
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	4413      	add	r3, r2
 8004322:	009a      	lsls	r2, r3, #2
 8004324:	441a      	add	r2, r3
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	009b      	lsls	r3, r3, #2
 800432c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004330:	4b1a      	ldr	r3, [pc, #104]	@ (800439c <UART_SetConfig+0x118>)
 8004332:	fba3 0302 	umull	r0, r3, r3, r2
 8004336:	095b      	lsrs	r3, r3, #5
 8004338:	2064      	movs	r0, #100	@ 0x64
 800433a:	fb00 f303 	mul.w	r3, r0, r3
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	011b      	lsls	r3, r3, #4
 8004342:	3332      	adds	r3, #50	@ 0x32
 8004344:	4a15      	ldr	r2, [pc, #84]	@ (800439c <UART_SetConfig+0x118>)
 8004346:	fba2 2303 	umull	r2, r3, r2, r3
 800434a:	095b      	lsrs	r3, r3, #5
 800434c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004350:	4419      	add	r1, r3
 8004352:	68fa      	ldr	r2, [r7, #12]
 8004354:	4613      	mov	r3, r2
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	4413      	add	r3, r2
 800435a:	009a      	lsls	r2, r3, #2
 800435c:	441a      	add	r2, r3
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	fbb2 f2f3 	udiv	r2, r2, r3
 8004368:	4b0c      	ldr	r3, [pc, #48]	@ (800439c <UART_SetConfig+0x118>)
 800436a:	fba3 0302 	umull	r0, r3, r3, r2
 800436e:	095b      	lsrs	r3, r3, #5
 8004370:	2064      	movs	r0, #100	@ 0x64
 8004372:	fb00 f303 	mul.w	r3, r0, r3
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	011b      	lsls	r3, r3, #4
 800437a:	3332      	adds	r3, #50	@ 0x32
 800437c:	4a07      	ldr	r2, [pc, #28]	@ (800439c <UART_SetConfig+0x118>)
 800437e:	fba2 2303 	umull	r2, r3, r2, r3
 8004382:	095b      	lsrs	r3, r3, #5
 8004384:	f003 020f 	and.w	r2, r3, #15
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	440a      	add	r2, r1
 800438e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004390:	bf00      	nop
 8004392:	3710      	adds	r7, #16
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}
 8004398:	40013800 	.word	0x40013800
 800439c:	51eb851f 	.word	0x51eb851f

080043a0 <srand>:
 80043a0:	b538      	push	{r3, r4, r5, lr}
 80043a2:	4b10      	ldr	r3, [pc, #64]	@ (80043e4 <srand+0x44>)
 80043a4:	4604      	mov	r4, r0
 80043a6:	681d      	ldr	r5, [r3, #0]
 80043a8:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80043aa:	b9b3      	cbnz	r3, 80043da <srand+0x3a>
 80043ac:	2018      	movs	r0, #24
 80043ae:	f000 fc03 	bl	8004bb8 <malloc>
 80043b2:	4602      	mov	r2, r0
 80043b4:	6328      	str	r0, [r5, #48]	@ 0x30
 80043b6:	b920      	cbnz	r0, 80043c2 <srand+0x22>
 80043b8:	2146      	movs	r1, #70	@ 0x46
 80043ba:	4b0b      	ldr	r3, [pc, #44]	@ (80043e8 <srand+0x48>)
 80043bc:	480b      	ldr	r0, [pc, #44]	@ (80043ec <srand+0x4c>)
 80043be:	f000 fb95 	bl	8004aec <__assert_func>
 80043c2:	490b      	ldr	r1, [pc, #44]	@ (80043f0 <srand+0x50>)
 80043c4:	4b0b      	ldr	r3, [pc, #44]	@ (80043f4 <srand+0x54>)
 80043c6:	e9c0 1300 	strd	r1, r3, [r0]
 80043ca:	4b0b      	ldr	r3, [pc, #44]	@ (80043f8 <srand+0x58>)
 80043cc:	2100      	movs	r1, #0
 80043ce:	6083      	str	r3, [r0, #8]
 80043d0:	230b      	movs	r3, #11
 80043d2:	8183      	strh	r3, [r0, #12]
 80043d4:	2001      	movs	r0, #1
 80043d6:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80043da:	2200      	movs	r2, #0
 80043dc:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80043de:	611c      	str	r4, [r3, #16]
 80043e0:	615a      	str	r2, [r3, #20]
 80043e2:	bd38      	pop	{r3, r4, r5, pc}
 80043e4:	2000001c 	.word	0x2000001c
 80043e8:	0800568e 	.word	0x0800568e
 80043ec:	080056a5 	.word	0x080056a5
 80043f0:	abcd330e 	.word	0xabcd330e
 80043f4:	e66d1234 	.word	0xe66d1234
 80043f8:	0005deec 	.word	0x0005deec

080043fc <rand>:
 80043fc:	4b16      	ldr	r3, [pc, #88]	@ (8004458 <rand+0x5c>)
 80043fe:	b510      	push	{r4, lr}
 8004400:	681c      	ldr	r4, [r3, #0]
 8004402:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004404:	b9b3      	cbnz	r3, 8004434 <rand+0x38>
 8004406:	2018      	movs	r0, #24
 8004408:	f000 fbd6 	bl	8004bb8 <malloc>
 800440c:	4602      	mov	r2, r0
 800440e:	6320      	str	r0, [r4, #48]	@ 0x30
 8004410:	b920      	cbnz	r0, 800441c <rand+0x20>
 8004412:	2152      	movs	r1, #82	@ 0x52
 8004414:	4b11      	ldr	r3, [pc, #68]	@ (800445c <rand+0x60>)
 8004416:	4812      	ldr	r0, [pc, #72]	@ (8004460 <rand+0x64>)
 8004418:	f000 fb68 	bl	8004aec <__assert_func>
 800441c:	4911      	ldr	r1, [pc, #68]	@ (8004464 <rand+0x68>)
 800441e:	4b12      	ldr	r3, [pc, #72]	@ (8004468 <rand+0x6c>)
 8004420:	e9c0 1300 	strd	r1, r3, [r0]
 8004424:	4b11      	ldr	r3, [pc, #68]	@ (800446c <rand+0x70>)
 8004426:	2100      	movs	r1, #0
 8004428:	6083      	str	r3, [r0, #8]
 800442a:	230b      	movs	r3, #11
 800442c:	8183      	strh	r3, [r0, #12]
 800442e:	2001      	movs	r0, #1
 8004430:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004434:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004436:	480e      	ldr	r0, [pc, #56]	@ (8004470 <rand+0x74>)
 8004438:	690b      	ldr	r3, [r1, #16]
 800443a:	694c      	ldr	r4, [r1, #20]
 800443c:	4358      	muls	r0, r3
 800443e:	4a0d      	ldr	r2, [pc, #52]	@ (8004474 <rand+0x78>)
 8004440:	fb02 0004 	mla	r0, r2, r4, r0
 8004444:	fba3 3202 	umull	r3, r2, r3, r2
 8004448:	3301      	adds	r3, #1
 800444a:	eb40 0002 	adc.w	r0, r0, r2
 800444e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8004452:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004456:	bd10      	pop	{r4, pc}
 8004458:	2000001c 	.word	0x2000001c
 800445c:	0800568e 	.word	0x0800568e
 8004460:	080056a5 	.word	0x080056a5
 8004464:	abcd330e 	.word	0xabcd330e
 8004468:	e66d1234 	.word	0xe66d1234
 800446c:	0005deec 	.word	0x0005deec
 8004470:	5851f42d 	.word	0x5851f42d
 8004474:	4c957f2d 	.word	0x4c957f2d

08004478 <std>:
 8004478:	2300      	movs	r3, #0
 800447a:	b510      	push	{r4, lr}
 800447c:	4604      	mov	r4, r0
 800447e:	e9c0 3300 	strd	r3, r3, [r0]
 8004482:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004486:	6083      	str	r3, [r0, #8]
 8004488:	8181      	strh	r1, [r0, #12]
 800448a:	6643      	str	r3, [r0, #100]	@ 0x64
 800448c:	81c2      	strh	r2, [r0, #14]
 800448e:	6183      	str	r3, [r0, #24]
 8004490:	4619      	mov	r1, r3
 8004492:	2208      	movs	r2, #8
 8004494:	305c      	adds	r0, #92	@ 0x5c
 8004496:	f000 faad 	bl	80049f4 <memset>
 800449a:	4b0d      	ldr	r3, [pc, #52]	@ (80044d0 <std+0x58>)
 800449c:	6224      	str	r4, [r4, #32]
 800449e:	6263      	str	r3, [r4, #36]	@ 0x24
 80044a0:	4b0c      	ldr	r3, [pc, #48]	@ (80044d4 <std+0x5c>)
 80044a2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80044a4:	4b0c      	ldr	r3, [pc, #48]	@ (80044d8 <std+0x60>)
 80044a6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80044a8:	4b0c      	ldr	r3, [pc, #48]	@ (80044dc <std+0x64>)
 80044aa:	6323      	str	r3, [r4, #48]	@ 0x30
 80044ac:	4b0c      	ldr	r3, [pc, #48]	@ (80044e0 <std+0x68>)
 80044ae:	429c      	cmp	r4, r3
 80044b0:	d006      	beq.n	80044c0 <std+0x48>
 80044b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80044b6:	4294      	cmp	r4, r2
 80044b8:	d002      	beq.n	80044c0 <std+0x48>
 80044ba:	33d0      	adds	r3, #208	@ 0xd0
 80044bc:	429c      	cmp	r4, r3
 80044be:	d105      	bne.n	80044cc <std+0x54>
 80044c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80044c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044c8:	f000 bb0c 	b.w	8004ae4 <__retarget_lock_init_recursive>
 80044cc:	bd10      	pop	{r4, pc}
 80044ce:	bf00      	nop
 80044d0:	08004845 	.word	0x08004845
 80044d4:	08004867 	.word	0x08004867
 80044d8:	0800489f 	.word	0x0800489f
 80044dc:	080048c3 	.word	0x080048c3
 80044e0:	20000248 	.word	0x20000248

080044e4 <stdio_exit_handler>:
 80044e4:	4a02      	ldr	r2, [pc, #8]	@ (80044f0 <stdio_exit_handler+0xc>)
 80044e6:	4903      	ldr	r1, [pc, #12]	@ (80044f4 <stdio_exit_handler+0x10>)
 80044e8:	4803      	ldr	r0, [pc, #12]	@ (80044f8 <stdio_exit_handler+0x14>)
 80044ea:	f000 b869 	b.w	80045c0 <_fwalk_sglue>
 80044ee:	bf00      	nop
 80044f0:	20000010 	.word	0x20000010
 80044f4:	080053c5 	.word	0x080053c5
 80044f8:	20000020 	.word	0x20000020

080044fc <cleanup_stdio>:
 80044fc:	6841      	ldr	r1, [r0, #4]
 80044fe:	4b0c      	ldr	r3, [pc, #48]	@ (8004530 <cleanup_stdio+0x34>)
 8004500:	b510      	push	{r4, lr}
 8004502:	4299      	cmp	r1, r3
 8004504:	4604      	mov	r4, r0
 8004506:	d001      	beq.n	800450c <cleanup_stdio+0x10>
 8004508:	f000 ff5c 	bl	80053c4 <_fflush_r>
 800450c:	68a1      	ldr	r1, [r4, #8]
 800450e:	4b09      	ldr	r3, [pc, #36]	@ (8004534 <cleanup_stdio+0x38>)
 8004510:	4299      	cmp	r1, r3
 8004512:	d002      	beq.n	800451a <cleanup_stdio+0x1e>
 8004514:	4620      	mov	r0, r4
 8004516:	f000 ff55 	bl	80053c4 <_fflush_r>
 800451a:	68e1      	ldr	r1, [r4, #12]
 800451c:	4b06      	ldr	r3, [pc, #24]	@ (8004538 <cleanup_stdio+0x3c>)
 800451e:	4299      	cmp	r1, r3
 8004520:	d004      	beq.n	800452c <cleanup_stdio+0x30>
 8004522:	4620      	mov	r0, r4
 8004524:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004528:	f000 bf4c 	b.w	80053c4 <_fflush_r>
 800452c:	bd10      	pop	{r4, pc}
 800452e:	bf00      	nop
 8004530:	20000248 	.word	0x20000248
 8004534:	200002b0 	.word	0x200002b0
 8004538:	20000318 	.word	0x20000318

0800453c <global_stdio_init.part.0>:
 800453c:	b510      	push	{r4, lr}
 800453e:	4b0b      	ldr	r3, [pc, #44]	@ (800456c <global_stdio_init.part.0+0x30>)
 8004540:	4c0b      	ldr	r4, [pc, #44]	@ (8004570 <global_stdio_init.part.0+0x34>)
 8004542:	4a0c      	ldr	r2, [pc, #48]	@ (8004574 <global_stdio_init.part.0+0x38>)
 8004544:	4620      	mov	r0, r4
 8004546:	601a      	str	r2, [r3, #0]
 8004548:	2104      	movs	r1, #4
 800454a:	2200      	movs	r2, #0
 800454c:	f7ff ff94 	bl	8004478 <std>
 8004550:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004554:	2201      	movs	r2, #1
 8004556:	2109      	movs	r1, #9
 8004558:	f7ff ff8e 	bl	8004478 <std>
 800455c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004560:	2202      	movs	r2, #2
 8004562:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004566:	2112      	movs	r1, #18
 8004568:	f7ff bf86 	b.w	8004478 <std>
 800456c:	20000380 	.word	0x20000380
 8004570:	20000248 	.word	0x20000248
 8004574:	080044e5 	.word	0x080044e5

08004578 <__sfp_lock_acquire>:
 8004578:	4801      	ldr	r0, [pc, #4]	@ (8004580 <__sfp_lock_acquire+0x8>)
 800457a:	f000 bab4 	b.w	8004ae6 <__retarget_lock_acquire_recursive>
 800457e:	bf00      	nop
 8004580:	20000389 	.word	0x20000389

08004584 <__sfp_lock_release>:
 8004584:	4801      	ldr	r0, [pc, #4]	@ (800458c <__sfp_lock_release+0x8>)
 8004586:	f000 baaf 	b.w	8004ae8 <__retarget_lock_release_recursive>
 800458a:	bf00      	nop
 800458c:	20000389 	.word	0x20000389

08004590 <__sinit>:
 8004590:	b510      	push	{r4, lr}
 8004592:	4604      	mov	r4, r0
 8004594:	f7ff fff0 	bl	8004578 <__sfp_lock_acquire>
 8004598:	6a23      	ldr	r3, [r4, #32]
 800459a:	b11b      	cbz	r3, 80045a4 <__sinit+0x14>
 800459c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045a0:	f7ff bff0 	b.w	8004584 <__sfp_lock_release>
 80045a4:	4b04      	ldr	r3, [pc, #16]	@ (80045b8 <__sinit+0x28>)
 80045a6:	6223      	str	r3, [r4, #32]
 80045a8:	4b04      	ldr	r3, [pc, #16]	@ (80045bc <__sinit+0x2c>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d1f5      	bne.n	800459c <__sinit+0xc>
 80045b0:	f7ff ffc4 	bl	800453c <global_stdio_init.part.0>
 80045b4:	e7f2      	b.n	800459c <__sinit+0xc>
 80045b6:	bf00      	nop
 80045b8:	080044fd 	.word	0x080044fd
 80045bc:	20000380 	.word	0x20000380

080045c0 <_fwalk_sglue>:
 80045c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80045c4:	4607      	mov	r7, r0
 80045c6:	4688      	mov	r8, r1
 80045c8:	4614      	mov	r4, r2
 80045ca:	2600      	movs	r6, #0
 80045cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80045d0:	f1b9 0901 	subs.w	r9, r9, #1
 80045d4:	d505      	bpl.n	80045e2 <_fwalk_sglue+0x22>
 80045d6:	6824      	ldr	r4, [r4, #0]
 80045d8:	2c00      	cmp	r4, #0
 80045da:	d1f7      	bne.n	80045cc <_fwalk_sglue+0xc>
 80045dc:	4630      	mov	r0, r6
 80045de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80045e2:	89ab      	ldrh	r3, [r5, #12]
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d907      	bls.n	80045f8 <_fwalk_sglue+0x38>
 80045e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80045ec:	3301      	adds	r3, #1
 80045ee:	d003      	beq.n	80045f8 <_fwalk_sglue+0x38>
 80045f0:	4629      	mov	r1, r5
 80045f2:	4638      	mov	r0, r7
 80045f4:	47c0      	blx	r8
 80045f6:	4306      	orrs	r6, r0
 80045f8:	3568      	adds	r5, #104	@ 0x68
 80045fa:	e7e9      	b.n	80045d0 <_fwalk_sglue+0x10>

080045fc <iprintf>:
 80045fc:	b40f      	push	{r0, r1, r2, r3}
 80045fe:	b507      	push	{r0, r1, r2, lr}
 8004600:	4906      	ldr	r1, [pc, #24]	@ (800461c <iprintf+0x20>)
 8004602:	ab04      	add	r3, sp, #16
 8004604:	6808      	ldr	r0, [r1, #0]
 8004606:	f853 2b04 	ldr.w	r2, [r3], #4
 800460a:	6881      	ldr	r1, [r0, #8]
 800460c:	9301      	str	r3, [sp, #4]
 800460e:	f000 fbb1 	bl	8004d74 <_vfiprintf_r>
 8004612:	b003      	add	sp, #12
 8004614:	f85d eb04 	ldr.w	lr, [sp], #4
 8004618:	b004      	add	sp, #16
 800461a:	4770      	bx	lr
 800461c:	2000001c 	.word	0x2000001c

08004620 <_puts_r>:
 8004620:	6a03      	ldr	r3, [r0, #32]
 8004622:	b570      	push	{r4, r5, r6, lr}
 8004624:	4605      	mov	r5, r0
 8004626:	460e      	mov	r6, r1
 8004628:	6884      	ldr	r4, [r0, #8]
 800462a:	b90b      	cbnz	r3, 8004630 <_puts_r+0x10>
 800462c:	f7ff ffb0 	bl	8004590 <__sinit>
 8004630:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004632:	07db      	lsls	r3, r3, #31
 8004634:	d405      	bmi.n	8004642 <_puts_r+0x22>
 8004636:	89a3      	ldrh	r3, [r4, #12]
 8004638:	0598      	lsls	r0, r3, #22
 800463a:	d402      	bmi.n	8004642 <_puts_r+0x22>
 800463c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800463e:	f000 fa52 	bl	8004ae6 <__retarget_lock_acquire_recursive>
 8004642:	89a3      	ldrh	r3, [r4, #12]
 8004644:	0719      	lsls	r1, r3, #28
 8004646:	d502      	bpl.n	800464e <_puts_r+0x2e>
 8004648:	6923      	ldr	r3, [r4, #16]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d135      	bne.n	80046ba <_puts_r+0x9a>
 800464e:	4621      	mov	r1, r4
 8004650:	4628      	mov	r0, r5
 8004652:	f000 f979 	bl	8004948 <__swsetup_r>
 8004656:	b380      	cbz	r0, 80046ba <_puts_r+0x9a>
 8004658:	f04f 35ff 	mov.w	r5, #4294967295
 800465c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800465e:	07da      	lsls	r2, r3, #31
 8004660:	d405      	bmi.n	800466e <_puts_r+0x4e>
 8004662:	89a3      	ldrh	r3, [r4, #12]
 8004664:	059b      	lsls	r3, r3, #22
 8004666:	d402      	bmi.n	800466e <_puts_r+0x4e>
 8004668:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800466a:	f000 fa3d 	bl	8004ae8 <__retarget_lock_release_recursive>
 800466e:	4628      	mov	r0, r5
 8004670:	bd70      	pop	{r4, r5, r6, pc}
 8004672:	2b00      	cmp	r3, #0
 8004674:	da04      	bge.n	8004680 <_puts_r+0x60>
 8004676:	69a2      	ldr	r2, [r4, #24]
 8004678:	429a      	cmp	r2, r3
 800467a:	dc17      	bgt.n	80046ac <_puts_r+0x8c>
 800467c:	290a      	cmp	r1, #10
 800467e:	d015      	beq.n	80046ac <_puts_r+0x8c>
 8004680:	6823      	ldr	r3, [r4, #0]
 8004682:	1c5a      	adds	r2, r3, #1
 8004684:	6022      	str	r2, [r4, #0]
 8004686:	7019      	strb	r1, [r3, #0]
 8004688:	68a3      	ldr	r3, [r4, #8]
 800468a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800468e:	3b01      	subs	r3, #1
 8004690:	60a3      	str	r3, [r4, #8]
 8004692:	2900      	cmp	r1, #0
 8004694:	d1ed      	bne.n	8004672 <_puts_r+0x52>
 8004696:	2b00      	cmp	r3, #0
 8004698:	da11      	bge.n	80046be <_puts_r+0x9e>
 800469a:	4622      	mov	r2, r4
 800469c:	210a      	movs	r1, #10
 800469e:	4628      	mov	r0, r5
 80046a0:	f000 f913 	bl	80048ca <__swbuf_r>
 80046a4:	3001      	adds	r0, #1
 80046a6:	d0d7      	beq.n	8004658 <_puts_r+0x38>
 80046a8:	250a      	movs	r5, #10
 80046aa:	e7d7      	b.n	800465c <_puts_r+0x3c>
 80046ac:	4622      	mov	r2, r4
 80046ae:	4628      	mov	r0, r5
 80046b0:	f000 f90b 	bl	80048ca <__swbuf_r>
 80046b4:	3001      	adds	r0, #1
 80046b6:	d1e7      	bne.n	8004688 <_puts_r+0x68>
 80046b8:	e7ce      	b.n	8004658 <_puts_r+0x38>
 80046ba:	3e01      	subs	r6, #1
 80046bc:	e7e4      	b.n	8004688 <_puts_r+0x68>
 80046be:	6823      	ldr	r3, [r4, #0]
 80046c0:	1c5a      	adds	r2, r3, #1
 80046c2:	6022      	str	r2, [r4, #0]
 80046c4:	220a      	movs	r2, #10
 80046c6:	701a      	strb	r2, [r3, #0]
 80046c8:	e7ee      	b.n	80046a8 <_puts_r+0x88>
	...

080046cc <puts>:
 80046cc:	4b02      	ldr	r3, [pc, #8]	@ (80046d8 <puts+0xc>)
 80046ce:	4601      	mov	r1, r0
 80046d0:	6818      	ldr	r0, [r3, #0]
 80046d2:	f7ff bfa5 	b.w	8004620 <_puts_r>
 80046d6:	bf00      	nop
 80046d8:	2000001c 	.word	0x2000001c

080046dc <setvbuf>:
 80046dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80046e0:	461d      	mov	r5, r3
 80046e2:	4b57      	ldr	r3, [pc, #348]	@ (8004840 <setvbuf+0x164>)
 80046e4:	4604      	mov	r4, r0
 80046e6:	681f      	ldr	r7, [r3, #0]
 80046e8:	460e      	mov	r6, r1
 80046ea:	4690      	mov	r8, r2
 80046ec:	b127      	cbz	r7, 80046f8 <setvbuf+0x1c>
 80046ee:	6a3b      	ldr	r3, [r7, #32]
 80046f0:	b913      	cbnz	r3, 80046f8 <setvbuf+0x1c>
 80046f2:	4638      	mov	r0, r7
 80046f4:	f7ff ff4c 	bl	8004590 <__sinit>
 80046f8:	f1b8 0f02 	cmp.w	r8, #2
 80046fc:	d006      	beq.n	800470c <setvbuf+0x30>
 80046fe:	f1b8 0f01 	cmp.w	r8, #1
 8004702:	f200 809a 	bhi.w	800483a <setvbuf+0x15e>
 8004706:	2d00      	cmp	r5, #0
 8004708:	f2c0 8097 	blt.w	800483a <setvbuf+0x15e>
 800470c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800470e:	07d9      	lsls	r1, r3, #31
 8004710:	d405      	bmi.n	800471e <setvbuf+0x42>
 8004712:	89a3      	ldrh	r3, [r4, #12]
 8004714:	059a      	lsls	r2, r3, #22
 8004716:	d402      	bmi.n	800471e <setvbuf+0x42>
 8004718:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800471a:	f000 f9e4 	bl	8004ae6 <__retarget_lock_acquire_recursive>
 800471e:	4621      	mov	r1, r4
 8004720:	4638      	mov	r0, r7
 8004722:	f000 fe4f 	bl	80053c4 <_fflush_r>
 8004726:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004728:	b141      	cbz	r1, 800473c <setvbuf+0x60>
 800472a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800472e:	4299      	cmp	r1, r3
 8004730:	d002      	beq.n	8004738 <setvbuf+0x5c>
 8004732:	4638      	mov	r0, r7
 8004734:	f000 f9f8 	bl	8004b28 <_free_r>
 8004738:	2300      	movs	r3, #0
 800473a:	6363      	str	r3, [r4, #52]	@ 0x34
 800473c:	2300      	movs	r3, #0
 800473e:	61a3      	str	r3, [r4, #24]
 8004740:	6063      	str	r3, [r4, #4]
 8004742:	89a3      	ldrh	r3, [r4, #12]
 8004744:	061b      	lsls	r3, r3, #24
 8004746:	d503      	bpl.n	8004750 <setvbuf+0x74>
 8004748:	4638      	mov	r0, r7
 800474a:	6921      	ldr	r1, [r4, #16]
 800474c:	f000 f9ec 	bl	8004b28 <_free_r>
 8004750:	89a3      	ldrh	r3, [r4, #12]
 8004752:	f1b8 0f02 	cmp.w	r8, #2
 8004756:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800475a:	f023 0303 	bic.w	r3, r3, #3
 800475e:	81a3      	strh	r3, [r4, #12]
 8004760:	d061      	beq.n	8004826 <setvbuf+0x14a>
 8004762:	ab01      	add	r3, sp, #4
 8004764:	466a      	mov	r2, sp
 8004766:	4621      	mov	r1, r4
 8004768:	4638      	mov	r0, r7
 800476a:	f000 fe65 	bl	8005438 <__swhatbuf_r>
 800476e:	89a3      	ldrh	r3, [r4, #12]
 8004770:	4318      	orrs	r0, r3
 8004772:	81a0      	strh	r0, [r4, #12]
 8004774:	bb2d      	cbnz	r5, 80047c2 <setvbuf+0xe6>
 8004776:	9d00      	ldr	r5, [sp, #0]
 8004778:	4628      	mov	r0, r5
 800477a:	f000 fa1d 	bl	8004bb8 <malloc>
 800477e:	4606      	mov	r6, r0
 8004780:	2800      	cmp	r0, #0
 8004782:	d152      	bne.n	800482a <setvbuf+0x14e>
 8004784:	f8dd 9000 	ldr.w	r9, [sp]
 8004788:	45a9      	cmp	r9, r5
 800478a:	d140      	bne.n	800480e <setvbuf+0x132>
 800478c:	f04f 35ff 	mov.w	r5, #4294967295
 8004790:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004794:	f043 0202 	orr.w	r2, r3, #2
 8004798:	81a2      	strh	r2, [r4, #12]
 800479a:	2200      	movs	r2, #0
 800479c:	60a2      	str	r2, [r4, #8]
 800479e:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80047a2:	6022      	str	r2, [r4, #0]
 80047a4:	6122      	str	r2, [r4, #16]
 80047a6:	2201      	movs	r2, #1
 80047a8:	6162      	str	r2, [r4, #20]
 80047aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80047ac:	07d6      	lsls	r6, r2, #31
 80047ae:	d404      	bmi.n	80047ba <setvbuf+0xde>
 80047b0:	0598      	lsls	r0, r3, #22
 80047b2:	d402      	bmi.n	80047ba <setvbuf+0xde>
 80047b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80047b6:	f000 f997 	bl	8004ae8 <__retarget_lock_release_recursive>
 80047ba:	4628      	mov	r0, r5
 80047bc:	b003      	add	sp, #12
 80047be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80047c2:	2e00      	cmp	r6, #0
 80047c4:	d0d8      	beq.n	8004778 <setvbuf+0x9c>
 80047c6:	6a3b      	ldr	r3, [r7, #32]
 80047c8:	b913      	cbnz	r3, 80047d0 <setvbuf+0xf4>
 80047ca:	4638      	mov	r0, r7
 80047cc:	f7ff fee0 	bl	8004590 <__sinit>
 80047d0:	f1b8 0f01 	cmp.w	r8, #1
 80047d4:	bf08      	it	eq
 80047d6:	89a3      	ldrheq	r3, [r4, #12]
 80047d8:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80047dc:	bf04      	itt	eq
 80047de:	f043 0301 	orreq.w	r3, r3, #1
 80047e2:	81a3      	strheq	r3, [r4, #12]
 80047e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047e8:	6026      	str	r6, [r4, #0]
 80047ea:	f013 0208 	ands.w	r2, r3, #8
 80047ee:	d01e      	beq.n	800482e <setvbuf+0x152>
 80047f0:	07d9      	lsls	r1, r3, #31
 80047f2:	bf41      	itttt	mi
 80047f4:	2200      	movmi	r2, #0
 80047f6:	426d      	negmi	r5, r5
 80047f8:	60a2      	strmi	r2, [r4, #8]
 80047fa:	61a5      	strmi	r5, [r4, #24]
 80047fc:	bf58      	it	pl
 80047fe:	60a5      	strpl	r5, [r4, #8]
 8004800:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004802:	07d2      	lsls	r2, r2, #31
 8004804:	d401      	bmi.n	800480a <setvbuf+0x12e>
 8004806:	059b      	lsls	r3, r3, #22
 8004808:	d513      	bpl.n	8004832 <setvbuf+0x156>
 800480a:	2500      	movs	r5, #0
 800480c:	e7d5      	b.n	80047ba <setvbuf+0xde>
 800480e:	4648      	mov	r0, r9
 8004810:	f000 f9d2 	bl	8004bb8 <malloc>
 8004814:	4606      	mov	r6, r0
 8004816:	2800      	cmp	r0, #0
 8004818:	d0b8      	beq.n	800478c <setvbuf+0xb0>
 800481a:	89a3      	ldrh	r3, [r4, #12]
 800481c:	464d      	mov	r5, r9
 800481e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004822:	81a3      	strh	r3, [r4, #12]
 8004824:	e7cf      	b.n	80047c6 <setvbuf+0xea>
 8004826:	2500      	movs	r5, #0
 8004828:	e7b2      	b.n	8004790 <setvbuf+0xb4>
 800482a:	46a9      	mov	r9, r5
 800482c:	e7f5      	b.n	800481a <setvbuf+0x13e>
 800482e:	60a2      	str	r2, [r4, #8]
 8004830:	e7e6      	b.n	8004800 <setvbuf+0x124>
 8004832:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004834:	f000 f958 	bl	8004ae8 <__retarget_lock_release_recursive>
 8004838:	e7e7      	b.n	800480a <setvbuf+0x12e>
 800483a:	f04f 35ff 	mov.w	r5, #4294967295
 800483e:	e7bc      	b.n	80047ba <setvbuf+0xde>
 8004840:	2000001c 	.word	0x2000001c

08004844 <__sread>:
 8004844:	b510      	push	{r4, lr}
 8004846:	460c      	mov	r4, r1
 8004848:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800484c:	f000 f8fc 	bl	8004a48 <_read_r>
 8004850:	2800      	cmp	r0, #0
 8004852:	bfab      	itete	ge
 8004854:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004856:	89a3      	ldrhlt	r3, [r4, #12]
 8004858:	181b      	addge	r3, r3, r0
 800485a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800485e:	bfac      	ite	ge
 8004860:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004862:	81a3      	strhlt	r3, [r4, #12]
 8004864:	bd10      	pop	{r4, pc}

08004866 <__swrite>:
 8004866:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800486a:	461f      	mov	r7, r3
 800486c:	898b      	ldrh	r3, [r1, #12]
 800486e:	4605      	mov	r5, r0
 8004870:	05db      	lsls	r3, r3, #23
 8004872:	460c      	mov	r4, r1
 8004874:	4616      	mov	r6, r2
 8004876:	d505      	bpl.n	8004884 <__swrite+0x1e>
 8004878:	2302      	movs	r3, #2
 800487a:	2200      	movs	r2, #0
 800487c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004880:	f000 f8d0 	bl	8004a24 <_lseek_r>
 8004884:	89a3      	ldrh	r3, [r4, #12]
 8004886:	4632      	mov	r2, r6
 8004888:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800488c:	81a3      	strh	r3, [r4, #12]
 800488e:	4628      	mov	r0, r5
 8004890:	463b      	mov	r3, r7
 8004892:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004896:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800489a:	f000 b8e7 	b.w	8004a6c <_write_r>

0800489e <__sseek>:
 800489e:	b510      	push	{r4, lr}
 80048a0:	460c      	mov	r4, r1
 80048a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048a6:	f000 f8bd 	bl	8004a24 <_lseek_r>
 80048aa:	1c43      	adds	r3, r0, #1
 80048ac:	89a3      	ldrh	r3, [r4, #12]
 80048ae:	bf15      	itete	ne
 80048b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80048b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80048b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80048ba:	81a3      	strheq	r3, [r4, #12]
 80048bc:	bf18      	it	ne
 80048be:	81a3      	strhne	r3, [r4, #12]
 80048c0:	bd10      	pop	{r4, pc}

080048c2 <__sclose>:
 80048c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048c6:	f000 b89d 	b.w	8004a04 <_close_r>

080048ca <__swbuf_r>:
 80048ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048cc:	460e      	mov	r6, r1
 80048ce:	4614      	mov	r4, r2
 80048d0:	4605      	mov	r5, r0
 80048d2:	b118      	cbz	r0, 80048dc <__swbuf_r+0x12>
 80048d4:	6a03      	ldr	r3, [r0, #32]
 80048d6:	b90b      	cbnz	r3, 80048dc <__swbuf_r+0x12>
 80048d8:	f7ff fe5a 	bl	8004590 <__sinit>
 80048dc:	69a3      	ldr	r3, [r4, #24]
 80048de:	60a3      	str	r3, [r4, #8]
 80048e0:	89a3      	ldrh	r3, [r4, #12]
 80048e2:	071a      	lsls	r2, r3, #28
 80048e4:	d501      	bpl.n	80048ea <__swbuf_r+0x20>
 80048e6:	6923      	ldr	r3, [r4, #16]
 80048e8:	b943      	cbnz	r3, 80048fc <__swbuf_r+0x32>
 80048ea:	4621      	mov	r1, r4
 80048ec:	4628      	mov	r0, r5
 80048ee:	f000 f82b 	bl	8004948 <__swsetup_r>
 80048f2:	b118      	cbz	r0, 80048fc <__swbuf_r+0x32>
 80048f4:	f04f 37ff 	mov.w	r7, #4294967295
 80048f8:	4638      	mov	r0, r7
 80048fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048fc:	6823      	ldr	r3, [r4, #0]
 80048fe:	6922      	ldr	r2, [r4, #16]
 8004900:	b2f6      	uxtb	r6, r6
 8004902:	1a98      	subs	r0, r3, r2
 8004904:	6963      	ldr	r3, [r4, #20]
 8004906:	4637      	mov	r7, r6
 8004908:	4283      	cmp	r3, r0
 800490a:	dc05      	bgt.n	8004918 <__swbuf_r+0x4e>
 800490c:	4621      	mov	r1, r4
 800490e:	4628      	mov	r0, r5
 8004910:	f000 fd58 	bl	80053c4 <_fflush_r>
 8004914:	2800      	cmp	r0, #0
 8004916:	d1ed      	bne.n	80048f4 <__swbuf_r+0x2a>
 8004918:	68a3      	ldr	r3, [r4, #8]
 800491a:	3b01      	subs	r3, #1
 800491c:	60a3      	str	r3, [r4, #8]
 800491e:	6823      	ldr	r3, [r4, #0]
 8004920:	1c5a      	adds	r2, r3, #1
 8004922:	6022      	str	r2, [r4, #0]
 8004924:	701e      	strb	r6, [r3, #0]
 8004926:	6962      	ldr	r2, [r4, #20]
 8004928:	1c43      	adds	r3, r0, #1
 800492a:	429a      	cmp	r2, r3
 800492c:	d004      	beq.n	8004938 <__swbuf_r+0x6e>
 800492e:	89a3      	ldrh	r3, [r4, #12]
 8004930:	07db      	lsls	r3, r3, #31
 8004932:	d5e1      	bpl.n	80048f8 <__swbuf_r+0x2e>
 8004934:	2e0a      	cmp	r6, #10
 8004936:	d1df      	bne.n	80048f8 <__swbuf_r+0x2e>
 8004938:	4621      	mov	r1, r4
 800493a:	4628      	mov	r0, r5
 800493c:	f000 fd42 	bl	80053c4 <_fflush_r>
 8004940:	2800      	cmp	r0, #0
 8004942:	d0d9      	beq.n	80048f8 <__swbuf_r+0x2e>
 8004944:	e7d6      	b.n	80048f4 <__swbuf_r+0x2a>
	...

08004948 <__swsetup_r>:
 8004948:	b538      	push	{r3, r4, r5, lr}
 800494a:	4b29      	ldr	r3, [pc, #164]	@ (80049f0 <__swsetup_r+0xa8>)
 800494c:	4605      	mov	r5, r0
 800494e:	6818      	ldr	r0, [r3, #0]
 8004950:	460c      	mov	r4, r1
 8004952:	b118      	cbz	r0, 800495c <__swsetup_r+0x14>
 8004954:	6a03      	ldr	r3, [r0, #32]
 8004956:	b90b      	cbnz	r3, 800495c <__swsetup_r+0x14>
 8004958:	f7ff fe1a 	bl	8004590 <__sinit>
 800495c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004960:	0719      	lsls	r1, r3, #28
 8004962:	d422      	bmi.n	80049aa <__swsetup_r+0x62>
 8004964:	06da      	lsls	r2, r3, #27
 8004966:	d407      	bmi.n	8004978 <__swsetup_r+0x30>
 8004968:	2209      	movs	r2, #9
 800496a:	602a      	str	r2, [r5, #0]
 800496c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004970:	f04f 30ff 	mov.w	r0, #4294967295
 8004974:	81a3      	strh	r3, [r4, #12]
 8004976:	e033      	b.n	80049e0 <__swsetup_r+0x98>
 8004978:	0758      	lsls	r0, r3, #29
 800497a:	d512      	bpl.n	80049a2 <__swsetup_r+0x5a>
 800497c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800497e:	b141      	cbz	r1, 8004992 <__swsetup_r+0x4a>
 8004980:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004984:	4299      	cmp	r1, r3
 8004986:	d002      	beq.n	800498e <__swsetup_r+0x46>
 8004988:	4628      	mov	r0, r5
 800498a:	f000 f8cd 	bl	8004b28 <_free_r>
 800498e:	2300      	movs	r3, #0
 8004990:	6363      	str	r3, [r4, #52]	@ 0x34
 8004992:	89a3      	ldrh	r3, [r4, #12]
 8004994:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004998:	81a3      	strh	r3, [r4, #12]
 800499a:	2300      	movs	r3, #0
 800499c:	6063      	str	r3, [r4, #4]
 800499e:	6923      	ldr	r3, [r4, #16]
 80049a0:	6023      	str	r3, [r4, #0]
 80049a2:	89a3      	ldrh	r3, [r4, #12]
 80049a4:	f043 0308 	orr.w	r3, r3, #8
 80049a8:	81a3      	strh	r3, [r4, #12]
 80049aa:	6923      	ldr	r3, [r4, #16]
 80049ac:	b94b      	cbnz	r3, 80049c2 <__swsetup_r+0x7a>
 80049ae:	89a3      	ldrh	r3, [r4, #12]
 80049b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80049b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049b8:	d003      	beq.n	80049c2 <__swsetup_r+0x7a>
 80049ba:	4621      	mov	r1, r4
 80049bc:	4628      	mov	r0, r5
 80049be:	f000 fd60 	bl	8005482 <__smakebuf_r>
 80049c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049c6:	f013 0201 	ands.w	r2, r3, #1
 80049ca:	d00a      	beq.n	80049e2 <__swsetup_r+0x9a>
 80049cc:	2200      	movs	r2, #0
 80049ce:	60a2      	str	r2, [r4, #8]
 80049d0:	6962      	ldr	r2, [r4, #20]
 80049d2:	4252      	negs	r2, r2
 80049d4:	61a2      	str	r2, [r4, #24]
 80049d6:	6922      	ldr	r2, [r4, #16]
 80049d8:	b942      	cbnz	r2, 80049ec <__swsetup_r+0xa4>
 80049da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80049de:	d1c5      	bne.n	800496c <__swsetup_r+0x24>
 80049e0:	bd38      	pop	{r3, r4, r5, pc}
 80049e2:	0799      	lsls	r1, r3, #30
 80049e4:	bf58      	it	pl
 80049e6:	6962      	ldrpl	r2, [r4, #20]
 80049e8:	60a2      	str	r2, [r4, #8]
 80049ea:	e7f4      	b.n	80049d6 <__swsetup_r+0x8e>
 80049ec:	2000      	movs	r0, #0
 80049ee:	e7f7      	b.n	80049e0 <__swsetup_r+0x98>
 80049f0:	2000001c 	.word	0x2000001c

080049f4 <memset>:
 80049f4:	4603      	mov	r3, r0
 80049f6:	4402      	add	r2, r0
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d100      	bne.n	80049fe <memset+0xa>
 80049fc:	4770      	bx	lr
 80049fe:	f803 1b01 	strb.w	r1, [r3], #1
 8004a02:	e7f9      	b.n	80049f8 <memset+0x4>

08004a04 <_close_r>:
 8004a04:	b538      	push	{r3, r4, r5, lr}
 8004a06:	2300      	movs	r3, #0
 8004a08:	4d05      	ldr	r5, [pc, #20]	@ (8004a20 <_close_r+0x1c>)
 8004a0a:	4604      	mov	r4, r0
 8004a0c:	4608      	mov	r0, r1
 8004a0e:	602b      	str	r3, [r5, #0]
 8004a10:	f7fc feef 	bl	80017f2 <_close>
 8004a14:	1c43      	adds	r3, r0, #1
 8004a16:	d102      	bne.n	8004a1e <_close_r+0x1a>
 8004a18:	682b      	ldr	r3, [r5, #0]
 8004a1a:	b103      	cbz	r3, 8004a1e <_close_r+0x1a>
 8004a1c:	6023      	str	r3, [r4, #0]
 8004a1e:	bd38      	pop	{r3, r4, r5, pc}
 8004a20:	20000384 	.word	0x20000384

08004a24 <_lseek_r>:
 8004a24:	b538      	push	{r3, r4, r5, lr}
 8004a26:	4604      	mov	r4, r0
 8004a28:	4608      	mov	r0, r1
 8004a2a:	4611      	mov	r1, r2
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	4d05      	ldr	r5, [pc, #20]	@ (8004a44 <_lseek_r+0x20>)
 8004a30:	602a      	str	r2, [r5, #0]
 8004a32:	461a      	mov	r2, r3
 8004a34:	f7fc ff01 	bl	800183a <_lseek>
 8004a38:	1c43      	adds	r3, r0, #1
 8004a3a:	d102      	bne.n	8004a42 <_lseek_r+0x1e>
 8004a3c:	682b      	ldr	r3, [r5, #0]
 8004a3e:	b103      	cbz	r3, 8004a42 <_lseek_r+0x1e>
 8004a40:	6023      	str	r3, [r4, #0]
 8004a42:	bd38      	pop	{r3, r4, r5, pc}
 8004a44:	20000384 	.word	0x20000384

08004a48 <_read_r>:
 8004a48:	b538      	push	{r3, r4, r5, lr}
 8004a4a:	4604      	mov	r4, r0
 8004a4c:	4608      	mov	r0, r1
 8004a4e:	4611      	mov	r1, r2
 8004a50:	2200      	movs	r2, #0
 8004a52:	4d05      	ldr	r5, [pc, #20]	@ (8004a68 <_read_r+0x20>)
 8004a54:	602a      	str	r2, [r5, #0]
 8004a56:	461a      	mov	r2, r3
 8004a58:	f7fc feae 	bl	80017b8 <_read>
 8004a5c:	1c43      	adds	r3, r0, #1
 8004a5e:	d102      	bne.n	8004a66 <_read_r+0x1e>
 8004a60:	682b      	ldr	r3, [r5, #0]
 8004a62:	b103      	cbz	r3, 8004a66 <_read_r+0x1e>
 8004a64:	6023      	str	r3, [r4, #0]
 8004a66:	bd38      	pop	{r3, r4, r5, pc}
 8004a68:	20000384 	.word	0x20000384

08004a6c <_write_r>:
 8004a6c:	b538      	push	{r3, r4, r5, lr}
 8004a6e:	4604      	mov	r4, r0
 8004a70:	4608      	mov	r0, r1
 8004a72:	4611      	mov	r1, r2
 8004a74:	2200      	movs	r2, #0
 8004a76:	4d05      	ldr	r5, [pc, #20]	@ (8004a8c <_write_r+0x20>)
 8004a78:	602a      	str	r2, [r5, #0]
 8004a7a:	461a      	mov	r2, r3
 8004a7c:	f7fc fcae 	bl	80013dc <_write>
 8004a80:	1c43      	adds	r3, r0, #1
 8004a82:	d102      	bne.n	8004a8a <_write_r+0x1e>
 8004a84:	682b      	ldr	r3, [r5, #0]
 8004a86:	b103      	cbz	r3, 8004a8a <_write_r+0x1e>
 8004a88:	6023      	str	r3, [r4, #0]
 8004a8a:	bd38      	pop	{r3, r4, r5, pc}
 8004a8c:	20000384 	.word	0x20000384

08004a90 <__errno>:
 8004a90:	4b01      	ldr	r3, [pc, #4]	@ (8004a98 <__errno+0x8>)
 8004a92:	6818      	ldr	r0, [r3, #0]
 8004a94:	4770      	bx	lr
 8004a96:	bf00      	nop
 8004a98:	2000001c 	.word	0x2000001c

08004a9c <__libc_init_array>:
 8004a9c:	b570      	push	{r4, r5, r6, lr}
 8004a9e:	2600      	movs	r6, #0
 8004aa0:	4d0c      	ldr	r5, [pc, #48]	@ (8004ad4 <__libc_init_array+0x38>)
 8004aa2:	4c0d      	ldr	r4, [pc, #52]	@ (8004ad8 <__libc_init_array+0x3c>)
 8004aa4:	1b64      	subs	r4, r4, r5
 8004aa6:	10a4      	asrs	r4, r4, #2
 8004aa8:	42a6      	cmp	r6, r4
 8004aaa:	d109      	bne.n	8004ac0 <__libc_init_array+0x24>
 8004aac:	f000 fdb2 	bl	8005614 <_init>
 8004ab0:	2600      	movs	r6, #0
 8004ab2:	4d0a      	ldr	r5, [pc, #40]	@ (8004adc <__libc_init_array+0x40>)
 8004ab4:	4c0a      	ldr	r4, [pc, #40]	@ (8004ae0 <__libc_init_array+0x44>)
 8004ab6:	1b64      	subs	r4, r4, r5
 8004ab8:	10a4      	asrs	r4, r4, #2
 8004aba:	42a6      	cmp	r6, r4
 8004abc:	d105      	bne.n	8004aca <__libc_init_array+0x2e>
 8004abe:	bd70      	pop	{r4, r5, r6, pc}
 8004ac0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ac4:	4798      	blx	r3
 8004ac6:	3601      	adds	r6, #1
 8004ac8:	e7ee      	b.n	8004aa8 <__libc_init_array+0xc>
 8004aca:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ace:	4798      	blx	r3
 8004ad0:	3601      	adds	r6, #1
 8004ad2:	e7f2      	b.n	8004aba <__libc_init_array+0x1e>
 8004ad4:	0800576c 	.word	0x0800576c
 8004ad8:	0800576c 	.word	0x0800576c
 8004adc:	0800576c 	.word	0x0800576c
 8004ae0:	08005770 	.word	0x08005770

08004ae4 <__retarget_lock_init_recursive>:
 8004ae4:	4770      	bx	lr

08004ae6 <__retarget_lock_acquire_recursive>:
 8004ae6:	4770      	bx	lr

08004ae8 <__retarget_lock_release_recursive>:
 8004ae8:	4770      	bx	lr
	...

08004aec <__assert_func>:
 8004aec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004aee:	4614      	mov	r4, r2
 8004af0:	461a      	mov	r2, r3
 8004af2:	4b09      	ldr	r3, [pc, #36]	@ (8004b18 <__assert_func+0x2c>)
 8004af4:	4605      	mov	r5, r0
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	68d8      	ldr	r0, [r3, #12]
 8004afa:	b14c      	cbz	r4, 8004b10 <__assert_func+0x24>
 8004afc:	4b07      	ldr	r3, [pc, #28]	@ (8004b1c <__assert_func+0x30>)
 8004afe:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004b02:	9100      	str	r1, [sp, #0]
 8004b04:	462b      	mov	r3, r5
 8004b06:	4906      	ldr	r1, [pc, #24]	@ (8004b20 <__assert_func+0x34>)
 8004b08:	f000 fc84 	bl	8005414 <fiprintf>
 8004b0c:	f000 fd36 	bl	800557c <abort>
 8004b10:	4b04      	ldr	r3, [pc, #16]	@ (8004b24 <__assert_func+0x38>)
 8004b12:	461c      	mov	r4, r3
 8004b14:	e7f3      	b.n	8004afe <__assert_func+0x12>
 8004b16:	bf00      	nop
 8004b18:	2000001c 	.word	0x2000001c
 8004b1c:	080056fd 	.word	0x080056fd
 8004b20:	0800570a 	.word	0x0800570a
 8004b24:	08005738 	.word	0x08005738

08004b28 <_free_r>:
 8004b28:	b538      	push	{r3, r4, r5, lr}
 8004b2a:	4605      	mov	r5, r0
 8004b2c:	2900      	cmp	r1, #0
 8004b2e:	d040      	beq.n	8004bb2 <_free_r+0x8a>
 8004b30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b34:	1f0c      	subs	r4, r1, #4
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	bfb8      	it	lt
 8004b3a:	18e4      	addlt	r4, r4, r3
 8004b3c:	f000 f8e6 	bl	8004d0c <__malloc_lock>
 8004b40:	4a1c      	ldr	r2, [pc, #112]	@ (8004bb4 <_free_r+0x8c>)
 8004b42:	6813      	ldr	r3, [r2, #0]
 8004b44:	b933      	cbnz	r3, 8004b54 <_free_r+0x2c>
 8004b46:	6063      	str	r3, [r4, #4]
 8004b48:	6014      	str	r4, [r2, #0]
 8004b4a:	4628      	mov	r0, r5
 8004b4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b50:	f000 b8e2 	b.w	8004d18 <__malloc_unlock>
 8004b54:	42a3      	cmp	r3, r4
 8004b56:	d908      	bls.n	8004b6a <_free_r+0x42>
 8004b58:	6820      	ldr	r0, [r4, #0]
 8004b5a:	1821      	adds	r1, r4, r0
 8004b5c:	428b      	cmp	r3, r1
 8004b5e:	bf01      	itttt	eq
 8004b60:	6819      	ldreq	r1, [r3, #0]
 8004b62:	685b      	ldreq	r3, [r3, #4]
 8004b64:	1809      	addeq	r1, r1, r0
 8004b66:	6021      	streq	r1, [r4, #0]
 8004b68:	e7ed      	b.n	8004b46 <_free_r+0x1e>
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	b10b      	cbz	r3, 8004b74 <_free_r+0x4c>
 8004b70:	42a3      	cmp	r3, r4
 8004b72:	d9fa      	bls.n	8004b6a <_free_r+0x42>
 8004b74:	6811      	ldr	r1, [r2, #0]
 8004b76:	1850      	adds	r0, r2, r1
 8004b78:	42a0      	cmp	r0, r4
 8004b7a:	d10b      	bne.n	8004b94 <_free_r+0x6c>
 8004b7c:	6820      	ldr	r0, [r4, #0]
 8004b7e:	4401      	add	r1, r0
 8004b80:	1850      	adds	r0, r2, r1
 8004b82:	4283      	cmp	r3, r0
 8004b84:	6011      	str	r1, [r2, #0]
 8004b86:	d1e0      	bne.n	8004b4a <_free_r+0x22>
 8004b88:	6818      	ldr	r0, [r3, #0]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	4408      	add	r0, r1
 8004b8e:	6010      	str	r0, [r2, #0]
 8004b90:	6053      	str	r3, [r2, #4]
 8004b92:	e7da      	b.n	8004b4a <_free_r+0x22>
 8004b94:	d902      	bls.n	8004b9c <_free_r+0x74>
 8004b96:	230c      	movs	r3, #12
 8004b98:	602b      	str	r3, [r5, #0]
 8004b9a:	e7d6      	b.n	8004b4a <_free_r+0x22>
 8004b9c:	6820      	ldr	r0, [r4, #0]
 8004b9e:	1821      	adds	r1, r4, r0
 8004ba0:	428b      	cmp	r3, r1
 8004ba2:	bf01      	itttt	eq
 8004ba4:	6819      	ldreq	r1, [r3, #0]
 8004ba6:	685b      	ldreq	r3, [r3, #4]
 8004ba8:	1809      	addeq	r1, r1, r0
 8004baa:	6021      	streq	r1, [r4, #0]
 8004bac:	6063      	str	r3, [r4, #4]
 8004bae:	6054      	str	r4, [r2, #4]
 8004bb0:	e7cb      	b.n	8004b4a <_free_r+0x22>
 8004bb2:	bd38      	pop	{r3, r4, r5, pc}
 8004bb4:	20000390 	.word	0x20000390

08004bb8 <malloc>:
 8004bb8:	4b02      	ldr	r3, [pc, #8]	@ (8004bc4 <malloc+0xc>)
 8004bba:	4601      	mov	r1, r0
 8004bbc:	6818      	ldr	r0, [r3, #0]
 8004bbe:	f000 b825 	b.w	8004c0c <_malloc_r>
 8004bc2:	bf00      	nop
 8004bc4:	2000001c 	.word	0x2000001c

08004bc8 <sbrk_aligned>:
 8004bc8:	b570      	push	{r4, r5, r6, lr}
 8004bca:	4e0f      	ldr	r6, [pc, #60]	@ (8004c08 <sbrk_aligned+0x40>)
 8004bcc:	460c      	mov	r4, r1
 8004bce:	6831      	ldr	r1, [r6, #0]
 8004bd0:	4605      	mov	r5, r0
 8004bd2:	b911      	cbnz	r1, 8004bda <sbrk_aligned+0x12>
 8004bd4:	f000 fcb4 	bl	8005540 <_sbrk_r>
 8004bd8:	6030      	str	r0, [r6, #0]
 8004bda:	4621      	mov	r1, r4
 8004bdc:	4628      	mov	r0, r5
 8004bde:	f000 fcaf 	bl	8005540 <_sbrk_r>
 8004be2:	1c43      	adds	r3, r0, #1
 8004be4:	d103      	bne.n	8004bee <sbrk_aligned+0x26>
 8004be6:	f04f 34ff 	mov.w	r4, #4294967295
 8004bea:	4620      	mov	r0, r4
 8004bec:	bd70      	pop	{r4, r5, r6, pc}
 8004bee:	1cc4      	adds	r4, r0, #3
 8004bf0:	f024 0403 	bic.w	r4, r4, #3
 8004bf4:	42a0      	cmp	r0, r4
 8004bf6:	d0f8      	beq.n	8004bea <sbrk_aligned+0x22>
 8004bf8:	1a21      	subs	r1, r4, r0
 8004bfa:	4628      	mov	r0, r5
 8004bfc:	f000 fca0 	bl	8005540 <_sbrk_r>
 8004c00:	3001      	adds	r0, #1
 8004c02:	d1f2      	bne.n	8004bea <sbrk_aligned+0x22>
 8004c04:	e7ef      	b.n	8004be6 <sbrk_aligned+0x1e>
 8004c06:	bf00      	nop
 8004c08:	2000038c 	.word	0x2000038c

08004c0c <_malloc_r>:
 8004c0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c10:	1ccd      	adds	r5, r1, #3
 8004c12:	f025 0503 	bic.w	r5, r5, #3
 8004c16:	3508      	adds	r5, #8
 8004c18:	2d0c      	cmp	r5, #12
 8004c1a:	bf38      	it	cc
 8004c1c:	250c      	movcc	r5, #12
 8004c1e:	2d00      	cmp	r5, #0
 8004c20:	4606      	mov	r6, r0
 8004c22:	db01      	blt.n	8004c28 <_malloc_r+0x1c>
 8004c24:	42a9      	cmp	r1, r5
 8004c26:	d904      	bls.n	8004c32 <_malloc_r+0x26>
 8004c28:	230c      	movs	r3, #12
 8004c2a:	6033      	str	r3, [r6, #0]
 8004c2c:	2000      	movs	r0, #0
 8004c2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004d08 <_malloc_r+0xfc>
 8004c36:	f000 f869 	bl	8004d0c <__malloc_lock>
 8004c3a:	f8d8 3000 	ldr.w	r3, [r8]
 8004c3e:	461c      	mov	r4, r3
 8004c40:	bb44      	cbnz	r4, 8004c94 <_malloc_r+0x88>
 8004c42:	4629      	mov	r1, r5
 8004c44:	4630      	mov	r0, r6
 8004c46:	f7ff ffbf 	bl	8004bc8 <sbrk_aligned>
 8004c4a:	1c43      	adds	r3, r0, #1
 8004c4c:	4604      	mov	r4, r0
 8004c4e:	d158      	bne.n	8004d02 <_malloc_r+0xf6>
 8004c50:	f8d8 4000 	ldr.w	r4, [r8]
 8004c54:	4627      	mov	r7, r4
 8004c56:	2f00      	cmp	r7, #0
 8004c58:	d143      	bne.n	8004ce2 <_malloc_r+0xd6>
 8004c5a:	2c00      	cmp	r4, #0
 8004c5c:	d04b      	beq.n	8004cf6 <_malloc_r+0xea>
 8004c5e:	6823      	ldr	r3, [r4, #0]
 8004c60:	4639      	mov	r1, r7
 8004c62:	4630      	mov	r0, r6
 8004c64:	eb04 0903 	add.w	r9, r4, r3
 8004c68:	f000 fc6a 	bl	8005540 <_sbrk_r>
 8004c6c:	4581      	cmp	r9, r0
 8004c6e:	d142      	bne.n	8004cf6 <_malloc_r+0xea>
 8004c70:	6821      	ldr	r1, [r4, #0]
 8004c72:	4630      	mov	r0, r6
 8004c74:	1a6d      	subs	r5, r5, r1
 8004c76:	4629      	mov	r1, r5
 8004c78:	f7ff ffa6 	bl	8004bc8 <sbrk_aligned>
 8004c7c:	3001      	adds	r0, #1
 8004c7e:	d03a      	beq.n	8004cf6 <_malloc_r+0xea>
 8004c80:	6823      	ldr	r3, [r4, #0]
 8004c82:	442b      	add	r3, r5
 8004c84:	6023      	str	r3, [r4, #0]
 8004c86:	f8d8 3000 	ldr.w	r3, [r8]
 8004c8a:	685a      	ldr	r2, [r3, #4]
 8004c8c:	bb62      	cbnz	r2, 8004ce8 <_malloc_r+0xdc>
 8004c8e:	f8c8 7000 	str.w	r7, [r8]
 8004c92:	e00f      	b.n	8004cb4 <_malloc_r+0xa8>
 8004c94:	6822      	ldr	r2, [r4, #0]
 8004c96:	1b52      	subs	r2, r2, r5
 8004c98:	d420      	bmi.n	8004cdc <_malloc_r+0xd0>
 8004c9a:	2a0b      	cmp	r2, #11
 8004c9c:	d917      	bls.n	8004cce <_malloc_r+0xc2>
 8004c9e:	1961      	adds	r1, r4, r5
 8004ca0:	42a3      	cmp	r3, r4
 8004ca2:	6025      	str	r5, [r4, #0]
 8004ca4:	bf18      	it	ne
 8004ca6:	6059      	strne	r1, [r3, #4]
 8004ca8:	6863      	ldr	r3, [r4, #4]
 8004caa:	bf08      	it	eq
 8004cac:	f8c8 1000 	streq.w	r1, [r8]
 8004cb0:	5162      	str	r2, [r4, r5]
 8004cb2:	604b      	str	r3, [r1, #4]
 8004cb4:	4630      	mov	r0, r6
 8004cb6:	f000 f82f 	bl	8004d18 <__malloc_unlock>
 8004cba:	f104 000b 	add.w	r0, r4, #11
 8004cbe:	1d23      	adds	r3, r4, #4
 8004cc0:	f020 0007 	bic.w	r0, r0, #7
 8004cc4:	1ac2      	subs	r2, r0, r3
 8004cc6:	bf1c      	itt	ne
 8004cc8:	1a1b      	subne	r3, r3, r0
 8004cca:	50a3      	strne	r3, [r4, r2]
 8004ccc:	e7af      	b.n	8004c2e <_malloc_r+0x22>
 8004cce:	6862      	ldr	r2, [r4, #4]
 8004cd0:	42a3      	cmp	r3, r4
 8004cd2:	bf0c      	ite	eq
 8004cd4:	f8c8 2000 	streq.w	r2, [r8]
 8004cd8:	605a      	strne	r2, [r3, #4]
 8004cda:	e7eb      	b.n	8004cb4 <_malloc_r+0xa8>
 8004cdc:	4623      	mov	r3, r4
 8004cde:	6864      	ldr	r4, [r4, #4]
 8004ce0:	e7ae      	b.n	8004c40 <_malloc_r+0x34>
 8004ce2:	463c      	mov	r4, r7
 8004ce4:	687f      	ldr	r7, [r7, #4]
 8004ce6:	e7b6      	b.n	8004c56 <_malloc_r+0x4a>
 8004ce8:	461a      	mov	r2, r3
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	42a3      	cmp	r3, r4
 8004cee:	d1fb      	bne.n	8004ce8 <_malloc_r+0xdc>
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	6053      	str	r3, [r2, #4]
 8004cf4:	e7de      	b.n	8004cb4 <_malloc_r+0xa8>
 8004cf6:	230c      	movs	r3, #12
 8004cf8:	4630      	mov	r0, r6
 8004cfa:	6033      	str	r3, [r6, #0]
 8004cfc:	f000 f80c 	bl	8004d18 <__malloc_unlock>
 8004d00:	e794      	b.n	8004c2c <_malloc_r+0x20>
 8004d02:	6005      	str	r5, [r0, #0]
 8004d04:	e7d6      	b.n	8004cb4 <_malloc_r+0xa8>
 8004d06:	bf00      	nop
 8004d08:	20000390 	.word	0x20000390

08004d0c <__malloc_lock>:
 8004d0c:	4801      	ldr	r0, [pc, #4]	@ (8004d14 <__malloc_lock+0x8>)
 8004d0e:	f7ff beea 	b.w	8004ae6 <__retarget_lock_acquire_recursive>
 8004d12:	bf00      	nop
 8004d14:	20000388 	.word	0x20000388

08004d18 <__malloc_unlock>:
 8004d18:	4801      	ldr	r0, [pc, #4]	@ (8004d20 <__malloc_unlock+0x8>)
 8004d1a:	f7ff bee5 	b.w	8004ae8 <__retarget_lock_release_recursive>
 8004d1e:	bf00      	nop
 8004d20:	20000388 	.word	0x20000388

08004d24 <__sfputc_r>:
 8004d24:	6893      	ldr	r3, [r2, #8]
 8004d26:	b410      	push	{r4}
 8004d28:	3b01      	subs	r3, #1
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	6093      	str	r3, [r2, #8]
 8004d2e:	da07      	bge.n	8004d40 <__sfputc_r+0x1c>
 8004d30:	6994      	ldr	r4, [r2, #24]
 8004d32:	42a3      	cmp	r3, r4
 8004d34:	db01      	blt.n	8004d3a <__sfputc_r+0x16>
 8004d36:	290a      	cmp	r1, #10
 8004d38:	d102      	bne.n	8004d40 <__sfputc_r+0x1c>
 8004d3a:	bc10      	pop	{r4}
 8004d3c:	f7ff bdc5 	b.w	80048ca <__swbuf_r>
 8004d40:	6813      	ldr	r3, [r2, #0]
 8004d42:	1c58      	adds	r0, r3, #1
 8004d44:	6010      	str	r0, [r2, #0]
 8004d46:	7019      	strb	r1, [r3, #0]
 8004d48:	4608      	mov	r0, r1
 8004d4a:	bc10      	pop	{r4}
 8004d4c:	4770      	bx	lr

08004d4e <__sfputs_r>:
 8004d4e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d50:	4606      	mov	r6, r0
 8004d52:	460f      	mov	r7, r1
 8004d54:	4614      	mov	r4, r2
 8004d56:	18d5      	adds	r5, r2, r3
 8004d58:	42ac      	cmp	r4, r5
 8004d5a:	d101      	bne.n	8004d60 <__sfputs_r+0x12>
 8004d5c:	2000      	movs	r0, #0
 8004d5e:	e007      	b.n	8004d70 <__sfputs_r+0x22>
 8004d60:	463a      	mov	r2, r7
 8004d62:	4630      	mov	r0, r6
 8004d64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d68:	f7ff ffdc 	bl	8004d24 <__sfputc_r>
 8004d6c:	1c43      	adds	r3, r0, #1
 8004d6e:	d1f3      	bne.n	8004d58 <__sfputs_r+0xa>
 8004d70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004d74 <_vfiprintf_r>:
 8004d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d78:	460d      	mov	r5, r1
 8004d7a:	4614      	mov	r4, r2
 8004d7c:	4698      	mov	r8, r3
 8004d7e:	4606      	mov	r6, r0
 8004d80:	b09d      	sub	sp, #116	@ 0x74
 8004d82:	b118      	cbz	r0, 8004d8c <_vfiprintf_r+0x18>
 8004d84:	6a03      	ldr	r3, [r0, #32]
 8004d86:	b90b      	cbnz	r3, 8004d8c <_vfiprintf_r+0x18>
 8004d88:	f7ff fc02 	bl	8004590 <__sinit>
 8004d8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004d8e:	07d9      	lsls	r1, r3, #31
 8004d90:	d405      	bmi.n	8004d9e <_vfiprintf_r+0x2a>
 8004d92:	89ab      	ldrh	r3, [r5, #12]
 8004d94:	059a      	lsls	r2, r3, #22
 8004d96:	d402      	bmi.n	8004d9e <_vfiprintf_r+0x2a>
 8004d98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004d9a:	f7ff fea4 	bl	8004ae6 <__retarget_lock_acquire_recursive>
 8004d9e:	89ab      	ldrh	r3, [r5, #12]
 8004da0:	071b      	lsls	r3, r3, #28
 8004da2:	d501      	bpl.n	8004da8 <_vfiprintf_r+0x34>
 8004da4:	692b      	ldr	r3, [r5, #16]
 8004da6:	b99b      	cbnz	r3, 8004dd0 <_vfiprintf_r+0x5c>
 8004da8:	4629      	mov	r1, r5
 8004daa:	4630      	mov	r0, r6
 8004dac:	f7ff fdcc 	bl	8004948 <__swsetup_r>
 8004db0:	b170      	cbz	r0, 8004dd0 <_vfiprintf_r+0x5c>
 8004db2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004db4:	07dc      	lsls	r4, r3, #31
 8004db6:	d504      	bpl.n	8004dc2 <_vfiprintf_r+0x4e>
 8004db8:	f04f 30ff 	mov.w	r0, #4294967295
 8004dbc:	b01d      	add	sp, #116	@ 0x74
 8004dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dc2:	89ab      	ldrh	r3, [r5, #12]
 8004dc4:	0598      	lsls	r0, r3, #22
 8004dc6:	d4f7      	bmi.n	8004db8 <_vfiprintf_r+0x44>
 8004dc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004dca:	f7ff fe8d 	bl	8004ae8 <__retarget_lock_release_recursive>
 8004dce:	e7f3      	b.n	8004db8 <_vfiprintf_r+0x44>
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8004dd4:	2320      	movs	r3, #32
 8004dd6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004dda:	2330      	movs	r3, #48	@ 0x30
 8004ddc:	f04f 0901 	mov.w	r9, #1
 8004de0:	f8cd 800c 	str.w	r8, [sp, #12]
 8004de4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8004f90 <_vfiprintf_r+0x21c>
 8004de8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004dec:	4623      	mov	r3, r4
 8004dee:	469a      	mov	sl, r3
 8004df0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004df4:	b10a      	cbz	r2, 8004dfa <_vfiprintf_r+0x86>
 8004df6:	2a25      	cmp	r2, #37	@ 0x25
 8004df8:	d1f9      	bne.n	8004dee <_vfiprintf_r+0x7a>
 8004dfa:	ebba 0b04 	subs.w	fp, sl, r4
 8004dfe:	d00b      	beq.n	8004e18 <_vfiprintf_r+0xa4>
 8004e00:	465b      	mov	r3, fp
 8004e02:	4622      	mov	r2, r4
 8004e04:	4629      	mov	r1, r5
 8004e06:	4630      	mov	r0, r6
 8004e08:	f7ff ffa1 	bl	8004d4e <__sfputs_r>
 8004e0c:	3001      	adds	r0, #1
 8004e0e:	f000 80a7 	beq.w	8004f60 <_vfiprintf_r+0x1ec>
 8004e12:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e14:	445a      	add	r2, fp
 8004e16:	9209      	str	r2, [sp, #36]	@ 0x24
 8004e18:	f89a 3000 	ldrb.w	r3, [sl]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	f000 809f 	beq.w	8004f60 <_vfiprintf_r+0x1ec>
 8004e22:	2300      	movs	r3, #0
 8004e24:	f04f 32ff 	mov.w	r2, #4294967295
 8004e28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e2c:	f10a 0a01 	add.w	sl, sl, #1
 8004e30:	9304      	str	r3, [sp, #16]
 8004e32:	9307      	str	r3, [sp, #28]
 8004e34:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004e38:	931a      	str	r3, [sp, #104]	@ 0x68
 8004e3a:	4654      	mov	r4, sl
 8004e3c:	2205      	movs	r2, #5
 8004e3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e42:	4853      	ldr	r0, [pc, #332]	@ (8004f90 <_vfiprintf_r+0x21c>)
 8004e44:	f000 fb8c 	bl	8005560 <memchr>
 8004e48:	9a04      	ldr	r2, [sp, #16]
 8004e4a:	b9d8      	cbnz	r0, 8004e84 <_vfiprintf_r+0x110>
 8004e4c:	06d1      	lsls	r1, r2, #27
 8004e4e:	bf44      	itt	mi
 8004e50:	2320      	movmi	r3, #32
 8004e52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e56:	0713      	lsls	r3, r2, #28
 8004e58:	bf44      	itt	mi
 8004e5a:	232b      	movmi	r3, #43	@ 0x2b
 8004e5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e60:	f89a 3000 	ldrb.w	r3, [sl]
 8004e64:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e66:	d015      	beq.n	8004e94 <_vfiprintf_r+0x120>
 8004e68:	4654      	mov	r4, sl
 8004e6a:	2000      	movs	r0, #0
 8004e6c:	f04f 0c0a 	mov.w	ip, #10
 8004e70:	9a07      	ldr	r2, [sp, #28]
 8004e72:	4621      	mov	r1, r4
 8004e74:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e78:	3b30      	subs	r3, #48	@ 0x30
 8004e7a:	2b09      	cmp	r3, #9
 8004e7c:	d94b      	bls.n	8004f16 <_vfiprintf_r+0x1a2>
 8004e7e:	b1b0      	cbz	r0, 8004eae <_vfiprintf_r+0x13a>
 8004e80:	9207      	str	r2, [sp, #28]
 8004e82:	e014      	b.n	8004eae <_vfiprintf_r+0x13a>
 8004e84:	eba0 0308 	sub.w	r3, r0, r8
 8004e88:	fa09 f303 	lsl.w	r3, r9, r3
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	46a2      	mov	sl, r4
 8004e90:	9304      	str	r3, [sp, #16]
 8004e92:	e7d2      	b.n	8004e3a <_vfiprintf_r+0xc6>
 8004e94:	9b03      	ldr	r3, [sp, #12]
 8004e96:	1d19      	adds	r1, r3, #4
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	9103      	str	r1, [sp, #12]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	bfbb      	ittet	lt
 8004ea0:	425b      	neglt	r3, r3
 8004ea2:	f042 0202 	orrlt.w	r2, r2, #2
 8004ea6:	9307      	strge	r3, [sp, #28]
 8004ea8:	9307      	strlt	r3, [sp, #28]
 8004eaa:	bfb8      	it	lt
 8004eac:	9204      	strlt	r2, [sp, #16]
 8004eae:	7823      	ldrb	r3, [r4, #0]
 8004eb0:	2b2e      	cmp	r3, #46	@ 0x2e
 8004eb2:	d10a      	bne.n	8004eca <_vfiprintf_r+0x156>
 8004eb4:	7863      	ldrb	r3, [r4, #1]
 8004eb6:	2b2a      	cmp	r3, #42	@ 0x2a
 8004eb8:	d132      	bne.n	8004f20 <_vfiprintf_r+0x1ac>
 8004eba:	9b03      	ldr	r3, [sp, #12]
 8004ebc:	3402      	adds	r4, #2
 8004ebe:	1d1a      	adds	r2, r3, #4
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	9203      	str	r2, [sp, #12]
 8004ec4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004ec8:	9305      	str	r3, [sp, #20]
 8004eca:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004f94 <_vfiprintf_r+0x220>
 8004ece:	2203      	movs	r2, #3
 8004ed0:	4650      	mov	r0, sl
 8004ed2:	7821      	ldrb	r1, [r4, #0]
 8004ed4:	f000 fb44 	bl	8005560 <memchr>
 8004ed8:	b138      	cbz	r0, 8004eea <_vfiprintf_r+0x176>
 8004eda:	2240      	movs	r2, #64	@ 0x40
 8004edc:	9b04      	ldr	r3, [sp, #16]
 8004ede:	eba0 000a 	sub.w	r0, r0, sl
 8004ee2:	4082      	lsls	r2, r0
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	3401      	adds	r4, #1
 8004ee8:	9304      	str	r3, [sp, #16]
 8004eea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004eee:	2206      	movs	r2, #6
 8004ef0:	4829      	ldr	r0, [pc, #164]	@ (8004f98 <_vfiprintf_r+0x224>)
 8004ef2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004ef6:	f000 fb33 	bl	8005560 <memchr>
 8004efa:	2800      	cmp	r0, #0
 8004efc:	d03f      	beq.n	8004f7e <_vfiprintf_r+0x20a>
 8004efe:	4b27      	ldr	r3, [pc, #156]	@ (8004f9c <_vfiprintf_r+0x228>)
 8004f00:	bb1b      	cbnz	r3, 8004f4a <_vfiprintf_r+0x1d6>
 8004f02:	9b03      	ldr	r3, [sp, #12]
 8004f04:	3307      	adds	r3, #7
 8004f06:	f023 0307 	bic.w	r3, r3, #7
 8004f0a:	3308      	adds	r3, #8
 8004f0c:	9303      	str	r3, [sp, #12]
 8004f0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f10:	443b      	add	r3, r7
 8004f12:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f14:	e76a      	b.n	8004dec <_vfiprintf_r+0x78>
 8004f16:	460c      	mov	r4, r1
 8004f18:	2001      	movs	r0, #1
 8004f1a:	fb0c 3202 	mla	r2, ip, r2, r3
 8004f1e:	e7a8      	b.n	8004e72 <_vfiprintf_r+0xfe>
 8004f20:	2300      	movs	r3, #0
 8004f22:	f04f 0c0a 	mov.w	ip, #10
 8004f26:	4619      	mov	r1, r3
 8004f28:	3401      	adds	r4, #1
 8004f2a:	9305      	str	r3, [sp, #20]
 8004f2c:	4620      	mov	r0, r4
 8004f2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f32:	3a30      	subs	r2, #48	@ 0x30
 8004f34:	2a09      	cmp	r2, #9
 8004f36:	d903      	bls.n	8004f40 <_vfiprintf_r+0x1cc>
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d0c6      	beq.n	8004eca <_vfiprintf_r+0x156>
 8004f3c:	9105      	str	r1, [sp, #20]
 8004f3e:	e7c4      	b.n	8004eca <_vfiprintf_r+0x156>
 8004f40:	4604      	mov	r4, r0
 8004f42:	2301      	movs	r3, #1
 8004f44:	fb0c 2101 	mla	r1, ip, r1, r2
 8004f48:	e7f0      	b.n	8004f2c <_vfiprintf_r+0x1b8>
 8004f4a:	ab03      	add	r3, sp, #12
 8004f4c:	9300      	str	r3, [sp, #0]
 8004f4e:	462a      	mov	r2, r5
 8004f50:	4630      	mov	r0, r6
 8004f52:	4b13      	ldr	r3, [pc, #76]	@ (8004fa0 <_vfiprintf_r+0x22c>)
 8004f54:	a904      	add	r1, sp, #16
 8004f56:	f3af 8000 	nop.w
 8004f5a:	4607      	mov	r7, r0
 8004f5c:	1c78      	adds	r0, r7, #1
 8004f5e:	d1d6      	bne.n	8004f0e <_vfiprintf_r+0x19a>
 8004f60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004f62:	07d9      	lsls	r1, r3, #31
 8004f64:	d405      	bmi.n	8004f72 <_vfiprintf_r+0x1fe>
 8004f66:	89ab      	ldrh	r3, [r5, #12]
 8004f68:	059a      	lsls	r2, r3, #22
 8004f6a:	d402      	bmi.n	8004f72 <_vfiprintf_r+0x1fe>
 8004f6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004f6e:	f7ff fdbb 	bl	8004ae8 <__retarget_lock_release_recursive>
 8004f72:	89ab      	ldrh	r3, [r5, #12]
 8004f74:	065b      	lsls	r3, r3, #25
 8004f76:	f53f af1f 	bmi.w	8004db8 <_vfiprintf_r+0x44>
 8004f7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004f7c:	e71e      	b.n	8004dbc <_vfiprintf_r+0x48>
 8004f7e:	ab03      	add	r3, sp, #12
 8004f80:	9300      	str	r3, [sp, #0]
 8004f82:	462a      	mov	r2, r5
 8004f84:	4630      	mov	r0, r6
 8004f86:	4b06      	ldr	r3, [pc, #24]	@ (8004fa0 <_vfiprintf_r+0x22c>)
 8004f88:	a904      	add	r1, sp, #16
 8004f8a:	f000 f87d 	bl	8005088 <_printf_i>
 8004f8e:	e7e4      	b.n	8004f5a <_vfiprintf_r+0x1e6>
 8004f90:	08005739 	.word	0x08005739
 8004f94:	0800573f 	.word	0x0800573f
 8004f98:	08005743 	.word	0x08005743
 8004f9c:	00000000 	.word	0x00000000
 8004fa0:	08004d4f 	.word	0x08004d4f

08004fa4 <_printf_common>:
 8004fa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fa8:	4616      	mov	r6, r2
 8004faa:	4698      	mov	r8, r3
 8004fac:	688a      	ldr	r2, [r1, #8]
 8004fae:	690b      	ldr	r3, [r1, #16]
 8004fb0:	4607      	mov	r7, r0
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	bfb8      	it	lt
 8004fb6:	4613      	movlt	r3, r2
 8004fb8:	6033      	str	r3, [r6, #0]
 8004fba:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004fbe:	460c      	mov	r4, r1
 8004fc0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004fc4:	b10a      	cbz	r2, 8004fca <_printf_common+0x26>
 8004fc6:	3301      	adds	r3, #1
 8004fc8:	6033      	str	r3, [r6, #0]
 8004fca:	6823      	ldr	r3, [r4, #0]
 8004fcc:	0699      	lsls	r1, r3, #26
 8004fce:	bf42      	ittt	mi
 8004fd0:	6833      	ldrmi	r3, [r6, #0]
 8004fd2:	3302      	addmi	r3, #2
 8004fd4:	6033      	strmi	r3, [r6, #0]
 8004fd6:	6825      	ldr	r5, [r4, #0]
 8004fd8:	f015 0506 	ands.w	r5, r5, #6
 8004fdc:	d106      	bne.n	8004fec <_printf_common+0x48>
 8004fde:	f104 0a19 	add.w	sl, r4, #25
 8004fe2:	68e3      	ldr	r3, [r4, #12]
 8004fe4:	6832      	ldr	r2, [r6, #0]
 8004fe6:	1a9b      	subs	r3, r3, r2
 8004fe8:	42ab      	cmp	r3, r5
 8004fea:	dc2b      	bgt.n	8005044 <_printf_common+0xa0>
 8004fec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004ff0:	6822      	ldr	r2, [r4, #0]
 8004ff2:	3b00      	subs	r3, #0
 8004ff4:	bf18      	it	ne
 8004ff6:	2301      	movne	r3, #1
 8004ff8:	0692      	lsls	r2, r2, #26
 8004ffa:	d430      	bmi.n	800505e <_printf_common+0xba>
 8004ffc:	4641      	mov	r1, r8
 8004ffe:	4638      	mov	r0, r7
 8005000:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005004:	47c8      	blx	r9
 8005006:	3001      	adds	r0, #1
 8005008:	d023      	beq.n	8005052 <_printf_common+0xae>
 800500a:	6823      	ldr	r3, [r4, #0]
 800500c:	6922      	ldr	r2, [r4, #16]
 800500e:	f003 0306 	and.w	r3, r3, #6
 8005012:	2b04      	cmp	r3, #4
 8005014:	bf14      	ite	ne
 8005016:	2500      	movne	r5, #0
 8005018:	6833      	ldreq	r3, [r6, #0]
 800501a:	f04f 0600 	mov.w	r6, #0
 800501e:	bf08      	it	eq
 8005020:	68e5      	ldreq	r5, [r4, #12]
 8005022:	f104 041a 	add.w	r4, r4, #26
 8005026:	bf08      	it	eq
 8005028:	1aed      	subeq	r5, r5, r3
 800502a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800502e:	bf08      	it	eq
 8005030:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005034:	4293      	cmp	r3, r2
 8005036:	bfc4      	itt	gt
 8005038:	1a9b      	subgt	r3, r3, r2
 800503a:	18ed      	addgt	r5, r5, r3
 800503c:	42b5      	cmp	r5, r6
 800503e:	d11a      	bne.n	8005076 <_printf_common+0xd2>
 8005040:	2000      	movs	r0, #0
 8005042:	e008      	b.n	8005056 <_printf_common+0xb2>
 8005044:	2301      	movs	r3, #1
 8005046:	4652      	mov	r2, sl
 8005048:	4641      	mov	r1, r8
 800504a:	4638      	mov	r0, r7
 800504c:	47c8      	blx	r9
 800504e:	3001      	adds	r0, #1
 8005050:	d103      	bne.n	800505a <_printf_common+0xb6>
 8005052:	f04f 30ff 	mov.w	r0, #4294967295
 8005056:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800505a:	3501      	adds	r5, #1
 800505c:	e7c1      	b.n	8004fe2 <_printf_common+0x3e>
 800505e:	2030      	movs	r0, #48	@ 0x30
 8005060:	18e1      	adds	r1, r4, r3
 8005062:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005066:	1c5a      	adds	r2, r3, #1
 8005068:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800506c:	4422      	add	r2, r4
 800506e:	3302      	adds	r3, #2
 8005070:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005074:	e7c2      	b.n	8004ffc <_printf_common+0x58>
 8005076:	2301      	movs	r3, #1
 8005078:	4622      	mov	r2, r4
 800507a:	4641      	mov	r1, r8
 800507c:	4638      	mov	r0, r7
 800507e:	47c8      	blx	r9
 8005080:	3001      	adds	r0, #1
 8005082:	d0e6      	beq.n	8005052 <_printf_common+0xae>
 8005084:	3601      	adds	r6, #1
 8005086:	e7d9      	b.n	800503c <_printf_common+0x98>

08005088 <_printf_i>:
 8005088:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800508c:	7e0f      	ldrb	r7, [r1, #24]
 800508e:	4691      	mov	r9, r2
 8005090:	2f78      	cmp	r7, #120	@ 0x78
 8005092:	4680      	mov	r8, r0
 8005094:	460c      	mov	r4, r1
 8005096:	469a      	mov	sl, r3
 8005098:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800509a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800509e:	d807      	bhi.n	80050b0 <_printf_i+0x28>
 80050a0:	2f62      	cmp	r7, #98	@ 0x62
 80050a2:	d80a      	bhi.n	80050ba <_printf_i+0x32>
 80050a4:	2f00      	cmp	r7, #0
 80050a6:	f000 80d1 	beq.w	800524c <_printf_i+0x1c4>
 80050aa:	2f58      	cmp	r7, #88	@ 0x58
 80050ac:	f000 80b8 	beq.w	8005220 <_printf_i+0x198>
 80050b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80050b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80050b8:	e03a      	b.n	8005130 <_printf_i+0xa8>
 80050ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80050be:	2b15      	cmp	r3, #21
 80050c0:	d8f6      	bhi.n	80050b0 <_printf_i+0x28>
 80050c2:	a101      	add	r1, pc, #4	@ (adr r1, 80050c8 <_printf_i+0x40>)
 80050c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80050c8:	08005121 	.word	0x08005121
 80050cc:	08005135 	.word	0x08005135
 80050d0:	080050b1 	.word	0x080050b1
 80050d4:	080050b1 	.word	0x080050b1
 80050d8:	080050b1 	.word	0x080050b1
 80050dc:	080050b1 	.word	0x080050b1
 80050e0:	08005135 	.word	0x08005135
 80050e4:	080050b1 	.word	0x080050b1
 80050e8:	080050b1 	.word	0x080050b1
 80050ec:	080050b1 	.word	0x080050b1
 80050f0:	080050b1 	.word	0x080050b1
 80050f4:	08005233 	.word	0x08005233
 80050f8:	0800515f 	.word	0x0800515f
 80050fc:	080051ed 	.word	0x080051ed
 8005100:	080050b1 	.word	0x080050b1
 8005104:	080050b1 	.word	0x080050b1
 8005108:	08005255 	.word	0x08005255
 800510c:	080050b1 	.word	0x080050b1
 8005110:	0800515f 	.word	0x0800515f
 8005114:	080050b1 	.word	0x080050b1
 8005118:	080050b1 	.word	0x080050b1
 800511c:	080051f5 	.word	0x080051f5
 8005120:	6833      	ldr	r3, [r6, #0]
 8005122:	1d1a      	adds	r2, r3, #4
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	6032      	str	r2, [r6, #0]
 8005128:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800512c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005130:	2301      	movs	r3, #1
 8005132:	e09c      	b.n	800526e <_printf_i+0x1e6>
 8005134:	6833      	ldr	r3, [r6, #0]
 8005136:	6820      	ldr	r0, [r4, #0]
 8005138:	1d19      	adds	r1, r3, #4
 800513a:	6031      	str	r1, [r6, #0]
 800513c:	0606      	lsls	r6, r0, #24
 800513e:	d501      	bpl.n	8005144 <_printf_i+0xbc>
 8005140:	681d      	ldr	r5, [r3, #0]
 8005142:	e003      	b.n	800514c <_printf_i+0xc4>
 8005144:	0645      	lsls	r5, r0, #25
 8005146:	d5fb      	bpl.n	8005140 <_printf_i+0xb8>
 8005148:	f9b3 5000 	ldrsh.w	r5, [r3]
 800514c:	2d00      	cmp	r5, #0
 800514e:	da03      	bge.n	8005158 <_printf_i+0xd0>
 8005150:	232d      	movs	r3, #45	@ 0x2d
 8005152:	426d      	negs	r5, r5
 8005154:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005158:	230a      	movs	r3, #10
 800515a:	4858      	ldr	r0, [pc, #352]	@ (80052bc <_printf_i+0x234>)
 800515c:	e011      	b.n	8005182 <_printf_i+0xfa>
 800515e:	6821      	ldr	r1, [r4, #0]
 8005160:	6833      	ldr	r3, [r6, #0]
 8005162:	0608      	lsls	r0, r1, #24
 8005164:	f853 5b04 	ldr.w	r5, [r3], #4
 8005168:	d402      	bmi.n	8005170 <_printf_i+0xe8>
 800516a:	0649      	lsls	r1, r1, #25
 800516c:	bf48      	it	mi
 800516e:	b2ad      	uxthmi	r5, r5
 8005170:	2f6f      	cmp	r7, #111	@ 0x6f
 8005172:	6033      	str	r3, [r6, #0]
 8005174:	bf14      	ite	ne
 8005176:	230a      	movne	r3, #10
 8005178:	2308      	moveq	r3, #8
 800517a:	4850      	ldr	r0, [pc, #320]	@ (80052bc <_printf_i+0x234>)
 800517c:	2100      	movs	r1, #0
 800517e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005182:	6866      	ldr	r6, [r4, #4]
 8005184:	2e00      	cmp	r6, #0
 8005186:	60a6      	str	r6, [r4, #8]
 8005188:	db05      	blt.n	8005196 <_printf_i+0x10e>
 800518a:	6821      	ldr	r1, [r4, #0]
 800518c:	432e      	orrs	r6, r5
 800518e:	f021 0104 	bic.w	r1, r1, #4
 8005192:	6021      	str	r1, [r4, #0]
 8005194:	d04b      	beq.n	800522e <_printf_i+0x1a6>
 8005196:	4616      	mov	r6, r2
 8005198:	fbb5 f1f3 	udiv	r1, r5, r3
 800519c:	fb03 5711 	mls	r7, r3, r1, r5
 80051a0:	5dc7      	ldrb	r7, [r0, r7]
 80051a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80051a6:	462f      	mov	r7, r5
 80051a8:	42bb      	cmp	r3, r7
 80051aa:	460d      	mov	r5, r1
 80051ac:	d9f4      	bls.n	8005198 <_printf_i+0x110>
 80051ae:	2b08      	cmp	r3, #8
 80051b0:	d10b      	bne.n	80051ca <_printf_i+0x142>
 80051b2:	6823      	ldr	r3, [r4, #0]
 80051b4:	07df      	lsls	r7, r3, #31
 80051b6:	d508      	bpl.n	80051ca <_printf_i+0x142>
 80051b8:	6923      	ldr	r3, [r4, #16]
 80051ba:	6861      	ldr	r1, [r4, #4]
 80051bc:	4299      	cmp	r1, r3
 80051be:	bfde      	ittt	le
 80051c0:	2330      	movle	r3, #48	@ 0x30
 80051c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80051c6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80051ca:	1b92      	subs	r2, r2, r6
 80051cc:	6122      	str	r2, [r4, #16]
 80051ce:	464b      	mov	r3, r9
 80051d0:	4621      	mov	r1, r4
 80051d2:	4640      	mov	r0, r8
 80051d4:	f8cd a000 	str.w	sl, [sp]
 80051d8:	aa03      	add	r2, sp, #12
 80051da:	f7ff fee3 	bl	8004fa4 <_printf_common>
 80051de:	3001      	adds	r0, #1
 80051e0:	d14a      	bne.n	8005278 <_printf_i+0x1f0>
 80051e2:	f04f 30ff 	mov.w	r0, #4294967295
 80051e6:	b004      	add	sp, #16
 80051e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051ec:	6823      	ldr	r3, [r4, #0]
 80051ee:	f043 0320 	orr.w	r3, r3, #32
 80051f2:	6023      	str	r3, [r4, #0]
 80051f4:	2778      	movs	r7, #120	@ 0x78
 80051f6:	4832      	ldr	r0, [pc, #200]	@ (80052c0 <_printf_i+0x238>)
 80051f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80051fc:	6823      	ldr	r3, [r4, #0]
 80051fe:	6831      	ldr	r1, [r6, #0]
 8005200:	061f      	lsls	r7, r3, #24
 8005202:	f851 5b04 	ldr.w	r5, [r1], #4
 8005206:	d402      	bmi.n	800520e <_printf_i+0x186>
 8005208:	065f      	lsls	r7, r3, #25
 800520a:	bf48      	it	mi
 800520c:	b2ad      	uxthmi	r5, r5
 800520e:	6031      	str	r1, [r6, #0]
 8005210:	07d9      	lsls	r1, r3, #31
 8005212:	bf44      	itt	mi
 8005214:	f043 0320 	orrmi.w	r3, r3, #32
 8005218:	6023      	strmi	r3, [r4, #0]
 800521a:	b11d      	cbz	r5, 8005224 <_printf_i+0x19c>
 800521c:	2310      	movs	r3, #16
 800521e:	e7ad      	b.n	800517c <_printf_i+0xf4>
 8005220:	4826      	ldr	r0, [pc, #152]	@ (80052bc <_printf_i+0x234>)
 8005222:	e7e9      	b.n	80051f8 <_printf_i+0x170>
 8005224:	6823      	ldr	r3, [r4, #0]
 8005226:	f023 0320 	bic.w	r3, r3, #32
 800522a:	6023      	str	r3, [r4, #0]
 800522c:	e7f6      	b.n	800521c <_printf_i+0x194>
 800522e:	4616      	mov	r6, r2
 8005230:	e7bd      	b.n	80051ae <_printf_i+0x126>
 8005232:	6833      	ldr	r3, [r6, #0]
 8005234:	6825      	ldr	r5, [r4, #0]
 8005236:	1d18      	adds	r0, r3, #4
 8005238:	6961      	ldr	r1, [r4, #20]
 800523a:	6030      	str	r0, [r6, #0]
 800523c:	062e      	lsls	r6, r5, #24
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	d501      	bpl.n	8005246 <_printf_i+0x1be>
 8005242:	6019      	str	r1, [r3, #0]
 8005244:	e002      	b.n	800524c <_printf_i+0x1c4>
 8005246:	0668      	lsls	r0, r5, #25
 8005248:	d5fb      	bpl.n	8005242 <_printf_i+0x1ba>
 800524a:	8019      	strh	r1, [r3, #0]
 800524c:	2300      	movs	r3, #0
 800524e:	4616      	mov	r6, r2
 8005250:	6123      	str	r3, [r4, #16]
 8005252:	e7bc      	b.n	80051ce <_printf_i+0x146>
 8005254:	6833      	ldr	r3, [r6, #0]
 8005256:	2100      	movs	r1, #0
 8005258:	1d1a      	adds	r2, r3, #4
 800525a:	6032      	str	r2, [r6, #0]
 800525c:	681e      	ldr	r6, [r3, #0]
 800525e:	6862      	ldr	r2, [r4, #4]
 8005260:	4630      	mov	r0, r6
 8005262:	f000 f97d 	bl	8005560 <memchr>
 8005266:	b108      	cbz	r0, 800526c <_printf_i+0x1e4>
 8005268:	1b80      	subs	r0, r0, r6
 800526a:	6060      	str	r0, [r4, #4]
 800526c:	6863      	ldr	r3, [r4, #4]
 800526e:	6123      	str	r3, [r4, #16]
 8005270:	2300      	movs	r3, #0
 8005272:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005276:	e7aa      	b.n	80051ce <_printf_i+0x146>
 8005278:	4632      	mov	r2, r6
 800527a:	4649      	mov	r1, r9
 800527c:	4640      	mov	r0, r8
 800527e:	6923      	ldr	r3, [r4, #16]
 8005280:	47d0      	blx	sl
 8005282:	3001      	adds	r0, #1
 8005284:	d0ad      	beq.n	80051e2 <_printf_i+0x15a>
 8005286:	6823      	ldr	r3, [r4, #0]
 8005288:	079b      	lsls	r3, r3, #30
 800528a:	d413      	bmi.n	80052b4 <_printf_i+0x22c>
 800528c:	68e0      	ldr	r0, [r4, #12]
 800528e:	9b03      	ldr	r3, [sp, #12]
 8005290:	4298      	cmp	r0, r3
 8005292:	bfb8      	it	lt
 8005294:	4618      	movlt	r0, r3
 8005296:	e7a6      	b.n	80051e6 <_printf_i+0x15e>
 8005298:	2301      	movs	r3, #1
 800529a:	4632      	mov	r2, r6
 800529c:	4649      	mov	r1, r9
 800529e:	4640      	mov	r0, r8
 80052a0:	47d0      	blx	sl
 80052a2:	3001      	adds	r0, #1
 80052a4:	d09d      	beq.n	80051e2 <_printf_i+0x15a>
 80052a6:	3501      	adds	r5, #1
 80052a8:	68e3      	ldr	r3, [r4, #12]
 80052aa:	9903      	ldr	r1, [sp, #12]
 80052ac:	1a5b      	subs	r3, r3, r1
 80052ae:	42ab      	cmp	r3, r5
 80052b0:	dcf2      	bgt.n	8005298 <_printf_i+0x210>
 80052b2:	e7eb      	b.n	800528c <_printf_i+0x204>
 80052b4:	2500      	movs	r5, #0
 80052b6:	f104 0619 	add.w	r6, r4, #25
 80052ba:	e7f5      	b.n	80052a8 <_printf_i+0x220>
 80052bc:	0800574a 	.word	0x0800574a
 80052c0:	0800575b 	.word	0x0800575b

080052c4 <__sflush_r>:
 80052c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80052c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052ca:	0716      	lsls	r6, r2, #28
 80052cc:	4605      	mov	r5, r0
 80052ce:	460c      	mov	r4, r1
 80052d0:	d454      	bmi.n	800537c <__sflush_r+0xb8>
 80052d2:	684b      	ldr	r3, [r1, #4]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	dc02      	bgt.n	80052de <__sflush_r+0x1a>
 80052d8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80052da:	2b00      	cmp	r3, #0
 80052dc:	dd48      	ble.n	8005370 <__sflush_r+0xac>
 80052de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80052e0:	2e00      	cmp	r6, #0
 80052e2:	d045      	beq.n	8005370 <__sflush_r+0xac>
 80052e4:	2300      	movs	r3, #0
 80052e6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80052ea:	682f      	ldr	r7, [r5, #0]
 80052ec:	6a21      	ldr	r1, [r4, #32]
 80052ee:	602b      	str	r3, [r5, #0]
 80052f0:	d030      	beq.n	8005354 <__sflush_r+0x90>
 80052f2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80052f4:	89a3      	ldrh	r3, [r4, #12]
 80052f6:	0759      	lsls	r1, r3, #29
 80052f8:	d505      	bpl.n	8005306 <__sflush_r+0x42>
 80052fa:	6863      	ldr	r3, [r4, #4]
 80052fc:	1ad2      	subs	r2, r2, r3
 80052fe:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005300:	b10b      	cbz	r3, 8005306 <__sflush_r+0x42>
 8005302:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005304:	1ad2      	subs	r2, r2, r3
 8005306:	2300      	movs	r3, #0
 8005308:	4628      	mov	r0, r5
 800530a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800530c:	6a21      	ldr	r1, [r4, #32]
 800530e:	47b0      	blx	r6
 8005310:	1c43      	adds	r3, r0, #1
 8005312:	89a3      	ldrh	r3, [r4, #12]
 8005314:	d106      	bne.n	8005324 <__sflush_r+0x60>
 8005316:	6829      	ldr	r1, [r5, #0]
 8005318:	291d      	cmp	r1, #29
 800531a:	d82b      	bhi.n	8005374 <__sflush_r+0xb0>
 800531c:	4a28      	ldr	r2, [pc, #160]	@ (80053c0 <__sflush_r+0xfc>)
 800531e:	40ca      	lsrs	r2, r1
 8005320:	07d6      	lsls	r6, r2, #31
 8005322:	d527      	bpl.n	8005374 <__sflush_r+0xb0>
 8005324:	2200      	movs	r2, #0
 8005326:	6062      	str	r2, [r4, #4]
 8005328:	6922      	ldr	r2, [r4, #16]
 800532a:	04d9      	lsls	r1, r3, #19
 800532c:	6022      	str	r2, [r4, #0]
 800532e:	d504      	bpl.n	800533a <__sflush_r+0x76>
 8005330:	1c42      	adds	r2, r0, #1
 8005332:	d101      	bne.n	8005338 <__sflush_r+0x74>
 8005334:	682b      	ldr	r3, [r5, #0]
 8005336:	b903      	cbnz	r3, 800533a <__sflush_r+0x76>
 8005338:	6560      	str	r0, [r4, #84]	@ 0x54
 800533a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800533c:	602f      	str	r7, [r5, #0]
 800533e:	b1b9      	cbz	r1, 8005370 <__sflush_r+0xac>
 8005340:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005344:	4299      	cmp	r1, r3
 8005346:	d002      	beq.n	800534e <__sflush_r+0x8a>
 8005348:	4628      	mov	r0, r5
 800534a:	f7ff fbed 	bl	8004b28 <_free_r>
 800534e:	2300      	movs	r3, #0
 8005350:	6363      	str	r3, [r4, #52]	@ 0x34
 8005352:	e00d      	b.n	8005370 <__sflush_r+0xac>
 8005354:	2301      	movs	r3, #1
 8005356:	4628      	mov	r0, r5
 8005358:	47b0      	blx	r6
 800535a:	4602      	mov	r2, r0
 800535c:	1c50      	adds	r0, r2, #1
 800535e:	d1c9      	bne.n	80052f4 <__sflush_r+0x30>
 8005360:	682b      	ldr	r3, [r5, #0]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d0c6      	beq.n	80052f4 <__sflush_r+0x30>
 8005366:	2b1d      	cmp	r3, #29
 8005368:	d001      	beq.n	800536e <__sflush_r+0xaa>
 800536a:	2b16      	cmp	r3, #22
 800536c:	d11d      	bne.n	80053aa <__sflush_r+0xe6>
 800536e:	602f      	str	r7, [r5, #0]
 8005370:	2000      	movs	r0, #0
 8005372:	e021      	b.n	80053b8 <__sflush_r+0xf4>
 8005374:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005378:	b21b      	sxth	r3, r3
 800537a:	e01a      	b.n	80053b2 <__sflush_r+0xee>
 800537c:	690f      	ldr	r7, [r1, #16]
 800537e:	2f00      	cmp	r7, #0
 8005380:	d0f6      	beq.n	8005370 <__sflush_r+0xac>
 8005382:	0793      	lsls	r3, r2, #30
 8005384:	bf18      	it	ne
 8005386:	2300      	movne	r3, #0
 8005388:	680e      	ldr	r6, [r1, #0]
 800538a:	bf08      	it	eq
 800538c:	694b      	ldreq	r3, [r1, #20]
 800538e:	1bf6      	subs	r6, r6, r7
 8005390:	600f      	str	r7, [r1, #0]
 8005392:	608b      	str	r3, [r1, #8]
 8005394:	2e00      	cmp	r6, #0
 8005396:	ddeb      	ble.n	8005370 <__sflush_r+0xac>
 8005398:	4633      	mov	r3, r6
 800539a:	463a      	mov	r2, r7
 800539c:	4628      	mov	r0, r5
 800539e:	6a21      	ldr	r1, [r4, #32]
 80053a0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80053a4:	47e0      	blx	ip
 80053a6:	2800      	cmp	r0, #0
 80053a8:	dc07      	bgt.n	80053ba <__sflush_r+0xf6>
 80053aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80053b2:	f04f 30ff 	mov.w	r0, #4294967295
 80053b6:	81a3      	strh	r3, [r4, #12]
 80053b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053ba:	4407      	add	r7, r0
 80053bc:	1a36      	subs	r6, r6, r0
 80053be:	e7e9      	b.n	8005394 <__sflush_r+0xd0>
 80053c0:	20400001 	.word	0x20400001

080053c4 <_fflush_r>:
 80053c4:	b538      	push	{r3, r4, r5, lr}
 80053c6:	690b      	ldr	r3, [r1, #16]
 80053c8:	4605      	mov	r5, r0
 80053ca:	460c      	mov	r4, r1
 80053cc:	b913      	cbnz	r3, 80053d4 <_fflush_r+0x10>
 80053ce:	2500      	movs	r5, #0
 80053d0:	4628      	mov	r0, r5
 80053d2:	bd38      	pop	{r3, r4, r5, pc}
 80053d4:	b118      	cbz	r0, 80053de <_fflush_r+0x1a>
 80053d6:	6a03      	ldr	r3, [r0, #32]
 80053d8:	b90b      	cbnz	r3, 80053de <_fflush_r+0x1a>
 80053da:	f7ff f8d9 	bl	8004590 <__sinit>
 80053de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d0f3      	beq.n	80053ce <_fflush_r+0xa>
 80053e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80053e8:	07d0      	lsls	r0, r2, #31
 80053ea:	d404      	bmi.n	80053f6 <_fflush_r+0x32>
 80053ec:	0599      	lsls	r1, r3, #22
 80053ee:	d402      	bmi.n	80053f6 <_fflush_r+0x32>
 80053f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053f2:	f7ff fb78 	bl	8004ae6 <__retarget_lock_acquire_recursive>
 80053f6:	4628      	mov	r0, r5
 80053f8:	4621      	mov	r1, r4
 80053fa:	f7ff ff63 	bl	80052c4 <__sflush_r>
 80053fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005400:	4605      	mov	r5, r0
 8005402:	07da      	lsls	r2, r3, #31
 8005404:	d4e4      	bmi.n	80053d0 <_fflush_r+0xc>
 8005406:	89a3      	ldrh	r3, [r4, #12]
 8005408:	059b      	lsls	r3, r3, #22
 800540a:	d4e1      	bmi.n	80053d0 <_fflush_r+0xc>
 800540c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800540e:	f7ff fb6b 	bl	8004ae8 <__retarget_lock_release_recursive>
 8005412:	e7dd      	b.n	80053d0 <_fflush_r+0xc>

08005414 <fiprintf>:
 8005414:	b40e      	push	{r1, r2, r3}
 8005416:	b503      	push	{r0, r1, lr}
 8005418:	4601      	mov	r1, r0
 800541a:	ab03      	add	r3, sp, #12
 800541c:	4805      	ldr	r0, [pc, #20]	@ (8005434 <fiprintf+0x20>)
 800541e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005422:	6800      	ldr	r0, [r0, #0]
 8005424:	9301      	str	r3, [sp, #4]
 8005426:	f7ff fca5 	bl	8004d74 <_vfiprintf_r>
 800542a:	b002      	add	sp, #8
 800542c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005430:	b003      	add	sp, #12
 8005432:	4770      	bx	lr
 8005434:	2000001c 	.word	0x2000001c

08005438 <__swhatbuf_r>:
 8005438:	b570      	push	{r4, r5, r6, lr}
 800543a:	460c      	mov	r4, r1
 800543c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005440:	4615      	mov	r5, r2
 8005442:	2900      	cmp	r1, #0
 8005444:	461e      	mov	r6, r3
 8005446:	b096      	sub	sp, #88	@ 0x58
 8005448:	da0c      	bge.n	8005464 <__swhatbuf_r+0x2c>
 800544a:	89a3      	ldrh	r3, [r4, #12]
 800544c:	2100      	movs	r1, #0
 800544e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005452:	bf14      	ite	ne
 8005454:	2340      	movne	r3, #64	@ 0x40
 8005456:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800545a:	2000      	movs	r0, #0
 800545c:	6031      	str	r1, [r6, #0]
 800545e:	602b      	str	r3, [r5, #0]
 8005460:	b016      	add	sp, #88	@ 0x58
 8005462:	bd70      	pop	{r4, r5, r6, pc}
 8005464:	466a      	mov	r2, sp
 8005466:	f000 f849 	bl	80054fc <_fstat_r>
 800546a:	2800      	cmp	r0, #0
 800546c:	dbed      	blt.n	800544a <__swhatbuf_r+0x12>
 800546e:	9901      	ldr	r1, [sp, #4]
 8005470:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005474:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005478:	4259      	negs	r1, r3
 800547a:	4159      	adcs	r1, r3
 800547c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005480:	e7eb      	b.n	800545a <__swhatbuf_r+0x22>

08005482 <__smakebuf_r>:
 8005482:	898b      	ldrh	r3, [r1, #12]
 8005484:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005486:	079d      	lsls	r5, r3, #30
 8005488:	4606      	mov	r6, r0
 800548a:	460c      	mov	r4, r1
 800548c:	d507      	bpl.n	800549e <__smakebuf_r+0x1c>
 800548e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005492:	6023      	str	r3, [r4, #0]
 8005494:	6123      	str	r3, [r4, #16]
 8005496:	2301      	movs	r3, #1
 8005498:	6163      	str	r3, [r4, #20]
 800549a:	b003      	add	sp, #12
 800549c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800549e:	466a      	mov	r2, sp
 80054a0:	ab01      	add	r3, sp, #4
 80054a2:	f7ff ffc9 	bl	8005438 <__swhatbuf_r>
 80054a6:	9f00      	ldr	r7, [sp, #0]
 80054a8:	4605      	mov	r5, r0
 80054aa:	4639      	mov	r1, r7
 80054ac:	4630      	mov	r0, r6
 80054ae:	f7ff fbad 	bl	8004c0c <_malloc_r>
 80054b2:	b948      	cbnz	r0, 80054c8 <__smakebuf_r+0x46>
 80054b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054b8:	059a      	lsls	r2, r3, #22
 80054ba:	d4ee      	bmi.n	800549a <__smakebuf_r+0x18>
 80054bc:	f023 0303 	bic.w	r3, r3, #3
 80054c0:	f043 0302 	orr.w	r3, r3, #2
 80054c4:	81a3      	strh	r3, [r4, #12]
 80054c6:	e7e2      	b.n	800548e <__smakebuf_r+0xc>
 80054c8:	89a3      	ldrh	r3, [r4, #12]
 80054ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80054ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054d2:	81a3      	strh	r3, [r4, #12]
 80054d4:	9b01      	ldr	r3, [sp, #4]
 80054d6:	6020      	str	r0, [r4, #0]
 80054d8:	b15b      	cbz	r3, 80054f2 <__smakebuf_r+0x70>
 80054da:	4630      	mov	r0, r6
 80054dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80054e0:	f000 f81e 	bl	8005520 <_isatty_r>
 80054e4:	b128      	cbz	r0, 80054f2 <__smakebuf_r+0x70>
 80054e6:	89a3      	ldrh	r3, [r4, #12]
 80054e8:	f023 0303 	bic.w	r3, r3, #3
 80054ec:	f043 0301 	orr.w	r3, r3, #1
 80054f0:	81a3      	strh	r3, [r4, #12]
 80054f2:	89a3      	ldrh	r3, [r4, #12]
 80054f4:	431d      	orrs	r5, r3
 80054f6:	81a5      	strh	r5, [r4, #12]
 80054f8:	e7cf      	b.n	800549a <__smakebuf_r+0x18>
	...

080054fc <_fstat_r>:
 80054fc:	b538      	push	{r3, r4, r5, lr}
 80054fe:	2300      	movs	r3, #0
 8005500:	4d06      	ldr	r5, [pc, #24]	@ (800551c <_fstat_r+0x20>)
 8005502:	4604      	mov	r4, r0
 8005504:	4608      	mov	r0, r1
 8005506:	4611      	mov	r1, r2
 8005508:	602b      	str	r3, [r5, #0]
 800550a:	f7fc f97d 	bl	8001808 <_fstat>
 800550e:	1c43      	adds	r3, r0, #1
 8005510:	d102      	bne.n	8005518 <_fstat_r+0x1c>
 8005512:	682b      	ldr	r3, [r5, #0]
 8005514:	b103      	cbz	r3, 8005518 <_fstat_r+0x1c>
 8005516:	6023      	str	r3, [r4, #0]
 8005518:	bd38      	pop	{r3, r4, r5, pc}
 800551a:	bf00      	nop
 800551c:	20000384 	.word	0x20000384

08005520 <_isatty_r>:
 8005520:	b538      	push	{r3, r4, r5, lr}
 8005522:	2300      	movs	r3, #0
 8005524:	4d05      	ldr	r5, [pc, #20]	@ (800553c <_isatty_r+0x1c>)
 8005526:	4604      	mov	r4, r0
 8005528:	4608      	mov	r0, r1
 800552a:	602b      	str	r3, [r5, #0]
 800552c:	f7fc f97b 	bl	8001826 <_isatty>
 8005530:	1c43      	adds	r3, r0, #1
 8005532:	d102      	bne.n	800553a <_isatty_r+0x1a>
 8005534:	682b      	ldr	r3, [r5, #0]
 8005536:	b103      	cbz	r3, 800553a <_isatty_r+0x1a>
 8005538:	6023      	str	r3, [r4, #0]
 800553a:	bd38      	pop	{r3, r4, r5, pc}
 800553c:	20000384 	.word	0x20000384

08005540 <_sbrk_r>:
 8005540:	b538      	push	{r3, r4, r5, lr}
 8005542:	2300      	movs	r3, #0
 8005544:	4d05      	ldr	r5, [pc, #20]	@ (800555c <_sbrk_r+0x1c>)
 8005546:	4604      	mov	r4, r0
 8005548:	4608      	mov	r0, r1
 800554a:	602b      	str	r3, [r5, #0]
 800554c:	f7fc f982 	bl	8001854 <_sbrk>
 8005550:	1c43      	adds	r3, r0, #1
 8005552:	d102      	bne.n	800555a <_sbrk_r+0x1a>
 8005554:	682b      	ldr	r3, [r5, #0]
 8005556:	b103      	cbz	r3, 800555a <_sbrk_r+0x1a>
 8005558:	6023      	str	r3, [r4, #0]
 800555a:	bd38      	pop	{r3, r4, r5, pc}
 800555c:	20000384 	.word	0x20000384

08005560 <memchr>:
 8005560:	4603      	mov	r3, r0
 8005562:	b510      	push	{r4, lr}
 8005564:	b2c9      	uxtb	r1, r1
 8005566:	4402      	add	r2, r0
 8005568:	4293      	cmp	r3, r2
 800556a:	4618      	mov	r0, r3
 800556c:	d101      	bne.n	8005572 <memchr+0x12>
 800556e:	2000      	movs	r0, #0
 8005570:	e003      	b.n	800557a <memchr+0x1a>
 8005572:	7804      	ldrb	r4, [r0, #0]
 8005574:	3301      	adds	r3, #1
 8005576:	428c      	cmp	r4, r1
 8005578:	d1f6      	bne.n	8005568 <memchr+0x8>
 800557a:	bd10      	pop	{r4, pc}

0800557c <abort>:
 800557c:	2006      	movs	r0, #6
 800557e:	b508      	push	{r3, lr}
 8005580:	f000 f82c 	bl	80055dc <raise>
 8005584:	2001      	movs	r0, #1
 8005586:	f7fc f90c 	bl	80017a2 <_exit>

0800558a <_raise_r>:
 800558a:	291f      	cmp	r1, #31
 800558c:	b538      	push	{r3, r4, r5, lr}
 800558e:	4605      	mov	r5, r0
 8005590:	460c      	mov	r4, r1
 8005592:	d904      	bls.n	800559e <_raise_r+0x14>
 8005594:	2316      	movs	r3, #22
 8005596:	6003      	str	r3, [r0, #0]
 8005598:	f04f 30ff 	mov.w	r0, #4294967295
 800559c:	bd38      	pop	{r3, r4, r5, pc}
 800559e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80055a0:	b112      	cbz	r2, 80055a8 <_raise_r+0x1e>
 80055a2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80055a6:	b94b      	cbnz	r3, 80055bc <_raise_r+0x32>
 80055a8:	4628      	mov	r0, r5
 80055aa:	f000 f831 	bl	8005610 <_getpid_r>
 80055ae:	4622      	mov	r2, r4
 80055b0:	4601      	mov	r1, r0
 80055b2:	4628      	mov	r0, r5
 80055b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80055b8:	f000 b818 	b.w	80055ec <_kill_r>
 80055bc:	2b01      	cmp	r3, #1
 80055be:	d00a      	beq.n	80055d6 <_raise_r+0x4c>
 80055c0:	1c59      	adds	r1, r3, #1
 80055c2:	d103      	bne.n	80055cc <_raise_r+0x42>
 80055c4:	2316      	movs	r3, #22
 80055c6:	6003      	str	r3, [r0, #0]
 80055c8:	2001      	movs	r0, #1
 80055ca:	e7e7      	b.n	800559c <_raise_r+0x12>
 80055cc:	2100      	movs	r1, #0
 80055ce:	4620      	mov	r0, r4
 80055d0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80055d4:	4798      	blx	r3
 80055d6:	2000      	movs	r0, #0
 80055d8:	e7e0      	b.n	800559c <_raise_r+0x12>
	...

080055dc <raise>:
 80055dc:	4b02      	ldr	r3, [pc, #8]	@ (80055e8 <raise+0xc>)
 80055de:	4601      	mov	r1, r0
 80055e0:	6818      	ldr	r0, [r3, #0]
 80055e2:	f7ff bfd2 	b.w	800558a <_raise_r>
 80055e6:	bf00      	nop
 80055e8:	2000001c 	.word	0x2000001c

080055ec <_kill_r>:
 80055ec:	b538      	push	{r3, r4, r5, lr}
 80055ee:	2300      	movs	r3, #0
 80055f0:	4d06      	ldr	r5, [pc, #24]	@ (800560c <_kill_r+0x20>)
 80055f2:	4604      	mov	r4, r0
 80055f4:	4608      	mov	r0, r1
 80055f6:	4611      	mov	r1, r2
 80055f8:	602b      	str	r3, [r5, #0]
 80055fa:	f7fc f8c2 	bl	8001782 <_kill>
 80055fe:	1c43      	adds	r3, r0, #1
 8005600:	d102      	bne.n	8005608 <_kill_r+0x1c>
 8005602:	682b      	ldr	r3, [r5, #0]
 8005604:	b103      	cbz	r3, 8005608 <_kill_r+0x1c>
 8005606:	6023      	str	r3, [r4, #0]
 8005608:	bd38      	pop	{r3, r4, r5, pc}
 800560a:	bf00      	nop
 800560c:	20000384 	.word	0x20000384

08005610 <_getpid_r>:
 8005610:	f7fc b8b0 	b.w	8001774 <_getpid>

08005614 <_init>:
 8005614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005616:	bf00      	nop
 8005618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800561a:	bc08      	pop	{r3}
 800561c:	469e      	mov	lr, r3
 800561e:	4770      	bx	lr

08005620 <_fini>:
 8005620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005622:	bf00      	nop
 8005624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005626:	bc08      	pop	{r3}
 8005628:	469e      	mov	lr, r3
 800562a:	4770      	bx	lr
