# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../CPU.srcs/sources_1/ip/clk_wiz_1" \
"Test_top_time_impl.v" \
"../../../../../CPU.srcs/sim_1/new/Test_top.v" \
"../../../../../CPU.srcs/sim_1/new/mutiply_Test.v" \

# Do not sort compile order
nosort
