Info: Starting: Create simulation model
Info: qsys-generate D:\FPGA\shu_lesson\EP4CE10_V1.1_Ethernet_1G\Project\sin2.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\FPGA\shu_lesson\EP4CE10_V1.1_Ethernet_1G\Project\sin2\simulation --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading Project/sin2.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 16.0]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sin2: Generating sin2 "sin2" for SIM_VERILOG
Info: nco_ii_0: "sin2" instantiated altera_nco_ii "nco_ii_0"
Info: sin2: Done "sin2" with 2 modules, 24 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:\FPGA\shu_lesson\EP4CE10_V1.1_Ethernet_1G\Project\sin2\sin2.spd --output-directory=D:/FPGA/shu_lesson/EP4CE10_V1.1_Ethernet_1G/Project/sin2/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\FPGA\shu_lesson\EP4CE10_V1.1_Ethernet_1G\Project\sin2\sin2.spd --output-directory=D:/FPGA/shu_lesson/EP4CE10_V1.1_Ethernet_1G/Project/sin2/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/FPGA/shu_lesson/EP4CE10_V1.1_Ethernet_1G/Project/sin2/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/FPGA/shu_lesson/EP4CE10_V1.1_Ethernet_1G/Project/sin2/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/FPGA/shu_lesson/EP4CE10_V1.1_Ethernet_1G/Project/sin2/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/FPGA/shu_lesson/EP4CE10_V1.1_Ethernet_1G/Project/sin2/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/FPGA/shu_lesson/EP4CE10_V1.1_Ethernet_1G/Project/sin2/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/FPGA/shu_lesson/EP4CE10_V1.1_Ethernet_1G/Project/sin2/simulation/.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\FPGA\shu_lesson\EP4CE10_V1.1_Ethernet_1G\Project\sin2.qsys --block-symbol-file --output-directory=D:\FPGA\shu_lesson\EP4CE10_V1.1_Ethernet_1G\Project\sin2 --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading Project/sin2.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 16.0]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\FPGA\shu_lesson\EP4CE10_V1.1_Ethernet_1G\Project\sin2.qsys --synthesis=VERILOG --greybox --output-directory=D:\FPGA\shu_lesson\EP4CE10_V1.1_Ethernet_1G\Project\sin2\synthesis --family="Cyclone IV E" --part=EP4CE10F17C8
Progress: Loading Project/sin2.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 16.0]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sin2: Generating sin2 "sin2" for QUARTUS_SYNTH
Info: nco_ii_0: "sin2" instantiated altera_nco_ii "nco_ii_0"
Info: sin2: Done "sin2" with 2 modules, 15 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
