{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618564725352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618564725357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 16 10:18:45 2021 " "Processing started: Fri Apr 16 10:18:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618564725357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618564725357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CmpN_Demo -c CmpN_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off CmpN_Demo -c CmpN_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618564725357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618564725968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618564725968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmpn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmpn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CmpN-Behavioral " "Found design unit 1: CmpN-Behavioral" {  } { { "CmpN.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto5/CmpN.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618564735286 ""} { "Info" "ISGN_ENTITY_NAME" "1 CmpN " "Found entity 1: CmpN" {  } { { "CmpN.vhd" "" { Text "C:/intelFPGA_lite/17.1/LSD/Projeto5/CmpN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618564735286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618564735286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmpn_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cmpn_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CmpN_Demo " "Found entity 1: CmpN_Demo" {  } { { "CmpN_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto5/CmpN_Demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618564735290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618564735290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CmpN_Demo " "Elaborating entity \"CmpN_Demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618564735326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CmpN CmpN:inst " "Elaborating entity \"CmpN\" for hierarchy \"CmpN:inst\"" {  } { { "CmpN_Demo.bdf" "inst" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto5/CmpN_Demo.bdf" { { 200 480 672 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618564735334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CmpN CmpN:inst2 " "Elaborating entity \"CmpN\" for hierarchy \"CmpN:inst2\"" {  } { { "CmpN_Demo.bdf" "inst2" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto5/CmpN_Demo.bdf" { { 432 488 680 544 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618564735336 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "CmpN_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto5/CmpN_Demo.bdf" { { 224 704 880 240 "LEDR\[0\]" "" } { 240 704 880 256 "LEDR\[1\]" "" } { 256 704 880 272 "LEDR\[2\]" "" } { 272 704 880 288 "LEDR\[3\]" "" } { 456 752 928 472 "LEDR\[6\]" "" } { 472 752 928 488 "LEDR\[7\]" "" } { 488 752 928 504 "LEDR\[8\]" "" } { 504 752 928 520 "LEDR\[9\]" "" } { 320 712 888 336 "LEDR\[4\]" "" } { 336 712 888 352 "LEDR\[5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618564735728 "|CmpN_Demo|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "CmpN_Demo.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/LSD/Projeto5/CmpN_Demo.bdf" { { 224 704 880 240 "LEDR\[0\]" "" } { 240 704 880 256 "LEDR\[1\]" "" } { 256 704 880 272 "LEDR\[2\]" "" } { 272 704 880 288 "LEDR\[3\]" "" } { 456 752 928 472 "LEDR\[6\]" "" } { 472 752 928 488 "LEDR\[7\]" "" } { 488 752 928 504 "LEDR\[8\]" "" } { 504 752 928 520 "LEDR\[9\]" "" } { 320 712 888 336 "LEDR\[4\]" "" } { 336 712 888 352 "LEDR\[5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618564735728 "|CmpN_Demo|LEDR[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618564735728 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618564735797 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618564736207 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618564736207 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618564736230 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618564736230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618564736230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618564736230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618564736240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 16 10:18:56 2021 " "Processing ended: Fri Apr 16 10:18:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618564736240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618564736240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618564736240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618564736240 ""}
