{"sha": "3c87b77b1ea5bc5920e846d9c666bf4c1780148b", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6M2M4N2I3N2IxZWE1YmM1OTIwZTg0NmQ5YzY2NmJmNGMxNzgwMTQ4Yg==", "commit": {"author": {"name": "Alexander Ivchenko", "email": "alexander.ivchenko@intel.com", "date": "2013-10-11T14:05:40Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2013-10-11T14:05:40Z"}, "message": "sse.md (VI48F_256_512): New.\n\n        * config/i386/sse.md (VI48F_256_512): New.\n        (avx2_permvar<mode>): Change to ...\n        (<avx2_avx512f>_permvar<mode>): This.\n\n\nCo-Authored-By: Andrey Turetskiy <andrey.turetskiy@intel.com>\nCo-Authored-By: Anna Tikhonova <anna.tikhonova@intel.com>\nCo-Authored-By: Ilya Tocar <ilya.tocar@intel.com>\nCo-Authored-By: Ilya Verbin <ilya.verbin@intel.com>\nCo-Authored-By: Kirill Yukhin <kirill.yukhin@intel.com>\nCo-Authored-By: Maxim Kuznetsov <maxim.kuznetsov@intel.com>\nCo-Authored-By: Michael Zolotukhin <michael.v.zolotukhin@intel.com>\nCo-Authored-By: Sergey Lega <sergey.s.lega@intel.com>\n\nFrom-SVN: r203442", "tree": {"sha": "e6a414d14f1c3a844f56e0829521aace49aac5ab", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/e6a414d14f1c3a844f56e0829521aace49aac5ab"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/3c87b77b1ea5bc5920e846d9c666bf4c1780148b", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3c87b77b1ea5bc5920e846d9c666bf4c1780148b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3c87b77b1ea5bc5920e846d9c666bf4c1780148b", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3c87b77b1ea5bc5920e846d9c666bf4c1780148b/comments", "author": null, "committer": null, "parents": [{"sha": "50e60d7d5d0f126a57cc9da1f93e7c73dc17c6bb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/50e60d7d5d0f126a57cc9da1f93e7c73dc17c6bb", "html_url": "https://github.com/Rust-GCC/gccrs/commit/50e60d7d5d0f126a57cc9da1f93e7c73dc17c6bb"}], "stats": {"total": 30, "additions": 24, "deletions": 6}, "files": [{"sha": "8177c62efb5045c9dd31f062612f1eb1a386396c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 14, "deletions": 0, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3c87b77b1ea5bc5920e846d9c666bf4c1780148b/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3c87b77b1ea5bc5920e846d9c666bf4c1780148b/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=3c87b77b1ea5bc5920e846d9c666bf4c1780148b", "patch": "@@ -1,3 +1,17 @@\n+2013-10-11  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n+\t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n+\t    Sergey Lega  <sergey.s.lega@intel.com>\n+\t    Anna Tikhonova  <anna.tikhonova@intel.com>\n+\t    Ilya Tocar  <ilya.tocar@intel.com>\n+\t    Andrey Turetskiy  <andrey.turetskiy@intel.com>\n+\t    Ilya Verbin  <ilya.verbin@intel.com>\n+\t    Kirill Yukhin  <kirill.yukhin@intel.com>\n+\t    Michael Zolotukhin  <michael.v.zolotukhin@intel.com>\n+\n+\t* config/i386/sse.md (VI48F_256_512): New.\n+\t(avx2_permvar<mode>): Change to ...\n+\t(<avx2_avx512f>_permvar<mode>): This.\n+\n 2013-10-11  Alexander Ivchenko  <alexander.ivchenko@intel.com>\n \t    Maxim Kuznetsov  <maxim.kuznetsov@intel.com>\n \t    Sergey Lega  <sergey.s.lega@intel.com>"}, {"sha": "c3f6c94c5fa88d3007cbdc9851a19923130ac1dd", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 10, "deletions": 6, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3c87b77b1ea5bc5920e846d9c666bf4c1780148b/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3c87b77b1ea5bc5920e846d9c666bf4c1780148b/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=3c87b77b1ea5bc5920e846d9c666bf4c1780148b", "patch": "@@ -367,6 +367,10 @@\n (define_mode_iterator VI8F_256 [V4DI V4DF])\n (define_mode_iterator VI8F_256_512\n   [V4DI V4DF (V8DI \"TARGET_AVX512F\") (V8DF \"TARGET_AVX512F\")])\n+(define_mode_iterator VI48F_256_512\n+  [V8SI V8SF\n+  (V16SI \"TARGET_AVX512F\") (V16SF \"TARGET_AVX512F\")\n+  (V8DI  \"TARGET_AVX512F\") (V8DF  \"TARGET_AVX512F\")])\n \n ;; Mapping from float mode to required SSE level\n (define_mode_attr sse\n@@ -10834,17 +10838,17 @@\n    (set_attr \"prefix\" \"vex\")\n    (set_attr \"mode\" \"<sseinsnmode>\")])\n \n-(define_insn \"avx2_permvar<mode>\"\n-  [(set (match_operand:VI4F_256 0 \"register_operand\" \"=v\")\n-\t(unspec:VI4F_256\n-\t  [(match_operand:VI4F_256 1 \"nonimmediate_operand\" \"vm\")\n-\t   (match_operand:V8SI 2 \"register_operand\" \"v\")]\n+(define_insn \"<avx2_avx512f>_permvar<mode>\"\n+  [(set (match_operand:VI48F_256_512 0 \"register_operand\" \"=v\")\n+\t(unspec:VI48F_256_512\n+\t  [(match_operand:VI48F_256_512 1 \"nonimmediate_operand\" \"vm\")\n+\t   (match_operand:<sseintvecmode> 2 \"register_operand\" \"v\")]\n \t  UNSPEC_VPERMVAR))]\n   \"TARGET_AVX2\"\n   \"vperm<ssemodesuffix>\\t{%1, %2, %0|%0, %2, %1}\"\n   [(set_attr \"type\" \"sselog\")\n    (set_attr \"prefix\" \"vex\")\n-   (set_attr \"mode\" \"OI\")])\n+   (set_attr \"mode\" \"<sseinsnmode>\")])\n \n (define_expand \"<avx2_avx512f>_perm<mode>\"\n   [(match_operand:VI8F_256_512 0 \"register_operand\")"}]}