DEFINED_PHASES=compile install unpack
DEPEND=dev-vcs/git media-gfx/xdot dev-libs/boost sys-devel/clang
DESCRIPTION=framework for Verilog RTL synthesis
EAPI=8
HOMEPAGE=http://www.clifford.at/yosys/
KEYWORDS=amd64
LICENSE=ISC
SLOT=0
SRC_URI=https://github.com/YosysHQ/yosys/archive/yosys-0.24.tar.gz https://github.com/YosysHQ/abc/archive/be9a35c0363174a7cef21d55ed80d92a9ef95ab1.tar.gz -> abc-be9a35c0363174a7cef21d55ed80d92a9ef95ab1.tar.gz
_md5_=146fefed8786886f17cc5c94fba1ff3f
