# âš¡ Pipelined 8-Input Adder Tree  

---

## ğŸ“Œ Project Overview  

This project implements a *3-stage pipelined adder tree* to sum *8 unsigned 8-bit inputs efficiently*.  
Pipelining improves *throughput* by processing new inputs every clock cycle, even while previous additions are still being computed.  

âœ… The final design *simulates successfully in Vivado* and is *fully synthesizable for FPGA implementation*.  

---

## ğŸ¯ Objective  

- *Without Pipelining* â†’ The next set of inputs must wait until the entire addition finishes.  
- *With Pipelining* â†’ New inputs can be processed *every clock cycle*, increasing throughput.  

---

##  Block Diagram (Pipeline Stages)

### Stage 1 â†’ Pairwise Adders (8 inputs â†’ 4 sums)
 in0 â”€â”       in2 â”€â”       in4 â”€â”       in6 â”€â”
      â”œâ”€â–º[ + ]     â”œâ”€â–º[ + ]     â”œâ”€â–º[ + ]     â”œâ”€â–º[ + ]
 in1 â”€â”˜       in3 â”€â”˜       in5 â”€â”˜       in7 â”€â”˜
      â”‚           â”‚           â”‚           â”‚
     s0          s1          s2          s3
      â”‚           â”‚           â”‚           â”‚
     [DFF]       [DFF]       [DFF]       [DFF]

---

### Stage 2 â†’ Partial Sum Adders (4 sums â†’ 2 sums)
 s0_reg â”€â”                   s2_reg â”€â”
         â”œâ”€â–º[ + ]             â”œâ”€â–º[ + ]
 s1_reg â”€â”˜                   s3_reg â”€â”˜
         â”‚                     â”‚
        p0                    p1
         â”‚                     â”‚
        [DFF]                 [DFF]

---

### Stage 3 â†’ Final Adder (2 sums â†’ Final Result)
 p0_reg â”€â”
         â”œâ”€â–º[ + ]â”€â”€â–º final_sum
 p1_reg â”€â”˜
         â”‚
       [DFF]
         â”‚
  final_sum_reg

ğŸ’¡ DFFs (pipeline registers) store intermediate results between stages, allowing new inputs every clock cycle.  

---

## ğŸ–¥ Simulation Results  

*Vivado Behavioral Simulation Console Output:*  

===========================================================  
 Pipelined 8-Input Adder Tree Simulation (CLEAN TEST CASES)  
===========================================================  
Time | s0  s1  s2  s3 | p0   p1  | Final  
-----------------------------------------------------------  
  0ns |   0   0   0   0 |   0    0 |   0  
 15ns |   3   7  11  15 |   0    0 |   0  
 25ns |  30  70 110 150 |  10   26 |   0  
 35ns |   0   0   0   0 | 100    4 |   0  
 45ns |  15  35  55  75 |   0    0 |  36  
 55ns | 254 254 254 254 |  50  130 | 104  
 65ns | 254 254 254 254 | 252  252 |   0  
 75ns | 254 254 254 254 | 252  252 | 180  
 85ns | 254 254 254 254 | 252  252 | 248  
-----------------------------------------------------------  
Simulation Completed âœ…  

---

## ğŸ”‘ Key Learnings  

- ğŸš€ *Throughput Improvement* â†’ Pipelining allows overlapping computations.  
- ğŸ“ *Pipeline Registers (DFFs)* â†’ Store intermediate sums at each stage.  
- â± *Latency* â†’ The final sum is available after *3 clock cycles*, but new inputs can still enter every cycle.  
- ğŸ”„ *Overflow Handling* â†’ Wraps naturally due to 8-bit arithmetic.  

---

## ğŸ“‚ Tools Used  

- *Xilinx Vivado 2025.1* â†’ Design, simulation, and synthesis  
- *Verilog HDL* â†’ RTL implementation  
- *FPGA* â†’ Target hardware platform  

---
