Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Mar 22 16:59:51 2021
| Host         : LAPTOP-GR080SCJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.025        0.000                      0                 6771        0.087        0.000                      0                 6771        3.000        0.000                       0                  2373  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                       ------------         ----------      --------------
soc_lite_top_inst/pll.clk_pll/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_pll                          {0.000 5.000}        10.000          100.000         
  cpu_clk_clk_pll                           {0.000 50.000}       100.000         10.000          
  timer_clk_clk_pll                         {0.000 5.000}        10.000          100.000         
sys_clk_pin                                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
soc_lite_top_inst/pll.clk_pll/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                                            7.845        0.000                       0                     3  
  cpu_clk_clk_pll                                76.662        0.000                      0                 6589        0.094        0.000                      0                 6589       49.500        0.000                       0                  2250  
  timer_clk_clk_pll                               6.032        0.000                      0                   66        0.119        0.000                      0                   66        4.500        0.000                       0                   101  
sys_clk_pin                                       7.181        0.000                      0                   18        0.087        0.000                      0                   18        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
timer_clk_clk_pll  cpu_clk_clk_pll          7.062        0.000                      0                   33        0.174        0.000                      0                   33  
cpu_clk_clk_pll    timer_clk_clk_pll        5.025        0.000                      0                   65        0.165        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  soc_lite_top_inst/pll.clk_pll/inst/clk_in1
  To Clock:  soc_lite_top_inst/pll.clk_pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_lite_top_inst/pll.clk_pll/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { soc_lite_top_inst/pll.clk_pll/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  soc_lite_top_inst/pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       76.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.662ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll rise@100.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.151ns  (logic 5.271ns (22.768%)  route 17.880ns (77.232%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.619    -3.909    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y68         FDRE                                         r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.518    -3.391 r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=64, routed)          5.353     1.961    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y34          MUXF7 (Prop_muxf7_S_O)       0.314     2.275 f  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.275    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1_n_0
    SLICE_X8Y34          MUXF8 (Prop_muxf8_I0_O)      0.098     2.373 f  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=3, routed)           3.584     5.957    soc_lite_top_inst/cpu/top/icvt/inst/douta[22]
    SLICE_X28Y102        LUT2 (Prop_lut2_I1_O)        0.319     6.276 r  soc_lite_top_inst/cpu/top/icvt/inst/d_pc[31]_i_8/O
                         net (fo=86, routed)          4.709    10.985    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[21]_i_9_0
    SLICE_X46Y118        LUT5 (Prop_lut5_I1_O)        0.124    11.109 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_15/O
                         net (fo=1, routed)           0.000    11.109    soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_15_n_0
    SLICE_X46Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    11.350 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_9/O
                         net (fo=1, routed)           0.000    11.350    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_9_n_0
    SLICE_X46Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    11.448 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_6/O
                         net (fo=1, routed)           0.420    11.869    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_6_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I4_O)        0.319    12.188 f  soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_4/O
                         net (fo=1, routed)           0.583    12.771    soc_lite_top_inst/cpu/top/core/ereg/e_val1_reg[28]_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  soc_lite_top_inst/cpu/top/core/ereg/e_val1[28]_i_3/O
                         net (fo=4, routed)           0.940    13.835    soc_lite_top_inst/cpu/top/core/ereg/e_dst_reg[4]_5
    SLICE_X51Y111        LUT6 (Prop_lut6_I3_O)        0.124    13.959 r  soc_lite_top_inst/cpu/top/core/ereg/e_val2[31]_i_11/O
                         net (fo=1, routed)           0.000    13.959    soc_lite_top_inst/cpu/top/core/ereg/e_val2[31]_i_11_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.599 f  soc_lite_top_inst/cpu/top/core/ereg/e_val2_reg[31]_i_7/O[3]
                         net (fo=31, routed)          1.356    15.954    soc_lite_top_inst/cpu/top/icvt/inst/e_val2_reg[14]_0[0]
    SLICE_X49Y105        LUT5 (Prop_lut5_I2_O)        0.334    16.288 r  soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_2/O
                         net (fo=1, routed)           0.296    16.584    soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_2_n_0
    SLICE_X49Y106        LUT6 (Prop_lut6_I0_O)        0.326    16.910 r  soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_1/O
                         net (fo=3, routed)           0.640    17.550    soc_lite_top_inst/cpu/top/icvt/inst/f_pc_reg[29][3]
    SLICE_X53Y103        LUT3 (Prop_lut3_I2_O)        0.124    17.674 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc[2]_i_4/O
                         net (fo=1, routed)           0.000    17.674    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc[2]_i_4_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.224 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.224    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[2]_i_1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.338 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.338    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[6]_i_1_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.452 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.452    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[10]_i_1_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.566 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.566    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[14]_i_1_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.680 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.680    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[18]_i_1_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.794 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.794    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[22]_i_1_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.908 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.908    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[26]_i_1_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.242 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[30]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.242    soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[31]_1[1]
    SLICE_X53Y110        FDSE                                         r  soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.486    96.536    soc_lite_top_inst/cpu/top/core/freg/cpu_clk
    SLICE_X53Y110        FDSE                                         r  soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[31]/C
                         clock pessimism             -0.579    95.957    
                         clock uncertainty           -0.115    95.842    
    SLICE_X53Y110        FDSE (Setup_fdse_C_D)        0.062    95.904    soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[31]
  -------------------------------------------------------------------
                         required time                         95.904    
                         arrival time                         -19.242    
  -------------------------------------------------------------------
                         slack                                 76.662    

Slack (MET) :             76.773ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll rise@100.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.040ns  (logic 5.160ns (22.396%)  route 17.880ns (77.604%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.619    -3.909    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y68         FDRE                                         r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.518    -3.391 r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=64, routed)          5.353     1.961    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y34          MUXF7 (Prop_muxf7_S_O)       0.314     2.275 f  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.275    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1_n_0
    SLICE_X8Y34          MUXF8 (Prop_muxf8_I0_O)      0.098     2.373 f  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=3, routed)           3.584     5.957    soc_lite_top_inst/cpu/top/icvt/inst/douta[22]
    SLICE_X28Y102        LUT2 (Prop_lut2_I1_O)        0.319     6.276 r  soc_lite_top_inst/cpu/top/icvt/inst/d_pc[31]_i_8/O
                         net (fo=86, routed)          4.709    10.985    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[21]_i_9_0
    SLICE_X46Y118        LUT5 (Prop_lut5_I1_O)        0.124    11.109 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_15/O
                         net (fo=1, routed)           0.000    11.109    soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_15_n_0
    SLICE_X46Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    11.350 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_9/O
                         net (fo=1, routed)           0.000    11.350    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_9_n_0
    SLICE_X46Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    11.448 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_6/O
                         net (fo=1, routed)           0.420    11.869    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_6_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I4_O)        0.319    12.188 f  soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_4/O
                         net (fo=1, routed)           0.583    12.771    soc_lite_top_inst/cpu/top/core/ereg/e_val1_reg[28]_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  soc_lite_top_inst/cpu/top/core/ereg/e_val1[28]_i_3/O
                         net (fo=4, routed)           0.940    13.835    soc_lite_top_inst/cpu/top/core/ereg/e_dst_reg[4]_5
    SLICE_X51Y111        LUT6 (Prop_lut6_I3_O)        0.124    13.959 r  soc_lite_top_inst/cpu/top/core/ereg/e_val2[31]_i_11/O
                         net (fo=1, routed)           0.000    13.959    soc_lite_top_inst/cpu/top/core/ereg/e_val2[31]_i_11_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.599 f  soc_lite_top_inst/cpu/top/core/ereg/e_val2_reg[31]_i_7/O[3]
                         net (fo=31, routed)          1.356    15.954    soc_lite_top_inst/cpu/top/icvt/inst/e_val2_reg[14]_0[0]
    SLICE_X49Y105        LUT5 (Prop_lut5_I2_O)        0.334    16.288 r  soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_2/O
                         net (fo=1, routed)           0.296    16.584    soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_2_n_0
    SLICE_X49Y106        LUT6 (Prop_lut6_I0_O)        0.326    16.910 r  soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_1/O
                         net (fo=3, routed)           0.640    17.550    soc_lite_top_inst/cpu/top/icvt/inst/f_pc_reg[29][3]
    SLICE_X53Y103        LUT3 (Prop_lut3_I2_O)        0.124    17.674 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc[2]_i_4/O
                         net (fo=1, routed)           0.000    17.674    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc[2]_i_4_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.224 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.224    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[2]_i_1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.338 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.338    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[6]_i_1_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.452 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.452    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[10]_i_1_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.566 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.566    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[14]_i_1_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.680 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.680    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[18]_i_1_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.794 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.794    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[22]_i_1_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.908 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[26]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.908    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[26]_i_1_n_0
    SLICE_X53Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.131 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[30]_i_1/O[0]
                         net (fo=1, routed)           0.000    19.131    soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[31]_1[0]
    SLICE_X53Y110        FDRE                                         r  soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.486    96.536    soc_lite_top_inst/cpu/top/core/freg/cpu_clk
    SLICE_X53Y110        FDRE                                         r  soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[30]/C
                         clock pessimism             -0.579    95.957    
                         clock uncertainty           -0.115    95.842    
    SLICE_X53Y110        FDRE (Setup_fdre_C_D)        0.062    95.904    soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[30]
  -------------------------------------------------------------------
                         required time                         95.904    
                         arrival time                         -19.131    
  -------------------------------------------------------------------
                         slack                                 76.773    

Slack (MET) :             76.776ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll rise@100.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.037ns  (logic 5.157ns (22.386%)  route 17.880ns (77.614%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.619    -3.909    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y68         FDRE                                         r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.518    -3.391 r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=64, routed)          5.353     1.961    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y34          MUXF7 (Prop_muxf7_S_O)       0.314     2.275 f  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.275    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1_n_0
    SLICE_X8Y34          MUXF8 (Prop_muxf8_I0_O)      0.098     2.373 f  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=3, routed)           3.584     5.957    soc_lite_top_inst/cpu/top/icvt/inst/douta[22]
    SLICE_X28Y102        LUT2 (Prop_lut2_I1_O)        0.319     6.276 r  soc_lite_top_inst/cpu/top/icvt/inst/d_pc[31]_i_8/O
                         net (fo=86, routed)          4.709    10.985    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[21]_i_9_0
    SLICE_X46Y118        LUT5 (Prop_lut5_I1_O)        0.124    11.109 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_15/O
                         net (fo=1, routed)           0.000    11.109    soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_15_n_0
    SLICE_X46Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    11.350 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_9/O
                         net (fo=1, routed)           0.000    11.350    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_9_n_0
    SLICE_X46Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    11.448 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_6/O
                         net (fo=1, routed)           0.420    11.869    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_6_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I4_O)        0.319    12.188 f  soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_4/O
                         net (fo=1, routed)           0.583    12.771    soc_lite_top_inst/cpu/top/core/ereg/e_val1_reg[28]_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  soc_lite_top_inst/cpu/top/core/ereg/e_val1[28]_i_3/O
                         net (fo=4, routed)           0.940    13.835    soc_lite_top_inst/cpu/top/core/ereg/e_dst_reg[4]_5
    SLICE_X51Y111        LUT6 (Prop_lut6_I3_O)        0.124    13.959 r  soc_lite_top_inst/cpu/top/core/ereg/e_val2[31]_i_11/O
                         net (fo=1, routed)           0.000    13.959    soc_lite_top_inst/cpu/top/core/ereg/e_val2[31]_i_11_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.599 f  soc_lite_top_inst/cpu/top/core/ereg/e_val2_reg[31]_i_7/O[3]
                         net (fo=31, routed)          1.356    15.954    soc_lite_top_inst/cpu/top/icvt/inst/e_val2_reg[14]_0[0]
    SLICE_X49Y105        LUT5 (Prop_lut5_I2_O)        0.334    16.288 r  soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_2/O
                         net (fo=1, routed)           0.296    16.584    soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_2_n_0
    SLICE_X49Y106        LUT6 (Prop_lut6_I0_O)        0.326    16.910 r  soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_1/O
                         net (fo=3, routed)           0.640    17.550    soc_lite_top_inst/cpu/top/icvt/inst/f_pc_reg[29][3]
    SLICE_X53Y103        LUT3 (Prop_lut3_I2_O)        0.124    17.674 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc[2]_i_4/O
                         net (fo=1, routed)           0.000    17.674    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc[2]_i_4_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.224 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.224    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[2]_i_1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.338 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.338    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[6]_i_1_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.452 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.452    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[10]_i_1_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.566 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.566    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[14]_i_1_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.680 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.680    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[18]_i_1_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.794 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.794    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[22]_i_1_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.128 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[26]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.128    soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[29]_0[1]
    SLICE_X53Y109        FDSE                                         r  soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.486    96.536    soc_lite_top_inst/cpu/top/core/freg/cpu_clk
    SLICE_X53Y109        FDSE                                         r  soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[27]/C
                         clock pessimism             -0.579    95.957    
                         clock uncertainty           -0.115    95.842    
    SLICE_X53Y109        FDSE (Setup_fdse_C_D)        0.062    95.904    soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[27]
  -------------------------------------------------------------------
                         required time                         95.904    
                         arrival time                         -19.128    
  -------------------------------------------------------------------
                         slack                                 76.776    

Slack (MET) :             76.797ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll rise@100.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        23.016ns  (logic 5.136ns (22.315%)  route 17.880ns (77.685%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.619    -3.909    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y68         FDRE                                         r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.518    -3.391 r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=64, routed)          5.353     1.961    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y34          MUXF7 (Prop_muxf7_S_O)       0.314     2.275 f  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.275    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1_n_0
    SLICE_X8Y34          MUXF8 (Prop_muxf8_I0_O)      0.098     2.373 f  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=3, routed)           3.584     5.957    soc_lite_top_inst/cpu/top/icvt/inst/douta[22]
    SLICE_X28Y102        LUT2 (Prop_lut2_I1_O)        0.319     6.276 r  soc_lite_top_inst/cpu/top/icvt/inst/d_pc[31]_i_8/O
                         net (fo=86, routed)          4.709    10.985    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[21]_i_9_0
    SLICE_X46Y118        LUT5 (Prop_lut5_I1_O)        0.124    11.109 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_15/O
                         net (fo=1, routed)           0.000    11.109    soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_15_n_0
    SLICE_X46Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    11.350 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_9/O
                         net (fo=1, routed)           0.000    11.350    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_9_n_0
    SLICE_X46Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    11.448 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_6/O
                         net (fo=1, routed)           0.420    11.869    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_6_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I4_O)        0.319    12.188 f  soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_4/O
                         net (fo=1, routed)           0.583    12.771    soc_lite_top_inst/cpu/top/core/ereg/e_val1_reg[28]_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  soc_lite_top_inst/cpu/top/core/ereg/e_val1[28]_i_3/O
                         net (fo=4, routed)           0.940    13.835    soc_lite_top_inst/cpu/top/core/ereg/e_dst_reg[4]_5
    SLICE_X51Y111        LUT6 (Prop_lut6_I3_O)        0.124    13.959 r  soc_lite_top_inst/cpu/top/core/ereg/e_val2[31]_i_11/O
                         net (fo=1, routed)           0.000    13.959    soc_lite_top_inst/cpu/top/core/ereg/e_val2[31]_i_11_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.599 f  soc_lite_top_inst/cpu/top/core/ereg/e_val2_reg[31]_i_7/O[3]
                         net (fo=31, routed)          1.356    15.954    soc_lite_top_inst/cpu/top/icvt/inst/e_val2_reg[14]_0[0]
    SLICE_X49Y105        LUT5 (Prop_lut5_I2_O)        0.334    16.288 r  soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_2/O
                         net (fo=1, routed)           0.296    16.584    soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_2_n_0
    SLICE_X49Y106        LUT6 (Prop_lut6_I0_O)        0.326    16.910 r  soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_1/O
                         net (fo=3, routed)           0.640    17.550    soc_lite_top_inst/cpu/top/icvt/inst/f_pc_reg[29][3]
    SLICE_X53Y103        LUT3 (Prop_lut3_I2_O)        0.124    17.674 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc[2]_i_4/O
                         net (fo=1, routed)           0.000    17.674    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc[2]_i_4_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.224 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.224    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[2]_i_1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.338 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.338    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[6]_i_1_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.452 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.452    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[10]_i_1_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.566 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.566    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[14]_i_1_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.680 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.680    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[18]_i_1_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.794 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.794    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[22]_i_1_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.107 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[26]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.107    soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[29]_0[3]
    SLICE_X53Y109        FDSE                                         r  soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.486    96.536    soc_lite_top_inst/cpu/top/core/freg/cpu_clk
    SLICE_X53Y109        FDSE                                         r  soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[29]/C
                         clock pessimism             -0.579    95.957    
                         clock uncertainty           -0.115    95.842    
    SLICE_X53Y109        FDSE (Setup_fdse_C_D)        0.062    95.904    soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[29]
  -------------------------------------------------------------------
                         required time                         95.904    
                         arrival time                         -19.107    
  -------------------------------------------------------------------
                         slack                                 76.797    

Slack (MET) :             76.871ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll rise@100.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.942ns  (logic 5.062ns (22.064%)  route 17.880ns (77.936%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.619    -3.909    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y68         FDRE                                         r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.518    -3.391 r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=64, routed)          5.353     1.961    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y34          MUXF7 (Prop_muxf7_S_O)       0.314     2.275 f  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.275    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1_n_0
    SLICE_X8Y34          MUXF8 (Prop_muxf8_I0_O)      0.098     2.373 f  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=3, routed)           3.584     5.957    soc_lite_top_inst/cpu/top/icvt/inst/douta[22]
    SLICE_X28Y102        LUT2 (Prop_lut2_I1_O)        0.319     6.276 r  soc_lite_top_inst/cpu/top/icvt/inst/d_pc[31]_i_8/O
                         net (fo=86, routed)          4.709    10.985    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[21]_i_9_0
    SLICE_X46Y118        LUT5 (Prop_lut5_I1_O)        0.124    11.109 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_15/O
                         net (fo=1, routed)           0.000    11.109    soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_15_n_0
    SLICE_X46Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    11.350 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_9/O
                         net (fo=1, routed)           0.000    11.350    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_9_n_0
    SLICE_X46Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    11.448 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_6/O
                         net (fo=1, routed)           0.420    11.869    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_6_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I4_O)        0.319    12.188 f  soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_4/O
                         net (fo=1, routed)           0.583    12.771    soc_lite_top_inst/cpu/top/core/ereg/e_val1_reg[28]_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  soc_lite_top_inst/cpu/top/core/ereg/e_val1[28]_i_3/O
                         net (fo=4, routed)           0.940    13.835    soc_lite_top_inst/cpu/top/core/ereg/e_dst_reg[4]_5
    SLICE_X51Y111        LUT6 (Prop_lut6_I3_O)        0.124    13.959 r  soc_lite_top_inst/cpu/top/core/ereg/e_val2[31]_i_11/O
                         net (fo=1, routed)           0.000    13.959    soc_lite_top_inst/cpu/top/core/ereg/e_val2[31]_i_11_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.599 f  soc_lite_top_inst/cpu/top/core/ereg/e_val2_reg[31]_i_7/O[3]
                         net (fo=31, routed)          1.356    15.954    soc_lite_top_inst/cpu/top/icvt/inst/e_val2_reg[14]_0[0]
    SLICE_X49Y105        LUT5 (Prop_lut5_I2_O)        0.334    16.288 r  soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_2/O
                         net (fo=1, routed)           0.296    16.584    soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_2_n_0
    SLICE_X49Y106        LUT6 (Prop_lut6_I0_O)        0.326    16.910 r  soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_1/O
                         net (fo=3, routed)           0.640    17.550    soc_lite_top_inst/cpu/top/icvt/inst/f_pc_reg[29][3]
    SLICE_X53Y103        LUT3 (Prop_lut3_I2_O)        0.124    17.674 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc[2]_i_4/O
                         net (fo=1, routed)           0.000    17.674    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc[2]_i_4_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.224 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.224    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[2]_i_1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.338 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.338    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[6]_i_1_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.452 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.452    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[10]_i_1_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.566 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.566    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[14]_i_1_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.680 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.680    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[18]_i_1_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.794 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.794    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[22]_i_1_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.033 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[26]_i_1/O[2]
                         net (fo=1, routed)           0.000    19.033    soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[29]_0[2]
    SLICE_X53Y109        FDSE                                         r  soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.486    96.536    soc_lite_top_inst/cpu/top/core/freg/cpu_clk
    SLICE_X53Y109        FDSE                                         r  soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[28]/C
                         clock pessimism             -0.579    95.957    
                         clock uncertainty           -0.115    95.842    
    SLICE_X53Y109        FDSE (Setup_fdse_C_D)        0.062    95.904    soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[28]
  -------------------------------------------------------------------
                         required time                         95.904    
                         arrival time                         -19.033    
  -------------------------------------------------------------------
                         slack                                 76.871    

Slack (MET) :             76.887ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll rise@100.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.926ns  (logic 5.046ns (22.010%)  route 17.880ns (77.990%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.464ns = ( 96.536 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.619    -3.909    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y68         FDRE                                         r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.518    -3.391 r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=64, routed)          5.353     1.961    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y34          MUXF7 (Prop_muxf7_S_O)       0.314     2.275 f  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.275    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1_n_0
    SLICE_X8Y34          MUXF8 (Prop_muxf8_I0_O)      0.098     2.373 f  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=3, routed)           3.584     5.957    soc_lite_top_inst/cpu/top/icvt/inst/douta[22]
    SLICE_X28Y102        LUT2 (Prop_lut2_I1_O)        0.319     6.276 r  soc_lite_top_inst/cpu/top/icvt/inst/d_pc[31]_i_8/O
                         net (fo=86, routed)          4.709    10.985    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[21]_i_9_0
    SLICE_X46Y118        LUT5 (Prop_lut5_I1_O)        0.124    11.109 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_15/O
                         net (fo=1, routed)           0.000    11.109    soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_15_n_0
    SLICE_X46Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    11.350 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_9/O
                         net (fo=1, routed)           0.000    11.350    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_9_n_0
    SLICE_X46Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    11.448 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_6/O
                         net (fo=1, routed)           0.420    11.869    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_6_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I4_O)        0.319    12.188 f  soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_4/O
                         net (fo=1, routed)           0.583    12.771    soc_lite_top_inst/cpu/top/core/ereg/e_val1_reg[28]_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  soc_lite_top_inst/cpu/top/core/ereg/e_val1[28]_i_3/O
                         net (fo=4, routed)           0.940    13.835    soc_lite_top_inst/cpu/top/core/ereg/e_dst_reg[4]_5
    SLICE_X51Y111        LUT6 (Prop_lut6_I3_O)        0.124    13.959 r  soc_lite_top_inst/cpu/top/core/ereg/e_val2[31]_i_11/O
                         net (fo=1, routed)           0.000    13.959    soc_lite_top_inst/cpu/top/core/ereg/e_val2[31]_i_11_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.599 f  soc_lite_top_inst/cpu/top/core/ereg/e_val2_reg[31]_i_7/O[3]
                         net (fo=31, routed)          1.356    15.954    soc_lite_top_inst/cpu/top/icvt/inst/e_val2_reg[14]_0[0]
    SLICE_X49Y105        LUT5 (Prop_lut5_I2_O)        0.334    16.288 r  soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_2/O
                         net (fo=1, routed)           0.296    16.584    soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_2_n_0
    SLICE_X49Y106        LUT6 (Prop_lut6_I0_O)        0.326    16.910 r  soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_1/O
                         net (fo=3, routed)           0.640    17.550    soc_lite_top_inst/cpu/top/icvt/inst/f_pc_reg[29][3]
    SLICE_X53Y103        LUT3 (Prop_lut3_I2_O)        0.124    17.674 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc[2]_i_4/O
                         net (fo=1, routed)           0.000    17.674    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc[2]_i_4_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.224 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.224    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[2]_i_1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.338 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.338    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[6]_i_1_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.452 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.452    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[10]_i_1_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.566 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.566    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[14]_i_1_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.680 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.680    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[18]_i_1_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.794 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.794    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[22]_i_1_n_0
    SLICE_X53Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.017 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[26]_i_1/O[0]
                         net (fo=1, routed)           0.000    19.017    soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[29]_0[0]
    SLICE_X53Y109        FDSE                                         r  soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.486    96.536    soc_lite_top_inst/cpu/top/core/freg/cpu_clk
    SLICE_X53Y109        FDSE                                         r  soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[26]/C
                         clock pessimism             -0.579    95.957    
                         clock uncertainty           -0.115    95.842    
    SLICE_X53Y109        FDSE (Setup_fdse_C_D)        0.062    95.904    soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[26]
  -------------------------------------------------------------------
                         required time                         95.904    
                         arrival time                         -19.017    
  -------------------------------------------------------------------
                         slack                                 76.887    

Slack (MET) :             76.891ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll rise@100.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.923ns  (logic 5.043ns (22.000%)  route 17.880ns (78.000%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.619    -3.909    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y68         FDRE                                         r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.518    -3.391 r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=64, routed)          5.353     1.961    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y34          MUXF7 (Prop_muxf7_S_O)       0.314     2.275 f  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.275    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1_n_0
    SLICE_X8Y34          MUXF8 (Prop_muxf8_I0_O)      0.098     2.373 f  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=3, routed)           3.584     5.957    soc_lite_top_inst/cpu/top/icvt/inst/douta[22]
    SLICE_X28Y102        LUT2 (Prop_lut2_I1_O)        0.319     6.276 r  soc_lite_top_inst/cpu/top/icvt/inst/d_pc[31]_i_8/O
                         net (fo=86, routed)          4.709    10.985    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[21]_i_9_0
    SLICE_X46Y118        LUT5 (Prop_lut5_I1_O)        0.124    11.109 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_15/O
                         net (fo=1, routed)           0.000    11.109    soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_15_n_0
    SLICE_X46Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    11.350 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_9/O
                         net (fo=1, routed)           0.000    11.350    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_9_n_0
    SLICE_X46Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    11.448 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_6/O
                         net (fo=1, routed)           0.420    11.869    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_6_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I4_O)        0.319    12.188 f  soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_4/O
                         net (fo=1, routed)           0.583    12.771    soc_lite_top_inst/cpu/top/core/ereg/e_val1_reg[28]_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  soc_lite_top_inst/cpu/top/core/ereg/e_val1[28]_i_3/O
                         net (fo=4, routed)           0.940    13.835    soc_lite_top_inst/cpu/top/core/ereg/e_dst_reg[4]_5
    SLICE_X51Y111        LUT6 (Prop_lut6_I3_O)        0.124    13.959 r  soc_lite_top_inst/cpu/top/core/ereg/e_val2[31]_i_11/O
                         net (fo=1, routed)           0.000    13.959    soc_lite_top_inst/cpu/top/core/ereg/e_val2[31]_i_11_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.599 f  soc_lite_top_inst/cpu/top/core/ereg/e_val2_reg[31]_i_7/O[3]
                         net (fo=31, routed)          1.356    15.954    soc_lite_top_inst/cpu/top/icvt/inst/e_val2_reg[14]_0[0]
    SLICE_X49Y105        LUT5 (Prop_lut5_I2_O)        0.334    16.288 r  soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_2/O
                         net (fo=1, routed)           0.296    16.584    soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_2_n_0
    SLICE_X49Y106        LUT6 (Prop_lut6_I0_O)        0.326    16.910 r  soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_1/O
                         net (fo=3, routed)           0.640    17.550    soc_lite_top_inst/cpu/top/icvt/inst/f_pc_reg[29][3]
    SLICE_X53Y103        LUT3 (Prop_lut3_I2_O)        0.124    17.674 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc[2]_i_4/O
                         net (fo=1, routed)           0.000    17.674    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc[2]_i_4_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.224 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.224    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[2]_i_1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.338 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.338    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[6]_i_1_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.452 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.452    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[10]_i_1_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.566 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.566    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[14]_i_1_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.680 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.680    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[18]_i_1_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.014 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[22]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.014    soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[25]_0[1]
    SLICE_X53Y108        FDSE                                         r  soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.487    96.537    soc_lite_top_inst/cpu/top/core/freg/cpu_clk
    SLICE_X53Y108        FDSE                                         r  soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[23]/C
                         clock pessimism             -0.579    95.958    
                         clock uncertainty           -0.115    95.843    
    SLICE_X53Y108        FDSE (Setup_fdse_C_D)        0.062    95.905    soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[23]
  -------------------------------------------------------------------
                         required time                         95.905    
                         arrival time                         -19.014    
  -------------------------------------------------------------------
                         slack                                 76.891    

Slack (MET) :             76.899ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll rise@100.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.453ns  (logic 2.356ns (10.493%)  route 20.097ns (89.507%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.220ns = ( 96.780 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.619    -3.909    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y68         FDRE                                         r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.518    -3.391 r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=64, routed)          5.050     1.658    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y37          MUXF7 (Prop_muxf7_S_O)       0.314     1.972 f  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.972    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0_i_1_n_0
    SLICE_X8Y37          MUXF8 (Prop_muxf8_I0_O)      0.098     2.070 f  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=4, routed)           3.930     6.001    soc_lite_top_inst/cpu/top/icvt/inst/douta[17]
    SLICE_X40Y102        LUT2 (Prop_lut2_I1_O)        0.347     6.348 r  soc_lite_top_inst/cpu/top/icvt/inst/e_valt[30]_i_17/O
                         net (fo=86, routed)          0.784     7.132    soc_lite_top_inst/cpu/top/icvt/inst/last_valid_reg_21
    SLICE_X47Y103        LUT6 (Prop_lut6_I3_O)        0.326     7.458 r  soc_lite_top_inst/cpu/top/icvt/inst/e_valt[30]_i_10/O
                         net (fo=1, routed)           0.433     7.891    soc_lite_top_inst/cpu/top/icvt/inst/e_valt[30]_i_10_n_0
    SLICE_X47Y103        LUT6 (Prop_lut6_I5_O)        0.124     8.015 f  soc_lite_top_inst/cpu/top/icvt/inst/e_valt[30]_i_4/O
                         net (fo=38, routed)          1.193     9.208    soc_lite_top_inst/cpu/top/icvt/inst/e_dst_reg[4]_0
    SLICE_X58Y103        LUT6 (Prop_lut6_I1_O)        0.124     9.332 r  soc_lite_top_inst/cpu/top/icvt/inst/d_pc[31]_i_2/O
                         net (fo=86, routed)          4.795    14.127    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/ena
    SLICE_X62Y55         LUT5 (Prop_lut5_I0_O)        0.148    14.275 r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=5, routed)           0.736    15.011    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/ena_0
    SLICE_X62Y55         LUT3 (Prop_lut3_I2_O)        0.357    15.368 r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_140/O
                         net (fo=1, routed)           3.175    18.543    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_79
    RAMB36_X0Y2          RAMB36E1                                     r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.729    96.780    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.572    96.208    
                         clock uncertainty           -0.115    96.092    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.650    95.442    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         95.442    
                         arrival time                         -18.543    
  -------------------------------------------------------------------
                         slack                                 76.899    

Slack (MET) :             76.912ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll rise@100.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.902ns  (logic 5.022ns (21.928%)  route 17.880ns (78.072%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.619    -3.909    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y68         FDRE                                         r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.518    -3.391 r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=64, routed)          5.353     1.961    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y34          MUXF7 (Prop_muxf7_S_O)       0.314     2.275 f  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.275    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1_n_0
    SLICE_X8Y34          MUXF8 (Prop_muxf8_I0_O)      0.098     2.373 f  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=3, routed)           3.584     5.957    soc_lite_top_inst/cpu/top/icvt/inst/douta[22]
    SLICE_X28Y102        LUT2 (Prop_lut2_I1_O)        0.319     6.276 r  soc_lite_top_inst/cpu/top/icvt/inst/d_pc[31]_i_8/O
                         net (fo=86, routed)          4.709    10.985    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[21]_i_9_0
    SLICE_X46Y118        LUT5 (Prop_lut5_I1_O)        0.124    11.109 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_15/O
                         net (fo=1, routed)           0.000    11.109    soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_15_n_0
    SLICE_X46Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    11.350 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_9/O
                         net (fo=1, routed)           0.000    11.350    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_9_n_0
    SLICE_X46Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    11.448 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_6/O
                         net (fo=1, routed)           0.420    11.869    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_6_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I4_O)        0.319    12.188 f  soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_4/O
                         net (fo=1, routed)           0.583    12.771    soc_lite_top_inst/cpu/top/core/ereg/e_val1_reg[28]_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  soc_lite_top_inst/cpu/top/core/ereg/e_val1[28]_i_3/O
                         net (fo=4, routed)           0.940    13.835    soc_lite_top_inst/cpu/top/core/ereg/e_dst_reg[4]_5
    SLICE_X51Y111        LUT6 (Prop_lut6_I3_O)        0.124    13.959 r  soc_lite_top_inst/cpu/top/core/ereg/e_val2[31]_i_11/O
                         net (fo=1, routed)           0.000    13.959    soc_lite_top_inst/cpu/top/core/ereg/e_val2[31]_i_11_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.599 f  soc_lite_top_inst/cpu/top/core/ereg/e_val2_reg[31]_i_7/O[3]
                         net (fo=31, routed)          1.356    15.954    soc_lite_top_inst/cpu/top/icvt/inst/e_val2_reg[14]_0[0]
    SLICE_X49Y105        LUT5 (Prop_lut5_I2_O)        0.334    16.288 r  soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_2/O
                         net (fo=1, routed)           0.296    16.584    soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_2_n_0
    SLICE_X49Y106        LUT6 (Prop_lut6_I0_O)        0.326    16.910 r  soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_1/O
                         net (fo=3, routed)           0.640    17.550    soc_lite_top_inst/cpu/top/icvt/inst/f_pc_reg[29][3]
    SLICE_X53Y103        LUT3 (Prop_lut3_I2_O)        0.124    17.674 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc[2]_i_4/O
                         net (fo=1, routed)           0.000    17.674    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc[2]_i_4_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.224 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.224    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[2]_i_1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.338 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.338    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[6]_i_1_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.452 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.452    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[10]_i_1_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.566 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.566    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[14]_i_1_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.680 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.680    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[18]_i_1_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.993 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[22]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.993    soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[25]_0[3]
    SLICE_X53Y108        FDSE                                         r  soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.487    96.537    soc_lite_top_inst/cpu/top/core/freg/cpu_clk
    SLICE_X53Y108        FDSE                                         r  soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[25]/C
                         clock pessimism             -0.579    95.958    
                         clock uncertainty           -0.115    95.843    
    SLICE_X53Y108        FDSE (Setup_fdse_C_D)        0.062    95.905    soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[25]
  -------------------------------------------------------------------
                         required time                         95.905    
                         arrival time                         -18.993    
  -------------------------------------------------------------------
                         slack                                 76.912    

Slack (MET) :             76.986ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_pll rise@100.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        22.828ns  (logic 4.948ns (21.675%)  route 17.880ns (78.325%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.463ns = ( 96.537 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.619    -3.909    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y68         FDRE                                         r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.518    -3.391 r  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=64, routed)          5.353     1.961    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X8Y34          MUXF7 (Prop_muxf7_S_O)       0.314     2.275 f  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.275    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_1_n_0
    SLICE_X8Y34          MUXF8 (Prop_muxf8_I0_O)      0.098     2.373 f  soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=3, routed)           3.584     5.957    soc_lite_top_inst/cpu/top/icvt/inst/douta[22]
    SLICE_X28Y102        LUT2 (Prop_lut2_I1_O)        0.319     6.276 r  soc_lite_top_inst/cpu/top/icvt/inst/d_pc[31]_i_8/O
                         net (fo=86, routed)          4.709    10.985    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[21]_i_9_0
    SLICE_X46Y118        LUT5 (Prop_lut5_I1_O)        0.124    11.109 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_15/O
                         net (fo=1, routed)           0.000    11.109    soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_15_n_0
    SLICE_X46Y118        MUXF7 (Prop_muxf7_I0_O)      0.241    11.350 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_9/O
                         net (fo=1, routed)           0.000    11.350    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_9_n_0
    SLICE_X46Y118        MUXF8 (Prop_muxf8_I0_O)      0.098    11.448 r  soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_6/O
                         net (fo=1, routed)           0.420    11.869    soc_lite_top_inst/cpu/top/core/regfile/e_val1_reg[28]_i_6_n_0
    SLICE_X46Y117        LUT6 (Prop_lut6_I4_O)        0.319    12.188 f  soc_lite_top_inst/cpu/top/core/regfile/e_val1[28]_i_4/O
                         net (fo=1, routed)           0.583    12.771    soc_lite_top_inst/cpu/top/core/ereg/e_val1_reg[28]_0
    SLICE_X50Y115        LUT6 (Prop_lut6_I2_O)        0.124    12.895 r  soc_lite_top_inst/cpu/top/core/ereg/e_val1[28]_i_3/O
                         net (fo=4, routed)           0.940    13.835    soc_lite_top_inst/cpu/top/core/ereg/e_dst_reg[4]_5
    SLICE_X51Y111        LUT6 (Prop_lut6_I3_O)        0.124    13.959 r  soc_lite_top_inst/cpu/top/core/ereg/e_val2[31]_i_11/O
                         net (fo=1, routed)           0.000    13.959    soc_lite_top_inst/cpu/top/core/ereg/e_val2[31]_i_11_n_0
    SLICE_X51Y111        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.599 f  soc_lite_top_inst/cpu/top/core/ereg/e_val2_reg[31]_i_7/O[3]
                         net (fo=31, routed)          1.356    15.954    soc_lite_top_inst/cpu/top/icvt/inst/e_val2_reg[14]_0[0]
    SLICE_X49Y105        LUT5 (Prop_lut5_I2_O)        0.334    16.288 r  soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_2/O
                         net (fo=1, routed)           0.296    16.584    soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_2_n_0
    SLICE_X49Y106        LUT6 (Prop_lut6_I0_O)        0.326    16.910 r  soc_lite_top_inst/cpu/top/icvt/inst/e_val2[3]_i_1/O
                         net (fo=3, routed)           0.640    17.550    soc_lite_top_inst/cpu/top/icvt/inst/f_pc_reg[29][3]
    SLICE_X53Y103        LUT3 (Prop_lut3_I2_O)        0.124    17.674 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc[2]_i_4/O
                         net (fo=1, routed)           0.000    17.674    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc[2]_i_4_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.224 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.224    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[2]_i_1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.338 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.338    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[6]_i_1_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.452 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.452    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[10]_i_1_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.566 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.566    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[14]_i_1_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.680 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.680    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[18]_i_1_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.919 r  soc_lite_top_inst/cpu/top/icvt/inst/pred_pc_reg[22]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.919    soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[25]_0[2]
    SLICE_X53Y108        FDSE                                         r  soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.487    96.537    soc_lite_top_inst/cpu/top/core/freg/cpu_clk
    SLICE_X53Y108        FDSE                                         r  soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[24]/C
                         clock pessimism             -0.579    95.958    
                         clock uncertainty           -0.115    95.843    
    SLICE_X53Y108        FDSE (Setup_fdse_C_D)        0.062    95.905    soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[24]
  -------------------------------------------------------------------
                         required time                         95.905    
                         arrival time                         -18.919    
  -------------------------------------------------------------------
                         slack                                 76.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/write_timer_end_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/write_timer_begin_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.209ns (46.750%)  route 0.238ns (53.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.552    -0.810    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X50Y118        FDRE                                         r  soc_lite_top_inst/confreg/write_timer_end_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.646 f  soc_lite_top_inst/confreg/write_timer_end_r2_reg/Q
                         net (fo=1, routed)           0.238    -0.408    soc_lite_top_inst/cpu/top/core/ereg/write_timer_end_r2
    SLICE_X52Y119        LUT6 (Prop_lut6_I0_O)        0.045    -0.363 r  soc_lite_top_inst/cpu/top/core/ereg/write_timer_begin_i_1/O
                         net (fo=1, routed)           0.000    -0.363    soc_lite_top_inst/confreg/write_timer_begin_reg_0
    SLICE_X52Y119        FDRE                                         r  soc_lite_top_inst/confreg/write_timer_begin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.817    -0.772    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X52Y119        FDRE                                         r  soc_lite_top_inst/confreg/write_timer_begin_reg/C
                         clock pessimism              0.223    -0.549    
    SLICE_X52Y119        FDRE (Hold_fdre_C_D)         0.092    -0.457    soc_lite_top_inst/confreg/write_timer_begin_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/timer_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.549    -0.813    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X45Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.672 r  soc_lite_top_inst/confreg/timer_r1_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.616    soc_lite_top_inst/confreg/timer_r1[22]
    SLICE_X45Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.816    -0.774    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X45Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_r2_reg[22]/C
                         clock pessimism             -0.039    -0.813    
    SLICE_X45Y124        FDRE (Hold_fdre_C_D)         0.078    -0.735    soc_lite_top_inst/confreg/timer_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/timer_r1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.549    -0.813    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X45Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.672 r  soc_lite_top_inst/confreg/timer_r1_reg[18]/Q
                         net (fo=1, routed)           0.056    -0.616    soc_lite_top_inst/confreg/timer_r1[18]
    SLICE_X45Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_r2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.816    -0.774    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X45Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_r2_reg[18]/C
                         clock pessimism             -0.039    -0.813    
    SLICE_X45Y124        FDRE (Hold_fdre_C_D)         0.076    -0.737    soc_lite_top_inst/confreg/timer_r2_reg[18]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/timer_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.549    -0.813    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X45Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.672 r  soc_lite_top_inst/confreg/timer_r1_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.616    soc_lite_top_inst/confreg/timer_r1[12]
    SLICE_X45Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.816    -0.774    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X45Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_r2_reg[12]/C
                         clock pessimism             -0.039    -0.813    
    SLICE_X45Y124        FDRE (Hold_fdre_C_D)         0.075    -0.738    soc_lite_top_inst/confreg/timer_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/timer_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.549    -0.813    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X45Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.672 r  soc_lite_top_inst/confreg/timer_r1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.616    soc_lite_top_inst/confreg/timer_r1[17]
    SLICE_X45Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.816    -0.774    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X45Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_r2_reg[17]/C
                         clock pessimism             -0.039    -0.813    
    SLICE_X45Y124        FDRE (Hold_fdre_C_D)         0.071    -0.742    soc_lite_top_inst/confreg/timer_r2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.616    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/step0_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.246ns (50.380%)  route 0.242ns (49.620%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.552    -0.810    soc_lite_top_inst/cpu_clk
    SLICE_X50Y118        FDRE                                         r  soc_lite_top_inst/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.148    -0.662 r  soc_lite_top_inst/cpu_resetn_reg/Q
                         net (fo=9, routed)           0.242    -0.420    soc_lite_top_inst/confreg/cpu_resetn
    SLICE_X52Y118        LUT4 (Prop_lut4_I2_O)        0.098    -0.322 r  soc_lite_top_inst/confreg/step0_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.322    soc_lite_top_inst/confreg/step0_flag_i_1_n_0
    SLICE_X52Y118        FDRE                                         r  soc_lite_top_inst/confreg/step0_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.818    -0.771    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X52Y118        FDRE                                         r  soc_lite_top_inst/confreg/step0_flag_reg/C
                         clock pessimism              0.223    -0.548    
    SLICE_X52Y118        FDRE (Hold_fdre_C_D)         0.091    -0.457    soc_lite_top_inst/confreg/step0_flag_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/io_simu_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_rdata_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.547    -0.815    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X51Y123        FDRE                                         r  soc_lite_top_inst/confreg/io_simu_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  soc_lite_top_inst/confreg/io_simu_reg[24]/Q
                         net (fo=1, routed)           0.087    -0.587    soc_lite_top_inst/confreg/io_simu[24]
    SLICE_X50Y123        LUT6 (Prop_lut6_I5_O)        0.045    -0.542 r  soc_lite_top_inst/confreg/conf_rdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.542    soc_lite_top_inst/confreg/conf_rdata_reg[24]_i_1_n_0
    SLICE_X50Y123        FDRE                                         r  soc_lite_top_inst/confreg/conf_rdata_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.814    -0.776    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X50Y123        FDRE                                         r  soc_lite_top_inst/confreg/conf_rdata_reg_reg[24]/C
                         clock pessimism             -0.026    -0.802    
    SLICE_X50Y123        FDRE (Hold_fdre_C_D)         0.120    -0.682    soc_lite_top_inst/confreg/conf_rdata_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/io_simu_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_rdata_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.553    -0.809    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X41Y120        FDRE                                         r  soc_lite_top_inst/confreg/io_simu_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.668 r  soc_lite_top_inst/confreg/io_simu_reg[18]/Q
                         net (fo=1, routed)           0.058    -0.609    soc_lite_top_inst/confreg/io_simu[18]
    SLICE_X40Y120        LUT6 (Prop_lut6_I5_O)        0.045    -0.564 r  soc_lite_top_inst/confreg/conf_rdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.564    soc_lite_top_inst/confreg/conf_rdata_reg[18]_i_1_n_0
    SLICE_X40Y120        FDRE                                         r  soc_lite_top_inst/confreg/conf_rdata_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.823    -0.767    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X40Y120        FDRE                                         r  soc_lite_top_inst/confreg/conf_rdata_reg_reg[18]/C
                         clock pessimism             -0.029    -0.796    
    SLICE_X40Y120        FDRE (Hold_fdre_C_D)         0.091    -0.705    soc_lite_top_inst/confreg/conf_rdata_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.564    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/cpu/top/core/wreg/w_val3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/cpu/top/core/regfile/regs_reg[13][16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.888%)  route 0.091ns (39.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.559    -0.803    soc_lite_top_inst/cpu/top/core/wreg/cpu_clk
    SLICE_X43Y112        FDRE                                         r  soc_lite_top_inst/cpu/top/core/wreg/w_val3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  soc_lite_top_inst/cpu/top/core/wreg/w_val3_reg[16]/Q
                         net (fo=33, routed)          0.091    -0.571    soc_lite_top_inst/cpu/top/core/regfile/Q[16]
    SLICE_X42Y112        FDRE                                         r  soc_lite_top_inst/cpu/top/core/regfile/regs_reg[13][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.827    -0.762    soc_lite_top_inst/cpu/top/core/regfile/cpu_clk
    SLICE_X42Y112        FDRE                                         r  soc_lite_top_inst/cpu/top/core/regfile/regs_reg[13][16]/C
                         clock pessimism             -0.028    -0.790    
    SLICE_X42Y112        FDRE (Hold_fdre_C_D)         0.076    -0.714    soc_lite_top_inst/cpu/top/core/regfile/regs_reg[13][16]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/cpu/top/core/freg/f_pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.029%)  route 0.345ns (64.971%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.558    -0.804    soc_lite_top_inst/cpu/top/core/freg/cpu_clk
    SLICE_X53Y104        FDRE                                         r  soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  soc_lite_top_inst/cpu/top/core/freg/pred_pc_reg[6]/Q
                         net (fo=3, routed)           0.345    -0.318    soc_lite_top_inst/cpu/top/icvt/inst/pred_pc[6]
    SLICE_X50Y104        LUT3 (Prop_lut3_I0_O)        0.045    -0.273 r  soc_lite_top_inst/cpu/top/icvt/inst/f_pc[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    soc_lite_top_inst/cpu/top/core/freg/f_pc_reg[31]_0[6]
    SLICE_X50Y104        FDRE                                         r  soc_lite_top_inst/cpu/top/core/freg/f_pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.829    -0.761    soc_lite_top_inst/cpu/top/core/freg/cpu_clk
    SLICE_X50Y104        FDRE                                         r  soc_lite_top_inst/cpu/top/core/freg/f_pc_reg[6]/C
                         clock pessimism              0.223    -0.538    
    SLICE_X50Y104        FDRE (Hold_fdre_C_D)         0.120    -0.418    soc_lite_top_inst/cpu/top/core/freg/f_pc_reg[6]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y24    soc_lite_top_inst/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y24    soc_lite_top_inst/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y32    soc_lite_top_inst/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y32    soc_lite_top_inst/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y33    soc_lite_top_inst/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y33    soc_lite_top_inst/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y25    soc_lite_top_inst/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y25    soc_lite_top_inst/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y32    soc_lite_top_inst/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y32    soc_lite_top_inst/data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y62    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_38_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X62Y55    soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/soc_lite_top_inst/inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_101_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X46Y116   soc_lite_top_inst/cpu/top/core/regfile/regs_reg[22][13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y118   soc_lite_top_inst/cpu/top/core/regfile/regs_reg[22][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X43Y107   soc_lite_top_inst/cpu/top/core/regfile/regs_reg[23][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X33Y119   soc_lite_top_inst/cpu/top/core/regfile/regs_reg[23][16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X33Y119   soc_lite_top_inst/cpu/top/core/regfile/regs_reg[23][16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y118   soc_lite_top_inst/cpu/top/core/regfile/regs_reg[23][28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y118   soc_lite_top_inst/cpu/top/core/regfile/regs_reg[23][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y118   soc_lite_top_inst/cpu/top/core/regfile/regs_reg[23][30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y110   soc_lite_top_inst/cpu/top/core/regfile/regs_reg[21][24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y108   soc_lite_top_inst/cpu/top/core/regfile/regs_reg[21][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X32Y108   soc_lite_top_inst/cpu/top/core/regfile/regs_reg[21][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y109   soc_lite_top_inst/cpu/top/core/regfile/regs_reg[21][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y110   soc_lite_top_inst/cpu/top/core/regfile/regs_reg[21][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y109   soc_lite_top_inst/cpu/top/core/regfile/regs_reg[21][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y109   soc_lite_top_inst/cpu/top/core/regfile/regs_reg[21][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X35Y104   soc_lite_top_inst/cpu/top/core/regfile/regs_reg[21][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X29Y105   soc_lite_top_inst/cpu/top/core/regfile/regs_reg[21][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y108   soc_lite_top_inst/cpu/top/core/regfile/regs_reg[22][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 2.276ns (57.234%)  route 1.701ns (42.766%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 6.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.928ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.601    -3.928    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y127        FDRE                                         r  soc_lite_top_inst/confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.419    -3.509 r  soc_lite_top_inst/confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.692    -1.817    soc_lite_top_inst/confreg/write_timer_begin_r3
    SLICE_X46Y119        LUT4 (Prop_lut4_I1_O)        0.299    -1.518 r  soc_lite_top_inst/confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -1.518    soc_lite_top_inst/confreg/timer[0]_i_5_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.985 r  soc_lite_top_inst/confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.985    soc_lite_top_inst/confreg/timer_reg[0]_i_1_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.868 r  soc_lite_top_inst/confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.868    soc_lite_top_inst/confreg/timer_reg[4]_i_1_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.751 r  soc_lite_top_inst/confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.751    soc_lite_top_inst/confreg/timer_reg[8]_i_1_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.634 r  soc_lite_top_inst/confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.634    soc_lite_top_inst/confreg/timer_reg[12]_i_1_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.517 r  soc_lite_top_inst/confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.517    soc_lite_top_inst/confreg/timer_reg[16]_i_1_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.400 r  soc_lite_top_inst/confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    -0.391    soc_lite_top_inst/confreg/timer_reg[20]_i_1_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.274 r  soc_lite_top_inst/confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.274    soc_lite_top_inst/confreg/timer_reg[24]_i_1_n_0
    SLICE_X46Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.049 r  soc_lite_top_inst/confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.049    soc_lite_top_inst/confreg/timer_reg[28]_i_1_n_6
    SLICE_X46Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     3.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     4.959    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     6.532    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[29]/C
                         clock pessimism             -0.483     6.049    
                         clock uncertainty           -0.077     5.972    
    SLICE_X46Y126        FDRE (Setup_fdre_C_D)        0.109     6.081    soc_lite_top_inst/confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 2.268ns (57.148%)  route 1.701ns (42.852%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 6.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.928ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.601    -3.928    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y127        FDRE                                         r  soc_lite_top_inst/confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.419    -3.509 r  soc_lite_top_inst/confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.692    -1.817    soc_lite_top_inst/confreg/write_timer_begin_r3
    SLICE_X46Y119        LUT4 (Prop_lut4_I1_O)        0.299    -1.518 r  soc_lite_top_inst/confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -1.518    soc_lite_top_inst/confreg/timer[0]_i_5_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.985 r  soc_lite_top_inst/confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.985    soc_lite_top_inst/confreg/timer_reg[0]_i_1_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.868 r  soc_lite_top_inst/confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.868    soc_lite_top_inst/confreg/timer_reg[4]_i_1_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.751 r  soc_lite_top_inst/confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.751    soc_lite_top_inst/confreg/timer_reg[8]_i_1_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.634 r  soc_lite_top_inst/confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.634    soc_lite_top_inst/confreg/timer_reg[12]_i_1_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.517 r  soc_lite_top_inst/confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.517    soc_lite_top_inst/confreg/timer_reg[16]_i_1_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.400 r  soc_lite_top_inst/confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    -0.391    soc_lite_top_inst/confreg/timer_reg[20]_i_1_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.274 r  soc_lite_top_inst/confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.274    soc_lite_top_inst/confreg/timer_reg[24]_i_1_n_0
    SLICE_X46Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.041 r  soc_lite_top_inst/confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.041    soc_lite_top_inst/confreg/timer_reg[28]_i_1_n_4
    SLICE_X46Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     3.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     4.959    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     6.532    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[31]/C
                         clock pessimism             -0.483     6.049    
                         clock uncertainty           -0.077     5.972    
    SLICE_X46Y126        FDRE (Setup_fdre_C_D)        0.109     6.081    soc_lite_top_inst/confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 2.192ns (56.311%)  route 1.701ns (43.689%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 6.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.928ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.601    -3.928    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y127        FDRE                                         r  soc_lite_top_inst/confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.419    -3.509 r  soc_lite_top_inst/confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.692    -1.817    soc_lite_top_inst/confreg/write_timer_begin_r3
    SLICE_X46Y119        LUT4 (Prop_lut4_I1_O)        0.299    -1.518 r  soc_lite_top_inst/confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -1.518    soc_lite_top_inst/confreg/timer[0]_i_5_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.985 r  soc_lite_top_inst/confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.985    soc_lite_top_inst/confreg/timer_reg[0]_i_1_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.868 r  soc_lite_top_inst/confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.868    soc_lite_top_inst/confreg/timer_reg[4]_i_1_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.751 r  soc_lite_top_inst/confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.751    soc_lite_top_inst/confreg/timer_reg[8]_i_1_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.634 r  soc_lite_top_inst/confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.634    soc_lite_top_inst/confreg/timer_reg[12]_i_1_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.517 r  soc_lite_top_inst/confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.517    soc_lite_top_inst/confreg/timer_reg[16]_i_1_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.400 r  soc_lite_top_inst/confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    -0.391    soc_lite_top_inst/confreg/timer_reg[20]_i_1_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.274 r  soc_lite_top_inst/confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.274    soc_lite_top_inst/confreg/timer_reg[24]_i_1_n_0
    SLICE_X46Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.035 r  soc_lite_top_inst/confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.035    soc_lite_top_inst/confreg/timer_reg[28]_i_1_n_5
    SLICE_X46Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     3.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     4.959    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     6.532    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[30]/C
                         clock pessimism             -0.483     6.049    
                         clock uncertainty           -0.077     5.972    
    SLICE_X46Y126        FDRE (Setup_fdre_C_D)        0.109     6.081    soc_lite_top_inst/confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 2.172ns (56.086%)  route 1.701ns (43.914%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 6.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.928ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.601    -3.928    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y127        FDRE                                         r  soc_lite_top_inst/confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.419    -3.509 r  soc_lite_top_inst/confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.692    -1.817    soc_lite_top_inst/confreg/write_timer_begin_r3
    SLICE_X46Y119        LUT4 (Prop_lut4_I1_O)        0.299    -1.518 r  soc_lite_top_inst/confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -1.518    soc_lite_top_inst/confreg/timer[0]_i_5_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.985 r  soc_lite_top_inst/confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.985    soc_lite_top_inst/confreg/timer_reg[0]_i_1_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.868 r  soc_lite_top_inst/confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.868    soc_lite_top_inst/confreg/timer_reg[4]_i_1_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.751 r  soc_lite_top_inst/confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.751    soc_lite_top_inst/confreg/timer_reg[8]_i_1_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.634 r  soc_lite_top_inst/confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.634    soc_lite_top_inst/confreg/timer_reg[12]_i_1_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.517 r  soc_lite_top_inst/confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.517    soc_lite_top_inst/confreg/timer_reg[16]_i_1_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.400 r  soc_lite_top_inst/confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    -0.391    soc_lite_top_inst/confreg/timer_reg[20]_i_1_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.274 r  soc_lite_top_inst/confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.274    soc_lite_top_inst/confreg/timer_reg[24]_i_1_n_0
    SLICE_X46Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.055 r  soc_lite_top_inst/confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.055    soc_lite_top_inst/confreg/timer_reg[28]_i_1_n_7
    SLICE_X46Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     3.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     4.959    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     6.532    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[28]/C
                         clock pessimism             -0.483     6.049    
                         clock uncertainty           -0.077     5.972    
    SLICE_X46Y126        FDRE (Setup_fdre_C_D)        0.109     6.081    soc_lite_top_inst/confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 2.159ns (55.938%)  route 1.701ns (44.062%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.470ns = ( 6.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.928ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.601    -3.928    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y127        FDRE                                         r  soc_lite_top_inst/confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.419    -3.509 r  soc_lite_top_inst/confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.692    -1.817    soc_lite_top_inst/confreg/write_timer_begin_r3
    SLICE_X46Y119        LUT4 (Prop_lut4_I1_O)        0.299    -1.518 r  soc_lite_top_inst/confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -1.518    soc_lite_top_inst/confreg/timer[0]_i_5_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.985 r  soc_lite_top_inst/confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.985    soc_lite_top_inst/confreg/timer_reg[0]_i_1_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.868 r  soc_lite_top_inst/confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.868    soc_lite_top_inst/confreg/timer_reg[4]_i_1_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.751 r  soc_lite_top_inst/confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.751    soc_lite_top_inst/confreg/timer_reg[8]_i_1_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.634 r  soc_lite_top_inst/confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.634    soc_lite_top_inst/confreg/timer_reg[12]_i_1_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.517 r  soc_lite_top_inst/confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.517    soc_lite_top_inst/confreg/timer_reg[16]_i_1_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.400 r  soc_lite_top_inst/confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    -0.391    soc_lite_top_inst/confreg/timer_reg[20]_i_1_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.068 r  soc_lite_top_inst/confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.068    soc_lite_top_inst/confreg/timer_reg[24]_i_1_n_6
    SLICE_X46Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     3.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     4.959    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.480     6.530    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[25]/C
                         clock pessimism             -0.483     6.047    
                         clock uncertainty           -0.077     5.970    
    SLICE_X46Y125        FDRE (Setup_fdre_C_D)        0.109     6.079    soc_lite_top_inst/confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          6.079    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 2.151ns (55.846%)  route 1.701ns (44.154%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.470ns = ( 6.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.928ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.601    -3.928    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y127        FDRE                                         r  soc_lite_top_inst/confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.419    -3.509 r  soc_lite_top_inst/confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.692    -1.817    soc_lite_top_inst/confreg/write_timer_begin_r3
    SLICE_X46Y119        LUT4 (Prop_lut4_I1_O)        0.299    -1.518 r  soc_lite_top_inst/confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -1.518    soc_lite_top_inst/confreg/timer[0]_i_5_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.985 r  soc_lite_top_inst/confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.985    soc_lite_top_inst/confreg/timer_reg[0]_i_1_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.868 r  soc_lite_top_inst/confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.868    soc_lite_top_inst/confreg/timer_reg[4]_i_1_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.751 r  soc_lite_top_inst/confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.751    soc_lite_top_inst/confreg/timer_reg[8]_i_1_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.634 r  soc_lite_top_inst/confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.634    soc_lite_top_inst/confreg/timer_reg[12]_i_1_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.517 r  soc_lite_top_inst/confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.517    soc_lite_top_inst/confreg/timer_reg[16]_i_1_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.400 r  soc_lite_top_inst/confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    -0.391    soc_lite_top_inst/confreg/timer_reg[20]_i_1_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    -0.076 r  soc_lite_top_inst/confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.076    soc_lite_top_inst/confreg/timer_reg[24]_i_1_n_4
    SLICE_X46Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     3.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     4.959    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.480     6.530    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[27]/C
                         clock pessimism             -0.483     6.047    
                         clock uncertainty           -0.077     5.970    
    SLICE_X46Y125        FDRE (Setup_fdre_C_D)        0.109     6.079    soc_lite_top_inst/confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          6.079    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 2.075ns (54.958%)  route 1.701ns (45.042%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.470ns = ( 6.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.928ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.601    -3.928    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y127        FDRE                                         r  soc_lite_top_inst/confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.419    -3.509 r  soc_lite_top_inst/confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.692    -1.817    soc_lite_top_inst/confreg/write_timer_begin_r3
    SLICE_X46Y119        LUT4 (Prop_lut4_I1_O)        0.299    -1.518 r  soc_lite_top_inst/confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -1.518    soc_lite_top_inst/confreg/timer[0]_i_5_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.985 r  soc_lite_top_inst/confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.985    soc_lite_top_inst/confreg/timer_reg[0]_i_1_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.868 r  soc_lite_top_inst/confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.868    soc_lite_top_inst/confreg/timer_reg[4]_i_1_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.751 r  soc_lite_top_inst/confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.751    soc_lite_top_inst/confreg/timer_reg[8]_i_1_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.634 r  soc_lite_top_inst/confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.634    soc_lite_top_inst/confreg/timer_reg[12]_i_1_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.517 r  soc_lite_top_inst/confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.517    soc_lite_top_inst/confreg/timer_reg[16]_i_1_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.400 r  soc_lite_top_inst/confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    -0.391    soc_lite_top_inst/confreg/timer_reg[20]_i_1_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.152 r  soc_lite_top_inst/confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.152    soc_lite_top_inst/confreg/timer_reg[24]_i_1_n_5
    SLICE_X46Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     3.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     4.959    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.480     6.530    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[26]/C
                         clock pessimism             -0.483     6.047    
                         clock uncertainty           -0.077     5.970    
    SLICE_X46Y125        FDRE (Setup_fdre_C_D)        0.109     6.079    soc_lite_top_inst/confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          6.079    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 2.055ns (54.718%)  route 1.701ns (45.282%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.470ns = ( 6.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.928ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.601    -3.928    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y127        FDRE                                         r  soc_lite_top_inst/confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.419    -3.509 r  soc_lite_top_inst/confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.692    -1.817    soc_lite_top_inst/confreg/write_timer_begin_r3
    SLICE_X46Y119        LUT4 (Prop_lut4_I1_O)        0.299    -1.518 r  soc_lite_top_inst/confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -1.518    soc_lite_top_inst/confreg/timer[0]_i_5_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.985 r  soc_lite_top_inst/confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.985    soc_lite_top_inst/confreg/timer_reg[0]_i_1_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.868 r  soc_lite_top_inst/confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.868    soc_lite_top_inst/confreg/timer_reg[4]_i_1_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.751 r  soc_lite_top_inst/confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.751    soc_lite_top_inst/confreg/timer_reg[8]_i_1_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.634 r  soc_lite_top_inst/confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.634    soc_lite_top_inst/confreg/timer_reg[12]_i_1_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.517 r  soc_lite_top_inst/confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.517    soc_lite_top_inst/confreg/timer_reg[16]_i_1_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.400 r  soc_lite_top_inst/confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009    -0.391    soc_lite_top_inst/confreg/timer_reg[20]_i_1_n_0
    SLICE_X46Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.172 r  soc_lite_top_inst/confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.172    soc_lite_top_inst/confreg/timer_reg[24]_i_1_n_7
    SLICE_X46Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     3.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     4.959    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.480     6.530    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[24]/C
                         clock pessimism             -0.483     6.047    
                         clock uncertainty           -0.077     5.970    
    SLICE_X46Y125        FDRE (Setup_fdre_C_D)        0.109     6.079    soc_lite_top_inst/confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          6.079    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 2.042ns (54.692%)  route 1.692ns (45.308%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.470ns = ( 6.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.928ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.601    -3.928    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y127        FDRE                                         r  soc_lite_top_inst/confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.419    -3.509 r  soc_lite_top_inst/confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.692    -1.817    soc_lite_top_inst/confreg/write_timer_begin_r3
    SLICE_X46Y119        LUT4 (Prop_lut4_I1_O)        0.299    -1.518 r  soc_lite_top_inst/confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -1.518    soc_lite_top_inst/confreg/timer[0]_i_5_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.985 r  soc_lite_top_inst/confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.985    soc_lite_top_inst/confreg/timer_reg[0]_i_1_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.868 r  soc_lite_top_inst/confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.868    soc_lite_top_inst/confreg/timer_reg[4]_i_1_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.751 r  soc_lite_top_inst/confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.751    soc_lite_top_inst/confreg/timer_reg[8]_i_1_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.634 r  soc_lite_top_inst/confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.634    soc_lite_top_inst/confreg/timer_reg[12]_i_1_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.517 r  soc_lite_top_inst/confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.517    soc_lite_top_inst/confreg/timer_reg[16]_i_1_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    -0.194 r  soc_lite_top_inst/confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.194    soc_lite_top_inst/confreg/timer_reg[20]_i_1_n_6
    SLICE_X46Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     3.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     4.959    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.480     6.530    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[21]/C
                         clock pessimism             -0.500     6.030    
                         clock uncertainty           -0.077     5.953    
    SLICE_X46Y124        FDRE (Setup_fdre_C_D)        0.109     6.062    soc_lite_top_inst/confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          6.062    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 2.034ns (54.595%)  route 1.692ns (45.405%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.470ns = ( 6.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.928ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.601    -3.928    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y127        FDRE                                         r  soc_lite_top_inst/confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.419    -3.509 r  soc_lite_top_inst/confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.692    -1.817    soc_lite_top_inst/confreg/write_timer_begin_r3
    SLICE_X46Y119        LUT4 (Prop_lut4_I1_O)        0.299    -1.518 r  soc_lite_top_inst/confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -1.518    soc_lite_top_inst/confreg/timer[0]_i_5_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.985 r  soc_lite_top_inst/confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.985    soc_lite_top_inst/confreg/timer_reg[0]_i_1_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.868 r  soc_lite_top_inst/confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.868    soc_lite_top_inst/confreg/timer_reg[4]_i_1_n_0
    SLICE_X46Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.751 r  soc_lite_top_inst/confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.751    soc_lite_top_inst/confreg/timer_reg[8]_i_1_n_0
    SLICE_X46Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.634 r  soc_lite_top_inst/confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.634    soc_lite_top_inst/confreg/timer_reg[12]_i_1_n_0
    SLICE_X46Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.517 r  soc_lite_top_inst/confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.517    soc_lite_top_inst/confreg/timer_reg[16]_i_1_n_0
    SLICE_X46Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    -0.202 r  soc_lite_top_inst/confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.202    soc_lite_top_inst/confreg/timer_reg[20]_i_1_n_4
    SLICE_X46Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     3.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     4.959    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.480     6.530    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[23]/C
                         clock pessimism             -0.500     6.030    
                         clock uncertainty           -0.077     5.953    
    SLICE_X46Y124        FDRE (Setup_fdre_C_D)        0.109     6.062    soc_lite_top_inst/confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          6.062    
                         arrival time                           0.202    
  -------------------------------------------------------------------
                         slack                                  6.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/conf_wdata_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_wdata_r2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.812    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y121        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.615    soc_lite_top_inst/confreg/conf_wdata_r1[7]
    SLICE_X47Y121        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.819    -0.771    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y121        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r2_reg[7]/C
                         clock pessimism             -0.041    -0.812    
    SLICE_X47Y121        FDRE (Hold_fdre_C_D)         0.078    -0.734    soc_lite_top_inst/confreg/conf_wdata_r2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/conf_wdata_r1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_wdata_r2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.812    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[19]/Q
                         net (fo=1, routed)           0.056    -0.615    soc_lite_top_inst/confreg/conf_wdata_r1[19]
    SLICE_X47Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.817    -0.772    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r2_reg[19]/C
                         clock pessimism             -0.040    -0.812    
    SLICE_X47Y122        FDRE (Hold_fdre_C_D)         0.078    -0.734    soc_lite_top_inst/confreg/conf_wdata_r2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/conf_wdata_r1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_wdata_r2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.812    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y121        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.615    soc_lite_top_inst/confreg/conf_wdata_r1[6]
    SLICE_X47Y121        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.819    -0.771    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y121        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r2_reg[6]/C
                         clock pessimism             -0.041    -0.812    
    SLICE_X47Y121        FDRE (Hold_fdre_C_D)         0.076    -0.736    soc_lite_top_inst/confreg/conf_wdata_r2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/conf_wdata_r1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_wdata_r2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.812    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[18]/Q
                         net (fo=1, routed)           0.056    -0.615    soc_lite_top_inst/confreg/conf_wdata_r1[18]
    SLICE_X47Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.817    -0.772    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r2_reg[18]/C
                         clock pessimism             -0.040    -0.812    
    SLICE_X47Y122        FDRE (Hold_fdre_C_D)         0.076    -0.736    soc_lite_top_inst/confreg/conf_wdata_r2_reg[18]
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/conf_wdata_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_wdata_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.812    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y127        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.615    soc_lite_top_inst/confreg/conf_wdata_r1[23]
    SLICE_X47Y127        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.817    -0.772    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y127        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r2_reg[23]/C
                         clock pessimism             -0.040    -0.812    
    SLICE_X47Y127        FDRE (Hold_fdre_C_D)         0.076    -0.736    soc_lite_top_inst/confreg/conf_wdata_r2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/conf_wdata_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_wdata_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.812    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y121        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.615    soc_lite_top_inst/confreg/conf_wdata_r1[4]
    SLICE_X47Y121        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.819    -0.771    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y121        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r2_reg[4]/C
                         clock pessimism             -0.041    -0.812    
    SLICE_X47Y121        FDRE (Hold_fdre_C_D)         0.075    -0.737    soc_lite_top_inst/confreg/conf_wdata_r2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/conf_wdata_r1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_wdata_r2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.812    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.615    soc_lite_top_inst/confreg/conf_wdata_r1[12]
    SLICE_X47Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.817    -0.772    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r2_reg[12]/C
                         clock pessimism             -0.040    -0.812    
    SLICE_X47Y122        FDRE (Hold_fdre_C_D)         0.075    -0.737    soc_lite_top_inst/confreg/conf_wdata_r2_reg[12]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/conf_wdata_r1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_wdata_r2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.812    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y127        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[20]/Q
                         net (fo=1, routed)           0.056    -0.615    soc_lite_top_inst/confreg/conf_wdata_r1[20]
    SLICE_X47Y127        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.817    -0.772    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y127        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r2_reg[20]/C
                         clock pessimism             -0.040    -0.812    
    SLICE_X47Y127        FDRE (Hold_fdre_C_D)         0.075    -0.737    soc_lite_top_inst/confreg/conf_wdata_r2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.812    soc_lite_top_inst/confreg/timer_clk
    SLICE_X48Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.059    -0.612    soc_lite_top_inst/confreg/conf_wdata_r1[8]
    SLICE_X48Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.817    -0.772    soc_lite_top_inst/confreg/timer_clk
    SLICE_X48Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism             -0.040    -0.812    
    SLICE_X48Y122        FDRE (Hold_fdre_C_D)         0.076    -0.736    soc_lite_top_inst/confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/conf_wdata_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_wdata_r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.812    soc_lite_top_inst/confreg/timer_clk
    SLICE_X48Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[9]/Q
                         net (fo=1, routed)           0.062    -0.609    soc_lite_top_inst/confreg/conf_wdata_r1[9]
    SLICE_X48Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.817    -0.772    soc_lite_top_inst/confreg/timer_clk
    SLICE_X48Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r2_reg[9]/C
                         clock pessimism             -0.040    -0.812    
    SLICE_X48Y122        FDRE (Hold_fdre_C_D)         0.078    -0.734    soc_lite_top_inst/confreg/conf_wdata_r2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.734    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X44Y119   soc_lite_top_inst/confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X44Y121   soc_lite_top_inst/confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X48Y122   soc_lite_top_inst/confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X47Y122   soc_lite_top_inst/confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X48Y122   soc_lite_top_inst/confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X44Y121   soc_lite_top_inst/confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X47Y122   soc_lite_top_inst/confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X46Y127   soc_lite_top_inst/confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y119   soc_lite_top_inst/confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y121   soc_lite_top_inst/confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y121   soc_lite_top_inst/confreg/conf_wdata_r1_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y119   soc_lite_top_inst/confreg/conf_wdata_r1_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y119   soc_lite_top_inst/confreg/conf_wdata_r1_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y119   soc_lite_top_inst/confreg/conf_wdata_r1_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y119   soc_lite_top_inst/confreg/conf_wdata_r2_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y121   soc_lite_top_inst/confreg/conf_wdata_r2_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y121   soc_lite_top_inst/confreg/conf_wdata_r2_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y119   soc_lite_top_inst/confreg/conf_wdata_r2_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y119   soc_lite_top_inst/confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y121   soc_lite_top_inst/confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y122   soc_lite_top_inst/confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X47Y122   soc_lite_top_inst/confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y122   soc_lite_top_inst/confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y121   soc_lite_top_inst/confreg/conf_wdata_r1_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X47Y122   soc_lite_top_inst/confreg/conf_wdata_r1_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y127   soc_lite_top_inst/confreg/conf_wdata_r1_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X47Y122   soc_lite_top_inst/confreg/conf_wdata_r1_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X47Y122   soc_lite_top_inst/confreg/conf_wdata_r1_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.181ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 1.732ns (68.102%)  route 0.811ns (31.898%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 13.316 - 10.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.331     3.812    clk_IBUF
    SLICE_X42Y124        FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.518     4.330 r  counter_reg[5]/Q
                         net (fo=1, routed)           0.802     5.133    counter_reg_n_0_[5]
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.790 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.799    counter_reg[4]_i_1_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.916 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.916    counter_reg[8]_i_1_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.033 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.033    counter_reg[12]_i_1_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.356 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.356    counter_reg[16]_i_1_n_6
    SLICE_X42Y127        FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.905    13.316    clk_IBUF
    SLICE_X42Y127        FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.147    13.463    
                         clock uncertainty           -0.035    13.427    
    SLICE_X42Y127        FDRE (Setup_fdre_C_D)        0.109    13.536    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                          -6.356    
  -------------------------------------------------------------------
                         slack                                  7.181    

Slack (MET) :             7.285ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 1.628ns (66.742%)  route 0.811ns (33.258%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.316ns = ( 13.316 - 10.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.331     3.812    clk_IBUF
    SLICE_X42Y124        FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.518     4.330 r  counter_reg[5]/Q
                         net (fo=1, routed)           0.802     5.133    counter_reg_n_0_[5]
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.790 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.799    counter_reg[4]_i_1_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.916 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.916    counter_reg[8]_i_1_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.033 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.033    counter_reg[12]_i_1_n_0
    SLICE_X42Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.252 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.252    counter_reg[16]_i_1_n_7
    SLICE_X42Y127        FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.905    13.316    clk_IBUF
    SLICE_X42Y127        FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.147    13.463    
                         clock uncertainty           -0.035    13.427    
    SLICE_X42Y127        FDRE (Setup_fdre_C_D)        0.109    13.536    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                  7.285    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 1.615ns (66.564%)  route 0.811ns (33.436%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 13.443 - 10.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.331     3.812    clk_IBUF
    SLICE_X42Y124        FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.518     4.330 r  counter_reg[5]/Q
                         net (fo=1, routed)           0.802     5.133    counter_reg_n_0_[5]
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.790 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.799    counter_reg[4]_i_1_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.916 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.916    counter_reg[8]_i_1_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.239 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.239    counter_reg[12]_i_1_n_6
    SLICE_X42Y126        FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.031    13.443    clk_IBUF
    SLICE_X42Y126        FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.147    13.589    
                         clock uncertainty           -0.035    13.554    
    SLICE_X42Y126        FDRE (Setup_fdre_C_D)        0.109    13.663    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         13.663    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  7.424    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 1.607ns (66.453%)  route 0.811ns (33.547%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 13.443 - 10.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.331     3.812    clk_IBUF
    SLICE_X42Y124        FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.518     4.330 r  counter_reg[5]/Q
                         net (fo=1, routed)           0.802     5.133    counter_reg_n_0_[5]
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.790 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.799    counter_reg[4]_i_1_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.916 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.916    counter_reg[8]_i_1_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.231 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.231    counter_reg[12]_i_1_n_4
    SLICE_X42Y126        FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.031    13.443    clk_IBUF
    SLICE_X42Y126        FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.147    13.589    
                         clock uncertainty           -0.035    13.554    
    SLICE_X42Y126        FDRE (Setup_fdre_C_D)        0.109    13.663    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         13.663    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.508ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 1.531ns (65.365%)  route 0.811ns (34.635%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 13.443 - 10.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.331     3.812    clk_IBUF
    SLICE_X42Y124        FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.518     4.330 r  counter_reg[5]/Q
                         net (fo=1, routed)           0.802     5.133    counter_reg_n_0_[5]
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.790 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.799    counter_reg[4]_i_1_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.916 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.916    counter_reg[8]_i_1_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.155 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.155    counter_reg[12]_i_1_n_5
    SLICE_X42Y126        FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.031    13.443    clk_IBUF
    SLICE_X42Y126        FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.147    13.589    
                         clock uncertainty           -0.035    13.554    
    SLICE_X42Y126        FDRE (Setup_fdre_C_D)        0.109    13.663    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         13.663    
                         arrival time                          -6.155    
  -------------------------------------------------------------------
                         slack                                  7.508    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 1.511ns (65.067%)  route 0.811ns (34.933%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 13.443 - 10.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.331     3.812    clk_IBUF
    SLICE_X42Y124        FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.518     4.330 r  counter_reg[5]/Q
                         net (fo=1, routed)           0.802     5.133    counter_reg_n_0_[5]
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.790 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.799    counter_reg[4]_i_1_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.916 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.916    counter_reg[8]_i_1_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.135 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.135    counter_reg[12]_i_1_n_7
    SLICE_X42Y126        FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.031    13.443    clk_IBUF
    SLICE_X42Y126        FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.147    13.589    
                         clock uncertainty           -0.035    13.554    
    SLICE_X42Y126        FDRE (Setup_fdre_C_D)        0.109    13.663    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         13.663    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                  7.528    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 1.498ns (64.870%)  route 0.811ns (35.130%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 13.267 - 10.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.331     3.812    clk_IBUF
    SLICE_X42Y124        FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.518     4.330 r  counter_reg[5]/Q
                         net (fo=1, routed)           0.802     5.133    counter_reg_n_0_[5]
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.790 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.799    counter_reg[4]_i_1_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.122 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.122    counter_reg[8]_i_1_n_6
    SLICE_X42Y125        FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.856    13.267    clk_IBUF
    SLICE_X42Y125        FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.346    13.612    
                         clock uncertainty           -0.035    13.577    
    SLICE_X42Y125        FDRE (Setup_fdre_C_D)        0.109    13.686    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                          -6.122    
  -------------------------------------------------------------------
                         slack                                  7.565    

Slack (MET) :             7.573ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 1.490ns (64.748%)  route 0.811ns (35.252%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 13.267 - 10.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.331     3.812    clk_IBUF
    SLICE_X42Y124        FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.518     4.330 r  counter_reg[5]/Q
                         net (fo=1, routed)           0.802     5.133    counter_reg_n_0_[5]
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.790 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.799    counter_reg[4]_i_1_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.114 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.114    counter_reg[8]_i_1_n_4
    SLICE_X42Y125        FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.856    13.267    clk_IBUF
    SLICE_X42Y125        FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.346    13.612    
                         clock uncertainty           -0.035    13.577    
    SLICE_X42Y125        FDRE (Setup_fdre_C_D)        0.109    13.686    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                  7.573    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 1.414ns (63.544%)  route 0.811ns (36.456%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 13.267 - 10.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.331     3.812    clk_IBUF
    SLICE_X42Y124        FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.518     4.330 r  counter_reg[5]/Q
                         net (fo=1, routed)           0.802     5.133    counter_reg_n_0_[5]
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.790 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.799    counter_reg[4]_i_1_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.038 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.038    counter_reg[8]_i_1_n_5
    SLICE_X42Y125        FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.856    13.267    clk_IBUF
    SLICE_X42Y125        FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.346    13.612    
                         clock uncertainty           -0.035    13.577    
    SLICE_X42Y125        FDRE (Setup_fdre_C_D)        0.109    13.686    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                          -6.038    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 1.394ns (63.213%)  route 0.811ns (36.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 13.267 - 10.000 ) 
    Source Clock Delay      (SCD):    3.812ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=19, routed)          2.331     3.812    clk_IBUF
    SLICE_X42Y124        FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y124        FDRE (Prop_fdre_C_Q)         0.518     4.330 r  counter_reg[5]/Q
                         net (fo=1, routed)           0.802     5.133    counter_reg_n_0_[5]
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.790 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.799    counter_reg[4]_i_1_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.018 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.018    counter_reg[8]_i_1_n_7
    SLICE_X42Y125        FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.856    13.267    clk_IBUF
    SLICE_X42Y125        FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.346    13.612    
                         clock uncertainty           -0.035    13.577    
    SLICE_X42Y125        FDRE (Setup_fdre_C_D)        0.109    13.686    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.686    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                  7.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.373ns (76.532%)  route 0.114ns (23.468%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.869     1.118    clk_IBUF
    SLICE_X42Y123        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.164     1.282 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.397    counter_reg_n_0_[2]
    SLICE_X42Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.553 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.553    counter_reg[0]_i_2_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.606 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.606    counter_reg[4]_i_1_n_7
    SLICE_X42Y124        FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.167     1.604    clk_IBUF
    SLICE_X42Y124        FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.219     1.385    
    SLICE_X42Y124        FDRE (Hold_fdre_C_D)         0.134     1.519    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.386ns (77.141%)  route 0.114ns (22.859%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.869     1.118    clk_IBUF
    SLICE_X42Y123        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.164     1.282 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.397    counter_reg_n_0_[2]
    SLICE_X42Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.553 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.553    counter_reg[0]_i_2_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.619 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.619    counter_reg[4]_i_1_n_5
    SLICE_X42Y124        FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.167     1.604    clk_IBUF
    SLICE_X42Y124        FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.219     1.385    
    SLICE_X42Y124        FDRE (Hold_fdre_C_D)         0.134     1.519    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.409ns (78.146%)  route 0.114ns (21.854%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.869     1.118    clk_IBUF
    SLICE_X42Y123        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.164     1.282 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.397    counter_reg_n_0_[2]
    SLICE_X42Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.553 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.553    counter_reg[0]_i_2_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.642 r  counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.642    counter_reg[4]_i_1_n_6
    SLICE_X42Y124        FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.167     1.604    clk_IBUF
    SLICE_X42Y124        FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.219     1.385    
    SLICE_X42Y124        FDRE (Hold_fdre_C_D)         0.134     1.519    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.411ns (78.229%)  route 0.114ns (21.771%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.869     1.118    clk_IBUF
    SLICE_X42Y123        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.164     1.282 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.397    counter_reg_n_0_[2]
    SLICE_X42Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.553 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.553    counter_reg[0]_i_2_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.644 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.644    counter_reg[4]_i_1_n_4
    SLICE_X42Y124        FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.167     1.604    clk_IBUF
    SLICE_X42Y124        FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.219     1.385    
    SLICE_X42Y124        FDRE (Hold_fdre_C_D)         0.134     1.519    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.373ns (76.532%)  route 0.114ns (23.468%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.928     1.177    clk_IBUF
    SLICE_X42Y125        FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.164     1.341 r  counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.456    counter_reg_n_0_[10]
    SLICE_X42Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.612 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.612    counter_reg[8]_i_1_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.665 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.665    counter_reg[12]_i_1_n_7
    SLICE_X42Y126        FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.163     1.601    clk_IBUF
    SLICE_X42Y126        FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.227     1.374    
    SLICE_X42Y126        FDRE (Hold_fdre_C_D)         0.134     1.508    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.386ns (77.141%)  route 0.114ns (22.859%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.928     1.177    clk_IBUF
    SLICE_X42Y125        FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.164     1.341 r  counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.456    counter_reg_n_0_[10]
    SLICE_X42Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.612 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.612    counter_reg[8]_i_1_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.678 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.678    counter_reg[12]_i_1_n_5
    SLICE_X42Y126        FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.163     1.601    clk_IBUF
    SLICE_X42Y126        FDRE                                         r  counter_reg[14]/C
                         clock pessimism             -0.227     1.374    
    SLICE_X42Y126        FDRE (Hold_fdre_C_D)         0.134     1.508    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.409ns (78.146%)  route 0.114ns (21.854%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.928     1.177    clk_IBUF
    SLICE_X42Y125        FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.164     1.341 r  counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.456    counter_reg_n_0_[10]
    SLICE_X42Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.612 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.612    counter_reg[8]_i_1_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.701 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.701    counter_reg[12]_i_1_n_6
    SLICE_X42Y126        FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.163     1.601    clk_IBUF
    SLICE_X42Y126        FDRE                                         r  counter_reg[13]/C
                         clock pessimism             -0.227     1.374    
    SLICE_X42Y126        FDRE (Hold_fdre_C_D)         0.134     1.508    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.411ns (78.229%)  route 0.114ns (21.771%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.928     1.177    clk_IBUF
    SLICE_X42Y125        FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y125        FDRE (Prop_fdre_C_Q)         0.164     1.341 r  counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.456    counter_reg_n_0_[10]
    SLICE_X42Y125        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.612 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.612    counter_reg[8]_i_1_n_0
    SLICE_X42Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.703 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.703    counter_reg[12]_i_1_n_4
    SLICE_X42Y126        FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.163     1.601    clk_IBUF
    SLICE_X42Y126        FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.227     1.374    
    SLICE_X42Y126        FDRE (Hold_fdre_C_D)         0.134     1.508    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.413ns (76.996%)  route 0.123ns (23.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.869     1.118    clk_IBUF
    SLICE_X42Y123        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.164     1.282 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.397    counter_reg_n_0_[2]
    SLICE_X42Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.553 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.553    counter_reg[0]_i_2_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.593 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.602    counter_reg[4]_i_1_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.655 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.655    counter_reg[8]_i_1_n_7
    SLICE_X42Y125        FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.065     1.502    clk_IBUF
    SLICE_X42Y125        FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.219     1.283    
    SLICE_X42Y125        FDRE (Hold_fdre_C_D)         0.134     1.417    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.426ns (77.540%)  route 0.123ns (22.459%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.869     1.118    clk_IBUF
    SLICE_X42Y123        FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y123        FDRE (Prop_fdre_C_Q)         0.164     1.282 r  counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.397    counter_reg_n_0_[2]
    SLICE_X42Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.553 r  counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.553    counter_reg[0]_i_2_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.593 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     1.602    counter_reg[4]_i_1_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.668 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.668    counter_reg[8]_i_1_n_5
    SLICE_X42Y125        FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.065     1.502    clk_IBUF
    SLICE_X42Y125        FDRE                                         r  counter_reg[10]/C
                         clock pessimism             -0.219     1.283    
    SLICE_X42Y125        FDRE (Hold_fdre_C_D)         0.134     1.417    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y123  counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y125  counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y125  counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y126  counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y126  counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y126  counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y126  counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y127  counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y127  counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y123  counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y125  counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y125  counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y126  counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y126  counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y126  counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y126  counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y127  counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y127  counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y124  counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y124  counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y123  counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y125  counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y125  counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y127  counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y127  counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y123  counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y123  counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y123  counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y124  counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y124  counter_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.062ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/confreg/timer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@100.000ns - timer_clk_clk_pll rise@90.000ns)
  Data Path Delay:        2.439ns  (logic 0.518ns (21.236%)  route 1.921ns (78.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 96.532 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.929ns = ( 86.071 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     90.000    90.000 r  
    E3                   IBUF                         0.000    90.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    91.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    82.662 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    84.375    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    84.471 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.600    86.071    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    86.589 r  soc_lite_top_inst/confreg/timer_reg[30]/Q
                         net (fo=2, routed)           1.921    88.510    soc_lite_top_inst/confreg/timer_reg[30]
    SLICE_X47Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.482    96.532    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X47Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[30]/C
                         clock pessimism             -0.663    95.869    
                         clock uncertainty           -0.235    95.633    
    SLICE_X47Y126        FDRE (Setup_fdre_C_D)       -0.061    95.572    soc_lite_top_inst/confreg/timer_r1_reg[30]
  -------------------------------------------------------------------
                         required time                         95.572    
                         arrival time                         -88.510    
  -------------------------------------------------------------------
                         slack                                  7.062    

Slack (MET) :             7.150ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/write_timer_end_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@100.000ns - timer_clk_clk_pll rise@90.000ns)
  Data Path Delay:        2.175ns  (logic 0.419ns (19.269%)  route 1.756ns (80.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.465ns = ( 96.535 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.923ns = ( 86.077 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     90.000    90.000 r  
    E3                   IBUF                         0.000    90.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    91.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    82.662 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    84.375    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    84.471 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.606    86.077    soc_lite_top_inst/confreg/timer_clk
    SLICE_X49Y119        FDRE                                         r  soc_lite_top_inst/confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_fdre_C_Q)         0.419    86.496 r  soc_lite_top_inst/confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.756    88.252    soc_lite_top_inst/confreg/write_timer_begin_r2
    SLICE_X50Y118        FDRE                                         r  soc_lite_top_inst/confreg/write_timer_end_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.485    96.535    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X50Y118        FDRE                                         r  soc_lite_top_inst/confreg/write_timer_end_r1_reg/C
                         clock pessimism             -0.663    95.872    
                         clock uncertainty           -0.235    95.636    
    SLICE_X50Y118        FDRE (Setup_fdre_C_D)       -0.235    95.401    soc_lite_top_inst/confreg/write_timer_end_r1_reg
  -------------------------------------------------------------------
                         required time                         95.401    
                         arrival time                         -88.252    
  -------------------------------------------------------------------
                         slack                                  7.150    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/confreg/timer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@100.000ns - timer_clk_clk_pll rise@90.000ns)
  Data Path Delay:        2.278ns  (logic 0.518ns (22.743%)  route 1.760ns (77.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 96.532 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.929ns = ( 86.071 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     90.000    90.000 r  
    E3                   IBUF                         0.000    90.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    91.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    82.662 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    84.375    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    84.471 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.600    86.071    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.518    86.589 r  soc_lite_top_inst/confreg/timer_reg[29]/Q
                         net (fo=2, routed)           1.760    88.349    soc_lite_top_inst/confreg/timer_reg[29]
    SLICE_X47Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.482    96.532    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X47Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[29]/C
                         clock pessimism             -0.663    95.869    
                         clock uncertainty           -0.235    95.633    
    SLICE_X47Y126        FDRE (Setup_fdre_C_D)       -0.093    95.540    soc_lite_top_inst/confreg/timer_r1_reg[29]
  -------------------------------------------------------------------
                         required time                         95.540    
                         arrival time                         -88.349    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.197ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@100.000ns - timer_clk_clk_pll rise@90.000ns)
  Data Path Delay:        2.287ns  (logic 0.518ns (22.650%)  route 1.769ns (77.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.465ns = ( 96.535 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.929ns = ( 86.071 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     90.000    90.000 r  
    E3                   IBUF                         0.000    90.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    91.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    82.662 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    84.375    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    84.471 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.600    86.071    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y123        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y123        FDRE (Prop_fdre_C_Q)         0.518    86.589 r  soc_lite_top_inst/confreg/timer_reg[16]/Q
                         net (fo=2, routed)           1.769    88.358    soc_lite_top_inst/confreg/timer_reg[16]
    SLICE_X45Y122        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.485    96.535    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X45Y122        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[16]/C
                         clock pessimism             -0.663    95.872    
                         clock uncertainty           -0.235    95.636    
    SLICE_X45Y122        FDRE (Setup_fdre_C_D)       -0.081    95.555    soc_lite_top_inst/confreg/timer_r1_reg[16]
  -------------------------------------------------------------------
                         required time                         95.555    
                         arrival time                         -88.358    
  -------------------------------------------------------------------
                         slack                                  7.197    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/confreg/timer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@100.000ns - timer_clk_clk_pll rise@90.000ns)
  Data Path Delay:        2.282ns  (logic 0.518ns (22.697%)  route 1.764ns (77.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.465ns = ( 96.535 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.923ns = ( 86.077 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     90.000    90.000 r  
    E3                   IBUF                         0.000    90.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    91.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    82.662 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    84.375    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    84.471 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.606    86.077    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y119        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.518    86.595 r  soc_lite_top_inst/confreg/timer_reg[2]/Q
                         net (fo=2, routed)           1.764    88.359    soc_lite_top_inst/confreg/timer_reg[2]
    SLICE_X48Y121        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.485    96.535    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X48Y121        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[2]/C
                         clock pessimism             -0.663    95.872    
                         clock uncertainty           -0.235    95.636    
    SLICE_X48Y121        FDRE (Setup_fdre_C_D)       -0.061    95.575    soc_lite_top_inst/confreg/timer_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         95.575    
                         arrival time                         -88.359    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             7.227ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@100.000ns - timer_clk_clk_pll rise@90.000ns)
  Data Path Delay:        2.267ns  (logic 0.518ns (22.852%)  route 1.749ns (77.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.465ns = ( 96.535 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.925ns = ( 86.075 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     90.000    90.000 r  
    E3                   IBUF                         0.000    90.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    91.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    82.662 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    84.375    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    84.471 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.604    86.075    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y121        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.518    86.593 r  soc_lite_top_inst/confreg/timer_reg[10]/Q
                         net (fo=2, routed)           1.749    88.342    soc_lite_top_inst/confreg/timer_reg[10]
    SLICE_X45Y122        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.485    96.535    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X45Y122        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[10]/C
                         clock pessimism             -0.663    95.872    
                         clock uncertainty           -0.235    95.636    
    SLICE_X45Y122        FDRE (Setup_fdre_C_D)       -0.067    95.569    soc_lite_top_inst/confreg/timer_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         95.569    
                         arrival time                         -88.342    
  -------------------------------------------------------------------
                         slack                                  7.227    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/confreg/timer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@100.000ns - timer_clk_clk_pll rise@90.000ns)
  Data Path Delay:        2.244ns  (logic 0.518ns (23.083%)  route 1.726ns (76.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.470ns = ( 96.530 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.924ns = ( 86.076 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     90.000    90.000 r  
    E3                   IBUF                         0.000    90.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    91.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    82.662 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    84.375    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    84.471 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.605    86.076    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y120        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        FDRE (Prop_fdre_C_Q)         0.518    86.594 r  soc_lite_top_inst/confreg/timer_reg[4]/Q
                         net (fo=2, routed)           1.726    88.320    soc_lite_top_inst/confreg/timer_reg[4]
    SLICE_X49Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.480    96.530    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X49Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[4]/C
                         clock pessimism             -0.663    95.867    
                         clock uncertainty           -0.235    95.631    
    SLICE_X49Y124        FDRE (Setup_fdre_C_D)       -0.081    95.550    soc_lite_top_inst/confreg/timer_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         95.550    
                         arrival time                         -88.320    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.240ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@100.000ns - timer_clk_clk_pll rise@90.000ns)
  Data Path Delay:        2.247ns  (logic 0.518ns (23.057%)  route 1.729ns (76.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.465ns = ( 96.535 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.931ns = ( 86.069 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     90.000    90.000 r  
    E3                   IBUF                         0.000    90.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    91.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    82.662 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    84.375    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    84.471 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.598    86.069    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.518    86.587 r  soc_lite_top_inst/confreg/timer_reg[21]/Q
                         net (fo=2, routed)           1.729    88.316    soc_lite_top_inst/confreg/timer_reg[21]
    SLICE_X40Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.485    96.535    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X40Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[21]/C
                         clock pessimism             -0.663    95.872    
                         clock uncertainty           -0.235    95.636    
    SLICE_X40Y125        FDRE (Setup_fdre_C_D)       -0.081    95.555    soc_lite_top_inst/confreg/timer_r1_reg[21]
  -------------------------------------------------------------------
                         required time                         95.555    
                         arrival time                         -88.316    
  -------------------------------------------------------------------
                         slack                                  7.240    

Slack (MET) :             7.257ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/confreg/timer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@100.000ns - timer_clk_clk_pll rise@90.000ns)
  Data Path Delay:        2.242ns  (logic 0.518ns (23.105%)  route 1.724ns (76.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.931ns = ( 86.069 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     90.000    90.000 r  
    E3                   IBUF                         0.000    90.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    91.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    82.662 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    84.375    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    84.471 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.598    86.069    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.518    86.587 r  soc_lite_top_inst/confreg/timer_reg[26]/Q
                         net (fo=2, routed)           1.724    88.311    soc_lite_top_inst/confreg/timer_reg[26]
    SLICE_X45Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.484    96.534    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X45Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[26]/C
                         clock pessimism             -0.663    95.871    
                         clock uncertainty           -0.235    95.635    
    SLICE_X45Y126        FDRE (Setup_fdre_C_D)       -0.067    95.568    soc_lite_top_inst/confreg/timer_r1_reg[26]
  -------------------------------------------------------------------
                         required time                         95.568    
                         arrival time                         -88.311    
  -------------------------------------------------------------------
                         slack                                  7.257    

Slack (MET) :             7.258ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/confreg/timer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (cpu_clk_clk_pll rise@100.000ns - timer_clk_clk_pll rise@90.000ns)
  Data Path Delay:        2.241ns  (logic 0.518ns (23.112%)  route 1.723ns (76.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.466ns = ( 96.534 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.931ns = ( 86.069 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                     90.000    90.000 r  
    E3                   IBUF                         0.000    90.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253    91.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    82.662 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    84.375    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    84.471 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.598    86.069    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_fdre_C_Q)         0.518    86.587 r  soc_lite_top_inst/confreg/timer_reg[25]/Q
                         net (fo=2, routed)           1.723    88.310    soc_lite_top_inst/confreg/timer_reg[25]
    SLICE_X44Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181   101.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.484    96.534    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X44Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[25]/C
                         clock pessimism             -0.663    95.871    
                         clock uncertainty           -0.235    95.635    
    SLICE_X44Y126        FDRE (Setup_fdre_C_D)       -0.067    95.568    soc_lite_top_inst/confreg/timer_r1_reg[25]
  -------------------------------------------------------------------
                         required time                         95.568    
                         arrival time                         -88.310    
  -------------------------------------------------------------------
                         slack                                  7.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/timer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.164ns (21.200%)  route 0.610ns (78.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.547    -0.815    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.651 r  soc_lite_top_inst/confreg/timer_reg[22]/Q
                         net (fo=2, routed)           0.610    -0.041    soc_lite_top_inst/confreg/timer_reg[22]
    SLICE_X45Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.816    -0.774    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X45Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[22]/C
                         clock pessimism              0.277    -0.497    
                         clock uncertainty            0.235    -0.262    
    SLICE_X45Y124        FDRE (Hold_fdre_C_D)         0.047    -0.215    soc_lite_top_inst/confreg/timer_r1_reg[22]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.866%)  route 0.622ns (79.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.810    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y119        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.646 r  soc_lite_top_inst/confreg/timer_reg[3]/Q
                         net (fo=2, routed)           0.622    -0.024    soc_lite_top_inst/confreg/timer_reg[3]
    SLICE_X50Y118        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.820    -0.770    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X50Y118        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[3]/C
                         clock pessimism              0.277    -0.493    
                         clock uncertainty            0.235    -0.258    
    SLICE_X50Y118        FDRE (Hold_fdre_C_D)         0.060    -0.198    soc_lite_top_inst/confreg/timer_r1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.164ns (21.152%)  route 0.611ns (78.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.548    -0.814    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y123        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.650 r  soc_lite_top_inst/confreg/timer_reg[17]/Q
                         net (fo=2, routed)           0.611    -0.038    soc_lite_top_inst/confreg/timer_reg[17]
    SLICE_X45Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.816    -0.774    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X45Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[17]/C
                         clock pessimism              0.277    -0.497    
                         clock uncertainty            0.235    -0.262    
    SLICE_X45Y124        FDRE (Hold_fdre_C_D)         0.047    -0.215    soc_lite_top_inst/confreg/timer_r1_reg[17]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.164ns (21.110%)  route 0.613ns (78.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.810    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y119        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.646 r  soc_lite_top_inst/confreg/timer_reg[1]/Q
                         net (fo=2, routed)           0.613    -0.033    soc_lite_top_inst/confreg/timer_reg[1]
    SLICE_X48Y121        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.819    -0.771    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X48Y121        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[1]/C
                         clock pessimism              0.277    -0.494    
                         clock uncertainty            0.235    -0.259    
    SLICE_X48Y121        FDRE (Hold_fdre_C_D)         0.047    -0.212    soc_lite_top_inst/confreg/timer_r1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.164ns (20.308%)  route 0.644ns (79.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.812    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y121        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.648 r  soc_lite_top_inst/confreg/timer_reg[9]/Q
                         net (fo=2, routed)           0.644    -0.004    soc_lite_top_inst/confreg/timer_reg[9]
    SLICE_X39Y121        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.822    -0.768    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X39Y121        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[9]/C
                         clock pessimism              0.277    -0.491    
                         clock uncertainty            0.235    -0.256    
    SLICE_X39Y121        FDRE (Hold_fdre_C_D)         0.066    -0.190    soc_lite_top_inst/confreg/timer_r1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.164ns (20.778%)  route 0.625ns (79.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.548    -0.814    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y123        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.650 r  soc_lite_top_inst/confreg/timer_reg[18]/Q
                         net (fo=2, routed)           0.625    -0.024    soc_lite_top_inst/confreg/timer_reg[18]
    SLICE_X45Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.816    -0.774    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X45Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[18]/C
                         clock pessimism              0.277    -0.497    
                         clock uncertainty            0.235    -0.262    
    SLICE_X45Y124        FDRE (Hold_fdre_C_D)         0.047    -0.215    soc_lite_top_inst/confreg/timer_r1_reg[18]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/timer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.164ns (20.122%)  route 0.651ns (79.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.812    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y121        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.648 r  soc_lite_top_inst/confreg/timer_reg[8]/Q
                         net (fo=2, routed)           0.651     0.003    soc_lite_top_inst/confreg/timer_reg[8]
    SLICE_X41Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.818    -0.772    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X41Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[8]/C
                         clock pessimism              0.277    -0.495    
                         clock uncertainty            0.235    -0.260    
    SLICE_X41Y125        FDRE (Hold_fdre_C_D)         0.066    -0.194    soc_lite_top_inst/confreg/timer_r1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.164ns (20.632%)  route 0.631ns (79.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.552    -0.810    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y119        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.646 r  soc_lite_top_inst/confreg/timer_reg[0]/Q
                         net (fo=3, routed)           0.631    -0.015    soc_lite_top_inst/confreg/timer_reg[0]
    SLICE_X48Y121        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.819    -0.771    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X48Y121        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[0]/C
                         clock pessimism              0.277    -0.494    
                         clock uncertainty            0.235    -0.259    
    SLICE_X48Y121        FDRE (Hold_fdre_C_D)         0.046    -0.213    soc_lite_top_inst/confreg/timer_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/timer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.164ns (20.009%)  route 0.656ns (79.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.547    -0.815    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y124        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.651 r  soc_lite_top_inst/confreg/timer_reg[21]/Q
                         net (fo=2, routed)           0.656     0.005    soc_lite_top_inst/confreg/timer_reg[21]
    SLICE_X40Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.818    -0.772    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X40Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[21]/C
                         clock pessimism              0.277    -0.495    
                         clock uncertainty            0.235    -0.260    
    SLICE_X40Y125        FDRE (Hold_fdre_C_D)         0.066    -0.194    soc_lite_top_inst/confreg/timer_r1_reg[21]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/timer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.164ns (19.958%)  route 0.658ns (80.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.550    -0.812    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y121        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.648 r  soc_lite_top_inst/confreg/timer_reg[10]/Q
                         net (fo=2, routed)           0.658     0.010    soc_lite_top_inst/confreg/timer_reg[10]
    SLICE_X45Y122        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.818    -0.771    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X45Y122        FDRE                                         r  soc_lite_top_inst/confreg/timer_r1_reg[10]/C
                         clock pessimism              0.277    -0.494    
                         clock uncertainty            0.235    -0.259    
    SLICE_X45Y122        FDRE (Hold_fdre_C_D)         0.070    -0.189    soc_lite_top_inst/confreg/timer_r1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.769ns (20.236%)  route 3.031ns (79.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 6.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.605    -3.924    soc_lite_top_inst/cpu_clk
    SLICE_X50Y118        FDRE                                         r  soc_lite_top_inst/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.478    -3.446 f  soc_lite_top_inst/cpu_resetn_reg/Q
                         net (fo=9, routed)           0.514    -2.932    soc_lite_top_inst/confreg/cpu_resetn
    SLICE_X52Y118        LUT1 (Prop_lut1_I0_O)        0.291    -2.641 r  soc_lite_top_inst/confreg/m_pc[31]_i_1/O
                         net (fo=649, routed)         2.517    -0.124    soc_lite_top_inst/confreg/p_0_in
    SLICE_X46Y123        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     3.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     4.959    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     6.532    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y123        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[16]/C
                         clock pessimism             -0.663     5.868    
                         clock uncertainty           -0.235     5.633    
    SLICE_X46Y123        FDRE (Setup_fdre_C_R)       -0.732     4.901    soc_lite_top_inst/confreg/timer_reg[16]
  -------------------------------------------------------------------
                         required time                          4.901    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.769ns (20.236%)  route 3.031ns (79.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 6.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.605    -3.924    soc_lite_top_inst/cpu_clk
    SLICE_X50Y118        FDRE                                         r  soc_lite_top_inst/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.478    -3.446 f  soc_lite_top_inst/cpu_resetn_reg/Q
                         net (fo=9, routed)           0.514    -2.932    soc_lite_top_inst/confreg/cpu_resetn
    SLICE_X52Y118        LUT1 (Prop_lut1_I0_O)        0.291    -2.641 r  soc_lite_top_inst/confreg/m_pc[31]_i_1/O
                         net (fo=649, routed)         2.517    -0.124    soc_lite_top_inst/confreg/p_0_in
    SLICE_X46Y123        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     3.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     4.959    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     6.532    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y123        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[17]/C
                         clock pessimism             -0.663     5.868    
                         clock uncertainty           -0.235     5.633    
    SLICE_X46Y123        FDRE (Setup_fdre_C_R)       -0.732     4.901    soc_lite_top_inst/confreg/timer_reg[17]
  -------------------------------------------------------------------
                         required time                          4.901    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.769ns (20.236%)  route 3.031ns (79.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 6.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.605    -3.924    soc_lite_top_inst/cpu_clk
    SLICE_X50Y118        FDRE                                         r  soc_lite_top_inst/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.478    -3.446 f  soc_lite_top_inst/cpu_resetn_reg/Q
                         net (fo=9, routed)           0.514    -2.932    soc_lite_top_inst/confreg/cpu_resetn
    SLICE_X52Y118        LUT1 (Prop_lut1_I0_O)        0.291    -2.641 r  soc_lite_top_inst/confreg/m_pc[31]_i_1/O
                         net (fo=649, routed)         2.517    -0.124    soc_lite_top_inst/confreg/p_0_in
    SLICE_X46Y123        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     3.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     4.959    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     6.532    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y123        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[18]/C
                         clock pessimism             -0.663     5.868    
                         clock uncertainty           -0.235     5.633    
    SLICE_X46Y123        FDRE (Setup_fdre_C_R)       -0.732     4.901    soc_lite_top_inst/confreg/timer_reg[18]
  -------------------------------------------------------------------
                         required time                          4.901    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             5.025ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.769ns (20.236%)  route 3.031ns (79.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 6.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.605    -3.924    soc_lite_top_inst/cpu_clk
    SLICE_X50Y118        FDRE                                         r  soc_lite_top_inst/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.478    -3.446 f  soc_lite_top_inst/cpu_resetn_reg/Q
                         net (fo=9, routed)           0.514    -2.932    soc_lite_top_inst/confreg/cpu_resetn
    SLICE_X52Y118        LUT1 (Prop_lut1_I0_O)        0.291    -2.641 r  soc_lite_top_inst/confreg/m_pc[31]_i_1/O
                         net (fo=649, routed)         2.517    -0.124    soc_lite_top_inst/confreg/p_0_in
    SLICE_X46Y123        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     3.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     4.959    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     6.532    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y123        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[19]/C
                         clock pessimism             -0.663     5.868    
                         clock uncertainty           -0.235     5.633    
    SLICE_X46Y123        FDRE (Setup_fdre_C_R)       -0.732     4.901    soc_lite_top_inst/confreg/timer_reg[19]
  -------------------------------------------------------------------
                         required time                          4.901    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  5.025    

Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.769ns (31.987%)  route 1.635ns (68.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.470ns = ( 6.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.605    -3.924    soc_lite_top_inst/cpu_clk
    SLICE_X50Y118        FDRE                                         r  soc_lite_top_inst/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.478    -3.446 f  soc_lite_top_inst/cpu_resetn_reg/Q
                         net (fo=9, routed)           0.514    -2.932    soc_lite_top_inst/confreg/cpu_resetn
    SLICE_X52Y118        LUT1 (Prop_lut1_I0_O)        0.291    -2.641 r  soc_lite_top_inst/confreg/m_pc[31]_i_1/O
                         net (fo=649, routed)         1.121    -1.520    soc_lite_top_inst/confreg/p_0_in
    SLICE_X46Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     3.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     4.959    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.480     6.530    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[24]/C
                         clock pessimism             -0.663     5.866    
                         clock uncertainty           -0.235     5.631    
    SLICE_X46Y125        FDRE (Setup_fdre_C_R)       -0.732     4.899    soc_lite_top_inst/confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          4.899    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  6.419    

Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.769ns (31.987%)  route 1.635ns (68.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.470ns = ( 6.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.605    -3.924    soc_lite_top_inst/cpu_clk
    SLICE_X50Y118        FDRE                                         r  soc_lite_top_inst/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.478    -3.446 f  soc_lite_top_inst/cpu_resetn_reg/Q
                         net (fo=9, routed)           0.514    -2.932    soc_lite_top_inst/confreg/cpu_resetn
    SLICE_X52Y118        LUT1 (Prop_lut1_I0_O)        0.291    -2.641 r  soc_lite_top_inst/confreg/m_pc[31]_i_1/O
                         net (fo=649, routed)         1.121    -1.520    soc_lite_top_inst/confreg/p_0_in
    SLICE_X46Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     3.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     4.959    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.480     6.530    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[25]/C
                         clock pessimism             -0.663     5.866    
                         clock uncertainty           -0.235     5.631    
    SLICE_X46Y125        FDRE (Setup_fdre_C_R)       -0.732     4.899    soc_lite_top_inst/confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          4.899    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  6.419    

Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.769ns (31.987%)  route 1.635ns (68.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.470ns = ( 6.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.605    -3.924    soc_lite_top_inst/cpu_clk
    SLICE_X50Y118        FDRE                                         r  soc_lite_top_inst/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.478    -3.446 f  soc_lite_top_inst/cpu_resetn_reg/Q
                         net (fo=9, routed)           0.514    -2.932    soc_lite_top_inst/confreg/cpu_resetn
    SLICE_X52Y118        LUT1 (Prop_lut1_I0_O)        0.291    -2.641 r  soc_lite_top_inst/confreg/m_pc[31]_i_1/O
                         net (fo=649, routed)         1.121    -1.520    soc_lite_top_inst/confreg/p_0_in
    SLICE_X46Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     3.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     4.959    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.480     6.530    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[26]/C
                         clock pessimism             -0.663     5.866    
                         clock uncertainty           -0.235     5.631    
    SLICE_X46Y125        FDRE (Setup_fdre_C_R)       -0.732     4.899    soc_lite_top_inst/confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          4.899    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  6.419    

Slack (MET) :             6.419ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.769ns (31.987%)  route 1.635ns (68.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.470ns = ( 6.530 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.605    -3.924    soc_lite_top_inst/cpu_clk
    SLICE_X50Y118        FDRE                                         r  soc_lite_top_inst/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.478    -3.446 f  soc_lite_top_inst/cpu_resetn_reg/Q
                         net (fo=9, routed)           0.514    -2.932    soc_lite_top_inst/confreg/cpu_resetn
    SLICE_X52Y118        LUT1 (Prop_lut1_I0_O)        0.291    -2.641 r  soc_lite_top_inst/confreg/m_pc[31]_i_1/O
                         net (fo=649, routed)         1.121    -1.520    soc_lite_top_inst/confreg/p_0_in
    SLICE_X46Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     3.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     4.959    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.480     6.530    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y125        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[27]/C
                         clock pessimism             -0.663     5.866    
                         clock uncertainty           -0.235     5.631    
    SLICE_X46Y125        FDRE (Setup_fdre_C_R)       -0.732     4.899    soc_lite_top_inst/confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          4.899    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  6.419    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.769ns (33.545%)  route 1.523ns (66.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 6.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.605    -3.924    soc_lite_top_inst/cpu_clk
    SLICE_X50Y118        FDRE                                         r  soc_lite_top_inst/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.478    -3.446 f  soc_lite_top_inst/cpu_resetn_reg/Q
                         net (fo=9, routed)           0.514    -2.932    soc_lite_top_inst/confreg/cpu_resetn
    SLICE_X52Y118        LUT1 (Prop_lut1_I0_O)        0.291    -2.641 r  soc_lite_top_inst/confreg/m_pc[31]_i_1/O
                         net (fo=649, routed)         1.009    -1.631    soc_lite_top_inst/confreg/p_0_in
    SLICE_X46Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     3.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     4.959    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     6.532    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[28]/C
                         clock pessimism             -0.663     5.868    
                         clock uncertainty           -0.235     5.633    
    SLICE_X46Y126        FDRE (Setup_fdre_C_R)       -0.732     4.901    soc_lite_top_inst/confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          4.901    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  6.533    

Slack (MET) :             6.533ns  (required time - arrival time)
  Source:                 soc_lite_top_inst/cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/timer_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.769ns (33.545%)  route 1.523ns (66.455%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.468ns = ( 6.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.924ns
    Clock Pessimism Removal (CPR):    -0.663ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        1.605    -3.924    soc_lite_top_inst/cpu_clk
    SLICE_X50Y118        FDRE                                         r  soc_lite_top_inst/cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.478    -3.446 f  soc_lite_top_inst/cpu_resetn_reg/Q
                         net (fo=9, routed)           0.514    -2.932    soc_lite_top_inst/confreg/cpu_resetn
    SLICE_X52Y118        LUT1 (Prop_lut1_I0_O)        0.291    -2.641 r  soc_lite_top_inst/confreg/m_pc[31]_i_1/O
                         net (fo=649, routed)         1.009    -1.631    soc_lite_top_inst/confreg/p_0_in
    SLICE_X46Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    11.181    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856     3.325 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634     4.959    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.050 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.482     6.532    soc_lite_top_inst/confreg/timer_clk
    SLICE_X46Y126        FDRE                                         r  soc_lite_top_inst/confreg/timer_reg[29]/C
                         clock pessimism             -0.663     5.868    
                         clock uncertainty           -0.235     5.633    
    SLICE_X46Y126        FDRE (Setup_fdre_C_R)       -0.732     4.901    soc_lite_top_inst/confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          4.901    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  6.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/conf_wdata_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_wdata_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.141ns (18.016%)  route 0.642ns (81.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.552    -0.810    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X44Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.669 r  soc_lite_top_inst/confreg/conf_wdata_r_reg[14]/Q
                         net (fo=1, routed)           0.642    -0.027    soc_lite_top_inst/confreg/conf_wdata_r[14]
    SLICE_X44Y121        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.770    soc_lite_top_inst/confreg/timer_clk
    SLICE_X44Y121        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[14]/C
                         clock pessimism              0.277    -0.493    
                         clock uncertainty            0.235    -0.258    
    SLICE_X44Y121        FDRE (Hold_fdre_C_D)         0.066    -0.192    soc_lite_top_inst/confreg/conf_wdata_r1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/conf_wdata_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_wdata_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.412%)  route 0.625ns (81.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.551    -0.811    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X47Y120        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.670 r  soc_lite_top_inst/confreg/conf_wdata_r_reg[7]/Q
                         net (fo=1, routed)           0.625    -0.045    soc_lite_top_inst/confreg/conf_wdata_r[7]
    SLICE_X47Y121        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.819    -0.771    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y121        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[7]/C
                         clock pessimism              0.277    -0.494    
                         clock uncertainty            0.235    -0.259    
    SLICE_X47Y121        FDRE (Hold_fdre_C_D)         0.047    -0.212    soc_lite_top_inst/confreg/conf_wdata_r1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/conf_wdata_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_wdata_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.962%)  route 0.644ns (82.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.550    -0.812    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X49Y127        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  soc_lite_top_inst/confreg/conf_wdata_r_reg[26]/Q
                         net (fo=1, routed)           0.644    -0.027    soc_lite_top_inst/confreg/conf_wdata_r[26]
    SLICE_X48Y127        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.817    -0.772    soc_lite_top_inst/confreg/timer_clk
    SLICE_X48Y127        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[26]/C
                         clock pessimism              0.277    -0.495    
                         clock uncertainty            0.235    -0.260    
    SLICE_X48Y127        FDRE (Hold_fdre_C_D)         0.066    -0.194    soc_lite_top_inst/confreg/conf_wdata_r1_reg[26]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/conf_wdata_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_wdata_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.368%)  route 0.627ns (81.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.551    -0.811    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X47Y120        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.670 r  soc_lite_top_inst/confreg/conf_wdata_r_reg[5]/Q
                         net (fo=1, routed)           0.627    -0.043    soc_lite_top_inst/confreg/conf_wdata_r[5]
    SLICE_X47Y121        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.819    -0.771    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y121        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[5]/C
                         clock pessimism              0.277    -0.494    
                         clock uncertainty            0.235    -0.259    
    SLICE_X47Y121        FDRE (Hold_fdre_C_D)         0.047    -0.212    soc_lite_top_inst/confreg/conf_wdata_r1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/conf_wdata_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_wdata_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.784%)  route 0.652ns (82.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.552    -0.810    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X44Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.669 r  soc_lite_top_inst/confreg/conf_wdata_r_reg[10]/Q
                         net (fo=1, routed)           0.652    -0.017    soc_lite_top_inst/confreg/conf_wdata_r[10]
    SLICE_X44Y121        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.820    -0.770    soc_lite_top_inst/confreg/timer_clk
    SLICE_X44Y121        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[10]/C
                         clock pessimism              0.277    -0.493    
                         clock uncertainty            0.235    -0.258    
    SLICE_X44Y121        FDRE (Hold_fdre_C_D)         0.070    -0.188    soc_lite_top_inst/confreg/conf_wdata_r1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/conf_wdata_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_wdata_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.128ns (17.876%)  route 0.588ns (82.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.550    -0.812    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X49Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y122        FDRE (Prop_fdre_C_Q)         0.128    -0.684 r  soc_lite_top_inst/confreg/conf_wdata_r_reg[18]/Q
                         net (fo=1, routed)           0.588    -0.096    soc_lite_top_inst/confreg/conf_wdata_r[18]
    SLICE_X47Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.817    -0.772    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[18]/C
                         clock pessimism              0.277    -0.495    
                         clock uncertainty            0.235    -0.260    
    SLICE_X47Y122        FDRE (Hold_fdre_C_D)        -0.007    -0.267    soc_lite_top_inst/confreg/conf_wdata_r1_reg[18]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/conf_wdata_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_wdata_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.141ns (18.031%)  route 0.641ns (81.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.552    -0.810    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X44Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.669 r  soc_lite_top_inst/confreg/conf_wdata_r_reg[17]/Q
                         net (fo=1, routed)           0.641    -0.028    soc_lite_top_inst/confreg/conf_wdata_r[17]
    SLICE_X42Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.818    -0.771    soc_lite_top_inst/confreg/timer_clk
    SLICE_X42Y122        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[17]/C
                         clock pessimism              0.277    -0.494    
                         clock uncertainty            0.235    -0.259    
    SLICE_X42Y122        FDRE (Hold_fdre_C_D)         0.059    -0.200    soc_lite_top_inst/confreg/conf_wdata_r1_reg[17]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/conf_wdata_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_wdata_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.294%)  route 0.630ns (81.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.551    -0.811    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X47Y120        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.670 r  soc_lite_top_inst/confreg/conf_wdata_r_reg[4]/Q
                         net (fo=1, routed)           0.630    -0.040    soc_lite_top_inst/confreg/conf_wdata_r[4]
    SLICE_X47Y121        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.819    -0.771    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y121        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[4]/C
                         clock pessimism              0.277    -0.494    
                         clock uncertainty            0.235    -0.259    
    SLICE_X47Y121        FDRE (Hold_fdre_C_D)         0.046    -0.213    soc_lite_top_inst/confreg/conf_wdata_r1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/conf_wdata_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/conf_wdata_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.141ns (18.253%)  route 0.631ns (81.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.550    -0.812    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X47Y128        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  soc_lite_top_inst/confreg/conf_wdata_r_reg[20]/Q
                         net (fo=1, routed)           0.631    -0.039    soc_lite_top_inst/confreg/conf_wdata_r[20]
    SLICE_X47Y127        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.817    -0.772    soc_lite_top_inst/confreg/timer_clk
    SLICE_X47Y127        FDRE                                         r  soc_lite_top_inst/confreg/conf_wdata_r1_reg[20]/C
                         clock pessimism              0.277    -0.495    
                         clock uncertainty            0.235    -0.260    
    SLICE_X47Y127        FDRE (Hold_fdre_C_D)         0.046    -0.214    soc_lite_top_inst/confreg/conf_wdata_r1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 soc_lite_top_inst/confreg/write_timer_begin_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_lite_top_inst/confreg/write_timer_begin_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.503%)  route 0.665ns (82.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    soc_lite_top_inst/pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  soc_lite_top_inst/pll.clk_pll/inst/clkout1_buf/O
                         net (fo=2248, routed)        0.550    -0.812    soc_lite_top_inst/confreg/cpu_clk
    SLICE_X52Y119        FDRE                                         r  soc_lite_top_inst/confreg/write_timer_begin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.671 r  soc_lite_top_inst/confreg/write_timer_begin_reg/Q
                         net (fo=2, routed)           0.665    -0.006    soc_lite_top_inst/confreg/write_timer_begin
    SLICE_X49Y119        FDRE                                         r  soc_lite_top_inst/confreg/write_timer_begin_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    soc_lite_top_inst/pll.clk_pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -2.178 r  soc_lite_top_inst/pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.618    soc_lite_top_inst/pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  soc_lite_top_inst/pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.821    -0.769    soc_lite_top_inst/confreg/timer_clk
    SLICE_X49Y119        FDRE                                         r  soc_lite_top_inst/confreg/write_timer_begin_r1_reg/C
                         clock pessimism              0.277    -0.492    
                         clock uncertainty            0.235    -0.257    
    SLICE_X49Y119        FDRE (Hold_fdre_C_D)         0.075    -0.182    soc_lite_top_inst/confreg/write_timer_begin_r1_reg
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.176    





