- ğŸ‘‹ Hi, Iâ€™m @dparmar2
- ğŸ‘€ Iâ€™m interested in Digital Design with Verilog and my favorite Physical Design which is out of scope on this platform!
- ğŸŒ± Iâ€™m currently learning efficient implementation of Digital logic with Verilog (like having pipelined versions with correct depth, Low power logic designs, reduced gates and much more..)
- ğŸ’ï¸ Iâ€™m looking to collaborate on anything which involves Verilog
- ğŸ“« How to reach me ..here!


