// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module svm_classifier_getTanh (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        theta_in_V,
        ap_return
);

parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv8_20 = 8'b100000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv16_A00 = 16'b101000000000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv21_7F737 = 21'b1111111011100110111;
parameter    ap_const_lv21_8C9 = 21'b100011001001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv21_7FBEA = 21'b1111111101111101010;
parameter    ap_const_lv21_416 = 21'b10000010110;
parameter    ap_const_lv21_7FDFE = 21'b1111111110111111110;
parameter    ap_const_lv21_202 = 21'b1000000010;
parameter    ap_const_lv13_1657 = 13'b1011001010111;
parameter    ap_const_lv13_9A8 = 13'b100110101000;
parameter    ap_const_lv11_595 = 11'b10110010101;
parameter    ap_const_lv11_26A = 11'b1001101010;
parameter    ap_const_lv11_596 = 11'b10110010110;
parameter    ap_const_lv13_1351 = 13'b1001101010001;
parameter    ap_const_lv13_1B2B = 13'b1101100101011;
parameter    ap_const_lv13_4D4 = 13'b10011010100;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv14_0 = 14'b00000000000000;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv21_7FF00 = 21'b1111111111100000000;
parameter    ap_const_lv21_100 = 21'b100000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv15_0 = 15'b000000000000000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv8_0 = 8'b00000000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] theta_in_V;
output  [7:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_18;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg    ap_reg_ppiten_pp0_it7;
reg    ap_reg_ppiten_pp0_it8;
reg    ap_reg_ppiten_pp0_it9;
reg    ap_reg_ppiten_pp0_it10;
reg    ap_reg_ppiten_pp0_it11;
reg    ap_reg_ppiten_pp0_it12;
reg    ap_reg_ppiten_pp0_it13;
reg    ap_reg_ppiten_pp0_it14;
reg    ap_reg_ppiten_pp0_it15;
reg    ap_reg_ppiten_pp0_it16;
reg    ap_reg_ppiten_pp0_it17;
reg    ap_reg_ppiten_pp0_it18;
reg    ap_reg_ppiten_pp0_it19;
reg    ap_reg_ppiten_pp0_it20;
reg    ap_reg_ppiten_pp0_it21;
wire   [2:0] sinh_lut_V_address0;
reg    sinh_lut_V_ce0;
wire   [8:0] sinh_lut_V_q0;
wire   [2:0] cosh_lut_V_address0;
reg    cosh_lut_V_ce0;
wire   [8:0] cosh_lut_V_q0;
wire   [0:0] neg_fu_191_p3;
reg   [0:0] neg_reg_1073;
reg   [0:0] ap_reg_ppstg_neg_reg_1073_pp0_iter1;
reg   [0:0] ap_reg_ppstg_neg_reg_1073_pp0_iter2;
reg   [0:0] ap_reg_ppstg_neg_reg_1073_pp0_iter3;
reg   [0:0] ap_reg_ppstg_neg_reg_1073_pp0_iter4;
reg   [0:0] ap_reg_ppstg_neg_reg_1073_pp0_iter5;
reg   [0:0] ap_reg_ppstg_neg_reg_1073_pp0_iter6;
reg   [0:0] ap_reg_ppstg_neg_reg_1073_pp0_iter7;
reg   [0:0] ap_reg_ppstg_neg_reg_1073_pp0_iter8;
reg   [0:0] ap_reg_ppstg_neg_reg_1073_pp0_iter9;
reg   [0:0] ap_reg_ppstg_neg_reg_1073_pp0_iter10;
reg   [0:0] ap_reg_ppstg_neg_reg_1073_pp0_iter11;
reg   [0:0] ap_reg_ppstg_neg_reg_1073_pp0_iter12;
reg   [0:0] ap_reg_ppstg_neg_reg_1073_pp0_iter13;
reg   [0:0] ap_reg_ppstg_neg_reg_1073_pp0_iter14;
reg   [0:0] ap_reg_ppstg_neg_reg_1073_pp0_iter15;
reg   [0:0] ap_reg_ppstg_neg_reg_1073_pp0_iter16;
reg   [0:0] ap_reg_ppstg_neg_reg_1073_pp0_iter17;
reg   [0:0] ap_reg_ppstg_neg_reg_1073_pp0_iter18;
reg   [0:0] ap_reg_ppstg_neg_reg_1073_pp0_iter19;
reg   [0:0] ap_reg_ppstg_neg_reg_1073_pp0_iter20;
wire   [15:0] p_Val2_s_27_fu_205_p3;
reg   [15:0] p_Val2_s_27_reg_1078;
wire   [0:0] tmp_s_fu_213_p2;
reg   [0:0] tmp_s_reg_1083;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1083_pp0_iter4;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1083_pp0_iter5;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1083_pp0_iter6;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1083_pp0_iter7;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1083_pp0_iter8;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1083_pp0_iter9;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1083_pp0_iter10;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1083_pp0_iter11;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1083_pp0_iter12;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1083_pp0_iter13;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1083_pp0_iter14;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1083_pp0_iter15;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1083_pp0_iter16;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1083_pp0_iter17;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1083_pp0_iter18;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1083_pp0_iter19;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1083_pp0_iter20;
wire   [6:0] p_1_fu_261_p3;
reg   [6:0] p_1_reg_1087;
reg   [6:0] ap_reg_ppstg_p_1_reg_1087_pp0_iter1;
reg   [6:0] ap_reg_ppstg_p_1_reg_1087_pp0_iter2;
wire   [0:0] tmp_28_fu_281_p3;
reg   [0:0] tmp_28_reg_1093;
wire   [0:0] tmp_29_fu_315_p3;
reg   [0:0] tmp_29_reg_1100;
wire   [0:0] tmp_30_fu_359_p3;
reg   [0:0] tmp_30_reg_1106;
wire   [20:0] p_Val2_114_2_fu_397_p2;
reg   [20:0] p_Val2_114_2_reg_1112;
reg   [0:0] tmp_31_reg_1117;
reg   [0:0] ap_reg_ppstg_tmp_31_reg_1117_pp0_iter2;
wire   [12:0] p_Val2_109_2_fu_503_p2;
reg   [12:0] p_Val2_109_2_reg_1124;
wire   [13:0] p_Val2_112_2_fu_554_p2;
reg   [13:0] p_Val2_112_2_reg_1130;
wire   [13:0] mf_3_fu_560_p2;
reg   [13:0] mf_3_reg_1136;
wire   [13:0] mf15_3_fu_570_p2;
reg   [13:0] mf15_3_reg_1141;
wire   [0:0] tmp_35_fu_610_p3;
reg   [0:0] tmp_35_reg_1146;
reg   [0:0] tmp_44_reg_1152;
reg   [0:0] ap_reg_ppstg_tmp_44_reg_1152_pp0_iter3;
wire   [14:0] p_Val2_109_4_fu_775_p2;
reg   [14:0] p_Val2_109_4_reg_1158;
wire   [13:0] p_Val2_112_4_fu_818_p2;
reg   [13:0] p_Val2_112_4_reg_1164;
wire   [13:0] mf_5_fu_824_p2;
reg   [13:0] mf_5_reg_1170;
wire   [14:0] mf15_5_fu_830_p2;
reg   [14:0] mf15_5_reg_1175;
reg   [15:0] sincos_V_reg_1190;
reg   [15:0] sinsin_V_reg_1195;
reg   [15:0] cossin_V_reg_1200;
reg   [15:0] coscos_V_reg_1205;
wire   [7:0] pro_V_fu_1055_p1;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it21;
reg   [7:0] p_Val2_9_phi_fu_184_p4;
wire   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it0;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it1;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it2;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it3;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it4;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it5;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it6;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it7;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it8;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it9;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it10;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it11;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it12;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it13;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it14;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it15;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it16;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it17;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it18;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it19;
reg   [7:0] ap_reg_phiprechg_p_Val2_9_reg_180pp0_it20;
wire  signed [63:0] tmp_7_fu_836_p1;
wire   [15:0] p_Val2_s_fu_199_p2;
wire   [8:0] tmp_27_fu_237_p1;
wire   [6:0] ret_V_fu_219_p4;
wire   [0:0] tmp_1_fu_241_p2;
wire   [6:0] ret_V_1_fu_247_p2;
wire   [0:0] tmp_25_fu_229_p3;
wire   [6:0] p_s_fu_253_p3;
wire   [15:0] tmp_3_fu_269_p3;
wire   [15:0] theta_in_V_assign_fu_276_p2;
wire   [18:0] tmp_5_fu_289_p3;
wire  signed [20:0] tmp_137_cast_fu_297_p1;
wire   [20:0] tmp_1388_cast_cast_cast_fu_301_p3;
wire   [20:0] p_Val2_1_fu_309_p2;
wire   [15:0] tmp_2_fu_323_p4;
wire   [18:0] tmp_137_1_fu_333_p3;
wire  signed [20:0] tmp_137_1_cast_fu_341_p1;
wire   [20:0] tmp_1388_1_cast_cast_cast_fu_345_p3;
wire   [20:0] p_Val2_114_1_fu_353_p2;
wire   [15:0] tmp_16_fu_367_p4;
wire   [18:0] tmp_137_2_fu_377_p3;
wire  signed [20:0] tmp_137_2_cast_fu_385_p1;
wire   [20:0] tmp_1388_2_cast_cast_cast_fu_389_p3;
wire   [10:0] mf_1_fu_425_p3;
wire   [10:0] OP2_V_18_1_fu_418_p3;
wire   [10:0] tmp_124_1_fu_432_p3;
wire  signed [12:0] tmp_124_1_cast_fu_439_p1;
wire   [12:0] tmp_1326_1_cast_cast_cast_fu_449_p3;
wire   [12:0] tmp_4_fu_411_p3;
wire   [12:0] p_Val2_112_1_fu_456_p2;
wire   [12:0] mf_2_fu_466_p2;
wire   [9:0] tmp_6_fu_472_p4;
wire   [9:0] tmp_8_fu_482_p4;
wire   [9:0] tmp_10_fu_492_p3;
wire   [12:0] p_Val2_109_1_fu_443_p2;
wire  signed [12:0] tmp_1274_2_cast_fu_499_p1;
wire   [13:0] OP2_V_19_2_cast_fu_509_p1;
wire   [9:0] tmp_11_fu_519_p4;
wire   [13:0] mf15_2_fu_513_p2;
wire   [10:0] tmp_14_fu_533_p4;
wire   [10:0] tmp_13_fu_529_p1;
wire   [10:0] tmp_15_fu_543_p3;
wire  signed [13:0] p_Val2_112_1_cast_cast_fu_462_p1;
wire  signed [13:0] tmp_1326_2_cast_fu_550_p1;
wire   [13:0] OP2_V_19_3_cast_cast_fu_566_p1;
wire   [15:0] tmp_22_fu_576_p4;
wire   [18:0] tmp_137_3_fu_585_p3;
wire  signed [20:0] tmp_137_3_cast_fu_593_p1;
wire   [20:0] tmp_1388_3_cast_cast_cast_fu_597_p3;
wire   [20:0] p_Val2_114_3_fu_604_p2;
wire   [15:0] tmp_26_fu_618_p4;
wire   [18:0] tmp_137_4_fu_628_p3;
wire  signed [20:0] tmp_137_4_cast_fu_636_p1;
wire   [20:0] tmp_1388_4_cast_cast_cast_fu_640_p3;
wire   [20:0] p_Val2_114_4_fu_648_p2;
wire   [9:0] tmp_17_fu_665_p4;
wire   [9:0] tmp_18_fu_674_p4;
wire   [9:0] tmp_19_fu_683_p3;
wire   [14:0] p_Val2_109_2_cast2_fu_662_p1;
wire  signed [14:0] tmp_1274_3_cast_fu_690_p1;
wire   [8:0] tmp_20_fu_700_p4;
wire   [9:0] tmp_32_fu_713_p4;
wire   [9:0] tmp_21_fu_709_p1;
wire   [9:0] tmp_34_fu_722_p3;
wire  signed [13:0] tmp_1326_3_cast_cast_fu_729_p1;
wire   [13:0] p_Val2_112_3_fu_733_p2;
wire   [13:0] mf_4_fu_738_p2;
wire   [9:0] tmp_36_fu_744_p4;
wire   [9:0] tmp_37_fu_754_p4;
wire   [9:0] tmp_29_v_fu_764_p3;
wire   [14:0] p_Val2_109_3_fu_694_p2;
wire  signed [14:0] tmp_1274_4_cast_fu_771_p1;
wire   [14:0] mf15_4_fu_781_p2;
wire   [10:0] tmp_38_fu_787_p4;
wire   [10:0] tmp_39_fu_797_p4;
wire   [10:0] tmp_43_fu_807_p3;
wire  signed [13:0] tmp_1326_4_cast_cast_fu_814_p1;
wire   [8:0] tmp_45_fu_841_p4;
wire   [8:0] tmp_46_fu_850_p4;
wire   [8:0] tmp_36_v_fu_859_p3;
wire  signed [14:0] tmp_1274_5_cast_fu_866_p1;
wire   [9:0] tmp_47_fu_875_p4;
wire   [9:0] tmp_48_fu_884_p4;
wire   [9:0] tmp_49_fu_893_p3;
wire  signed [13:0] tmp_1326_5_cast_cast_fu_900_p1;
wire   [14:0] p_Val2_109_5_fu_870_p2;
wire   [11:0] tmp_9_fu_909_p4;
wire  signed [11:0] p_Val2_2_fu_927_p0;
wire  signed [20:0] OP2_V_cast_fu_923_p1;
wire   [8:0] p_Val2_2_fu_927_p1;
wire   [20:0] OP1_V_cast_fu_919_p1;
wire   [20:0] p_Val2_2_fu_927_p2;
wire   [13:0] p_Val2_112_5_fu_904_p2;
wire   [11:0] tmp_12_fu_943_p4;
wire  signed [11:0] p_Val2_3_fu_957_p0;
wire  signed [20:0] OP2_V_1_cast_fu_953_p1;
wire   [8:0] p_Val2_3_fu_957_p1;
wire   [20:0] p_Val2_3_fu_957_p2;
wire  signed [11:0] p_Val2_4_fu_977_p0;
wire   [8:0] p_Val2_4_fu_977_p1;
wire   [20:0] OP1_V_1_cast_fu_973_p1;
wire   [20:0] p_Val2_4_fu_977_p2;
wire  signed [11:0] p_Val2_5_fu_993_p0;
wire   [8:0] p_Val2_5_fu_993_p1;
wire   [20:0] p_Val2_5_fu_993_p2;
wire   [15:0] tmp_40_fu_1013_p2;
wire   [15:0] tmp_33_fu_1009_p2;
wire   [7:0] tmp_41_fu_1027_p4;
wire  signed [7:0] cosh_out_V_fu_1017_p4;
wire   [12:0] grp_fu_1049_p0;
wire   [12:0] grp_fu_1049_p2;
wire   [7:0] p_Val2_10_fu_1060_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_117;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'b1;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
#0 ap_reg_ppiten_pp0_it7 = 1'b0;
#0 ap_reg_ppiten_pp0_it8 = 1'b0;
#0 ap_reg_ppiten_pp0_it9 = 1'b0;
#0 ap_reg_ppiten_pp0_it10 = 1'b0;
#0 ap_reg_ppiten_pp0_it11 = 1'b0;
#0 ap_reg_ppiten_pp0_it12 = 1'b0;
#0 ap_reg_ppiten_pp0_it13 = 1'b0;
#0 ap_reg_ppiten_pp0_it14 = 1'b0;
#0 ap_reg_ppiten_pp0_it15 = 1'b0;
#0 ap_reg_ppiten_pp0_it16 = 1'b0;
#0 ap_reg_ppiten_pp0_it17 = 1'b0;
#0 ap_reg_ppiten_pp0_it18 = 1'b0;
#0 ap_reg_ppiten_pp0_it19 = 1'b0;
#0 ap_reg_ppiten_pp0_it20 = 1'b0;
#0 ap_reg_ppiten_pp0_it21 = 1'b0;
end

svm_classifier_getTanh_sinh_lut_V #(
    .DataWidth( 9 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
sinh_lut_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sinh_lut_V_address0),
    .ce0(sinh_lut_V_ce0),
    .q0(sinh_lut_V_q0)
);

svm_classifier_getTanh_cosh_lut_V #(
    .DataWidth( 9 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
cosh_lut_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cosh_lut_V_address0),
    .ce0(cosh_lut_V_ce0),
    .q0(cosh_lut_V_q0)
);

svm_classifier_mul_12s_9ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
svm_classifier_mul_12s_9ns_21_1_U3(
    .din0(p_Val2_2_fu_927_p0),
    .din1(p_Val2_2_fu_927_p1),
    .dout(p_Val2_2_fu_927_p2)
);

svm_classifier_mul_12s_9ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
svm_classifier_mul_12s_9ns_21_1_U4(
    .din0(p_Val2_3_fu_957_p0),
    .din1(p_Val2_3_fu_957_p1),
    .dout(p_Val2_3_fu_957_p2)
);

svm_classifier_mul_12s_9ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
svm_classifier_mul_12s_9ns_21_1_U5(
    .din0(p_Val2_4_fu_977_p0),
    .din1(p_Val2_4_fu_977_p1),
    .dout(p_Val2_4_fu_977_p2)
);

svm_classifier_mul_12s_9ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
svm_classifier_mul_12s_9ns_21_1_U6(
    .din0(p_Val2_5_fu_993_p0),
    .din1(p_Val2_5_fu_993_p1),
    .dout(p_Val2_5_fu_993_p2)
);

svm_classifier_sdiv_13ns_8s_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
svm_classifier_sdiv_13ns_8s_13_17_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1049_p0),
    .din1(cosh_out_V_fu_1017_p4),
    .ce(1'b1),
    .dout(grp_fu_1049_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_117) begin
        if ((tmp_s_fu_213_p2 == 1'b0)) begin
            ap_reg_phiprechg_p_Val2_9_reg_180pp0_it1 <= ap_const_lv8_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_p_Val2_9_reg_180pp0_it1 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it9) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_9_reg_180pp0_it10 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it10) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_9_reg_180pp0_it11 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it11) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_9_reg_180pp0_it12 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it12) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_9_reg_180pp0_it13 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it12;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it13) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_9_reg_180pp0_it14 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it13;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it14) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_9_reg_180pp0_it15 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it14;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it15) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_9_reg_180pp0_it16 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it15;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it16) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_9_reg_180pp0_it17 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it17) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_9_reg_180pp0_it18 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it17;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it18) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_9_reg_180pp0_it19 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_9_reg_180pp0_it2 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it19) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_9_reg_180pp0_it20 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it20) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_9_reg_180pp0_it21 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it20;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_9_reg_180pp0_it3 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_9_reg_180pp0_it4 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_9_reg_180pp0_it5 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it5) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_9_reg_180pp0_it6 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_9_reg_180pp0_it7 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it7) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_9_reg_180pp0_it8 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_9_reg_180pp0_it9 <= ap_reg_phiprechg_p_Val2_9_reg_180pp0_it8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_ppstg_neg_reg_1073_pp0_iter1 <= neg_reg_1073;
        ap_reg_ppstg_p_1_reg_1087_pp0_iter1 <= p_1_reg_1087;
        ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1 <= tmp_s_reg_1083;
        neg_reg_1073 <= theta_in_V[ap_const_lv32_F];
        p_Val2_s_27_reg_1078 <= p_Val2_s_27_fu_205_p3;
        tmp_s_reg_1083 <= tmp_s_fu_213_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
        ap_reg_ppstg_neg_reg_1073_pp0_iter10 <= ap_reg_ppstg_neg_reg_1073_pp0_iter9;
        ap_reg_ppstg_neg_reg_1073_pp0_iter11 <= ap_reg_ppstg_neg_reg_1073_pp0_iter10;
        ap_reg_ppstg_neg_reg_1073_pp0_iter12 <= ap_reg_ppstg_neg_reg_1073_pp0_iter11;
        ap_reg_ppstg_neg_reg_1073_pp0_iter13 <= ap_reg_ppstg_neg_reg_1073_pp0_iter12;
        ap_reg_ppstg_neg_reg_1073_pp0_iter14 <= ap_reg_ppstg_neg_reg_1073_pp0_iter13;
        ap_reg_ppstg_neg_reg_1073_pp0_iter15 <= ap_reg_ppstg_neg_reg_1073_pp0_iter14;
        ap_reg_ppstg_neg_reg_1073_pp0_iter16 <= ap_reg_ppstg_neg_reg_1073_pp0_iter15;
        ap_reg_ppstg_neg_reg_1073_pp0_iter17 <= ap_reg_ppstg_neg_reg_1073_pp0_iter16;
        ap_reg_ppstg_neg_reg_1073_pp0_iter18 <= ap_reg_ppstg_neg_reg_1073_pp0_iter17;
        ap_reg_ppstg_neg_reg_1073_pp0_iter19 <= ap_reg_ppstg_neg_reg_1073_pp0_iter18;
        ap_reg_ppstg_neg_reg_1073_pp0_iter2 <= ap_reg_ppstg_neg_reg_1073_pp0_iter1;
        ap_reg_ppstg_neg_reg_1073_pp0_iter20 <= ap_reg_ppstg_neg_reg_1073_pp0_iter19;
        ap_reg_ppstg_neg_reg_1073_pp0_iter3 <= ap_reg_ppstg_neg_reg_1073_pp0_iter2;
        ap_reg_ppstg_neg_reg_1073_pp0_iter4 <= ap_reg_ppstg_neg_reg_1073_pp0_iter3;
        ap_reg_ppstg_neg_reg_1073_pp0_iter5 <= ap_reg_ppstg_neg_reg_1073_pp0_iter4;
        ap_reg_ppstg_neg_reg_1073_pp0_iter6 <= ap_reg_ppstg_neg_reg_1073_pp0_iter5;
        ap_reg_ppstg_neg_reg_1073_pp0_iter7 <= ap_reg_ppstg_neg_reg_1073_pp0_iter6;
        ap_reg_ppstg_neg_reg_1073_pp0_iter8 <= ap_reg_ppstg_neg_reg_1073_pp0_iter7;
        ap_reg_ppstg_neg_reg_1073_pp0_iter9 <= ap_reg_ppstg_neg_reg_1073_pp0_iter8;
        ap_reg_ppstg_p_1_reg_1087_pp0_iter2 <= ap_reg_ppstg_p_1_reg_1087_pp0_iter1;
        ap_reg_ppstg_tmp_31_reg_1117_pp0_iter2 <= tmp_31_reg_1117;
        ap_reg_ppstg_tmp_44_reg_1152_pp0_iter3 <= tmp_44_reg_1152;
        ap_reg_ppstg_tmp_s_reg_1083_pp0_iter10 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter9;
        ap_reg_ppstg_tmp_s_reg_1083_pp0_iter11 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter10;
        ap_reg_ppstg_tmp_s_reg_1083_pp0_iter12 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter11;
        ap_reg_ppstg_tmp_s_reg_1083_pp0_iter13 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter12;
        ap_reg_ppstg_tmp_s_reg_1083_pp0_iter14 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter13;
        ap_reg_ppstg_tmp_s_reg_1083_pp0_iter15 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter14;
        ap_reg_ppstg_tmp_s_reg_1083_pp0_iter16 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter15;
        ap_reg_ppstg_tmp_s_reg_1083_pp0_iter17 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter16;
        ap_reg_ppstg_tmp_s_reg_1083_pp0_iter18 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter17;
        ap_reg_ppstg_tmp_s_reg_1083_pp0_iter19 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter18;
        ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1;
        ap_reg_ppstg_tmp_s_reg_1083_pp0_iter20 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter19;
        ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2;
        ap_reg_ppstg_tmp_s_reg_1083_pp0_iter4 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3;
        ap_reg_ppstg_tmp_s_reg_1083_pp0_iter5 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter4;
        ap_reg_ppstg_tmp_s_reg_1083_pp0_iter6 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter5;
        ap_reg_ppstg_tmp_s_reg_1083_pp0_iter7 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter6;
        ap_reg_ppstg_tmp_s_reg_1083_pp0_iter8 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter7;
        ap_reg_ppstg_tmp_s_reg_1083_pp0_iter9 <= ap_reg_ppstg_tmp_s_reg_1083_pp0_iter8;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)) & ~(ap_reg_ppstg_tmp_s_reg_1083_pp0_iter3 == 1'b0))) begin
        coscos_V_reg_1205 <= {{p_Val2_5_fu_993_p2[ap_const_lv32_13 : ap_const_lv32_4]}};
        cossin_V_reg_1200 <= {{p_Val2_4_fu_977_p2[ap_const_lv32_13 : ap_const_lv32_4]}};
        sincos_V_reg_1190 <= {{p_Val2_2_fu_927_p2[ap_const_lv32_13 : ap_const_lv32_4]}};
        sinsin_V_reg_1195 <= {{p_Val2_3_fu_957_p2[ap_const_lv32_13 : ap_const_lv32_4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)) & ~(ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1 == 1'b0) & ~(1'b0 == tmp_31_reg_1117))) begin
        mf15_3_reg_1141 <= mf15_3_fu_570_p2;
        mf_3_reg_1136 <= mf_3_fu_560_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)) & ~(ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2 == 1'b0) & ~(1'b0 == tmp_44_reg_1152))) begin
        mf15_5_reg_1175 <= mf15_5_fu_830_p2;
        mf_5_reg_1170 <= mf_5_fu_824_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)) & ~(tmp_s_fu_213_p2 == 1'b0))) begin
        p_1_reg_1087 <= p_1_fu_261_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)) & ~(ap_reg_ppstg_tmp_s_reg_1083_pp0_iter1 == 1'b0))) begin
        p_Val2_109_2_reg_1124 <= p_Val2_109_2_fu_503_p2;
        p_Val2_112_2_reg_1130 <= p_Val2_112_2_fu_554_p2;
        tmp_35_reg_1146 <= p_Val2_114_3_fu_604_p2[ap_const_lv32_12];
        tmp_44_reg_1152 <= p_Val2_114_4_fu_648_p2[ap_const_lv32_12];
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)) & ~(ap_reg_ppstg_tmp_s_reg_1083_pp0_iter2 == 1'b0))) begin
        p_Val2_109_4_reg_1158 <= p_Val2_109_4_fu_775_p2;
        p_Val2_112_4_reg_1164 <= p_Val2_112_4_fu_818_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)) & ~(tmp_s_reg_1083 == 1'b0))) begin
        p_Val2_114_2_reg_1112[20 : 2] <= p_Val2_114_2_fu_397_p2[20 : 2];
        tmp_28_reg_1093 <= theta_in_V_assign_fu_276_p2[ap_const_lv32_F];
        tmp_29_reg_1100 <= p_Val2_1_fu_309_p2[ap_const_lv32_12];
        tmp_30_reg_1106 <= p_Val2_114_1_fu_353_p2[ap_const_lv32_12];
        tmp_31_reg_1117 <= p_Val2_114_2_fu_397_p2[ap_const_lv32_12];
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (1'b0 == ap_reg_ppiten_pp0_it0) & (1'b0 == ap_reg_ppiten_pp0_it1) & (1'b0 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppiten_pp0_it3) & (1'b0 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_reg_ppiten_pp0_it5) & (1'b0 == ap_reg_ppiten_pp0_it6) & (1'b0 == ap_reg_ppiten_pp0_it7) & (1'b0 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppiten_pp0_it9) & (1'b0 == ap_reg_ppiten_pp0_it10) & (1'b0 == ap_reg_ppiten_pp0_it11) & (1'b0 == ap_reg_ppiten_pp0_it12) & (1'b0 == ap_reg_ppiten_pp0_it13) & (1'b0 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppiten_pp0_it15) & (1'b0 == ap_reg_ppiten_pp0_it16) & (1'b0 == ap_reg_ppiten_pp0_it17) & (1'b0 == ap_reg_ppiten_pp0_it18) & (1'b0 == ap_reg_ppiten_pp0_it19) & (1'b0 == ap_reg_ppiten_pp0_it20) & (1'b0 == ap_reg_ppiten_pp0_it21))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_18) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b0 == ap_reg_ppiten_pp0_it0) & (1'b0 == ap_reg_ppiten_pp0_it1) & (1'b0 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppiten_pp0_it3) & (1'b0 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_reg_ppiten_pp0_it5) & (1'b0 == ap_reg_ppiten_pp0_it6) & (1'b0 == ap_reg_ppiten_pp0_it7) & (1'b0 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppiten_pp0_it9) & (1'b0 == ap_reg_ppiten_pp0_it10) & (1'b0 == ap_reg_ppiten_pp0_it11) & (1'b0 == ap_reg_ppiten_pp0_it12) & (1'b0 == ap_reg_ppiten_pp0_it13) & (1'b0 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppiten_pp0_it15) & (1'b0 == ap_reg_ppiten_pp0_it16) & (1'b0 == ap_reg_ppiten_pp0_it17) & (1'b0 == ap_reg_ppiten_pp0_it18) & (1'b0 == ap_reg_ppiten_pp0_it19) & (1'b0 == ap_reg_ppiten_pp0_it20))) begin
        ap_sig_pprstidle_pp0 = 1'b1;
    end else begin
        ap_sig_pprstidle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        cosh_lut_V_ce0 = 1'b1;
    end else begin
        cosh_lut_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it21) & ~(ap_reg_ppstg_tmp_s_reg_1083_pp0_iter20 == 1'b0))) begin
        p_Val2_9_phi_fu_184_p4 = pro_V_fu_1055_p1;
    end else begin
        p_Val2_9_phi_fu_184_p4 = ap_reg_phiprechg_p_Val2_9_reg_180pp0_it21;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        sinh_lut_V_ce0 = 1'b1;
    end else begin
        sinh_lut_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP1_V_1_cast_fu_973_p1 = cosh_lut_V_q0;

assign OP1_V_cast_fu_919_p1 = sinh_lut_V_q0;

assign OP2_V_18_1_fu_418_p3 = ((tmp_28_reg_1093[0:0] === 1'b1) ? ap_const_lv11_595 : ap_const_lv11_26A);

assign OP2_V_19_2_cast_fu_509_p1 = p_Val2_109_1_fu_443_p2;

assign OP2_V_19_3_cast_cast_fu_566_p1 = p_Val2_109_2_fu_503_p2;

assign OP2_V_1_cast_fu_953_p1 = $signed(tmp_12_fu_943_p4);

assign OP2_V_cast_fu_923_p1 = $signed(tmp_9_fu_909_p4);

assign ap_reg_phiprechg_p_Val2_9_reg_180pp0_it0 = 'bx;

assign ap_reg_ppiten_pp0_it0 = ap_start;

assign ap_return = ((ap_reg_ppstg_neg_reg_1073_pp0_iter20[0:0] === 1'b1) ? p_Val2_10_fu_1060_p2 : p_Val2_9_phi_fu_184_p4);

always @ (*) begin
    ap_sig_117 = ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)));
end

always @ (*) begin
    ap_sig_18 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

assign cosh_lut_V_address0 = tmp_7_fu_836_p1;

assign cosh_out_V_fu_1017_p4 = {{tmp_40_fu_1013_p2[ap_const_lv32_E : ap_const_lv32_7]}};

assign grp_fu_1049_p0 = {{tmp_41_fu_1027_p4}, {ap_const_lv5_0}};

assign mf15_2_fu_513_p2 = (ap_const_lv14_0 - OP2_V_19_2_cast_fu_509_p1);

assign mf15_3_fu_570_p2 = (ap_const_lv14_0 - OP2_V_19_3_cast_cast_fu_566_p1);

assign mf15_4_fu_781_p2 = (ap_const_lv15_0 - p_Val2_109_3_fu_694_p2);

assign mf15_5_fu_830_p2 = (ap_const_lv15_0 - p_Val2_109_4_fu_775_p2);

assign mf_1_fu_425_p3 = ((tmp_28_reg_1093[0:0] === 1'b1) ? ap_const_lv11_26A : ap_const_lv11_596);

assign mf_2_fu_466_p2 = (ap_const_lv13_0 - p_Val2_112_1_fu_456_p2);

assign mf_3_fu_560_p2 = (ap_const_lv14_0 - p_Val2_112_2_fu_554_p2);

assign mf_4_fu_738_p2 = (ap_const_lv14_0 - p_Val2_112_3_fu_733_p2);

assign mf_5_fu_824_p2 = (ap_const_lv14_0 - p_Val2_112_4_fu_818_p2);

assign neg_fu_191_p3 = theta_in_V[ap_const_lv32_F];

assign p_1_fu_261_p3 = ((tmp_25_fu_229_p3[0:0] === 1'b1) ? p_s_fu_253_p3 : ret_V_fu_219_p4);

assign p_Val2_109_1_fu_443_p2 = ($signed(ap_const_lv13_1351) + $signed(tmp_124_1_cast_fu_439_p1));

assign p_Val2_109_2_cast2_fu_662_p1 = p_Val2_109_2_reg_1124;

assign p_Val2_109_2_fu_503_p2 = ($signed(p_Val2_109_1_fu_443_p2) + $signed(tmp_1274_2_cast_fu_499_p1));

assign p_Val2_109_3_fu_694_p2 = ($signed(p_Val2_109_2_cast2_fu_662_p1) + $signed(tmp_1274_3_cast_fu_690_p1));

assign p_Val2_109_4_fu_775_p2 = ($signed(p_Val2_109_3_fu_694_p2) + $signed(tmp_1274_4_cast_fu_771_p1));

assign p_Val2_109_5_fu_870_p2 = ($signed(p_Val2_109_4_reg_1158) + $signed(tmp_1274_5_cast_fu_866_p1));

assign p_Val2_10_fu_1060_p2 = (ap_const_lv8_0 - p_Val2_9_phi_fu_184_p4);

assign p_Val2_112_1_cast_cast_fu_462_p1 = $signed(p_Val2_112_1_fu_456_p2);

assign p_Val2_112_1_fu_456_p2 = (tmp_1326_1_cast_cast_cast_fu_449_p3 + tmp_4_fu_411_p3);

assign p_Val2_112_2_fu_554_p2 = ($signed(p_Val2_112_1_cast_cast_fu_462_p1) + $signed(tmp_1326_2_cast_fu_550_p1));

assign p_Val2_112_3_fu_733_p2 = ($signed(p_Val2_112_2_reg_1130) + $signed(tmp_1326_3_cast_cast_fu_729_p1));

assign p_Val2_112_4_fu_818_p2 = ($signed(p_Val2_112_3_fu_733_p2) + $signed(tmp_1326_4_cast_cast_fu_814_p1));

assign p_Val2_112_5_fu_904_p2 = ($signed(p_Val2_112_4_reg_1164) + $signed(tmp_1326_5_cast_cast_fu_900_p1));

assign p_Val2_114_1_fu_353_p2 = ($signed(tmp_137_1_cast_fu_341_p1) - $signed(tmp_1388_1_cast_cast_cast_fu_345_p3));

assign p_Val2_114_2_fu_397_p2 = ($signed(tmp_137_2_cast_fu_385_p1) - $signed(tmp_1388_2_cast_cast_cast_fu_389_p3));

assign p_Val2_114_3_fu_604_p2 = ($signed(tmp_137_3_cast_fu_593_p1) - $signed(tmp_1388_3_cast_cast_cast_fu_597_p3));

assign p_Val2_114_4_fu_648_p2 = ($signed(tmp_137_4_cast_fu_636_p1) - $signed(tmp_1388_4_cast_cast_cast_fu_640_p3));

assign p_Val2_1_fu_309_p2 = ($signed(tmp_137_cast_fu_297_p1) - $signed(tmp_1388_cast_cast_cast_fu_301_p3));

assign p_Val2_2_fu_927_p0 = OP2_V_cast_fu_923_p1;

assign p_Val2_2_fu_927_p1 = OP1_V_cast_fu_919_p1;

assign p_Val2_3_fu_957_p0 = OP2_V_1_cast_fu_953_p1;

assign p_Val2_3_fu_957_p1 = OP1_V_cast_fu_919_p1;

assign p_Val2_4_fu_977_p0 = OP2_V_1_cast_fu_953_p1;

assign p_Val2_4_fu_977_p1 = OP1_V_1_cast_fu_973_p1;

assign p_Val2_5_fu_993_p0 = OP2_V_cast_fu_923_p1;

assign p_Val2_5_fu_993_p1 = OP1_V_1_cast_fu_973_p1;

assign p_Val2_s_27_fu_205_p3 = ((neg_fu_191_p3[0:0] === 1'b1) ? p_Val2_s_fu_199_p2 : theta_in_V);

assign p_Val2_s_fu_199_p2 = (ap_const_lv16_0 - theta_in_V);

assign p_s_fu_253_p3 = ((tmp_1_fu_241_p2[0:0] === 1'b1) ? ret_V_fu_219_p4 : ret_V_1_fu_247_p2);

assign pro_V_fu_1055_p1 = grp_fu_1049_p2[7:0];

assign ret_V_1_fu_247_p2 = (ap_const_lv7_1 + ret_V_fu_219_p4);

assign ret_V_fu_219_p4 = {{p_Val2_s_27_fu_205_p3[ap_const_lv32_F : ap_const_lv32_9]}};

assign sinh_lut_V_address0 = tmp_7_fu_836_p1;

assign theta_in_V_assign_fu_276_p2 = (p_Val2_s_27_reg_1078 - tmp_3_fu_269_p3);

assign tmp_10_fu_492_p3 = ((tmp_30_reg_1106[0:0] === 1'b1) ? tmp_6_fu_472_p4 : tmp_8_fu_482_p4);

assign tmp_11_fu_519_p4 = {{p_Val2_109_1_fu_443_p2[ap_const_lv32_C : ap_const_lv32_3]}};

assign tmp_124_1_cast_fu_439_p1 = $signed(tmp_124_1_fu_432_p3);

assign tmp_124_1_fu_432_p3 = ((tmp_29_reg_1100[0:0] === 1'b1) ? mf_1_fu_425_p3 : OP2_V_18_1_fu_418_p3);

assign tmp_1274_2_cast_fu_499_p1 = $signed(tmp_10_fu_492_p3);

assign tmp_1274_3_cast_fu_690_p1 = $signed(tmp_19_fu_683_p3);

assign tmp_1274_4_cast_fu_771_p1 = $signed(tmp_29_v_fu_764_p3);

assign tmp_1274_5_cast_fu_866_p1 = $signed(tmp_36_v_fu_859_p3);

assign tmp_12_fu_943_p4 = {{p_Val2_112_5_fu_904_p2[ap_const_lv32_D : ap_const_lv32_2]}};

assign tmp_1326_1_cast_cast_cast_fu_449_p3 = ((tmp_29_reg_1100[0:0] === 1'b1) ? ap_const_lv13_1B2B : ap_const_lv13_4D4);

assign tmp_1326_2_cast_fu_550_p1 = $signed(tmp_15_fu_543_p3);

assign tmp_1326_3_cast_cast_fu_729_p1 = $signed(tmp_34_fu_722_p3);

assign tmp_1326_4_cast_cast_fu_814_p1 = $signed(tmp_43_fu_807_p3);

assign tmp_1326_5_cast_cast_fu_900_p1 = $signed(tmp_49_fu_893_p3);

assign tmp_137_1_cast_fu_341_p1 = $signed(tmp_137_1_fu_333_p3);

assign tmp_137_1_fu_333_p3 = {{tmp_2_fu_323_p4}, {ap_const_lv3_0}};

assign tmp_137_2_cast_fu_385_p1 = $signed(tmp_137_2_fu_377_p3);

assign tmp_137_2_fu_377_p3 = {{tmp_16_fu_367_p4}, {ap_const_lv3_0}};

assign tmp_137_3_cast_fu_593_p1 = $signed(tmp_137_3_fu_585_p3);

assign tmp_137_3_fu_585_p3 = {{tmp_22_fu_576_p4}, {ap_const_lv3_0}};

assign tmp_137_4_cast_fu_636_p1 = $signed(tmp_137_4_fu_628_p3);

assign tmp_137_4_fu_628_p3 = {{tmp_26_fu_618_p4}, {ap_const_lv3_0}};

assign tmp_137_cast_fu_297_p1 = $signed(tmp_5_fu_289_p3);

assign tmp_1388_1_cast_cast_cast_fu_345_p3 = ((tmp_29_fu_315_p3[0:0] === 1'b1) ? ap_const_lv21_7FBEA : ap_const_lv21_416);

assign tmp_1388_2_cast_cast_cast_fu_389_p3 = ((tmp_30_fu_359_p3[0:0] === 1'b1) ? ap_const_lv21_7FDFE : ap_const_lv21_202);

assign tmp_1388_3_cast_cast_cast_fu_597_p3 = ((tmp_31_reg_1117[0:0] === 1'b1) ? ap_const_lv21_7FF00 : ap_const_lv21_100);

assign tmp_1388_4_cast_cast_cast_fu_640_p3 = ((tmp_35_fu_610_p3[0:0] === 1'b1) ? ap_const_lv21_7FF00 : ap_const_lv21_100);

assign tmp_1388_cast_cast_cast_fu_301_p3 = ((tmp_28_fu_281_p3[0:0] === 1'b1) ? ap_const_lv21_7F737 : ap_const_lv21_8C9);

assign tmp_13_fu_529_p1 = tmp_11_fu_519_p4;

assign tmp_14_fu_533_p4 = {{mf15_2_fu_513_p2[ap_const_lv32_D : ap_const_lv32_3]}};

assign tmp_15_fu_543_p3 = ((tmp_30_reg_1106[0:0] === 1'b1) ? tmp_14_fu_533_p4 : tmp_13_fu_529_p1);

assign tmp_16_fu_367_p4 = {{p_Val2_114_1_fu_353_p2[ap_const_lv32_12 : ap_const_lv32_3]}};

assign tmp_17_fu_665_p4 = {{mf_3_reg_1136[ap_const_lv32_D : ap_const_lv32_4]}};

assign tmp_18_fu_674_p4 = {{p_Val2_112_2_reg_1130[ap_const_lv32_D : ap_const_lv32_4]}};

assign tmp_19_fu_683_p3 = ((ap_reg_ppstg_tmp_31_reg_1117_pp0_iter2[0:0] === 1'b1) ? tmp_17_fu_665_p4 : tmp_18_fu_674_p4);

assign tmp_1_fu_241_p2 = ((tmp_27_fu_237_p1 == ap_const_lv9_0) ? 1'b1 : 1'b0);

assign tmp_20_fu_700_p4 = {{p_Val2_109_2_reg_1124[ap_const_lv32_C : ap_const_lv32_4]}};

assign tmp_21_fu_709_p1 = tmp_20_fu_700_p4;

assign tmp_22_fu_576_p4 = {{p_Val2_114_2_reg_1112[ap_const_lv32_12 : ap_const_lv32_3]}};

assign tmp_25_fu_229_p3 = p_Val2_s_27_fu_205_p3[ap_const_lv32_F];

assign tmp_26_fu_618_p4 = {{p_Val2_114_3_fu_604_p2[ap_const_lv32_12 : ap_const_lv32_3]}};

assign tmp_27_fu_237_p1 = p_Val2_s_27_fu_205_p3[8:0];

assign tmp_28_fu_281_p3 = theta_in_V_assign_fu_276_p2[ap_const_lv32_F];

assign tmp_29_fu_315_p3 = p_Val2_1_fu_309_p2[ap_const_lv32_12];

assign tmp_29_v_fu_764_p3 = ((tmp_35_reg_1146[0:0] === 1'b1) ? tmp_36_fu_744_p4 : tmp_37_fu_754_p4);

assign tmp_2_fu_323_p4 = {{p_Val2_1_fu_309_p2[ap_const_lv32_12 : ap_const_lv32_3]}};

assign tmp_30_fu_359_p3 = p_Val2_114_1_fu_353_p2[ap_const_lv32_12];

assign tmp_32_fu_713_p4 = {{mf15_3_reg_1141[ap_const_lv32_D : ap_const_lv32_4]}};

assign tmp_33_fu_1009_p2 = (cossin_V_reg_1200 + sincos_V_reg_1190);

assign tmp_34_fu_722_p3 = ((ap_reg_ppstg_tmp_31_reg_1117_pp0_iter2[0:0] === 1'b1) ? tmp_32_fu_713_p4 : tmp_21_fu_709_p1);

assign tmp_35_fu_610_p3 = p_Val2_114_3_fu_604_p2[ap_const_lv32_12];

assign tmp_36_fu_744_p4 = {{mf_4_fu_738_p2[ap_const_lv32_D : ap_const_lv32_4]}};

assign tmp_36_v_fu_859_p3 = ((ap_reg_ppstg_tmp_44_reg_1152_pp0_iter3[0:0] === 1'b1) ? tmp_45_fu_841_p4 : tmp_46_fu_850_p4);

assign tmp_37_fu_754_p4 = {{p_Val2_112_3_fu_733_p2[ap_const_lv32_D : ap_const_lv32_4]}};

assign tmp_38_fu_787_p4 = {{mf15_4_fu_781_p2[ap_const_lv32_E : ap_const_lv32_4]}};

assign tmp_39_fu_797_p4 = {{p_Val2_109_3_fu_694_p2[ap_const_lv32_E : ap_const_lv32_4]}};

assign tmp_3_fu_269_p3 = {{p_1_reg_1087}, {ap_const_lv9_0}};

assign tmp_40_fu_1013_p2 = (coscos_V_reg_1205 + sinsin_V_reg_1195);

assign tmp_41_fu_1027_p4 = {{tmp_33_fu_1009_p2[ap_const_lv32_E : ap_const_lv32_7]}};

assign tmp_43_fu_807_p3 = ((tmp_35_reg_1146[0:0] === 1'b1) ? tmp_38_fu_787_p4 : tmp_39_fu_797_p4);

assign tmp_45_fu_841_p4 = {{mf_5_reg_1170[ap_const_lv32_D : ap_const_lv32_5]}};

assign tmp_46_fu_850_p4 = {{p_Val2_112_4_reg_1164[ap_const_lv32_D : ap_const_lv32_5]}};

assign tmp_47_fu_875_p4 = {{mf15_5_reg_1175[ap_const_lv32_E : ap_const_lv32_5]}};

assign tmp_48_fu_884_p4 = {{p_Val2_109_4_reg_1158[ap_const_lv32_E : ap_const_lv32_5]}};

assign tmp_49_fu_893_p3 = ((ap_reg_ppstg_tmp_44_reg_1152_pp0_iter3[0:0] === 1'b1) ? tmp_47_fu_875_p4 : tmp_48_fu_884_p4);

assign tmp_4_fu_411_p3 = ((tmp_28_reg_1093[0:0] === 1'b1) ? ap_const_lv13_1657 : ap_const_lv13_9A8);

assign tmp_5_fu_289_p3 = {{theta_in_V_assign_fu_276_p2}, {ap_const_lv3_0}};

assign tmp_6_fu_472_p4 = {{mf_2_fu_466_p2[ap_const_lv32_C : ap_const_lv32_3]}};

assign tmp_7_fu_836_p1 = $signed(ap_reg_ppstg_p_1_reg_1087_pp0_iter2);

assign tmp_8_fu_482_p4 = {{p_Val2_112_1_fu_456_p2[ap_const_lv32_C : ap_const_lv32_3]}};

assign tmp_9_fu_909_p4 = {{p_Val2_109_5_fu_870_p2[ap_const_lv32_D : ap_const_lv32_2]}};

assign tmp_s_fu_213_p2 = (($signed(p_Val2_s_27_fu_205_p3) < $signed(16'b101000000000)) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    p_Val2_114_2_reg_1112[1:0] <= 2'b10;
end

endmodule //svm_classifier_getTanh
