<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>e1000_82575.h source code [linux-4.18.y/drivers/net/e1000/base/e1000_82575.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="e1000_adv_rx_desc,e1000_adv_tx_context_desc,e1000_adv_tx_desc,e1000_promisc_type "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/drivers/net/e1000/base/e1000_82575.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.18.y</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>e1000</a>/<a href='./'>base</a>/<a href='e1000_82575.h.html'>e1000_82575.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="2">2</th><td><i></i></td></tr>
<tr><th id="3">3</th><td><i>Copyright (c) 2001-2015, Intel Corporation</i></td></tr>
<tr><th id="4">4</th><td><i>All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i>modification, are permitted provided that the following conditions are met:</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i> 1. Redistributions of source code must retain the above copyright notice,</i></td></tr>
<tr><th id="10">10</th><td><i>    this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i></i></td></tr>
<tr><th id="12">12</th><td><i> 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i>    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i>    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i></i></td></tr>
<tr><th id="16">16</th><td><i> 3. Neither the name of the Intel Corporation nor the names of its</i></td></tr>
<tr><th id="17">17</th><td><i>    contributors may be used to endorse or promote products derived from</i></td></tr>
<tr><th id="18">18</th><td><i>    this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i></i></td></tr>
<tr><th id="20">20</th><td><i>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</i></td></tr>
<tr><th id="21">21</th><td><i>AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="22">22</th><td><i>IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="23">23</th><td><i>ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</i></td></tr>
<tr><th id="24">24</th><td><i>LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i>CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i>SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i>INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i>CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i>ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i>POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i></i></td></tr>
<tr><th id="32">32</th><td><i>***************************************************************************/</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/_E1000_82575_H_">_E1000_82575_H_</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/_E1000_82575_H_" data-ref="_M/_E1000_82575_H_">_E1000_82575_H_</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/ID_LED_DEFAULT_82575_SERDES" data-ref="_M/ID_LED_DEFAULT_82575_SERDES">ID_LED_DEFAULT_82575_SERDES</dfn>	((ID_LED_DEF1_DEF2 &lt;&lt; 12) | \</u></td></tr>
<tr><th id="38">38</th><td><u>					 (ID_LED_DEF1_DEF2 &lt;&lt;  8) | \</u></td></tr>
<tr><th id="39">39</th><td><u>					 (ID_LED_DEF1_DEF2 &lt;&lt;  4) | \</u></td></tr>
<tr><th id="40">40</th><td><u>					 (ID_LED_OFF1_ON2))</u></td></tr>
<tr><th id="41">41</th><td><i>/*</i></td></tr>
<tr><th id="42">42</th><td><i> * Receive Address Register Count</i></td></tr>
<tr><th id="43">43</th><td><i> * Number of high/low register pairs in the RAR.  The RAR (Receive Address</i></td></tr>
<tr><th id="44">44</th><td><i> * Registers) holds the directed and multicast addresses that we monitor.</i></td></tr>
<tr><th id="45">45</th><td><i> * These entries are also used for MAC-based filtering.</i></td></tr>
<tr><th id="46">46</th><td><i> */</i></td></tr>
<tr><th id="47">47</th><td><i>/*</i></td></tr>
<tr><th id="48">48</th><td><i> * For 82576, there are an additional set of RARs that begin at an offset</i></td></tr>
<tr><th id="49">49</th><td><i> * separate from the first set of RARs.</i></td></tr>
<tr><th id="50">50</th><td><i> */</i></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/E1000_RAR_ENTRIES_82575" data-ref="_M/E1000_RAR_ENTRIES_82575">E1000_RAR_ENTRIES_82575</dfn>	16</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/E1000_RAR_ENTRIES_82576" data-ref="_M/E1000_RAR_ENTRIES_82576">E1000_RAR_ENTRIES_82576</dfn>	24</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/E1000_RAR_ENTRIES_82580" data-ref="_M/E1000_RAR_ENTRIES_82580">E1000_RAR_ENTRIES_82580</dfn>	24</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/E1000_RAR_ENTRIES_I350" data-ref="_M/E1000_RAR_ENTRIES_I350">E1000_RAR_ENTRIES_I350</dfn>	32</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/E1000_SW_SYNCH_MB" data-ref="_M/E1000_SW_SYNCH_MB">E1000_SW_SYNCH_MB</dfn>	0x00000100</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/E1000_STAT_DEV_RST_SET" data-ref="_M/E1000_STAT_DEV_RST_SET">E1000_STAT_DEV_RST_SET</dfn>	0x00100000</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_DEV_RST" data-ref="_M/E1000_CTRL_DEV_RST">E1000_CTRL_DEV_RST</dfn>	0x20000000</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><u>#<span data-ppcond="59">ifdef</span> <span class="macro" data-ref="_M/E1000_BIT_FIELDS">E1000_BIT_FIELDS</span></u></td></tr>
<tr><th id="60">60</th><td><b>struct</b> e1000_adv_data_desc {</td></tr>
<tr><th id="61">61</th><td>	__le64 buffer_addr;    <i>/* Address of the descriptor's data buffer */</i></td></tr>
<tr><th id="62">62</th><td>	<b>union</b> {</td></tr>
<tr><th id="63">63</th><td>		u32 data;</td></tr>
<tr><th id="64">64</th><td>		<b>struct</b> {</td></tr>
<tr><th id="65">65</th><td>			u32 datalen:<var>16</var>; <i>/* Data buffer length */</i></td></tr>
<tr><th id="66">66</th><td>			u32 rsvd:<var>4</var>;</td></tr>
<tr><th id="67">67</th><td>			u32 dtyp:<var>4</var>;  <i>/* Descriptor type */</i></td></tr>
<tr><th id="68">68</th><td>			u32 dcmd:<var>8</var>;  <i>/* Descriptor command */</i></td></tr>
<tr><th id="69">69</th><td>		} config;</td></tr>
<tr><th id="70">70</th><td>	} lower;</td></tr>
<tr><th id="71">71</th><td>	<b>union</b> {</td></tr>
<tr><th id="72">72</th><td>		u32 data;</td></tr>
<tr><th id="73">73</th><td>		<b>struct</b> {</td></tr>
<tr><th id="74">74</th><td>			u32 status:<var>4</var>;  <i>/* Descriptor status */</i></td></tr>
<tr><th id="75">75</th><td>			u32 idx:<var>4</var>;</td></tr>
<tr><th id="76">76</th><td>			u32 popts:<var>6</var>;  <i>/* Packet Options */</i></td></tr>
<tr><th id="77">77</th><td>			u32 paylen:<var>18</var>; <i>/* Payload length */</i></td></tr>
<tr><th id="78">78</th><td>		} options;</td></tr>
<tr><th id="79">79</th><td>	} upper;</td></tr>
<tr><th id="80">80</th><td>};</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><u>#define E1000_TXD_DTYP_ADV_C	0x2  /* Advanced Context Descriptor */</u></td></tr>
<tr><th id="83">83</th><td><u>#define E1000_TXD_DTYP_ADV_D	0x3  /* Advanced Data Descriptor */</u></td></tr>
<tr><th id="84">84</th><td><u>#define E1000_ADV_TXD_CMD_DEXT	0x20 /* Descriptor extension (0 = legacy) */</u></td></tr>
<tr><th id="85">85</th><td><u>#define E1000_ADV_TUCMD_IPV4	0x2  /* IP Packet Type: 1=IPv4 */</u></td></tr>
<tr><th id="86">86</th><td><u>#define E1000_ADV_TUCMD_IPV6	0x0  /* IP Packet Type: 0=IPv6 */</u></td></tr>
<tr><th id="87">87</th><td><u>#define E1000_ADV_TUCMD_L4T_UDP	0x0  /* L4 Packet TYPE of UDP */</u></td></tr>
<tr><th id="88">88</th><td><u>#define E1000_ADV_TUCMD_L4T_TCP	0x4  /* L4 Packet TYPE of TCP */</u></td></tr>
<tr><th id="89">89</th><td><u>#define E1000_ADV_TUCMD_MKRREQ	0x10 /* Indicates markers are required */</u></td></tr>
<tr><th id="90">90</th><td><u>#define E1000_ADV_DCMD_EOP	0x1  /* End of Packet */</u></td></tr>
<tr><th id="91">91</th><td><u>#define E1000_ADV_DCMD_IFCS	0x2  /* Insert FCS (Ethernet CRC) */</u></td></tr>
<tr><th id="92">92</th><td><u>#define E1000_ADV_DCMD_RS	0x8  /* Report Status */</u></td></tr>
<tr><th id="93">93</th><td><u>#define E1000_ADV_DCMD_VLE	0x40 /* Add VLAN tag */</u></td></tr>
<tr><th id="94">94</th><td><u>#define E1000_ADV_DCMD_TSE	0x80 /* TCP Seg enable */</u></td></tr>
<tr><th id="95">95</th><td><i>/* Extended Device Control */</i></td></tr>
<tr><th id="96">96</th><td><u>#define E1000_CTRL_EXT_NSICR	0x00000001 /* Disable Intr Clear all on read */</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><b>struct</b> e1000_adv_context_desc {</td></tr>
<tr><th id="99">99</th><td>	<b>union</b> {</td></tr>
<tr><th id="100">100</th><td>		u32 ip_config;</td></tr>
<tr><th id="101">101</th><td>		<b>struct</b> {</td></tr>
<tr><th id="102">102</th><td>			u32 iplen:<var>9</var>;</td></tr>
<tr><th id="103">103</th><td>			u32 maclen:<var>7</var>;</td></tr>
<tr><th id="104">104</th><td>			u32 vlan_tag:<var>16</var>;</td></tr>
<tr><th id="105">105</th><td>		} fields;</td></tr>
<tr><th id="106">106</th><td>	} ip_setup;</td></tr>
<tr><th id="107">107</th><td>	u32 seq_num;</td></tr>
<tr><th id="108">108</th><td>	<b>union</b> {</td></tr>
<tr><th id="109">109</th><td>		u64 l4_config;</td></tr>
<tr><th id="110">110</th><td>		<b>struct</b> {</td></tr>
<tr><th id="111">111</th><td>			u32 mkrloc:<var>9</var>;</td></tr>
<tr><th id="112">112</th><td>			u32 tucmd:<var>11</var>;</td></tr>
<tr><th id="113">113</th><td>			u32 dtyp:<var>4</var>;</td></tr>
<tr><th id="114">114</th><td>			u32 adv:<var>8</var>;</td></tr>
<tr><th id="115">115</th><td>			u32 rsvd:<var>4</var>;</td></tr>
<tr><th id="116">116</th><td>			u32 idx:<var>4</var>;</td></tr>
<tr><th id="117">117</th><td>			u32 l4len:<var>8</var>;</td></tr>
<tr><th id="118">118</th><td>			u32 mss:<var>16</var>;</td></tr>
<tr><th id="119">119</th><td>		} fields;</td></tr>
<tr><th id="120">120</th><td>	} l4_setup;</td></tr>
<tr><th id="121">121</th><td>};</td></tr>
<tr><th id="122">122</th><td><u>#<span data-ppcond="59">endif</span></u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i>/* SRRCTL bit definitions */</i></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_BSIZEPKT_SHIFT" data-ref="_M/E1000_SRRCTL_BSIZEPKT_SHIFT">E1000_SRRCTL_BSIZEPKT_SHIFT</dfn>		10 /* Shift _right_ */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_BSIZEHDRSIZE_MASK" data-ref="_M/E1000_SRRCTL_BSIZEHDRSIZE_MASK">E1000_SRRCTL_BSIZEHDRSIZE_MASK</dfn>		0x00000F00</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_BSIZEHDRSIZE_SHIFT" data-ref="_M/E1000_SRRCTL_BSIZEHDRSIZE_SHIFT">E1000_SRRCTL_BSIZEHDRSIZE_SHIFT</dfn>		2  /* Shift _left_ */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_DESCTYPE_LEGACY" data-ref="_M/E1000_SRRCTL_DESCTYPE_LEGACY">E1000_SRRCTL_DESCTYPE_LEGACY</dfn>		0x00000000</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_DESCTYPE_ADV_ONEBUF" data-ref="_M/E1000_SRRCTL_DESCTYPE_ADV_ONEBUF">E1000_SRRCTL_DESCTYPE_ADV_ONEBUF</dfn>	0x02000000</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_DESCTYPE_HDR_SPLIT" data-ref="_M/E1000_SRRCTL_DESCTYPE_HDR_SPLIT">E1000_SRRCTL_DESCTYPE_HDR_SPLIT</dfn>		0x04000000</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS" data-ref="_M/E1000_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS">E1000_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS</dfn>	0x0A000000</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_DESCTYPE_HDR_REPLICATION" data-ref="_M/E1000_SRRCTL_DESCTYPE_HDR_REPLICATION">E1000_SRRCTL_DESCTYPE_HDR_REPLICATION</dfn>	0x06000000</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT" data-ref="_M/E1000_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT">E1000_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT</dfn> 0x08000000</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_DESCTYPE_MASK" data-ref="_M/E1000_SRRCTL_DESCTYPE_MASK">E1000_SRRCTL_DESCTYPE_MASK</dfn>		0x0E000000</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_TIMESTAMP" data-ref="_M/E1000_SRRCTL_TIMESTAMP">E1000_SRRCTL_TIMESTAMP</dfn>			0x40000000</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_DROP_EN" data-ref="_M/E1000_SRRCTL_DROP_EN">E1000_SRRCTL_DROP_EN</dfn>			0x80000000</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_BSIZEPKT_MASK" data-ref="_M/E1000_SRRCTL_BSIZEPKT_MASK">E1000_SRRCTL_BSIZEPKT_MASK</dfn>		0x0000007F</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_BSIZEHDR_MASK" data-ref="_M/E1000_SRRCTL_BSIZEHDR_MASK">E1000_SRRCTL_BSIZEHDR_MASK</dfn>		0x00003F00</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/E1000_TX_HEAD_WB_ENABLE" data-ref="_M/E1000_TX_HEAD_WB_ENABLE">E1000_TX_HEAD_WB_ENABLE</dfn>		0x1</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/E1000_TX_SEQNUM_WB_ENABLE" data-ref="_M/E1000_TX_SEQNUM_WB_ENABLE">E1000_TX_SEQNUM_WB_ENABLE</dfn>	0x2</u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_ENABLE_RSS_4Q" data-ref="_M/E1000_MRQC_ENABLE_RSS_4Q">E1000_MRQC_ENABLE_RSS_4Q</dfn>		0x00000002</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_ENABLE_VMDQ" data-ref="_M/E1000_MRQC_ENABLE_VMDQ">E1000_MRQC_ENABLE_VMDQ</dfn>			0x00000003</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_ENABLE_VMDQ_RSS_2Q" data-ref="_M/E1000_MRQC_ENABLE_VMDQ_RSS_2Q">E1000_MRQC_ENABLE_VMDQ_RSS_2Q</dfn>		0x00000005</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV4_UDP" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV4_UDP">E1000_MRQC_RSS_FIELD_IPV4_UDP</dfn>		0x00400000</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV6_UDP" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV6_UDP">E1000_MRQC_RSS_FIELD_IPV6_UDP</dfn>		0x00800000</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV6_UDP_EX" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV6_UDP_EX">E1000_MRQC_RSS_FIELD_IPV6_UDP_EX</dfn>	0x01000000</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_ENABLE_RSS_8Q" data-ref="_M/E1000_MRQC_ENABLE_RSS_8Q">E1000_MRQC_ENABLE_RSS_8Q</dfn>		0x00000002</u></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/E1000_VMRCTL_MIRROR_PORT_SHIFT" data-ref="_M/E1000_VMRCTL_MIRROR_PORT_SHIFT">E1000_VMRCTL_MIRROR_PORT_SHIFT</dfn>		8</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/E1000_VMRCTL_MIRROR_DSTPORT_MASK" data-ref="_M/E1000_VMRCTL_MIRROR_DSTPORT_MASK">E1000_VMRCTL_MIRROR_DSTPORT_MASK</dfn>	(7 &lt;&lt; \</u></td></tr>
<tr><th id="154">154</th><td><u>						 E1000_VMRCTL_MIRROR_PORT_SHIFT)</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/E1000_VMRCTL_POOL_MIRROR_ENABLE" data-ref="_M/E1000_VMRCTL_POOL_MIRROR_ENABLE">E1000_VMRCTL_POOL_MIRROR_ENABLE</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/E1000_VMRCTL_UPLINK_MIRROR_ENABLE" data-ref="_M/E1000_VMRCTL_UPLINK_MIRROR_ENABLE">E1000_VMRCTL_UPLINK_MIRROR_ENABLE</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/E1000_VMRCTL_DOWNLINK_MIRROR_ENABLE" data-ref="_M/E1000_VMRCTL_DOWNLINK_MIRROR_ENABLE">E1000_VMRCTL_DOWNLINK_MIRROR_ENABLE</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_TX_QUEUE" data-ref="_M/E1000_EICR_TX_QUEUE">E1000_EICR_TX_QUEUE</dfn> ( \</u></td></tr>
<tr><th id="160">160</th><td><u>	E1000_EICR_TX_QUEUE0 |    \</u></td></tr>
<tr><th id="161">161</th><td><u>	E1000_EICR_TX_QUEUE1 |    \</u></td></tr>
<tr><th id="162">162</th><td><u>	E1000_EICR_TX_QUEUE2 |    \</u></td></tr>
<tr><th id="163">163</th><td><u>	E1000_EICR_TX_QUEUE3)</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_RX_QUEUE" data-ref="_M/E1000_EICR_RX_QUEUE">E1000_EICR_RX_QUEUE</dfn> ( \</u></td></tr>
<tr><th id="166">166</th><td><u>	E1000_EICR_RX_QUEUE0 |    \</u></td></tr>
<tr><th id="167">167</th><td><u>	E1000_EICR_RX_QUEUE1 |    \</u></td></tr>
<tr><th id="168">168</th><td><u>	E1000_EICR_RX_QUEUE2 |    \</u></td></tr>
<tr><th id="169">169</th><td><u>	E1000_EICR_RX_QUEUE3)</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/E1000_EIMS_RX_QUEUE" data-ref="_M/E1000_EIMS_RX_QUEUE">E1000_EIMS_RX_QUEUE</dfn>	E1000_EICR_RX_QUEUE</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/E1000_EIMS_TX_QUEUE" data-ref="_M/E1000_EIMS_TX_QUEUE">E1000_EIMS_TX_QUEUE</dfn>	E1000_EICR_TX_QUEUE</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/EIMS_ENABLE_MASK" data-ref="_M/EIMS_ENABLE_MASK">EIMS_ENABLE_MASK</dfn> ( \</u></td></tr>
<tr><th id="175">175</th><td><u>	E1000_EIMS_RX_QUEUE  | \</u></td></tr>
<tr><th id="176">176</th><td><u>	E1000_EIMS_TX_QUEUE  | \</u></td></tr>
<tr><th id="177">177</th><td><u>	E1000_EIMS_TCP_TIMER | \</u></td></tr>
<tr><th id="178">178</th><td><u>	E1000_EIMS_OTHER)</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><i>/* Immediate Interrupt Rx (A.K.A. Low Latency Interrupt) */</i></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIR_PORT_IM_EN" data-ref="_M/E1000_IMIR_PORT_IM_EN">E1000_IMIR_PORT_IM_EN</dfn>	0x00010000  /* TCP port enable */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIR_PORT_BP" data-ref="_M/E1000_IMIR_PORT_BP">E1000_IMIR_PORT_BP</dfn>	0x00020000  /* TCP port check bypass */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIREXT_SIZE_BP" data-ref="_M/E1000_IMIREXT_SIZE_BP">E1000_IMIREXT_SIZE_BP</dfn>	0x00001000  /* Packet size bypass */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIREXT_CTRL_URG" data-ref="_M/E1000_IMIREXT_CTRL_URG">E1000_IMIREXT_CTRL_URG</dfn>	0x00002000  /* Check URG bit in header */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIREXT_CTRL_ACK" data-ref="_M/E1000_IMIREXT_CTRL_ACK">E1000_IMIREXT_CTRL_ACK</dfn>	0x00004000  /* Check ACK bit in header */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIREXT_CTRL_PSH" data-ref="_M/E1000_IMIREXT_CTRL_PSH">E1000_IMIREXT_CTRL_PSH</dfn>	0x00008000  /* Check PSH bit in header */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIREXT_CTRL_RST" data-ref="_M/E1000_IMIREXT_CTRL_RST">E1000_IMIREXT_CTRL_RST</dfn>	0x00010000  /* Check RST bit in header */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIREXT_CTRL_SYN" data-ref="_M/E1000_IMIREXT_CTRL_SYN">E1000_IMIREXT_CTRL_SYN</dfn>	0x00020000  /* Check SYN bit in header */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIREXT_CTRL_FIN" data-ref="_M/E1000_IMIREXT_CTRL_FIN">E1000_IMIREXT_CTRL_FIN</dfn>	0x00040000  /* Check FIN bit in header */</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIREXT_CTRL_BP" data-ref="_M/E1000_IMIREXT_CTRL_BP">E1000_IMIREXT_CTRL_BP</dfn>	0x00080000  /* Bypass check of ctrl bits */</u></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><i>/* Receive Descriptor - Advanced */</i></td></tr>
<tr><th id="193">193</th><td><b>union</b> <dfn class="type def" id="e1000_adv_rx_desc" title='e1000_adv_rx_desc' data-ref="e1000_adv_rx_desc">e1000_adv_rx_desc</dfn> {</td></tr>
<tr><th id="194">194</th><td>	<b>struct</b> {</td></tr>
<tr><th id="195">195</th><td>		<a class="macro" href="e1000_hw.h.html#382" title="u64" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymous)::pkt_addr" title='e1000_adv_rx_desc::(anonymous struct)::pkt_addr' data-ref="e1000_adv_rx_desc::(anonymous)::pkt_addr">pkt_addr</dfn>; <i>/* Packet buffer address */</i></td></tr>
<tr><th id="196">196</th><td>		<a class="macro" href="e1000_hw.h.html#382" title="u64" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymous)::hdr_addr" title='e1000_adv_rx_desc::(anonymous struct)::hdr_addr' data-ref="e1000_adv_rx_desc::(anonymous)::hdr_addr">hdr_addr</dfn>; <i>/* Header buffer address */</i></td></tr>
<tr><th id="197">197</th><td>	} <dfn class="decl field" id="e1000_adv_rx_desc::read" title='e1000_adv_rx_desc::read' data-ref="e1000_adv_rx_desc::read">read</dfn>;</td></tr>
<tr><th id="198">198</th><td>	<b>struct</b> {</td></tr>
<tr><th id="199">199</th><td>		<b>struct</b> {</td></tr>
<tr><th id="200">200</th><td>			<b>union</b> {</td></tr>
<tr><th id="201">201</th><td>				<a class="macro" href="e1000_hw.h.html#381" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::data" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::data' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::data">data</dfn>;</td></tr>
<tr><th id="202">202</th><td>				<b>struct</b> {</td></tr>
<tr><th id="203">203</th><td>					<a class="macro" href="e1000_hw.h.html#380" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::pkt_info" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::pkt_info' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::pkt_info">pkt_info</dfn>; <i>/*RSS type, Pkt type*/</i></td></tr>
<tr><th id="204">204</th><td>					<i>/* Split Header, header buffer len */</i></td></tr>
<tr><th id="205">205</th><td>					<a class="macro" href="e1000_hw.h.html#380" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::hdr_info" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::hdr_info' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::hdr_info">hdr_info</dfn>;</td></tr>
<tr><th id="206">206</th><td>				} <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::hs_rss" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::hs_rss' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::hs_rss">hs_rss</dfn>;</td></tr>
<tr><th id="207">207</th><td>			} <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymous)::lo_dword" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::lo_dword' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymous)::lo_dword">lo_dword</dfn>;</td></tr>
<tr><th id="208">208</th><td>			<b>union</b> {</td></tr>
<tr><th id="209">209</th><td>				<a class="macro" href="e1000_hw.h.html#381" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::rss" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::rss' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::rss">rss</dfn>; <i>/* RSS Hash */</i></td></tr>
<tr><th id="210">210</th><td>				<b>struct</b> {</td></tr>
<tr><th id="211">211</th><td>					<a class="macro" href="e1000_hw.h.html#380" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::ip_id" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::ip_id' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::ip_id">ip_id</dfn>; <i>/* IP id */</i></td></tr>
<tr><th id="212">212</th><td>					<a class="macro" href="e1000_hw.h.html#380" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::csum" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::csum' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::csum">csum</dfn>; <i>/* Packet Checksum */</i></td></tr>
<tr><th id="213">213</th><td>				} <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::csum_ip" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::csum_ip' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::csum_ip">csum_ip</dfn>;</td></tr>
<tr><th id="214">214</th><td>			} <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymous)::hi_dword" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::hi_dword' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymous)::hi_dword">hi_dword</dfn>;</td></tr>
<tr><th id="215">215</th><td>		} <dfn class="decl field" id="e1000_adv_rx_desc::(anonymous)::lower" title='e1000_adv_rx_desc::(anonymous struct)::lower' data-ref="e1000_adv_rx_desc::(anonymous)::lower">lower</dfn>;</td></tr>
<tr><th id="216">216</th><td>		<b>struct</b> {</td></tr>
<tr><th id="217">217</th><td>			<a class="macro" href="e1000_hw.h.html#381" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymous)::status_error" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::status_error' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymous)::status_error">status_error</dfn>; <i>/* ext status/error */</i></td></tr>
<tr><th id="218">218</th><td>			<a class="macro" href="e1000_hw.h.html#380" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymous)::length" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::length' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymous)::length">length</dfn>; <i>/* Packet length */</i></td></tr>
<tr><th id="219">219</th><td>			<a class="macro" href="e1000_hw.h.html#380" title="u16" data-ref="_M/__le16">__le16</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymous)::vlan" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::vlan' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymous)::vlan">vlan</dfn>; <i>/* VLAN tag */</i></td></tr>
<tr><th id="220">220</th><td>		} <dfn class="decl field" id="e1000_adv_rx_desc::(anonymous)::upper" title='e1000_adv_rx_desc::(anonymous struct)::upper' data-ref="e1000_adv_rx_desc::(anonymous)::upper">upper</dfn>;</td></tr>
<tr><th id="221">221</th><td>	} <dfn class="decl field" id="e1000_adv_rx_desc::wb" title='e1000_adv_rx_desc::wb' data-ref="e1000_adv_rx_desc::wb">wb</dfn>;  <i>/* writeback */</i></td></tr>
<tr><th id="222">222</th><td>};</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_RSSTYPE_MASK" data-ref="_M/E1000_RXDADV_RSSTYPE_MASK">E1000_RXDADV_RSSTYPE_MASK</dfn>	0x0000000F</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_RSSTYPE_SHIFT" data-ref="_M/E1000_RXDADV_RSSTYPE_SHIFT">E1000_RXDADV_RSSTYPE_SHIFT</dfn>	12</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_HDRBUFLEN_MASK" data-ref="_M/E1000_RXDADV_HDRBUFLEN_MASK">E1000_RXDADV_HDRBUFLEN_MASK</dfn>	0x7FE0</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_HDRBUFLEN_SHIFT" data-ref="_M/E1000_RXDADV_HDRBUFLEN_SHIFT">E1000_RXDADV_HDRBUFLEN_SHIFT</dfn>	5</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_SPLITHEADER_EN" data-ref="_M/E1000_RXDADV_SPLITHEADER_EN">E1000_RXDADV_SPLITHEADER_EN</dfn>	0x00001000</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_SPH" data-ref="_M/E1000_RXDADV_SPH">E1000_RXDADV_SPH</dfn>		0x8000</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_STAT_TS" data-ref="_M/E1000_RXDADV_STAT_TS">E1000_RXDADV_STAT_TS</dfn>		0x10000 /* Pkt was time stamped */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_STAT_TSIP" data-ref="_M/E1000_RXDADV_STAT_TSIP">E1000_RXDADV_STAT_TSIP</dfn>		0x08000 /* timestamp in packet */</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_ERR_HBO" data-ref="_M/E1000_RXDADV_ERR_HBO">E1000_RXDADV_ERR_HBO</dfn>		0x00800000</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><i>/* RSS Hash results */</i></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_RSSTYPE_NONE" data-ref="_M/E1000_RXDADV_RSSTYPE_NONE">E1000_RXDADV_RSSTYPE_NONE</dfn>	0x00000000</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_RSSTYPE_IPV4_TCP" data-ref="_M/E1000_RXDADV_RSSTYPE_IPV4_TCP">E1000_RXDADV_RSSTYPE_IPV4_TCP</dfn>	0x00000001</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_RSSTYPE_IPV4" data-ref="_M/E1000_RXDADV_RSSTYPE_IPV4">E1000_RXDADV_RSSTYPE_IPV4</dfn>	0x00000002</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_RSSTYPE_IPV6_TCP" data-ref="_M/E1000_RXDADV_RSSTYPE_IPV6_TCP">E1000_RXDADV_RSSTYPE_IPV6_TCP</dfn>	0x00000003</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_RSSTYPE_IPV6_EX" data-ref="_M/E1000_RXDADV_RSSTYPE_IPV6_EX">E1000_RXDADV_RSSTYPE_IPV6_EX</dfn>	0x00000004</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_RSSTYPE_IPV6" data-ref="_M/E1000_RXDADV_RSSTYPE_IPV6">E1000_RXDADV_RSSTYPE_IPV6</dfn>	0x00000005</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_RSSTYPE_IPV6_TCP_EX" data-ref="_M/E1000_RXDADV_RSSTYPE_IPV6_TCP_EX">E1000_RXDADV_RSSTYPE_IPV6_TCP_EX</dfn> 0x00000006</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_RSSTYPE_IPV4_UDP" data-ref="_M/E1000_RXDADV_RSSTYPE_IPV4_UDP">E1000_RXDADV_RSSTYPE_IPV4_UDP</dfn>	0x00000007</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_RSSTYPE_IPV6_UDP" data-ref="_M/E1000_RXDADV_RSSTYPE_IPV6_UDP">E1000_RXDADV_RSSTYPE_IPV6_UDP</dfn>	0x00000008</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_RSSTYPE_IPV6_UDP_EX" data-ref="_M/E1000_RXDADV_RSSTYPE_IPV6_UDP_EX">E1000_RXDADV_RSSTYPE_IPV6_UDP_EX</dfn> 0x00000009</u></td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><i>/* RSS Packet Types as indicated in the receive descriptor */</i></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_PKTTYPE_ILMASK" data-ref="_M/E1000_RXDADV_PKTTYPE_ILMASK">E1000_RXDADV_PKTTYPE_ILMASK</dfn>	0x000000F0</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_PKTTYPE_TLMASK" data-ref="_M/E1000_RXDADV_PKTTYPE_TLMASK">E1000_RXDADV_PKTTYPE_TLMASK</dfn>	0x00000F00</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_PKTTYPE_NONE" data-ref="_M/E1000_RXDADV_PKTTYPE_NONE">E1000_RXDADV_PKTTYPE_NONE</dfn>	0x00000000</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_PKTTYPE_IPV4" data-ref="_M/E1000_RXDADV_PKTTYPE_IPV4">E1000_RXDADV_PKTTYPE_IPV4</dfn>	0x00000010 /* IPV4 hdr present */</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_PKTTYPE_IPV4_EX" data-ref="_M/E1000_RXDADV_PKTTYPE_IPV4_EX">E1000_RXDADV_PKTTYPE_IPV4_EX</dfn>	0x00000020 /* IPV4 hdr + extensions */</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_PKTTYPE_IPV6" data-ref="_M/E1000_RXDADV_PKTTYPE_IPV6">E1000_RXDADV_PKTTYPE_IPV6</dfn>	0x00000040 /* IPV6 hdr present */</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_PKTTYPE_IPV6_EX" data-ref="_M/E1000_RXDADV_PKTTYPE_IPV6_EX">E1000_RXDADV_PKTTYPE_IPV6_EX</dfn>	0x00000080 /* IPV6 hdr + extensions */</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_PKTTYPE_TCP" data-ref="_M/E1000_RXDADV_PKTTYPE_TCP">E1000_RXDADV_PKTTYPE_TCP</dfn>	0x00000100 /* TCP hdr present */</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_PKTTYPE_UDP" data-ref="_M/E1000_RXDADV_PKTTYPE_UDP">E1000_RXDADV_PKTTYPE_UDP</dfn>	0x00000200 /* UDP hdr present */</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_PKTTYPE_SCTP" data-ref="_M/E1000_RXDADV_PKTTYPE_SCTP">E1000_RXDADV_PKTTYPE_SCTP</dfn>	0x00000400 /* SCTP hdr present */</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_PKTTYPE_NFS" data-ref="_M/E1000_RXDADV_PKTTYPE_NFS">E1000_RXDADV_PKTTYPE_NFS</dfn>	0x00000800 /* NFS hdr present */</u></td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_PKTTYPE_IPSEC_ESP" data-ref="_M/E1000_RXDADV_PKTTYPE_IPSEC_ESP">E1000_RXDADV_PKTTYPE_IPSEC_ESP</dfn>	0x00001000 /* IPSec ESP */</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_PKTTYPE_IPSEC_AH" data-ref="_M/E1000_RXDADV_PKTTYPE_IPSEC_AH">E1000_RXDADV_PKTTYPE_IPSEC_AH</dfn>	0x00002000 /* IPSec AH */</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_PKTTYPE_LINKSEC" data-ref="_M/E1000_RXDADV_PKTTYPE_LINKSEC">E1000_RXDADV_PKTTYPE_LINKSEC</dfn>	0x00004000 /* LinkSec Encap */</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_PKTTYPE_ETQF" data-ref="_M/E1000_RXDADV_PKTTYPE_ETQF">E1000_RXDADV_PKTTYPE_ETQF</dfn>	0x00008000 /* PKTTYPE is ETQF index */</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_PKTTYPE_ETQF_MASK" data-ref="_M/E1000_RXDADV_PKTTYPE_ETQF_MASK">E1000_RXDADV_PKTTYPE_ETQF_MASK</dfn>	0x00000070 /* ETQF has 8 indices */</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_PKTTYPE_ETQF_SHIFT" data-ref="_M/E1000_RXDADV_PKTTYPE_ETQF_SHIFT">E1000_RXDADV_PKTTYPE_ETQF_SHIFT</dfn>	4 /* Right-shift 4 bits */</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><i>/* LinkSec results */</i></td></tr>
<tr><th id="267">267</th><td><i>/* Security Processing bit Indication */</i></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_LNKSEC_STATUS_SECP" data-ref="_M/E1000_RXDADV_LNKSEC_STATUS_SECP">E1000_RXDADV_LNKSEC_STATUS_SECP</dfn>		0x00020000</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_LNKSEC_ERROR_BIT_MASK" data-ref="_M/E1000_RXDADV_LNKSEC_ERROR_BIT_MASK">E1000_RXDADV_LNKSEC_ERROR_BIT_MASK</dfn>	0x18000000</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_LNKSEC_ERROR_NO_SA_MATCH" data-ref="_M/E1000_RXDADV_LNKSEC_ERROR_NO_SA_MATCH">E1000_RXDADV_LNKSEC_ERROR_NO_SA_MATCH</dfn>	0x08000000</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_LNKSEC_ERROR_REPLAY_ERROR" data-ref="_M/E1000_RXDADV_LNKSEC_ERROR_REPLAY_ERROR">E1000_RXDADV_LNKSEC_ERROR_REPLAY_ERROR</dfn>	0x10000000</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_LNKSEC_ERROR_BAD_SIG" data-ref="_M/E1000_RXDADV_LNKSEC_ERROR_BAD_SIG">E1000_RXDADV_LNKSEC_ERROR_BAD_SIG</dfn>	0x18000000</u></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_IPSEC_STATUS_SECP" data-ref="_M/E1000_RXDADV_IPSEC_STATUS_SECP">E1000_RXDADV_IPSEC_STATUS_SECP</dfn>			0x00020000</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_IPSEC_ERROR_BIT_MASK" data-ref="_M/E1000_RXDADV_IPSEC_ERROR_BIT_MASK">E1000_RXDADV_IPSEC_ERROR_BIT_MASK</dfn>		0x18000000</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_IPSEC_ERROR_INVALID_PROTOCOL" data-ref="_M/E1000_RXDADV_IPSEC_ERROR_INVALID_PROTOCOL">E1000_RXDADV_IPSEC_ERROR_INVALID_PROTOCOL</dfn>	0x08000000</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_IPSEC_ERROR_INVALID_LENGTH" data-ref="_M/E1000_RXDADV_IPSEC_ERROR_INVALID_LENGTH">E1000_RXDADV_IPSEC_ERROR_INVALID_LENGTH</dfn>		0x10000000</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_IPSEC_ERROR_AUTHENTICATION_FAILED" data-ref="_M/E1000_RXDADV_IPSEC_ERROR_AUTHENTICATION_FAILED">E1000_RXDADV_IPSEC_ERROR_AUTHENTICATION_FAILED</dfn>	0x18000000</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><i>/* Transmit Descriptor - Advanced */</i></td></tr>
<tr><th id="281">281</th><td><b>union</b> <dfn class="type def" id="e1000_adv_tx_desc" title='e1000_adv_tx_desc' data-ref="e1000_adv_tx_desc">e1000_adv_tx_desc</dfn> {</td></tr>
<tr><th id="282">282</th><td>	<b>struct</b> {</td></tr>
<tr><th id="283">283</th><td>		<a class="macro" href="e1000_hw.h.html#382" title="u64" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="e1000_adv_tx_desc::(anonymous)::buffer_addr" title='e1000_adv_tx_desc::(anonymous struct)::buffer_addr' data-ref="e1000_adv_tx_desc::(anonymous)::buffer_addr">buffer_addr</dfn>;    <i>/* Address of descriptor's data buf */</i></td></tr>
<tr><th id="284">284</th><td>		<a class="macro" href="e1000_hw.h.html#381" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="e1000_adv_tx_desc::(anonymous)::cmd_type_len" title='e1000_adv_tx_desc::(anonymous struct)::cmd_type_len' data-ref="e1000_adv_tx_desc::(anonymous)::cmd_type_len">cmd_type_len</dfn>;</td></tr>
<tr><th id="285">285</th><td>		<a class="macro" href="e1000_hw.h.html#381" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="e1000_adv_tx_desc::(anonymous)::olinfo_status" title='e1000_adv_tx_desc::(anonymous struct)::olinfo_status' data-ref="e1000_adv_tx_desc::(anonymous)::olinfo_status">olinfo_status</dfn>;</td></tr>
<tr><th id="286">286</th><td>	} <dfn class="decl field" id="e1000_adv_tx_desc::read" title='e1000_adv_tx_desc::read' data-ref="e1000_adv_tx_desc::read">read</dfn>;</td></tr>
<tr><th id="287">287</th><td>	<b>struct</b> {</td></tr>
<tr><th id="288">288</th><td>		<a class="macro" href="e1000_hw.h.html#382" title="u64" data-ref="_M/__le64">__le64</a> <dfn class="decl field" id="e1000_adv_tx_desc::(anonymous)::rsvd" title='e1000_adv_tx_desc::(anonymous struct)::rsvd' data-ref="e1000_adv_tx_desc::(anonymous)::rsvd">rsvd</dfn>;       <i>/* Reserved */</i></td></tr>
<tr><th id="289">289</th><td>		<a class="macro" href="e1000_hw.h.html#381" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="e1000_adv_tx_desc::(anonymous)::nxtseq_seed" title='e1000_adv_tx_desc::(anonymous struct)::nxtseq_seed' data-ref="e1000_adv_tx_desc::(anonymous)::nxtseq_seed">nxtseq_seed</dfn>;</td></tr>
<tr><th id="290">290</th><td>		<a class="macro" href="e1000_hw.h.html#381" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="e1000_adv_tx_desc::(anonymous)::status" title='e1000_adv_tx_desc::(anonymous struct)::status' data-ref="e1000_adv_tx_desc::(anonymous)::status">status</dfn>;</td></tr>
<tr><th id="291">291</th><td>	} <dfn class="decl field" id="e1000_adv_tx_desc::wb" title='e1000_adv_tx_desc::wb' data-ref="e1000_adv_tx_desc::wb">wb</dfn>;</td></tr>
<tr><th id="292">292</th><td>};</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><i>/* Adv Transmit Descriptor Config Masks */</i></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_DTYP_CTXT" data-ref="_M/E1000_ADVTXD_DTYP_CTXT">E1000_ADVTXD_DTYP_CTXT</dfn>	0x00200000 /* Advanced Context Descriptor */</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_DTYP_DATA" data-ref="_M/E1000_ADVTXD_DTYP_DATA">E1000_ADVTXD_DTYP_DATA</dfn>	0x00300000 /* Advanced Data Descriptor */</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_DCMD_EOP" data-ref="_M/E1000_ADVTXD_DCMD_EOP">E1000_ADVTXD_DCMD_EOP</dfn>	0x01000000 /* End of Packet */</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_DCMD_IFCS" data-ref="_M/E1000_ADVTXD_DCMD_IFCS">E1000_ADVTXD_DCMD_IFCS</dfn>	0x02000000 /* Insert FCS (Ethernet CRC) */</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_DCMD_RS" data-ref="_M/E1000_ADVTXD_DCMD_RS">E1000_ADVTXD_DCMD_RS</dfn>	0x08000000 /* Report Status */</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_DCMD_DDTYP_ISCSI" data-ref="_M/E1000_ADVTXD_DCMD_DDTYP_ISCSI">E1000_ADVTXD_DCMD_DDTYP_ISCSI</dfn>	0x10000000 /* DDP hdr type or iSCSI */</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_DCMD_DEXT" data-ref="_M/E1000_ADVTXD_DCMD_DEXT">E1000_ADVTXD_DCMD_DEXT</dfn>	0x20000000 /* Descriptor extension (1=Adv) */</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_DCMD_VLE" data-ref="_M/E1000_ADVTXD_DCMD_VLE">E1000_ADVTXD_DCMD_VLE</dfn>	0x40000000 /* VLAN pkt enable */</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_DCMD_TSE" data-ref="_M/E1000_ADVTXD_DCMD_TSE">E1000_ADVTXD_DCMD_TSE</dfn>	0x80000000 /* TCP Seg enable */</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_MAC_LINKSEC" data-ref="_M/E1000_ADVTXD_MAC_LINKSEC">E1000_ADVTXD_MAC_LINKSEC</dfn>	0x00040000 /* Apply LinkSec on pkt */</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_MAC_TSTAMP" data-ref="_M/E1000_ADVTXD_MAC_TSTAMP">E1000_ADVTXD_MAC_TSTAMP</dfn>		0x00080000 /* IEEE1588 Timestamp pkt */</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_STAT_SN_CRC" data-ref="_M/E1000_ADVTXD_STAT_SN_CRC">E1000_ADVTXD_STAT_SN_CRC</dfn>	0x00000002 /* NXTSEQ/SEED prsnt in WB */</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_IDX_SHIFT" data-ref="_M/E1000_ADVTXD_IDX_SHIFT">E1000_ADVTXD_IDX_SHIFT</dfn>		4  /* Adv desc Index shift */</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_POPTS_ISCO_1ST" data-ref="_M/E1000_ADVTXD_POPTS_ISCO_1ST">E1000_ADVTXD_POPTS_ISCO_1ST</dfn>	0x00000000 /* 1st TSO of iSCSI PDU */</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_POPTS_ISCO_MDL" data-ref="_M/E1000_ADVTXD_POPTS_ISCO_MDL">E1000_ADVTXD_POPTS_ISCO_MDL</dfn>	0x00000800 /* Middle TSO of iSCSI PDU */</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_POPTS_ISCO_LAST" data-ref="_M/E1000_ADVTXD_POPTS_ISCO_LAST">E1000_ADVTXD_POPTS_ISCO_LAST</dfn>	0x00001000 /* Last TSO of iSCSI PDU */</u></td></tr>
<tr><th id="311">311</th><td><i>/* 1st &amp; Last TSO-full iSCSI PDU*/</i></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_POPTS_ISCO_FULL" data-ref="_M/E1000_ADVTXD_POPTS_ISCO_FULL">E1000_ADVTXD_POPTS_ISCO_FULL</dfn>	0x00001800</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_POPTS_IPSEC" data-ref="_M/E1000_ADVTXD_POPTS_IPSEC">E1000_ADVTXD_POPTS_IPSEC</dfn>	0x00000400 /* IPSec offload request */</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_PAYLEN_SHIFT" data-ref="_M/E1000_ADVTXD_PAYLEN_SHIFT">E1000_ADVTXD_PAYLEN_SHIFT</dfn>	14 /* Adv desc PAYLEN shift */</u></td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><i>/* Context descriptors */</i></td></tr>
<tr><th id="317">317</th><td><b>struct</b> <dfn class="type def" id="e1000_adv_tx_context_desc" title='e1000_adv_tx_context_desc' data-ref="e1000_adv_tx_context_desc">e1000_adv_tx_context_desc</dfn> {</td></tr>
<tr><th id="318">318</th><td>	<a class="macro" href="e1000_hw.h.html#381" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="e1000_adv_tx_context_desc::vlan_macip_lens" title='e1000_adv_tx_context_desc::vlan_macip_lens' data-ref="e1000_adv_tx_context_desc::vlan_macip_lens">vlan_macip_lens</dfn>;</td></tr>
<tr><th id="319">319</th><td>	<a class="macro" href="e1000_hw.h.html#381" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="e1000_adv_tx_context_desc::seqnum_seed" title='e1000_adv_tx_context_desc::seqnum_seed' data-ref="e1000_adv_tx_context_desc::seqnum_seed">seqnum_seed</dfn>;</td></tr>
<tr><th id="320">320</th><td>	<a class="macro" href="e1000_hw.h.html#381" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="e1000_adv_tx_context_desc::type_tucmd_mlhl" title='e1000_adv_tx_context_desc::type_tucmd_mlhl' data-ref="e1000_adv_tx_context_desc::type_tucmd_mlhl">type_tucmd_mlhl</dfn>;</td></tr>
<tr><th id="321">321</th><td>	<a class="macro" href="e1000_hw.h.html#381" title="u32" data-ref="_M/__le32">__le32</a> <dfn class="decl field" id="e1000_adv_tx_context_desc::mss_l4len_idx" title='e1000_adv_tx_context_desc::mss_l4len_idx' data-ref="e1000_adv_tx_context_desc::mss_l4len_idx">mss_l4len_idx</dfn>;</td></tr>
<tr><th id="322">322</th><td>};</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_MACLEN_SHIFT" data-ref="_M/E1000_ADVTXD_MACLEN_SHIFT">E1000_ADVTXD_MACLEN_SHIFT</dfn>	9  /* Adv ctxt desc mac len shift */</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_VLAN_SHIFT" data-ref="_M/E1000_ADVTXD_VLAN_SHIFT">E1000_ADVTXD_VLAN_SHIFT</dfn>		16  /* Adv ctxt vlan tag shift */</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_TUCMD_IPV4" data-ref="_M/E1000_ADVTXD_TUCMD_IPV4">E1000_ADVTXD_TUCMD_IPV4</dfn>		0x00000400  /* IP Packet Type: 1=IPv4 */</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_TUCMD_IPV6" data-ref="_M/E1000_ADVTXD_TUCMD_IPV6">E1000_ADVTXD_TUCMD_IPV6</dfn>		0x00000000  /* IP Packet Type: 0=IPv6 */</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_TUCMD_L4T_UDP" data-ref="_M/E1000_ADVTXD_TUCMD_L4T_UDP">E1000_ADVTXD_TUCMD_L4T_UDP</dfn>	0x00000000  /* L4 Packet TYPE of UDP */</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_TUCMD_L4T_TCP" data-ref="_M/E1000_ADVTXD_TUCMD_L4T_TCP">E1000_ADVTXD_TUCMD_L4T_TCP</dfn>	0x00000800  /* L4 Packet TYPE of TCP */</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_TUCMD_L4T_SCTP" data-ref="_M/E1000_ADVTXD_TUCMD_L4T_SCTP">E1000_ADVTXD_TUCMD_L4T_SCTP</dfn>	0x00001000  /* L4 Packet TYPE of SCTP */</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_TUCMD_IPSEC_TYPE_ESP" data-ref="_M/E1000_ADVTXD_TUCMD_IPSEC_TYPE_ESP">E1000_ADVTXD_TUCMD_IPSEC_TYPE_ESP</dfn>	0x00002000 /* IPSec Type ESP */</u></td></tr>
<tr><th id="332">332</th><td><i>/* IPSec Encrypt Enable for ESP */</i></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_TUCMD_IPSEC_ENCRYPT_EN" data-ref="_M/E1000_ADVTXD_TUCMD_IPSEC_ENCRYPT_EN">E1000_ADVTXD_TUCMD_IPSEC_ENCRYPT_EN</dfn>	0x00004000</u></td></tr>
<tr><th id="334">334</th><td><i>/* Req requires Markers and CRC */</i></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_TUCMD_MKRREQ" data-ref="_M/E1000_ADVTXD_TUCMD_MKRREQ">E1000_ADVTXD_TUCMD_MKRREQ</dfn>	0x00002000</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_L4LEN_SHIFT" data-ref="_M/E1000_ADVTXD_L4LEN_SHIFT">E1000_ADVTXD_L4LEN_SHIFT</dfn>	8  /* Adv ctxt L4LEN shift */</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_MSS_SHIFT" data-ref="_M/E1000_ADVTXD_MSS_SHIFT">E1000_ADVTXD_MSS_SHIFT</dfn>		16  /* Adv ctxt MSS shift */</u></td></tr>
<tr><th id="338">338</th><td><i>/* Adv ctxt IPSec SA IDX mask */</i></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_IPSEC_SA_INDEX_MASK" data-ref="_M/E1000_ADVTXD_IPSEC_SA_INDEX_MASK">E1000_ADVTXD_IPSEC_SA_INDEX_MASK</dfn>	0x000000FF</u></td></tr>
<tr><th id="340">340</th><td><i>/* Adv ctxt IPSec ESP len mask */</i></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_IPSEC_ESP_LEN_MASK" data-ref="_M/E1000_ADVTXD_IPSEC_ESP_LEN_MASK">E1000_ADVTXD_IPSEC_ESP_LEN_MASK</dfn>		0x000000FF</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><i>/* Additional Transmit Descriptor Control definitions */</i></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_QUEUE_ENABLE" data-ref="_M/E1000_TXDCTL_QUEUE_ENABLE">E1000_TXDCTL_QUEUE_ENABLE</dfn>	0x02000000 /* Ena specific Tx Queue */</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_SWFLSH" data-ref="_M/E1000_TXDCTL_SWFLSH">E1000_TXDCTL_SWFLSH</dfn>		0x04000000 /* Tx Desc. wbk flushing */</u></td></tr>
<tr><th id="346">346</th><td><i>/* Tx Queue Arbitration Priority 0=low, 1=high */</i></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_PRIORITY" data-ref="_M/E1000_TXDCTL_PRIORITY">E1000_TXDCTL_PRIORITY</dfn>		0x08000000</u></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><i>/* Additional Receive Descriptor Control definitions */</i></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDCTL_QUEUE_ENABLE" data-ref="_M/E1000_RXDCTL_QUEUE_ENABLE">E1000_RXDCTL_QUEUE_ENABLE</dfn>	0x02000000 /* Ena specific Rx Queue */</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDCTL_SWFLSH" data-ref="_M/E1000_RXDCTL_SWFLSH">E1000_RXDCTL_SWFLSH</dfn>		0x04000000 /* Rx Desc. wbk flushing */</u></td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><i>/* Direct Cache Access (DCA) definitions */</i></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_CTRL_DCA_ENABLE" data-ref="_M/E1000_DCA_CTRL_DCA_ENABLE">E1000_DCA_CTRL_DCA_ENABLE</dfn>	0x00000000 /* DCA Enable */</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_CTRL_DCA_DISABLE" data-ref="_M/E1000_DCA_CTRL_DCA_DISABLE">E1000_DCA_CTRL_DCA_DISABLE</dfn>	0x00000001 /* DCA Disable */</u></td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_CTRL_DCA_MODE_CB1" data-ref="_M/E1000_DCA_CTRL_DCA_MODE_CB1">E1000_DCA_CTRL_DCA_MODE_CB1</dfn>	0x00 /* DCA Mode CB1 */</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_CTRL_DCA_MODE_CB2" data-ref="_M/E1000_DCA_CTRL_DCA_MODE_CB2">E1000_DCA_CTRL_DCA_MODE_CB2</dfn>	0x02 /* DCA Mode CB2 */</u></td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_RXCTRL_CPUID_MASK" data-ref="_M/E1000_DCA_RXCTRL_CPUID_MASK">E1000_DCA_RXCTRL_CPUID_MASK</dfn>	0x0000001F /* Rx CPUID Mask */</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_RXCTRL_DESC_DCA_EN" data-ref="_M/E1000_DCA_RXCTRL_DESC_DCA_EN">E1000_DCA_RXCTRL_DESC_DCA_EN</dfn>	(1 &lt;&lt; 5) /* DCA Rx Desc enable */</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_RXCTRL_HEAD_DCA_EN" data-ref="_M/E1000_DCA_RXCTRL_HEAD_DCA_EN">E1000_DCA_RXCTRL_HEAD_DCA_EN</dfn>	(1 &lt;&lt; 6) /* DCA Rx Desc header ena */</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_RXCTRL_DATA_DCA_EN" data-ref="_M/E1000_DCA_RXCTRL_DATA_DCA_EN">E1000_DCA_RXCTRL_DATA_DCA_EN</dfn>	(1 &lt;&lt; 7) /* DCA Rx Desc payload ena */</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_RXCTRL_DESC_RRO_EN" data-ref="_M/E1000_DCA_RXCTRL_DESC_RRO_EN">E1000_DCA_RXCTRL_DESC_RRO_EN</dfn>	(1 &lt;&lt; 9) /* DCA Rx Desc Relax Order */</u></td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_TXCTRL_CPUID_MASK" data-ref="_M/E1000_DCA_TXCTRL_CPUID_MASK">E1000_DCA_TXCTRL_CPUID_MASK</dfn>	0x0000001F /* Tx CPUID Mask */</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_TXCTRL_DESC_DCA_EN" data-ref="_M/E1000_DCA_TXCTRL_DESC_DCA_EN">E1000_DCA_TXCTRL_DESC_DCA_EN</dfn>	(1 &lt;&lt; 5) /* DCA Tx Desc enable */</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_TXCTRL_DESC_RRO_EN" data-ref="_M/E1000_DCA_TXCTRL_DESC_RRO_EN">E1000_DCA_TXCTRL_DESC_RRO_EN</dfn>	(1 &lt;&lt; 9) /* Tx rd Desc Relax Order */</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_TXCTRL_TX_WB_RO_EN" data-ref="_M/E1000_DCA_TXCTRL_TX_WB_RO_EN">E1000_DCA_TXCTRL_TX_WB_RO_EN</dfn>	(1 &lt;&lt; 11) /* Tx Desc writeback RO bit */</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_TXCTRL_DATA_RRO_EN" data-ref="_M/E1000_DCA_TXCTRL_DATA_RRO_EN">E1000_DCA_TXCTRL_DATA_RRO_EN</dfn>	(1 &lt;&lt; 13) /* Tx rd data Relax Order */</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_TXCTRL_CPUID_MASK_82576" data-ref="_M/E1000_DCA_TXCTRL_CPUID_MASK_82576">E1000_DCA_TXCTRL_CPUID_MASK_82576</dfn>	0xFF000000 /* Tx CPUID Mask */</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_RXCTRL_CPUID_MASK_82576" data-ref="_M/E1000_DCA_RXCTRL_CPUID_MASK_82576">E1000_DCA_RXCTRL_CPUID_MASK_82576</dfn>	0xFF000000 /* Rx CPUID Mask */</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_TXCTRL_CPUID_SHIFT_82576" data-ref="_M/E1000_DCA_TXCTRL_CPUID_SHIFT_82576">E1000_DCA_TXCTRL_CPUID_SHIFT_82576</dfn>	24 /* Tx CPUID */</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_RXCTRL_CPUID_SHIFT_82576" data-ref="_M/E1000_DCA_RXCTRL_CPUID_SHIFT_82576">E1000_DCA_RXCTRL_CPUID_SHIFT_82576</dfn>	24 /* Rx CPUID */</u></td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><i>/* Additional interrupt register bit definitions */</i></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/E1000_ICR_LSECPNS" data-ref="_M/E1000_ICR_LSECPNS">E1000_ICR_LSECPNS</dfn>	0x00000020 /* PN threshold - server */</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/E1000_IMS_LSECPNS" data-ref="_M/E1000_IMS_LSECPNS">E1000_IMS_LSECPNS</dfn>	E1000_ICR_LSECPNS /* PN threshold - server */</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/E1000_ICS_LSECPNS" data-ref="_M/E1000_ICS_LSECPNS">E1000_ICS_LSECPNS</dfn>	E1000_ICR_LSECPNS /* PN threshold - server */</u></td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td><i>/* ETQF register bit definitions */</i></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/E1000_ETQF_FILTER_ENABLE" data-ref="_M/E1000_ETQF_FILTER_ENABLE">E1000_ETQF_FILTER_ENABLE</dfn>	(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/E1000_ETQF_IMM_INT" data-ref="_M/E1000_ETQF_IMM_INT">E1000_ETQF_IMM_INT</dfn>		(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/E1000_ETQF_1588" data-ref="_M/E1000_ETQF_1588">E1000_ETQF_1588</dfn>			(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/E1000_ETQF_QUEUE_ENABLE" data-ref="_M/E1000_ETQF_QUEUE_ENABLE">E1000_ETQF_QUEUE_ENABLE</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="387">387</th><td><i>/*</i></td></tr>
<tr><th id="388">388</th><td><i> * ETQF filter list: one static filter per filter consumer. This is</i></td></tr>
<tr><th id="389">389</th><td><i> *                   to avoid filter collisions later. Add new filters</i></td></tr>
<tr><th id="390">390</th><td><i> *                   here!!</i></td></tr>
<tr><th id="391">391</th><td><i> *</i></td></tr>
<tr><th id="392">392</th><td><i> * Current filters:</i></td></tr>
<tr><th id="393">393</th><td><i> *    EAPOL 802.1x (0x888e): Filter 0</i></td></tr>
<tr><th id="394">394</th><td><i> */</i></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/E1000_ETQF_FILTER_EAPOL" data-ref="_M/E1000_ETQF_FILTER_EAPOL">E1000_ETQF_FILTER_EAPOL</dfn>		0</u></td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/E1000_FTQF_VF_BP" data-ref="_M/E1000_FTQF_VF_BP">E1000_FTQF_VF_BP</dfn>		0x00008000</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/E1000_FTQF_1588_TIME_STAMP" data-ref="_M/E1000_FTQF_1588_TIME_STAMP">E1000_FTQF_1588_TIME_STAMP</dfn>	0x08000000</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/E1000_FTQF_MASK" data-ref="_M/E1000_FTQF_MASK">E1000_FTQF_MASK</dfn>			0xF0000000</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/E1000_FTQF_MASK_PROTO_BP" data-ref="_M/E1000_FTQF_MASK_PROTO_BP">E1000_FTQF_MASK_PROTO_BP</dfn>	0x10000000</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/E1000_FTQF_MASK_SOURCE_ADDR_BP" data-ref="_M/E1000_FTQF_MASK_SOURCE_ADDR_BP">E1000_FTQF_MASK_SOURCE_ADDR_BP</dfn>	0x20000000</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/E1000_FTQF_MASK_DEST_ADDR_BP" data-ref="_M/E1000_FTQF_MASK_DEST_ADDR_BP">E1000_FTQF_MASK_DEST_ADDR_BP</dfn>	0x40000000</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/E1000_FTQF_MASK_SOURCE_PORT_BP" data-ref="_M/E1000_FTQF_MASK_SOURCE_PORT_BP">E1000_FTQF_MASK_SOURCE_PORT_BP</dfn>	0x80000000</u></td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_APME_82575" data-ref="_M/E1000_NVM_APME_82575">E1000_NVM_APME_82575</dfn>		0x0400</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_VFS" data-ref="_M/MAX_NUM_VFS">MAX_NUM_VFS</dfn>			7</u></td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXSWC_MAC_SPOOF_MASK" data-ref="_M/E1000_DTXSWC_MAC_SPOOF_MASK">E1000_DTXSWC_MAC_SPOOF_MASK</dfn>	0x000000FF /* Per VF MAC spoof cntrl */</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXSWC_VLAN_SPOOF_MASK" data-ref="_M/E1000_DTXSWC_VLAN_SPOOF_MASK">E1000_DTXSWC_VLAN_SPOOF_MASK</dfn>	0x0000FF00 /* Per VF VLAN spoof cntrl */</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXSWC_LLE_MASK" data-ref="_M/E1000_DTXSWC_LLE_MASK">E1000_DTXSWC_LLE_MASK</dfn>		0x00FF0000 /* Per VF Local LB enables */</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXSWC_VLAN_SPOOF_SHIFT" data-ref="_M/E1000_DTXSWC_VLAN_SPOOF_SHIFT">E1000_DTXSWC_VLAN_SPOOF_SHIFT</dfn>	8</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXSWC_LLE_SHIFT" data-ref="_M/E1000_DTXSWC_LLE_SHIFT">E1000_DTXSWC_LLE_SHIFT</dfn>		16</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXSWC_VMDQ_LOOPBACK_EN" data-ref="_M/E1000_DTXSWC_VMDQ_LOOPBACK_EN">E1000_DTXSWC_VMDQ_LOOPBACK_EN</dfn>	(1 &lt;&lt; 31)  /* global VF LB enable */</u></td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td><i>/* Easy defines for setting default pool, would normally be left a zero */</i></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/E1000_VT_CTL_DEFAULT_POOL_SHIFT" data-ref="_M/E1000_VT_CTL_DEFAULT_POOL_SHIFT">E1000_VT_CTL_DEFAULT_POOL_SHIFT</dfn>	7</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/E1000_VT_CTL_DEFAULT_POOL_MASK" data-ref="_M/E1000_VT_CTL_DEFAULT_POOL_MASK">E1000_VT_CTL_DEFAULT_POOL_MASK</dfn>	(0x7 &lt;&lt; E1000_VT_CTL_DEFAULT_POOL_SHIFT)</u></td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><i>/* Other useful VMD_CTL register defines */</i></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/E1000_VT_CTL_IGNORE_MAC" data-ref="_M/E1000_VT_CTL_IGNORE_MAC">E1000_VT_CTL_IGNORE_MAC</dfn>		(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/E1000_VT_CTL_DISABLE_DEF_POOL" data-ref="_M/E1000_VT_CTL_DISABLE_DEF_POOL">E1000_VT_CTL_DISABLE_DEF_POOL</dfn>	(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/E1000_VT_CTL_VM_REPL_EN" data-ref="_M/E1000_VT_CTL_VM_REPL_EN">E1000_VT_CTL_VM_REPL_EN</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td><i>/* Per VM Offload register setup */</i></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_RLPML_MASK" data-ref="_M/E1000_VMOLR_RLPML_MASK">E1000_VMOLR_RLPML_MASK</dfn>	0x00003FFF /* Long Packet Maximum Length mask */</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_LPE" data-ref="_M/E1000_VMOLR_LPE">E1000_VMOLR_LPE</dfn>		0x00010000 /* Accept Long packet */</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_RSSE" data-ref="_M/E1000_VMOLR_RSSE">E1000_VMOLR_RSSE</dfn>	0x00020000 /* Enable RSS */</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_AUPE" data-ref="_M/E1000_VMOLR_AUPE">E1000_VMOLR_AUPE</dfn>	0x01000000 /* Accept untagged packets */</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_ROMPE" data-ref="_M/E1000_VMOLR_ROMPE">E1000_VMOLR_ROMPE</dfn>	0x02000000 /* Accept overflow multicast */</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_ROPE" data-ref="_M/E1000_VMOLR_ROPE">E1000_VMOLR_ROPE</dfn>	0x04000000 /* Accept overflow unicast */</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_BAM" data-ref="_M/E1000_VMOLR_BAM">E1000_VMOLR_BAM</dfn>		0x08000000 /* Accept Broadcast packets */</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_MPME" data-ref="_M/E1000_VMOLR_MPME">E1000_VMOLR_MPME</dfn>	0x10000000 /* Multicast promiscuous mode */</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_STRVLAN" data-ref="_M/E1000_VMOLR_STRVLAN">E1000_VMOLR_STRVLAN</dfn>	0x40000000 /* Vlan stripping enable */</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_STRCRC" data-ref="_M/E1000_VMOLR_STRCRC">E1000_VMOLR_STRCRC</dfn>	0x80000000 /* CRC stripping enable */</u></td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_VPE" data-ref="_M/E1000_VMOLR_VPE">E1000_VMOLR_VPE</dfn>		0x00800000 /* VLAN promiscuous enable */</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_UPE" data-ref="_M/E1000_VMOLR_UPE">E1000_VMOLR_UPE</dfn>		0x20000000 /* Unicast promisuous enable */</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/E1000_DVMOLR_HIDVLAN" data-ref="_M/E1000_DVMOLR_HIDVLAN">E1000_DVMOLR_HIDVLAN</dfn>	0x20000000 /* Vlan hiding enable */</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/E1000_DVMOLR_STRVLAN" data-ref="_M/E1000_DVMOLR_STRVLAN">E1000_DVMOLR_STRVLAN</dfn>	0x40000000 /* Vlan stripping enable */</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/E1000_DVMOLR_STRCRC" data-ref="_M/E1000_DVMOLR_STRCRC">E1000_DVMOLR_STRCRC</dfn>	0x80000000 /* CRC stripping enable */</u></td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/E1000_PBRWAC_WALPB" data-ref="_M/E1000_PBRWAC_WALPB">E1000_PBRWAC_WALPB</dfn>	0x00000007 /* Wrap around event on LAN Rx PB */</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/E1000_PBRWAC_PBE" data-ref="_M/E1000_PBRWAC_PBE">E1000_PBRWAC_PBE</dfn>	0x00000008 /* Rx packet buffer empty */</u></td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/E1000_VLVF_ARRAY_SIZE" data-ref="_M/E1000_VLVF_ARRAY_SIZE">E1000_VLVF_ARRAY_SIZE</dfn>		32</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/E1000_VLVF_VLANID_MASK" data-ref="_M/E1000_VLVF_VLANID_MASK">E1000_VLVF_VLANID_MASK</dfn>		0x00000FFF</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/E1000_VLVF_POOLSEL_SHIFT" data-ref="_M/E1000_VLVF_POOLSEL_SHIFT">E1000_VLVF_POOLSEL_SHIFT</dfn>	12</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/E1000_VLVF_POOLSEL_MASK" data-ref="_M/E1000_VLVF_POOLSEL_MASK">E1000_VLVF_POOLSEL_MASK</dfn>		(0xFF &lt;&lt; E1000_VLVF_POOLSEL_SHIFT)</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/E1000_VLVF_LVLAN" data-ref="_M/E1000_VLVF_LVLAN">E1000_VLVF_LVLAN</dfn>		0x00100000</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/E1000_VLVF_VLANID_ENABLE" data-ref="_M/E1000_VLVF_VLANID_ENABLE">E1000_VLVF_VLANID_ENABLE</dfn>	0x80000000</u></td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/E1000_VMVIR_VLANA_DEFAULT" data-ref="_M/E1000_VMVIR_VLANA_DEFAULT">E1000_VMVIR_VLANA_DEFAULT</dfn>	0x40000000 /* Always use default VLAN */</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/E1000_VMVIR_VLANA_NEVER" data-ref="_M/E1000_VMVIR_VLANA_NEVER">E1000_VMVIR_VLANA_NEVER</dfn>		0x80000000 /* Never insert VLAN tag */</u></td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/E1000_VF_INIT_TIMEOUT" data-ref="_M/E1000_VF_INIT_TIMEOUT">E1000_VF_INIT_TIMEOUT</dfn>	200 /* Number of retries to clear RSTI */</u></td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/E1000_IOVCTL" data-ref="_M/E1000_IOVCTL">E1000_IOVCTL</dfn>		0x05BBC</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/E1000_IOVCTL_REUSE_VFQ" data-ref="_M/E1000_IOVCTL_REUSE_VFQ">E1000_IOVCTL_REUSE_VFQ</dfn>	0x00000001</u></td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/E1000_RPLOLR_STRVLAN" data-ref="_M/E1000_RPLOLR_STRVLAN">E1000_RPLOLR_STRVLAN</dfn>	0x40000000</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/E1000_RPLOLR_STRCRC" data-ref="_M/E1000_RPLOLR_STRCRC">E1000_RPLOLR_STRCRC</dfn>	0x80000000</u></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_EXT_COLD" data-ref="_M/E1000_TCTL_EXT_COLD">E1000_TCTL_EXT_COLD</dfn>	0x000FFC00</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/E1000_TCTL_EXT_COLD_SHIFT" data-ref="_M/E1000_TCTL_EXT_COLD_SHIFT">E1000_TCTL_EXT_COLD_SHIFT</dfn>	10</u></td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXCTL_8023LL" data-ref="_M/E1000_DTXCTL_8023LL">E1000_DTXCTL_8023LL</dfn>	0x0004</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXCTL_VLAN_ADDED" data-ref="_M/E1000_DTXCTL_VLAN_ADDED">E1000_DTXCTL_VLAN_ADDED</dfn>	0x0008</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXCTL_OOS_ENABLE" data-ref="_M/E1000_DTXCTL_OOS_ENABLE">E1000_DTXCTL_OOS_ENABLE</dfn>	0x0010</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXCTL_MDP_EN" data-ref="_M/E1000_DTXCTL_MDP_EN">E1000_DTXCTL_MDP_EN</dfn>	0x0020</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXCTL_SPOOF_INT" data-ref="_M/E1000_DTXCTL_SPOOF_INT">E1000_DTXCTL_SPOOF_INT</dfn>	0x0040</u></td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_PCS_AUTONEG_DISABLE_BIT" data-ref="_M/E1000_EEPROM_PCS_AUTONEG_DISABLE_BIT">E1000_EEPROM_PCS_AUTONEG_DISABLE_BIT</dfn>	(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/ALL_QUEUES" data-ref="_M/ALL_QUEUES">ALL_QUEUES</dfn>		0xFFFF</u></td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><i>/* Rx packet buffer size defines */</i></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/E1000_RXPBS_SIZE_MASK_82576" data-ref="_M/E1000_RXPBS_SIZE_MASK_82576">E1000_RXPBS_SIZE_MASK_82576</dfn>	0x0000007F</u></td></tr>
<tr><th id="478">478</th><td><em>void</em> <dfn class="decl fn" id="e1000_vmdq_set_loopback_pf" title='e1000_vmdq_set_loopback_pf' data-ref="e1000_vmdq_set_loopback_pf">e1000_vmdq_set_loopback_pf</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col6 decl" id="366hw" title='hw' data-type='struct e1000_hw *' data-ref="366hw">hw</dfn>, <a class="typedef" href="e1000_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="local col7 decl" id="367enable" title='enable' data-type='bool' data-ref="367enable">enable</dfn>);</td></tr>
<tr><th id="479">479</th><td><em>void</em> <dfn class="decl fn" id="e1000_vmdq_set_anti_spoofing_pf" title='e1000_vmdq_set_anti_spoofing_pf' data-ref="e1000_vmdq_set_anti_spoofing_pf">e1000_vmdq_set_anti_spoofing_pf</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col8 decl" id="368hw" title='hw' data-type='struct e1000_hw *' data-ref="368hw">hw</dfn>, <a class="typedef" href="e1000_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="local col9 decl" id="369enable" title='enable' data-type='bool' data-ref="369enable">enable</dfn>, <em>int</em> <dfn class="local col0 decl" id="370pf" title='pf' data-type='int' data-ref="370pf">pf</dfn>);</td></tr>
<tr><th id="480">480</th><td><em>void</em> <dfn class="decl fn" id="e1000_vmdq_set_replication_pf" title='e1000_vmdq_set_replication_pf' data-ref="e1000_vmdq_set_replication_pf">e1000_vmdq_set_replication_pf</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col1 decl" id="371hw" title='hw' data-type='struct e1000_hw *' data-ref="371hw">hw</dfn>, <a class="typedef" href="e1000_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="local col2 decl" id="372enable" title='enable' data-type='bool' data-ref="372enable">enable</dfn>);</td></tr>
<tr><th id="481">481</th><td><a class="typedef" href="e1000_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_init_nvm_params_82575" title='e1000_init_nvm_params_82575' data-ref="e1000_init_nvm_params_82575">e1000_init_nvm_params_82575</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col3 decl" id="373hw" title='hw' data-type='struct e1000_hw *' data-ref="373hw">hw</dfn>);</td></tr>
<tr><th id="482">482</th><td><a class="typedef" href="e1000_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a>  <dfn class="decl fn" id="e1000_init_hw_82575" title='e1000_init_hw_82575' data-ref="e1000_init_hw_82575">e1000_init_hw_82575</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col4 decl" id="374hw" title='hw' data-type='struct e1000_hw *' data-ref="374hw">hw</dfn>);</td></tr>
<tr><th id="483">483</th><td></td></tr>
<tr><th id="484">484</th><td><b>enum</b> <dfn class="type def" id="e1000_promisc_type" title='e1000_promisc_type' data-ref="e1000_promisc_type">e1000_promisc_type</dfn> {</td></tr>
<tr><th id="485">485</th><td>	<dfn class="enum" id="e1000_promisc_disabled" title='e1000_promisc_disabled' data-ref="e1000_promisc_disabled">e1000_promisc_disabled</dfn> = <var>0</var>,   <i>/* all promisc modes disabled */</i></td></tr>
<tr><th id="486">486</th><td>	<dfn class="enum" id="e1000_promisc_unicast" title='e1000_promisc_unicast' data-ref="e1000_promisc_unicast">e1000_promisc_unicast</dfn> = <var>1</var>,    <i>/* unicast promiscuous enabled */</i></td></tr>
<tr><th id="487">487</th><td>	<dfn class="enum" id="e1000_promisc_multicast" title='e1000_promisc_multicast' data-ref="e1000_promisc_multicast">e1000_promisc_multicast</dfn> = <var>2</var>,  <i>/* multicast promiscuous enabled */</i></td></tr>
<tr><th id="488">488</th><td>	<dfn class="enum" id="e1000_promisc_enabled" title='e1000_promisc_enabled' data-ref="e1000_promisc_enabled">e1000_promisc_enabled</dfn> = <var>3</var>,    <i>/* both uni and multicast promisc */</i></td></tr>
<tr><th id="489">489</th><td>	<dfn class="enum" id="e1000_num_promisc_types" title='e1000_num_promisc_types' data-ref="e1000_num_promisc_types">e1000_num_promisc_types</dfn></td></tr>
<tr><th id="490">490</th><td>};</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><em>void</em> <dfn class="decl fn" id="e1000_vfta_set_vf" title='e1000_vfta_set_vf' data-ref="e1000_vfta_set_vf">e1000_vfta_set_vf</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *, <a class="typedef" href="e1000_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>, <a class="typedef" href="e1000_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a>);</td></tr>
<tr><th id="493">493</th><td><em>void</em> <dfn class="decl fn" id="e1000_rlpml_set_vf" title='e1000_rlpml_set_vf' data-ref="e1000_rlpml_set_vf">e1000_rlpml_set_vf</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *, <a class="typedef" href="e1000_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a>);</td></tr>
<tr><th id="494">494</th><td><a class="typedef" href="e1000_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_promisc_set_vf" title='e1000_promisc_set_vf' data-ref="e1000_promisc_set_vf">e1000_promisc_set_vf</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *, <b>enum</b> <a class="type" href="#e1000_promisc_type" title='e1000_promisc_type' data-ref="e1000_promisc_type">e1000_promisc_type</a> <dfn class="local col5 decl" id="375type" title='type' data-type='enum e1000_promisc_type' data-ref="375type">type</dfn>);</td></tr>
<tr><th id="495">495</th><td><em>void</em> <dfn class="decl fn" id="e1000_write_vfta_i350" title='e1000_write_vfta_i350' data-ref="e1000_write_vfta_i350">e1000_write_vfta_i350</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col6 decl" id="376hw" title='hw' data-type='struct e1000_hw *' data-ref="376hw">hw</dfn>, <a class="typedef" href="e1000_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col7 decl" id="377offset" title='offset' data-type='u32' data-ref="377offset">offset</dfn>, <a class="typedef" href="e1000_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col8 decl" id="378value" title='value' data-type='u32' data-ref="378value">value</dfn>);</td></tr>
<tr><th id="496">496</th><td><a class="typedef" href="e1000_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="decl fn" id="e1000_rxpbs_adjust_82580" title='e1000_rxpbs_adjust_82580' data-ref="e1000_rxpbs_adjust_82580">e1000_rxpbs_adjust_82580</dfn>(<a class="typedef" href="e1000_osdep.h.html#u32" title='u32' data-type='uint32_t' data-ref="u32">u32</a> <dfn class="local col9 decl" id="379data" title='data' data-type='u32' data-ref="379data">data</dfn>);</td></tr>
<tr><th id="497">497</th><td><a class="typedef" href="e1000_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_read_emi_reg" title='e1000_read_emi_reg' data-ref="e1000_read_emi_reg">e1000_read_emi_reg</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col0 decl" id="380hw" title='hw' data-type='struct e1000_hw *' data-ref="380hw">hw</dfn>, <a class="typedef" href="e1000_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> <dfn class="local col1 decl" id="381addr" title='addr' data-type='u16' data-ref="381addr">addr</dfn>, <a class="typedef" href="e1000_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *<dfn class="local col2 decl" id="382data" title='data' data-type='u16 *' data-ref="382data">data</dfn>);</td></tr>
<tr><th id="498">498</th><td><a class="typedef" href="e1000_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_set_eee_i350" title='e1000_set_eee_i350' data-ref="e1000_set_eee_i350">e1000_set_eee_i350</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col3 decl" id="383hw" title='hw' data-type='struct e1000_hw *' data-ref="383hw">hw</dfn>, <a class="typedef" href="e1000_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="local col4 decl" id="384adv1G" title='adv1G' data-type='bool' data-ref="384adv1G">adv1G</dfn>, <a class="typedef" href="e1000_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="local col5 decl" id="385adv100M" title='adv100M' data-type='bool' data-ref="385adv100M">adv100M</dfn>);</td></tr>
<tr><th id="499">499</th><td><a class="typedef" href="e1000_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_set_eee_i354" title='e1000_set_eee_i354' data-ref="e1000_set_eee_i354">e1000_set_eee_i354</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col6 decl" id="386hw" title='hw' data-type='struct e1000_hw *' data-ref="386hw">hw</dfn>, <a class="typedef" href="e1000_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="local col7 decl" id="387adv1G" title='adv1G' data-type='bool' data-ref="387adv1G">adv1G</dfn>, <a class="typedef" href="e1000_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> <dfn class="local col8 decl" id="388adv100M" title='adv100M' data-type='bool' data-ref="388adv100M">adv100M</dfn>);</td></tr>
<tr><th id="500">500</th><td><a class="typedef" href="e1000_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_get_eee_status_i354" title='e1000_get_eee_status_i354' data-ref="e1000_get_eee_status_i354">e1000_get_eee_status_i354</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *, <a class="typedef" href="e1000_osdep.h.html#bool" title='bool' data-type='int' data-ref="bool">bool</a> *);</td></tr>
<tr><th id="501">501</th><td><a class="typedef" href="e1000_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_initialize_M88E1512_phy" title='e1000_initialize_M88E1512_phy' data-ref="e1000_initialize_M88E1512_phy">e1000_initialize_M88E1512_phy</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col9 decl" id="389hw" title='hw' data-type='struct e1000_hw *' data-ref="389hw">hw</dfn>);</td></tr>
<tr><th id="502">502</th><td><a class="typedef" href="e1000_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_initialize_M88E1543_phy" title='e1000_initialize_M88E1543_phy' data-ref="e1000_initialize_M88E1543_phy">e1000_initialize_M88E1543_phy</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col0 decl" id="390hw" title='hw' data-type='struct e1000_hw *' data-ref="390hw">hw</dfn>);</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td><i>/* I2C SDA and SCL timing parameters for standard mode */</i></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_T_HD_STA" data-ref="_M/E1000_I2C_T_HD_STA">E1000_I2C_T_HD_STA</dfn>	4</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_T_LOW" data-ref="_M/E1000_I2C_T_LOW">E1000_I2C_T_LOW</dfn>		5</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_T_HIGH" data-ref="_M/E1000_I2C_T_HIGH">E1000_I2C_T_HIGH</dfn>	4</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_T_SU_STA" data-ref="_M/E1000_I2C_T_SU_STA">E1000_I2C_T_SU_STA</dfn>	5</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_T_HD_DATA" data-ref="_M/E1000_I2C_T_HD_DATA">E1000_I2C_T_HD_DATA</dfn>	5</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_T_SU_DATA" data-ref="_M/E1000_I2C_T_SU_DATA">E1000_I2C_T_SU_DATA</dfn>	1</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_T_RISE" data-ref="_M/E1000_I2C_T_RISE">E1000_I2C_T_RISE</dfn>	1</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_T_FALL" data-ref="_M/E1000_I2C_T_FALL">E1000_I2C_T_FALL</dfn>	1</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_T_SU_STO" data-ref="_M/E1000_I2C_T_SU_STO">E1000_I2C_T_SU_STO</dfn>	4</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_T_BUF" data-ref="_M/E1000_I2C_T_BUF">E1000_I2C_T_BUF</dfn>		5</u></td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><a class="typedef" href="e1000_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_set_i2c_bb" title='e1000_set_i2c_bb' data-ref="e1000_set_i2c_bb">e1000_set_i2c_bb</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col1 decl" id="391hw" title='hw' data-type='struct e1000_hw *' data-ref="391hw">hw</dfn>);</td></tr>
<tr><th id="517">517</th><td><a class="typedef" href="e1000_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_read_i2c_byte_generic" title='e1000_read_i2c_byte_generic' data-ref="e1000_read_i2c_byte_generic">e1000_read_i2c_byte_generic</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col2 decl" id="392hw" title='hw' data-type='struct e1000_hw *' data-ref="392hw">hw</dfn>, <a class="typedef" href="e1000_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col3 decl" id="393byte_offset" title='byte_offset' data-type='u8' data-ref="393byte_offset">byte_offset</dfn>,</td></tr>
<tr><th id="518">518</th><td>				<a class="typedef" href="e1000_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col4 decl" id="394dev_addr" title='dev_addr' data-type='u8' data-ref="394dev_addr">dev_addr</dfn>, <a class="typedef" href="e1000_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *<dfn class="local col5 decl" id="395data" title='data' data-type='u8 *' data-ref="395data">data</dfn>);</td></tr>
<tr><th id="519">519</th><td><a class="typedef" href="e1000_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="e1000_write_i2c_byte_generic" title='e1000_write_i2c_byte_generic' data-ref="e1000_write_i2c_byte_generic">e1000_write_i2c_byte_generic</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col6 decl" id="396hw" title='hw' data-type='struct e1000_hw *' data-ref="396hw">hw</dfn>, <a class="typedef" href="e1000_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col7 decl" id="397byte_offset" title='byte_offset' data-type='u8' data-ref="397byte_offset">byte_offset</dfn>,</td></tr>
<tr><th id="520">520</th><td>				 <a class="typedef" href="e1000_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col8 decl" id="398dev_addr" title='dev_addr' data-type='u8' data-ref="398dev_addr">dev_addr</dfn>, <a class="typedef" href="e1000_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="local col9 decl" id="399data" title='data' data-type='u8' data-ref="399data">data</dfn>);</td></tr>
<tr><th id="521">521</th><td><em>void</em> <dfn class="decl fn" id="e1000_i2c_bus_clear" title='e1000_i2c_bus_clear' data-ref="e1000_i2c_bus_clear">e1000_i2c_bus_clear</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col0 decl" id="400hw" title='hw' data-type='struct e1000_hw *' data-ref="400hw">hw</dfn>);</td></tr>
<tr><th id="522">522</th><td><u>#<span data-ppcond="34">endif</span> /* _E1000_82575_H_ */</u></td></tr>
<tr><th id="523">523</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='e1000_80003es2lan.c.html'>linux-4.18.y/drivers/net/e1000/base/e1000_80003es2lan.c</a><br/>Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
