// Seed: 938572005
module module_0 (
    output tri0 id_0,
    output logic id_1,
    output tri1 id_2,
    input tri id_3,
    input tri1 id_4,
    input wand id_5,
    output wand id_6,
    input uwire id_7,
    input logic id_8,
    input supply0 id_9,
    input wand id_10,
    input wor id_11
);
  always @(posedge id_11) begin
    id_1 <= id_8;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input logic id_2,
    input supply0 id_3,
    output logic id_4,
    input wor id_5,
    input uwire id_6,
    input wor id_7,
    output wor id_8,
    input tri1 id_9,
    input supply0 id_10,
    output tri1 id_11,
    input tri1 id_12,
    input wor id_13,
    input supply1 id_14,
    input wor id_15
);
  always while (id_14 || 1 != id_1) id_4 <= id_2;
  module_0(
      id_11, id_4, id_11, id_5, id_1, id_3, id_11, id_12, id_2, id_15, id_12, id_6
  );
endmodule
