0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sim_1/imports/lab6_files/ALU_test.v,1620314812,verilog,,,,ALU_test,,,,,,,,
C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/lab6_files/bad_ALU.v,1620314128,verilog,,C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sim_1/imports/lab6_files/ALU_test.v,,bad_ALU,,,,,,,,
C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/Adder.v,1619259818,verilog,,C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/And32.v,,Adder,,,,,,,,
C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/And32.v,1620305953,verilog,,C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/ArDecoder.v,,And32,,,,,,,,
C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/ArDecoder.v,1619181612,verilog,,C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/Arithmetic.v,,ArDecoder,,,,,,,,
C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/Arithmetic.v,1620229375,verilog,,C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/FullAdder.v,,Arithmetic,,,,,,,,
C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/FullAdder.v,1619259547,verilog,,C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/LogDecoder.v,,BitAdder16;BitAdder32;EightBitAdder;FourBitAdder;FullAdder,,,,,,,,
C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/LogDecoder.v,1619255360,verilog,,C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/Logic.v,,LogDecoder,,,,,,,,
C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/Logic.v,1620229378,verilog,,C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/Multiplexer.v,,Logic,,,,,,,,
C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/Multiplexer.v,1619765248,verilog,,C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/Nor32.v,,Multiplexer,,,,,,,,
C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/Nor32.v,1620305953,verilog,,C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/Or32.v,,Nor32,,,,,,,,
C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/Or32.v,1620305953,verilog,,C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/ResultSelectorAr.v,,Or32,,,,,,,,
C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/ResultSelectorAr.v,1619254962,verilog,,C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/ResultSelectorLog.v,,ResultSelectorAr,,,,,,,,
C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/ResultSelectorLog.v,1619255360,verilog,,C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/Slt.v,,ResultSelectorLog,,,,,,,,
C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/Slt.v,1620305953,verilog,,C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/Subtract.v,,Slt,,,,,,,,
C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/Subtract.v,1620314581,verilog,,C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/Xor32.v,,Subtract,,,,,,,,
C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/Xor32.v,1619255360,verilog,,C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/alu.v,,Xor32,,,,,,,,
C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sources_1/imports/new/alu.v,1619765342,verilog,,C:/Users/cesab/Documents/ETH/2 sem/Digital design/Lab/Week6/testProject/testProject.srcs/sim_1/imports/lab6_files/ALU_test.v,,alu,,,,,,,,
