
CanBus_Nucleo_F446RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000092e0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  080094b0  080094b0  0000a4b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009918  08009918  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009918  08009918  0000a918  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009920  08009920  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009920  08009920  0000a920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009924  08009924  0000a924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08009928  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000318  200001d4  08009afc  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004ec  08009afc  0000b4ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012525  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030ef  00000000  00000000  0001d729  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ef8  00000000  00000000  00020818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b67  00000000  00000000  00021710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025317  00000000  00000000  00022277  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014bf6  00000000  00000000  0004758e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dc825  00000000  00000000  0005c184  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001389a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004dd4  00000000  00000000  001389ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008a  00000000  00000000  0013d7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009498 	.word	0x08009498

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08009498 	.word	0x08009498

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <CanInit>:
 *  Functions
 *
 *
 */
void CanInit(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b08c      	sub	sp, #48	@ 0x30
 8000edc:	af00      	add	r7, sp, #0

	// Use filter bank 0 for this filter configuration
	// Filter banks are memory locations where filter settings are stored.
	// The STM32F466RE has a maximum of 28 filter banks.
	// Each filter bank can hold one or more filters. Bank 0 is the first of these banks.
	sFilterConfig.FilterBank = 0;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	61bb      	str	r3, [r7, #24]

	// Set the filter to operate in identifier mask mode
	// This mode allows filtering based on specific bits in the CAN ID.
	// The filter ID and mask determine which CAN messages are accepted.
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	61fb      	str	r3, [r7, #28]

	// Set the filter to 32-bit scale
	// This means the filter will use a single 32-bit filter instead of two 16-bit filters.
	// A 32-bit filter can match a full 29-bit extended CAN ID or two 11-bit standard CAN IDs.
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	623b      	str	r3, [r7, #32]

	// Set the high part of the filter ID to 0x0000
	// This is the upper 16 bits of the 32-bit filter ID.
	// It is used to match the incoming CAN messages.
	sFilterConfig.FilterIdHigh = 0x0000;
 8000eea:	2300      	movs	r3, #0
 8000eec:	607b      	str	r3, [r7, #4]

	// Set the low part of the filter ID to 0x0000
	// This is the lower 16 bits of the 32-bit filter ID.
	// Together with FilterIdHigh, it forms the full 32-bit ID to match incoming messages.
	sFilterConfig.FilterIdLow = 0x0000;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	60bb      	str	r3, [r7, #8]

	// Set the high part of the filter mask to 0x0000
	// This is the upper 16 bits of the mask used to determine which bits in the ID are significant.
	// A mask bit set to 0 means the corresponding ID bit is "don't care".
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	60fb      	str	r3, [r7, #12]

	// Set the low part of the filter mask to 0x0000
	// This is the lower 16 bits of the mask.
	// Together with FilterMaskIdHigh, it forms the full 32-bit mask.
	// A mask of 0x0000 means all bits are "don't care" and will accept all IDs.
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	613b      	str	r3, [r7, #16]

	// Assign this filter to CAN receive FIFO 0
	// Incoming messages that pass this filter will be stored in FIFO 0.
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	617b      	str	r3, [r7, #20]

	// Enable this filter configuration
	// Activates the filter so that it starts processing incoming messages.
	sFilterConfig.FilterActivation = ENABLE;
 8000efe:	2301      	movs	r3, #1
 8000f00:	627b      	str	r3, [r7, #36]	@ 0x24
	// These filter banks can be shared between the two CAN controllers: CAN1 (master) and CAN2 (slave).
	// By setting sFilterConfig.SlaveStartFilterBank to 14, the first 14 filter banks (0 to 13) are allocated to CAN1,
	// and the remaining 14 filter banks (14 to 27) are allocated to CAN2.
	// This division allows each CAN controller to have its own set of filters for incoming CAN messages.
	// Adjusting this value allows for flexible distribution of the available filter banks based on the application's requirements.
	sFilterConfig.SlaveStartFilterBank = 14;
 8000f02:	230e      	movs	r3, #14
 8000f04:	62bb      	str	r3, [r7, #40]	@ 0x28

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8000f06:	1d3b      	adds	r3, r7, #4
 8000f08:	4619      	mov	r1, r3
 8000f0a:	480b      	ldr	r0, [pc, #44]	@ (8000f38 <CanInit+0x60>)
 8000f0c:	f002 f90a 	bl	8003124 <HAL_CAN_ConfigFilter>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <CanInit+0x42>
	{
		// Gestione errore
		Error_Handler();
 8000f16:	f000 ff84 	bl	8001e22 <Error_Handler>
	}

	// Initialize the SN65HVD230 can transceiver
	HAL_CAN_Start(&hcan1);
 8000f1a:	4807      	ldr	r0, [pc, #28]	@ (8000f38 <CanInit+0x60>)
 8000f1c:	f002 f9e2 	bl	80032e4 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING); // This interrupt is triggered when there is at least one new message pending in FIFO 0
 8000f20:	2102      	movs	r1, #2
 8000f22:	4805      	ldr	r0, [pc, #20]	@ (8000f38 <CanInit+0x60>)
 8000f24:	f002 fc14 	bl	8003750 <HAL_CAN_ActivateNotification>

	// Initialize the MCP2515 Can Transceiver
	int result = CANSPI_Initialize();
 8000f28:	f000 f992 	bl	8001250 <CANSPI_Initialize>
 8000f2c:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if(result < 0)
	{
		// TODO: Handle the error
	}
}
 8000f2e:	bf00      	nop
 8000f30:	3730      	adds	r7, #48	@ 0x30
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	200002d0 	.word	0x200002d0

08000f3c <Transmit_CAN_Message>:

void Transmit_CAN_Message(CAN_HandleTypeDef *hcan, uint32_t StdId, uint32_t DLC, uint8_t *TxData)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	60f8      	str	r0, [r7, #12]
 8000f44:	60b9      	str	r1, [r7, #8]
 8000f46:	607a      	str	r2, [r7, #4]
 8000f48:	603b      	str	r3, [r7, #0]
	#ifdef USE_SN65HVD230
		Transmit_CAN_Message_SN65HVD230(hcan, StdId, DLC, TxData);
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	687a      	ldr	r2, [r7, #4]
 8000f4e:	68b9      	ldr	r1, [r7, #8]
 8000f50:	68f8      	ldr	r0, [r7, #12]
 8000f52:	f000 f84b 	bl	8000fec <Transmit_CAN_Message_SN65HVD230>
	#else
		Transmit_CAN_Message_MCP2515(StdId, DLC, TxData);
	#endif
}
 8000f56:	bf00      	nop
 8000f58:	3710      	adds	r7, #16
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
	...

08000f60 <Receive_CAN_Message_SN65HVD230>:


/* SN65HVD230 Can Transceiver */

void Receive_CAN_Message_SN65HVD230(CAN_HandleTypeDef *hcan)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b08c      	sub	sp, #48	@ 0x30
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8]; // Buffer to store received CAN data

	// Check if there is a CAN message available on CAN2
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 8000f68:	f107 030c 	add.w	r3, r7, #12
 8000f6c:	f107 0214 	add.w	r2, r7, #20
 8000f70:	2100      	movs	r1, #0
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f002 faca 	bl	800350c <HAL_CAN_GetRxMessage>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d124      	bne.n	8000fc8 <Receive_CAN_Message_SN65HVD230+0x68>
		// Turn on the built-in LED to indicate successful reception
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); // Green Led
 8000f7e:	2201      	movs	r2, #1
 8000f80:	2120      	movs	r1, #32
 8000f82:	4816      	ldr	r0, [pc, #88]	@ (8000fdc <Receive_CAN_Message_SN65HVD230+0x7c>)
 8000f84:	f003 fc50 	bl	8004828 <HAL_GPIO_WritePin>

		// Process CAN messages based on their IDs
		switch (RxHeader.StdId) {
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	2b33      	cmp	r3, #51	@ 0x33
 8000f8c:	d002      	beq.n	8000f94 <Receive_CAN_Message_SN65HVD230+0x34>
 8000f8e:	2b34      	cmp	r3, #52	@ 0x34
 8000f90:	d00d      	beq.n	8000fae <Receive_CAN_Message_SN65HVD230+0x4e>
			can_flags.msg0x34 = 1;
			break;

		default:
			// Handle other CAN message IDs if needed
			break;
 8000f92:	e01f      	b.n	8000fd4 <Receive_CAN_Message_SN65HVD230+0x74>
			a.x = (uint8_t) RxData[0];
 8000f94:	7b3a      	ldrb	r2, [r7, #12]
 8000f96:	4b12      	ldr	r3, [pc, #72]	@ (8000fe0 <Receive_CAN_Message_SN65HVD230+0x80>)
 8000f98:	701a      	strb	r2, [r3, #0]
			a.y = (uint8_t) RxData[1];
 8000f9a:	7b7a      	ldrb	r2, [r7, #13]
 8000f9c:	4b10      	ldr	r3, [pc, #64]	@ (8000fe0 <Receive_CAN_Message_SN65HVD230+0x80>)
 8000f9e:	705a      	strb	r2, [r3, #1]
			a.z = (uint8_t) RxData[2];
 8000fa0:	7bba      	ldrb	r2, [r7, #14]
 8000fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8000fe0 <Receive_CAN_Message_SN65HVD230+0x80>)
 8000fa4:	709a      	strb	r2, [r3, #2]
			can_flags.msg0x33 = 1;
 8000fa6:	4b0f      	ldr	r3, [pc, #60]	@ (8000fe4 <Receive_CAN_Message_SN65HVD230+0x84>)
 8000fa8:	2201      	movs	r2, #1
 8000faa:	701a      	strb	r2, [r3, #0]
			break;
 8000fac:	e012      	b.n	8000fd4 <Receive_CAN_Message_SN65HVD230+0x74>
			g.x = (uint8_t) RxData[0];
 8000fae:	7b3a      	ldrb	r2, [r7, #12]
 8000fb0:	4b0d      	ldr	r3, [pc, #52]	@ (8000fe8 <Receive_CAN_Message_SN65HVD230+0x88>)
 8000fb2:	701a      	strb	r2, [r3, #0]
			g.y = (uint8_t) RxData[1];
 8000fb4:	7b7a      	ldrb	r2, [r7, #13]
 8000fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe8 <Receive_CAN_Message_SN65HVD230+0x88>)
 8000fb8:	705a      	strb	r2, [r3, #1]
			g.z = (uint8_t) RxData[2];
 8000fba:	7bba      	ldrb	r2, [r7, #14]
 8000fbc:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe8 <Receive_CAN_Message_SN65HVD230+0x88>)
 8000fbe:	709a      	strb	r2, [r3, #2]
			can_flags.msg0x34 = 1;
 8000fc0:	4b08      	ldr	r3, [pc, #32]	@ (8000fe4 <Receive_CAN_Message_SN65HVD230+0x84>)
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	705a      	strb	r2, [r3, #1]
			break;
 8000fc6:	e005      	b.n	8000fd4 <Receive_CAN_Message_SN65HVD230+0x74>
		}
	}else{
		// Turn off the built-in LED to indicate an error during reception
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	2120      	movs	r1, #32
 8000fcc:	4803      	ldr	r0, [pc, #12]	@ (8000fdc <Receive_CAN_Message_SN65HVD230+0x7c>)
 8000fce:	f003 fc2b 	bl	8004828 <HAL_GPIO_WritePin>
	}
}
 8000fd2:	bf00      	nop
 8000fd4:	bf00      	nop
 8000fd6:	3730      	adds	r7, #48	@ 0x30
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	40020000 	.word	0x40020000
 8000fe0:	200001f0 	.word	0x200001f0
 8000fe4:	200001f8 	.word	0x200001f8
 8000fe8:	200001f4 	.word	0x200001f4

08000fec <Transmit_CAN_Message_SN65HVD230>:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
	}
}

void Transmit_CAN_Message_SN65HVD230(CAN_HandleTypeDef *hcan, uint32_t StdId, uint32_t DLC, uint8_t *TxData)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b08c      	sub	sp, #48	@ 0x30
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
 8000ff8:	603b      	str	r3, [r7, #0]
	// Initialize CAN header
	CAN_TxHeaderTypeDef TxHeader;

	// Standard 11-bit ID
	TxHeader.StdId = StdId; // Use TxHeader.ExtId = StdId; for 29-bit extended IDs
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	617b      	str	r3, [r7, #20]

	// Configuring a CAN message with standard ID
	TxHeader.IDE = CAN_ID_STD;
 8000ffe:	2300      	movs	r3, #0
 8001000:	61fb      	str	r3, [r7, #28]

	// Request type: Data frame
	TxHeader.RTR = CAN_RTR_DATA;
 8001002:	2300      	movs	r3, #0
 8001004:	623b      	str	r3, [r7, #32]

	// Number of bytes sent (maximum 8 bytes)
	uint8_t maxLength = (DLC < 8) ? DLC : 8;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2b08      	cmp	r3, #8
 800100a:	bf28      	it	cs
 800100c:	2308      	movcs	r3, #8
 800100e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	TxHeader.DLC = maxLength;
 8001012:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001016:	627b      	str	r3, [r7, #36]	@ 0x24

	// Select Tx Mailbox
	uint32_t TxMailbox = CAN_TX_MAILBOX0;
 8001018:	2301      	movs	r3, #1
 800101a:	613b      	str	r3, [r7, #16]

	// Try to add the message to the CAN bus
	if (HAL_CAN_AddTxMessage(hcan, &TxHeader, TxData, &TxMailbox) == HAL_OK) {
 800101c:	f107 0310 	add.w	r3, r7, #16
 8001020:	f107 0114 	add.w	r1, r7, #20
 8001024:	683a      	ldr	r2, [r7, #0]
 8001026:	68f8      	ldr	r0, [r7, #12]
 8001028:	f002 f9a0 	bl	800336c <HAL_CAN_AddTxMessage>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <Transmit_CAN_Message_SN65HVD230+0x4a>
		// Turn on the built-in LED to indicate successful transmission
		// HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
	} else {
		// Turn off the built-in LED to indicate an error during transmission
		// HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
		Error_Handler(); // Handle error if message transmission fails
 8001032:	f000 fef6 	bl	8001e22 <Error_Handler>
	}
}
 8001036:	bf00      	nop
 8001038:	3730      	adds	r7, #48	@ 0x30
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
	...

08001040 <Display_Can_Messages>:

void Display_Can_Messages()
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b092      	sub	sp, #72	@ 0x48
 8001044:	af02      	add	r7, sp, #8
	if (can_flags.msg0x33){
 8001046:	4b6d      	ldr	r3, [pc, #436]	@ (80011fc <Display_Can_Messages+0x1bc>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	b2db      	uxtb	r3, r3
 800104c:	2b00      	cmp	r3, #0
 800104e:	d019      	beq.n	8001084 <Display_Can_Messages+0x44>
		// Display received messages
		char msg_33[50];
		uint16_t msg_33_length;

		// Formatting and sending the message for the gyroscope
		msg_33_length = sprintf(msg_33, "Accelerometer: x = %d; y = %d; z = %d\n\n", a.x, a.y, a.z);
 8001050:	4b6b      	ldr	r3, [pc, #428]	@ (8001200 <Display_Can_Messages+0x1c0>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	461a      	mov	r2, r3
 8001056:	4b6a      	ldr	r3, [pc, #424]	@ (8001200 <Display_Can_Messages+0x1c0>)
 8001058:	785b      	ldrb	r3, [r3, #1]
 800105a:	4619      	mov	r1, r3
 800105c:	4b68      	ldr	r3, [pc, #416]	@ (8001200 <Display_Can_Messages+0x1c0>)
 800105e:	789b      	ldrb	r3, [r3, #2]
 8001060:	4638      	mov	r0, r7
 8001062:	9300      	str	r3, [sp, #0]
 8001064:	460b      	mov	r3, r1
 8001066:	4967      	ldr	r1, [pc, #412]	@ (8001204 <Display_Can_Messages+0x1c4>)
 8001068:	f006 f8ea 	bl	8007240 <siprintf>
 800106c:	4603      	mov	r3, r0
 800106e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
		HAL_UART_Transmit(&huart2, (uint8_t*)msg_33, msg_33_length, HAL_MAX_DELAY);
 8001070:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001072:	4639      	mov	r1, r7
 8001074:	f04f 33ff 	mov.w	r3, #4294967295
 8001078:	4863      	ldr	r0, [pc, #396]	@ (8001208 <Display_Can_Messages+0x1c8>)
 800107a:	f005 f80b 	bl	8006094 <HAL_UART_Transmit>

		can_flags.msg0x33 = 0;
 800107e:	4b5f      	ldr	r3, [pc, #380]	@ (80011fc <Display_Can_Messages+0x1bc>)
 8001080:	2200      	movs	r2, #0
 8001082:	701a      	strb	r2, [r3, #0]
	}

	if (can_flags.msg0x34){
 8001084:	4b5d      	ldr	r3, [pc, #372]	@ (80011fc <Display_Can_Messages+0x1bc>)
 8001086:	785b      	ldrb	r3, [r3, #1]
 8001088:	b2db      	uxtb	r3, r3
 800108a:	2b00      	cmp	r3, #0
 800108c:	d019      	beq.n	80010c2 <Display_Can_Messages+0x82>
		// Display received messages
		char msg_34[50];
		uint16_t msg_34_length;

		// Formatting and sending the message for the gyroscope
		msg_34_length = sprintf(msg_34, "Gyroscope: x = %d; y = %d; z = %d\n\n", g.x, g.y, g.z);
 800108e:	4b5f      	ldr	r3, [pc, #380]	@ (800120c <Display_Can_Messages+0x1cc>)
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	461a      	mov	r2, r3
 8001094:	4b5d      	ldr	r3, [pc, #372]	@ (800120c <Display_Can_Messages+0x1cc>)
 8001096:	785b      	ldrb	r3, [r3, #1]
 8001098:	4619      	mov	r1, r3
 800109a:	4b5c      	ldr	r3, [pc, #368]	@ (800120c <Display_Can_Messages+0x1cc>)
 800109c:	789b      	ldrb	r3, [r3, #2]
 800109e:	4638      	mov	r0, r7
 80010a0:	9300      	str	r3, [sp, #0]
 80010a2:	460b      	mov	r3, r1
 80010a4:	495a      	ldr	r1, [pc, #360]	@ (8001210 <Display_Can_Messages+0x1d0>)
 80010a6:	f006 f8cb 	bl	8007240 <siprintf>
 80010aa:	4603      	mov	r3, r0
 80010ac:	87bb      	strh	r3, [r7, #60]	@ 0x3c
		HAL_UART_Transmit(&huart2, (uint8_t*)msg_34, msg_34_length, HAL_MAX_DELAY);
 80010ae:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80010b0:	4639      	mov	r1, r7
 80010b2:	f04f 33ff 	mov.w	r3, #4294967295
 80010b6:	4854      	ldr	r0, [pc, #336]	@ (8001208 <Display_Can_Messages+0x1c8>)
 80010b8:	f004 ffec 	bl	8006094 <HAL_UART_Transmit>

		can_flags.msg0x34 = 0;
 80010bc:	4b4f      	ldr	r3, [pc, #316]	@ (80011fc <Display_Can_Messages+0x1bc>)
 80010be:	2200      	movs	r2, #0
 80010c0:	705a      	strb	r2, [r3, #1]
	}

	if (can_flags.msg0x35){
 80010c2:	4b4e      	ldr	r3, [pc, #312]	@ (80011fc <Display_Can_Messages+0x1bc>)
 80010c4:	789b      	ldrb	r3, [r3, #2]
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d046      	beq.n	800115a <Display_Can_Messages+0x11a>
		// Display received messages
		char msg_35[50];
		uint16_t msg_35_length;

		// Formatting and sending the message for the sensor 1
		msg_35_length = sprintf(msg_35, "Sensor 1: %d\n", s1);
 80010cc:	4b51      	ldr	r3, [pc, #324]	@ (8001214 <Display_Can_Messages+0x1d4>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	461a      	mov	r2, r3
 80010d2:	463b      	mov	r3, r7
 80010d4:	4950      	ldr	r1, [pc, #320]	@ (8001218 <Display_Can_Messages+0x1d8>)
 80010d6:	4618      	mov	r0, r3
 80010d8:	f006 f8b2 	bl	8007240 <siprintf>
 80010dc:	4603      	mov	r3, r0
 80010de:	877b      	strh	r3, [r7, #58]	@ 0x3a
		HAL_UART_Transmit(&huart2, (uint8_t*)msg_35, msg_35_length, HAL_MAX_DELAY);
 80010e0:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80010e2:	4639      	mov	r1, r7
 80010e4:	f04f 33ff 	mov.w	r3, #4294967295
 80010e8:	4847      	ldr	r0, [pc, #284]	@ (8001208 <Display_Can_Messages+0x1c8>)
 80010ea:	f004 ffd3 	bl	8006094 <HAL_UART_Transmit>

		// Formatting and sending the message for the sensor 2
		msg_35_length = sprintf(msg_35, "Sensor 2: %d\n", s2);
 80010ee:	4b4b      	ldr	r3, [pc, #300]	@ (800121c <Display_Can_Messages+0x1dc>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	461a      	mov	r2, r3
 80010f4:	463b      	mov	r3, r7
 80010f6:	494a      	ldr	r1, [pc, #296]	@ (8001220 <Display_Can_Messages+0x1e0>)
 80010f8:	4618      	mov	r0, r3
 80010fa:	f006 f8a1 	bl	8007240 <siprintf>
 80010fe:	4603      	mov	r3, r0
 8001100:	877b      	strh	r3, [r7, #58]	@ 0x3a
		HAL_UART_Transmit(&huart2, (uint8_t*)msg_35, msg_35_length, HAL_MAX_DELAY);
 8001102:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8001104:	4639      	mov	r1, r7
 8001106:	f04f 33ff 	mov.w	r3, #4294967295
 800110a:	483f      	ldr	r0, [pc, #252]	@ (8001208 <Display_Can_Messages+0x1c8>)
 800110c:	f004 ffc2 	bl	8006094 <HAL_UART_Transmit>

		// Formatting and sending the message for the sensor 3
		msg_35_length = sprintf(msg_35, "Sensor 3: %d\n", s3);
 8001110:	4b44      	ldr	r3, [pc, #272]	@ (8001224 <Display_Can_Messages+0x1e4>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	461a      	mov	r2, r3
 8001116:	463b      	mov	r3, r7
 8001118:	4943      	ldr	r1, [pc, #268]	@ (8001228 <Display_Can_Messages+0x1e8>)
 800111a:	4618      	mov	r0, r3
 800111c:	f006 f890 	bl	8007240 <siprintf>
 8001120:	4603      	mov	r3, r0
 8001122:	877b      	strh	r3, [r7, #58]	@ 0x3a
		HAL_UART_Transmit(&huart2, (uint8_t*)msg_35, msg_35_length, HAL_MAX_DELAY);
 8001124:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8001126:	4639      	mov	r1, r7
 8001128:	f04f 33ff 	mov.w	r3, #4294967295
 800112c:	4836      	ldr	r0, [pc, #216]	@ (8001208 <Display_Can_Messages+0x1c8>)
 800112e:	f004 ffb1 	bl	8006094 <HAL_UART_Transmit>

		// Formatting and sending the message for the sensor 4
		msg_35_length = sprintf(msg_35, "Sensor 4: %d\n", s4);
 8001132:	4b3e      	ldr	r3, [pc, #248]	@ (800122c <Display_Can_Messages+0x1ec>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	461a      	mov	r2, r3
 8001138:	463b      	mov	r3, r7
 800113a:	493d      	ldr	r1, [pc, #244]	@ (8001230 <Display_Can_Messages+0x1f0>)
 800113c:	4618      	mov	r0, r3
 800113e:	f006 f87f 	bl	8007240 <siprintf>
 8001142:	4603      	mov	r3, r0
 8001144:	877b      	strh	r3, [r7, #58]	@ 0x3a
		HAL_UART_Transmit(&huart2, (uint8_t*)msg_35, msg_35_length, HAL_MAX_DELAY);
 8001146:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8001148:	4639      	mov	r1, r7
 800114a:	f04f 33ff 	mov.w	r3, #4294967295
 800114e:	482e      	ldr	r0, [pc, #184]	@ (8001208 <Display_Can_Messages+0x1c8>)
 8001150:	f004 ffa0 	bl	8006094 <HAL_UART_Transmit>

		can_flags.msg0x35 = 0;
 8001154:	4b29      	ldr	r3, [pc, #164]	@ (80011fc <Display_Can_Messages+0x1bc>)
 8001156:	2200      	movs	r2, #0
 8001158:	709a      	strb	r2, [r3, #2]
	}

	if (can_flags.msg0x36){
 800115a:	4b28      	ldr	r3, [pc, #160]	@ (80011fc <Display_Can_Messages+0x1bc>)
 800115c:	78db      	ldrb	r3, [r3, #3]
 800115e:	b2db      	uxtb	r3, r3
 8001160:	2b00      	cmp	r3, #0
 8001162:	d013      	beq.n	800118c <Display_Can_Messages+0x14c>
		// Display received messages
		char msg_36[50];
		uint16_t msg_36_length;

		// Formatting and sending the message for the sensor 5
		msg_36_length = sprintf(msg_36, "Sensor 5: %d\n\n", s5);
 8001164:	4b33      	ldr	r3, [pc, #204]	@ (8001234 <Display_Can_Messages+0x1f4>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	461a      	mov	r2, r3
 800116a:	463b      	mov	r3, r7
 800116c:	4932      	ldr	r1, [pc, #200]	@ (8001238 <Display_Can_Messages+0x1f8>)
 800116e:	4618      	mov	r0, r3
 8001170:	f006 f866 	bl	8007240 <siprintf>
 8001174:	4603      	mov	r3, r0
 8001176:	873b      	strh	r3, [r7, #56]	@ 0x38
		HAL_UART_Transmit(&huart2, (uint8_t*)msg_36, msg_36_length, HAL_MAX_DELAY);
 8001178:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800117a:	4639      	mov	r1, r7
 800117c:	f04f 33ff 	mov.w	r3, #4294967295
 8001180:	4821      	ldr	r0, [pc, #132]	@ (8001208 <Display_Can_Messages+0x1c8>)
 8001182:	f004 ff87 	bl	8006094 <HAL_UART_Transmit>

		can_flags.msg0x36 = 0;
 8001186:	4b1d      	ldr	r3, [pc, #116]	@ (80011fc <Display_Can_Messages+0x1bc>)
 8001188:	2200      	movs	r2, #0
 800118a:	70da      	strb	r2, [r3, #3]
	}

	if (can_flags.msg0x05){
 800118c:	4b1b      	ldr	r3, [pc, #108]	@ (80011fc <Display_Can_Messages+0x1bc>)
 800118e:	791b      	ldrb	r3, [r3, #4]
 8001190:	b2db      	uxtb	r3, r3
 8001192:	2b00      	cmp	r3, #0
 8001194:	d014      	beq.n	80011c0 <Display_Can_Messages+0x180>
		// Display received messages
		char msg_05[50];
		uint16_t msg_05_length;

		// Formatting and sending the error message
		msg_05_length = sprintf(msg_05, "Error: %c%d\n\n", eChar, sensorNumber);
 8001196:	4b29      	ldr	r3, [pc, #164]	@ (800123c <Display_Can_Messages+0x1fc>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	461a      	mov	r2, r3
 800119c:	4b28      	ldr	r3, [pc, #160]	@ (8001240 <Display_Can_Messages+0x200>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	4638      	mov	r0, r7
 80011a2:	4928      	ldr	r1, [pc, #160]	@ (8001244 <Display_Can_Messages+0x204>)
 80011a4:	f006 f84c 	bl	8007240 <siprintf>
 80011a8:	4603      	mov	r3, r0
 80011aa:	86fb      	strh	r3, [r7, #54]	@ 0x36
		HAL_UART_Transmit(&huart2, (uint8_t*)msg_05, msg_05_length, HAL_MAX_DELAY);
 80011ac:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80011ae:	4639      	mov	r1, r7
 80011b0:	f04f 33ff 	mov.w	r3, #4294967295
 80011b4:	4814      	ldr	r0, [pc, #80]	@ (8001208 <Display_Can_Messages+0x1c8>)
 80011b6:	f004 ff6d 	bl	8006094 <HAL_UART_Transmit>

		can_flags.msg0x05 = 0;
 80011ba:	4b10      	ldr	r3, [pc, #64]	@ (80011fc <Display_Can_Messages+0x1bc>)
 80011bc:	2200      	movs	r2, #0
 80011be:	711a      	strb	r2, [r3, #4]
	}

	if (can_flags.msg0x06){
 80011c0:	4b0e      	ldr	r3, [pc, #56]	@ (80011fc <Display_Can_Messages+0x1bc>)
 80011c2:	795b      	ldrb	r3, [r3, #5]
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d013      	beq.n	80011f2 <Display_Can_Messages+0x1b2>
		// Display received messages
		char msg_06[50];
		uint16_t msg_06_length;

		msg_06_length = sprintf(msg_06, "Message: %c\n\n", receivedChar);
 80011ca:	4b1f      	ldr	r3, [pc, #124]	@ (8001248 <Display_Can_Messages+0x208>)
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	461a      	mov	r2, r3
 80011d0:	463b      	mov	r3, r7
 80011d2:	491e      	ldr	r1, [pc, #120]	@ (800124c <Display_Can_Messages+0x20c>)
 80011d4:	4618      	mov	r0, r3
 80011d6:	f006 f833 	bl	8007240 <siprintf>
 80011da:	4603      	mov	r3, r0
 80011dc:	86bb      	strh	r3, [r7, #52]	@ 0x34
		HAL_UART_Transmit(&huart2, (uint8_t*)msg_06, msg_06_length, HAL_MAX_DELAY);
 80011de:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80011e0:	4639      	mov	r1, r7
 80011e2:	f04f 33ff 	mov.w	r3, #4294967295
 80011e6:	4808      	ldr	r0, [pc, #32]	@ (8001208 <Display_Can_Messages+0x1c8>)
 80011e8:	f004 ff54 	bl	8006094 <HAL_UART_Transmit>

		can_flags.msg0x06 = 0;
 80011ec:	4b03      	ldr	r3, [pc, #12]	@ (80011fc <Display_Can_Messages+0x1bc>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	715a      	strb	r2, [r3, #5]
	}
}
 80011f2:	bf00      	nop
 80011f4:	3740      	adds	r7, #64	@ 0x40
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	200001f8 	.word	0x200001f8
 8001200:	200001f0 	.word	0x200001f0
 8001204:	080094b0 	.word	0x080094b0
 8001208:	20000350 	.word	0x20000350
 800120c:	200001f4 	.word	0x200001f4
 8001210:	080094d8 	.word	0x080094d8
 8001214:	200001fe 	.word	0x200001fe
 8001218:	080094fc 	.word	0x080094fc
 800121c:	200001ff 	.word	0x200001ff
 8001220:	0800950c 	.word	0x0800950c
 8001224:	20000200 	.word	0x20000200
 8001228:	0800951c 	.word	0x0800951c
 800122c:	20000201 	.word	0x20000201
 8001230:	0800952c 	.word	0x0800952c
 8001234:	20000202 	.word	0x20000202
 8001238:	0800953c 	.word	0x0800953c
 800123c:	20000203 	.word	0x20000203
 8001240:	20000204 	.word	0x20000204
 8001244:	0800954c 	.word	0x0800954c
 8001248:	20000205 	.word	0x20000205
 800124c:	0800955c 	.word	0x0800955c

08001250 <CANSPI_Initialize>:
  MCP2515_SetSleepMode();
}

/* CAN    */
int CANSPI_Initialize(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b088      	sub	sp, #32
 8001254:	af00      	add	r7, sp, #0
  RXF5 RXF5reg;
  RXM0 RXM0reg;
  RXM1 RXM1reg;

  /* Rx Mask values  */
  RXM0reg.RXM0SIDH = 0x00;
 8001256:	2300      	movs	r3, #0
 8001258:	713b      	strb	r3, [r7, #4]
  RXM0reg.RXM0SIDL = 0x00;
 800125a:	2300      	movs	r3, #0
 800125c:	717b      	strb	r3, [r7, #5]
  RXM0reg.RXM0EID8 = 0x00;
 800125e:	2300      	movs	r3, #0
 8001260:	71bb      	strb	r3, [r7, #6]
  RXM0reg.RXM0EID0 = 0x00;
 8001262:	2300      	movs	r3, #0
 8001264:	71fb      	strb	r3, [r7, #7]

  RXM1reg.RXM1SIDH = 0x00;
 8001266:	2300      	movs	r3, #0
 8001268:	703b      	strb	r3, [r7, #0]
  RXM1reg.RXM1SIDL = 0x00;
 800126a:	2300      	movs	r3, #0
 800126c:	707b      	strb	r3, [r7, #1]
  RXM1reg.RXM1EID8 = 0x00;
 800126e:	2300      	movs	r3, #0
 8001270:	70bb      	strb	r3, [r7, #2]
  RXM1reg.RXM1EID0 = 0x00;
 8001272:	2300      	movs	r3, #0
 8001274:	70fb      	strb	r3, [r7, #3]

  /* Rx Filter values  */
  RXF0reg.RXF0SIDH = 0x00;
 8001276:	2300      	movs	r3, #0
 8001278:	773b      	strb	r3, [r7, #28]
  RXF0reg.RXF0SIDL = 0x00;      //Starndard Filter
 800127a:	2300      	movs	r3, #0
 800127c:	777b      	strb	r3, [r7, #29]
  RXF0reg.RXF0EID8 = 0x00;
 800127e:	2300      	movs	r3, #0
 8001280:	77bb      	strb	r3, [r7, #30]
  RXF0reg.RXF0EID0 = 0x00;
 8001282:	2300      	movs	r3, #0
 8001284:	77fb      	strb	r3, [r7, #31]

  RXF1reg.RXF1SIDH = 0x00;
 8001286:	2300      	movs	r3, #0
 8001288:	763b      	strb	r3, [r7, #24]
  RXF1reg.RXF1SIDL = 0x08;      //Exntended Filter
 800128a:	2308      	movs	r3, #8
 800128c:	767b      	strb	r3, [r7, #25]
  RXF1reg.RXF1EID8 = 0x00;
 800128e:	2300      	movs	r3, #0
 8001290:	76bb      	strb	r3, [r7, #26]
  RXF1reg.RXF1EID0 = 0x00;
 8001292:	2300      	movs	r3, #0
 8001294:	76fb      	strb	r3, [r7, #27]

  RXF2reg.RXF2SIDH = 0x00;
 8001296:	2300      	movs	r3, #0
 8001298:	753b      	strb	r3, [r7, #20]
  RXF2reg.RXF2SIDL = 0x00;
 800129a:	2300      	movs	r3, #0
 800129c:	757b      	strb	r3, [r7, #21]
  RXF2reg.RXF2EID8 = 0x00;
 800129e:	2300      	movs	r3, #0
 80012a0:	75bb      	strb	r3, [r7, #22]
  RXF2reg.RXF2EID0 = 0x00;
 80012a2:	2300      	movs	r3, #0
 80012a4:	75fb      	strb	r3, [r7, #23]

  RXF3reg.RXF3SIDH = 0x00;
 80012a6:	2300      	movs	r3, #0
 80012a8:	743b      	strb	r3, [r7, #16]
  RXF3reg.RXF3SIDL = 0x00;
 80012aa:	2300      	movs	r3, #0
 80012ac:	747b      	strb	r3, [r7, #17]
  RXF3reg.RXF3EID8 = 0x00;
 80012ae:	2300      	movs	r3, #0
 80012b0:	74bb      	strb	r3, [r7, #18]
  RXF3reg.RXF3EID0 = 0x00;
 80012b2:	2300      	movs	r3, #0
 80012b4:	74fb      	strb	r3, [r7, #19]

  RXF4reg.RXF4SIDH = 0x00;
 80012b6:	2300      	movs	r3, #0
 80012b8:	733b      	strb	r3, [r7, #12]
  RXF4reg.RXF4SIDL = 0x00;
 80012ba:	2300      	movs	r3, #0
 80012bc:	737b      	strb	r3, [r7, #13]
  RXF4reg.RXF4EID8 = 0x00;
 80012be:	2300      	movs	r3, #0
 80012c0:	73bb      	strb	r3, [r7, #14]
  RXF4reg.RXF4EID0 = 0x00;
 80012c2:	2300      	movs	r3, #0
 80012c4:	73fb      	strb	r3, [r7, #15]

  RXF5reg.RXF5SIDH = 0x00;
 80012c6:	2300      	movs	r3, #0
 80012c8:	723b      	strb	r3, [r7, #8]
  RXF5reg.RXF5SIDL = 0x08;
 80012ca:	2308      	movs	r3, #8
 80012cc:	727b      	strb	r3, [r7, #9]
  RXF5reg.RXF5EID8 = 0x00;
 80012ce:	2300      	movs	r3, #0
 80012d0:	72bb      	strb	r3, [r7, #10]
  RXF5reg.RXF5EID0 = 0x00;
 80012d2:	2300      	movs	r3, #0
 80012d4:	72fb      	strb	r3, [r7, #11]

  /* MCP2515 , SPI    */
  if(!MCP2515_Initialize())
 80012d6:	f000 f86f 	bl	80013b8 <MCP2515_Initialize>
 80012da:	4603      	mov	r3, r0
 80012dc:	f083 0301 	eor.w	r3, r3, #1
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d002      	beq.n	80012ec <CANSPI_Initialize+0x9c>
    return -1;
 80012e6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ea:	e060      	b.n	80013ae <CANSPI_Initialize+0x15e>

  /* Configuration   */
  if(!MCP2515_SetConfigMode())
 80012ec:	f000 f886 	bl	80013fc <MCP2515_SetConfigMode>
 80012f0:	4603      	mov	r3, r0
 80012f2:	f083 0301 	eor.w	r3, r3, #1
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d002      	beq.n	8001302 <CANSPI_Initialize+0xb2>
    return -2;
 80012fc:	f06f 0301 	mvn.w	r3, #1
 8001300:	e055      	b.n	80013ae <CANSPI_Initialize+0x15e>

  /* Filter & Mask   */
  MCP2515_WriteByteSequence(MCP2515_RXM0SIDH, MCP2515_RXM0EID0, &(RXM0reg.RXM0SIDH));
 8001302:	1d3b      	adds	r3, r7, #4
 8001304:	461a      	mov	r2, r3
 8001306:	2123      	movs	r1, #35	@ 0x23
 8001308:	2020      	movs	r0, #32
 800130a:	f000 f8fd 	bl	8001508 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXM1SIDH, MCP2515_RXM1EID0, &(RXM1reg.RXM1SIDH));
 800130e:	463b      	mov	r3, r7
 8001310:	461a      	mov	r2, r3
 8001312:	2127      	movs	r1, #39	@ 0x27
 8001314:	2024      	movs	r0, #36	@ 0x24
 8001316:	f000 f8f7 	bl	8001508 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF0SIDH, MCP2515_RXF0EID0, &(RXF0reg.RXF0SIDH));
 800131a:	f107 031c 	add.w	r3, r7, #28
 800131e:	461a      	mov	r2, r3
 8001320:	2103      	movs	r1, #3
 8001322:	2000      	movs	r0, #0
 8001324:	f000 f8f0 	bl	8001508 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF1SIDH, MCP2515_RXF1EID0, &(RXF1reg.RXF1SIDH));
 8001328:	f107 0318 	add.w	r3, r7, #24
 800132c:	461a      	mov	r2, r3
 800132e:	2107      	movs	r1, #7
 8001330:	2004      	movs	r0, #4
 8001332:	f000 f8e9 	bl	8001508 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF2SIDH, MCP2515_RXF2EID0, &(RXF2reg.RXF2SIDH));
 8001336:	f107 0314 	add.w	r3, r7, #20
 800133a:	461a      	mov	r2, r3
 800133c:	210b      	movs	r1, #11
 800133e:	2008      	movs	r0, #8
 8001340:	f000 f8e2 	bl	8001508 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF3SIDH, MCP2515_RXF3EID0, &(RXF3reg.RXF3SIDH));
 8001344:	f107 0310 	add.w	r3, r7, #16
 8001348:	461a      	mov	r2, r3
 800134a:	2113      	movs	r1, #19
 800134c:	2010      	movs	r0, #16
 800134e:	f000 f8db 	bl	8001508 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF4SIDH, MCP2515_RXF4EID0, &(RXF4reg.RXF4SIDH));
 8001352:	f107 030c 	add.w	r3, r7, #12
 8001356:	461a      	mov	r2, r3
 8001358:	2117      	movs	r1, #23
 800135a:	2014      	movs	r0, #20
 800135c:	f000 f8d4 	bl	8001508 <MCP2515_WriteByteSequence>
  MCP2515_WriteByteSequence(MCP2515_RXF5SIDH, MCP2515_RXF5EID0, &(RXF5reg.RXF5SIDH));
 8001360:	f107 0308 	add.w	r3, r7, #8
 8001364:	461a      	mov	r2, r3
 8001366:	211b      	movs	r1, #27
 8001368:	2018      	movs	r0, #24
 800136a:	f000 f8cd 	bl	8001508 <MCP2515_WriteByteSequence>

  /* Accept All (Standard + Extended) */
  MCP2515_WriteByte(MCP2515_RXB0CTRL, 0x04);    //Enable BUKT, Accept Filter 0
 800136e:	2104      	movs	r1, #4
 8001370:	2060      	movs	r0, #96	@ 0x60
 8001372:	f000 f8a3 	bl	80014bc <MCP2515_WriteByte>
  MCP2515_WriteByte(MCP2515_RXB1CTRL, 0x01);    //Accept Filter 1
 8001376:	2101      	movs	r1, #1
 8001378:	2070      	movs	r0, #112	@ 0x70
 800137a:	f000 f89f 	bl	80014bc <MCP2515_WriteByte>
  * tbit = 1tq + 5tq + 6tq + 4tq = 16tq
  * 16tq = 2us = 500kbps
  */

  /* 00(SJW 1tq) 000000 */
  MCP2515_WriteByte(MCP2515_CNF1, 0x00);
 800137e:	2100      	movs	r1, #0
 8001380:	202a      	movs	r0, #42	@ 0x2a
 8001382:	f000 f89b 	bl	80014bc <MCP2515_WriteByte>

  /* 1 1 100(5tq) 101(6tq) */
  MCP2515_WriteByte(MCP2515_CNF2, 0xE5);
 8001386:	21e5      	movs	r1, #229	@ 0xe5
 8001388:	2029      	movs	r0, #41	@ 0x29
 800138a:	f000 f897 	bl	80014bc <MCP2515_WriteByte>

  /* 1 0 000 011(4tq) */
  MCP2515_WriteByte(MCP2515_CNF3, 0x83);
 800138e:	2183      	movs	r1, #131	@ 0x83
 8001390:	2028      	movs	r0, #40	@ 0x28
 8001392:	f000 f893 	bl	80014bc <MCP2515_WriteByte>

  /* Normal   */
  if(!MCP2515_SetNormalMode())
 8001396:	f000 f84f 	bl	8001438 <MCP2515_SetNormalMode>
 800139a:	4603      	mov	r3, r0
 800139c:	f083 0301 	eor.w	r3, r3, #1
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d002      	beq.n	80013ac <CANSPI_Initialize+0x15c>
    return -3;
 80013a6:	f06f 0302 	mvn.w	r3, #2
 80013aa:	e000      	b.n	80013ae <CANSPI_Initialize+0x15e>

  return 1;
 80013ac:	2301      	movs	r3, #1
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3720      	adds	r7, #32
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
	...

080013b8 <MCP2515_Initialize>:
static uint8_t SPI_Rx(void);
static void SPI_RxBuffer(uint8_t *buffer, uint8_t length);

/* MCP2515  */
bool MCP2515_Initialize(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
  MCP2515_CS_HIGH();
 80013be:	2201      	movs	r2, #1
 80013c0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013c4:	480b      	ldr	r0, [pc, #44]	@ (80013f4 <MCP2515_Initialize+0x3c>)
 80013c6:	f003 fa2f 	bl	8004828 <HAL_GPIO_WritePin>

  uint8_t loop = 10;
 80013ca:	230a      	movs	r3, #10
 80013cc:	71fb      	strb	r3, [r7, #7]

  do {
    /* SPI Ready  */
    if(HAL_SPI_GetState(SPI_CAN) == HAL_SPI_STATE_READY)
 80013ce:	480a      	ldr	r0, [pc, #40]	@ (80013f8 <MCP2515_Initialize+0x40>)
 80013d0:	f004 fcc0 	bl	8005d54 <HAL_SPI_GetState>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d101      	bne.n	80013de <MCP2515_Initialize+0x26>
      return true;
 80013da:	2301      	movs	r3, #1
 80013dc:	e006      	b.n	80013ec <MCP2515_Initialize+0x34>

    loop--;
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	3b01      	subs	r3, #1
 80013e2:	71fb      	strb	r3, [r7, #7]
  } while(loop > 0);
 80013e4:	79fb      	ldrb	r3, [r7, #7]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d1f1      	bne.n	80013ce <MCP2515_Initialize+0x16>

  return false;
 80013ea:	2300      	movs	r3, #0
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40020000 	.word	0x40020000
 80013f8:	200002f8 	.word	0x200002f8

080013fc <MCP2515_SetConfigMode>:

/* MCP2515    */
bool MCP2515_SetConfigMode(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
  /* CANCTRL Register Configuration   */
  MCP2515_WriteByte(MCP2515_CANCTRL, 0x80);
 8001402:	2180      	movs	r1, #128	@ 0x80
 8001404:	200f      	movs	r0, #15
 8001406:	f000 f859 	bl	80014bc <MCP2515_WriteByte>

  uint8_t loop = 10;
 800140a:	230a      	movs	r3, #10
 800140c:	71fb      	strb	r3, [r7, #7]

  do {
    /*   */
    if((MCP2515_ReadByte(MCP2515_CANSTAT) & 0xE0) == 0x80)
 800140e:	200e      	movs	r0, #14
 8001410:	f000 f830 	bl	8001474 <MCP2515_ReadByte>
 8001414:	4603      	mov	r3, r0
 8001416:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800141a:	2b80      	cmp	r3, #128	@ 0x80
 800141c:	d101      	bne.n	8001422 <MCP2515_SetConfigMode+0x26>
      return true;
 800141e:	2301      	movs	r3, #1
 8001420:	e006      	b.n	8001430 <MCP2515_SetConfigMode+0x34>

    loop--;
 8001422:	79fb      	ldrb	r3, [r7, #7]
 8001424:	3b01      	subs	r3, #1
 8001426:	71fb      	strb	r3, [r7, #7]
  } while(loop > 0);
 8001428:	79fb      	ldrb	r3, [r7, #7]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d1ef      	bne.n	800140e <MCP2515_SetConfigMode+0x12>

  return false;
 800142e:	2300      	movs	r3, #0
}
 8001430:	4618      	mov	r0, r3
 8001432:	3708      	adds	r7, #8
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}

08001438 <MCP2515_SetNormalMode>:

/* MCP2515  Normal  */
bool MCP2515_SetNormalMode(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
  /* CANCTRL Register Normal   */
  MCP2515_WriteByte(MCP2515_CANCTRL, 0x00);
 800143e:	2100      	movs	r1, #0
 8001440:	200f      	movs	r0, #15
 8001442:	f000 f83b 	bl	80014bc <MCP2515_WriteByte>

  uint8_t loop = 10;
 8001446:	230a      	movs	r3, #10
 8001448:	71fb      	strb	r3, [r7, #7]

  do {
    /*   */
    if((MCP2515_ReadByte(MCP2515_CANSTAT) & 0xE0) == 0x00)
 800144a:	200e      	movs	r0, #14
 800144c:	f000 f812 	bl	8001474 <MCP2515_ReadByte>
 8001450:	4603      	mov	r3, r0
 8001452:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d101      	bne.n	800145e <MCP2515_SetNormalMode+0x26>
      return true;
 800145a:	2301      	movs	r3, #1
 800145c:	e006      	b.n	800146c <MCP2515_SetNormalMode+0x34>

    loop--;
 800145e:	79fb      	ldrb	r3, [r7, #7]
 8001460:	3b01      	subs	r3, #1
 8001462:	71fb      	strb	r3, [r7, #7]
  } while(loop > 0);
 8001464:	79fb      	ldrb	r3, [r7, #7]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d1ef      	bne.n	800144a <MCP2515_SetNormalMode+0x12>

  return false;
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}

08001474 <MCP2515_ReadByte>:
  MCP2515_CS_HIGH();
}

/* 1  */
uint8_t MCP2515_ReadByte (uint8_t address)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	4603      	mov	r3, r0
 800147c:	71fb      	strb	r3, [r7, #7]
  uint8_t retVal;

  MCP2515_CS_LOW();
 800147e:	2200      	movs	r2, #0
 8001480:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001484:	480c      	ldr	r0, [pc, #48]	@ (80014b8 <MCP2515_ReadByte+0x44>)
 8001486:	f003 f9cf 	bl	8004828 <HAL_GPIO_WritePin>

  SPI_Tx(MCP2515_READ);
 800148a:	2003      	movs	r0, #3
 800148c:	f000 f868 	bl	8001560 <SPI_Tx>
  SPI_Tx(address);
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	4618      	mov	r0, r3
 8001494:	f000 f864 	bl	8001560 <SPI_Tx>
  retVal = SPI_Rx();
 8001498:	f000 f888 	bl	80015ac <SPI_Rx>
 800149c:	4603      	mov	r3, r0
 800149e:	73fb      	strb	r3, [r7, #15]

  MCP2515_CS_HIGH();
 80014a0:	2201      	movs	r2, #1
 80014a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014a6:	4804      	ldr	r0, [pc, #16]	@ (80014b8 <MCP2515_ReadByte+0x44>)
 80014a8:	f003 f9be 	bl	8004828 <HAL_GPIO_WritePin>

  return retVal;
 80014ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3710      	adds	r7, #16
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40020000 	.word	0x40020000

080014bc <MCP2515_WriteByte>:
  MCP2515_CS_HIGH();
}

/* 1  */
void MCP2515_WriteByte(uint8_t address, uint8_t data)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	460a      	mov	r2, r1
 80014c6:	71fb      	strb	r3, [r7, #7]
 80014c8:	4613      	mov	r3, r2
 80014ca:	71bb      	strb	r3, [r7, #6]
  MCP2515_CS_LOW();
 80014cc:	2200      	movs	r2, #0
 80014ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014d2:	480c      	ldr	r0, [pc, #48]	@ (8001504 <MCP2515_WriteByte+0x48>)
 80014d4:	f003 f9a8 	bl	8004828 <HAL_GPIO_WritePin>

  SPI_Tx(MCP2515_WRITE);
 80014d8:	2002      	movs	r0, #2
 80014da:	f000 f841 	bl	8001560 <SPI_Tx>
  SPI_Tx(address);
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	4618      	mov	r0, r3
 80014e2:	f000 f83d 	bl	8001560 <SPI_Tx>
  SPI_Tx(data);
 80014e6:	79bb      	ldrb	r3, [r7, #6]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f000 f839 	bl	8001560 <SPI_Tx>

  MCP2515_CS_HIGH();
 80014ee:	2201      	movs	r2, #1
 80014f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014f4:	4803      	ldr	r0, [pc, #12]	@ (8001504 <MCP2515_WriteByte+0x48>)
 80014f6:	f003 f997 	bl	8004828 <HAL_GPIO_WritePin>
}
 80014fa:	bf00      	nop
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40020000 	.word	0x40020000

08001508 <MCP2515_WriteByteSequence>:

/* Sequential Bytes  */
void MCP2515_WriteByteSequence(uint8_t startAddress, uint8_t endAddress, uint8_t *data)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b082      	sub	sp, #8
 800150c:	af00      	add	r7, sp, #0
 800150e:	4603      	mov	r3, r0
 8001510:	603a      	str	r2, [r7, #0]
 8001512:	71fb      	strb	r3, [r7, #7]
 8001514:	460b      	mov	r3, r1
 8001516:	71bb      	strb	r3, [r7, #6]
  MCP2515_CS_LOW();
 8001518:	2200      	movs	r2, #0
 800151a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800151e:	480f      	ldr	r0, [pc, #60]	@ (800155c <MCP2515_WriteByteSequence+0x54>)
 8001520:	f003 f982 	bl	8004828 <HAL_GPIO_WritePin>

  SPI_Tx(MCP2515_WRITE);
 8001524:	2002      	movs	r0, #2
 8001526:	f000 f81b 	bl	8001560 <SPI_Tx>
  SPI_Tx(startAddress);
 800152a:	79fb      	ldrb	r3, [r7, #7]
 800152c:	4618      	mov	r0, r3
 800152e:	f000 f817 	bl	8001560 <SPI_Tx>
  SPI_TxBuffer(data, (endAddress - startAddress + 1));
 8001532:	79ba      	ldrb	r2, [r7, #6]
 8001534:	79fb      	ldrb	r3, [r7, #7]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	b2db      	uxtb	r3, r3
 800153a:	3301      	adds	r3, #1
 800153c:	b2db      	uxtb	r3, r3
 800153e:	4619      	mov	r1, r3
 8001540:	6838      	ldr	r0, [r7, #0]
 8001542:	f000 f81f 	bl	8001584 <SPI_TxBuffer>

  MCP2515_CS_HIGH();
 8001546:	2201      	movs	r2, #1
 8001548:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800154c:	4803      	ldr	r0, [pc, #12]	@ (800155c <MCP2515_WriteByteSequence+0x54>)
 800154e:	f003 f96b 	bl	8004828 <HAL_GPIO_WritePin>
}
 8001552:	bf00      	nop
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40020000 	.word	0x40020000

08001560 <SPI_Tx>:
  MCP2515_CS_HIGH();
}

/* SPI Tx Wrapper  */
static void SPI_Tx(uint8_t data)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	4603      	mov	r3, r0
 8001568:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(SPI_CAN, &data, 1, SPI_TIMEOUT);
 800156a:	1df9      	adds	r1, r7, #7
 800156c:	230a      	movs	r3, #10
 800156e:	2201      	movs	r2, #1
 8001570:	4803      	ldr	r0, [pc, #12]	@ (8001580 <SPI_Tx+0x20>)
 8001572:	f003 ffe4 	bl	800553e <HAL_SPI_Transmit>
}
 8001576:	bf00      	nop
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	200002f8 	.word	0x200002f8

08001584 <SPI_TxBuffer>:

/* SPI Tx Wrapper  */
static void SPI_TxBuffer(uint8_t *buffer, uint8_t length)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
 800158c:	460b      	mov	r3, r1
 800158e:	70fb      	strb	r3, [r7, #3]
  HAL_SPI_Transmit(SPI_CAN, buffer, length, SPI_TIMEOUT);
 8001590:	78fb      	ldrb	r3, [r7, #3]
 8001592:	b29a      	uxth	r2, r3
 8001594:	230a      	movs	r3, #10
 8001596:	6879      	ldr	r1, [r7, #4]
 8001598:	4803      	ldr	r0, [pc, #12]	@ (80015a8 <SPI_TxBuffer+0x24>)
 800159a:	f003 ffd0 	bl	800553e <HAL_SPI_Transmit>
}
 800159e:	bf00      	nop
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	200002f8 	.word	0x200002f8

080015ac <SPI_Rx>:

/* SPI Rx Wrapper  */
static uint8_t SPI_Rx(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
  uint8_t retVal;
  HAL_SPI_Receive(SPI_CAN, &retVal, 1, SPI_TIMEOUT);
 80015b2:	1df9      	adds	r1, r7, #7
 80015b4:	230a      	movs	r3, #10
 80015b6:	2201      	movs	r2, #1
 80015b8:	4803      	ldr	r0, [pc, #12]	@ (80015c8 <SPI_Rx+0x1c>)
 80015ba:	f004 f903 	bl	80057c4 <HAL_SPI_Receive>
  return retVal;
 80015be:	79fb      	ldrb	r3, [r7, #7]
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3708      	adds	r7, #8
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	200002f8 	.word	0x200002f8

080015cc <SchTimerInterruptCallback>:
 *
 *
 */

void SchTimerInterruptCallback(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
	tickCounter++;
 80015d0:	4b22      	ldr	r3, [pc, #136]	@ (800165c <SchTimerInterruptCallback+0x90>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	3301      	adds	r3, #1
 80015d6:	4a21      	ldr	r2, [pc, #132]	@ (800165c <SchTimerInterruptCallback+0x90>)
 80015d8:	6013      	str	r3, [r2, #0]

	// Perform quick tasks every 1 ms
	if (tickCounter % 1 == 0) {
 80015da:	4b20      	ldr	r3, [pc, #128]	@ (800165c <SchTimerInterruptCallback+0x90>)
 80015dc:	681b      	ldr	r3, [r3, #0]
		fastTaskFlag = 1;
 80015de:	4b20      	ldr	r3, [pc, #128]	@ (8001660 <SchTimerInterruptCallback+0x94>)
 80015e0:	2201      	movs	r2, #1
 80015e2:	701a      	strb	r2, [r3, #0]
	}

	// Perform medium tasks every 10 ms
	if (tickCounter % 10 == 0) {
 80015e4:	4b1d      	ldr	r3, [pc, #116]	@ (800165c <SchTimerInterruptCallback+0x90>)
 80015e6:	6819      	ldr	r1, [r3, #0]
 80015e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001664 <SchTimerInterruptCallback+0x98>)
 80015ea:	fba3 2301 	umull	r2, r3, r3, r1
 80015ee:	08da      	lsrs	r2, r3, #3
 80015f0:	4613      	mov	r3, r2
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	4413      	add	r3, r2
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	1aca      	subs	r2, r1, r3
 80015fa:	2a00      	cmp	r2, #0
 80015fc:	d102      	bne.n	8001604 <SchTimerInterruptCallback+0x38>
		mediumTaskFlag = 1;
 80015fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001668 <SchTimerInterruptCallback+0x9c>)
 8001600:	2201      	movs	r2, #1
 8001602:	701a      	strb	r2, [r3, #0]
	}

	// Perform the task every 20 ms
	if (tickCounter % 20 == 0) {
 8001604:	4b15      	ldr	r3, [pc, #84]	@ (800165c <SchTimerInterruptCallback+0x90>)
 8001606:	6819      	ldr	r1, [r3, #0]
 8001608:	4b16      	ldr	r3, [pc, #88]	@ (8001664 <SchTimerInterruptCallback+0x98>)
 800160a:	fba3 2301 	umull	r2, r3, r3, r1
 800160e:	091a      	lsrs	r2, r3, #4
 8001610:	4613      	mov	r3, r2
 8001612:	009b      	lsls	r3, r3, #2
 8001614:	4413      	add	r3, r2
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	1aca      	subs	r2, r1, r3
 800161a:	2a00      	cmp	r2, #0
 800161c:	d102      	bne.n	8001624 <SchTimerInterruptCallback+0x58>
		conversionFlag = 1;
 800161e:	4b13      	ldr	r3, [pc, #76]	@ (800166c <SchTimerInterruptCallback+0xa0>)
 8001620:	2201      	movs	r2, #1
 8001622:	701a      	strb	r2, [r3, #0]
	}

	// Perform slow tasks every 100 ms
	if (tickCounter % 100 == 0) {
 8001624:	4b0d      	ldr	r3, [pc, #52]	@ (800165c <SchTimerInterruptCallback+0x90>)
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	4b11      	ldr	r3, [pc, #68]	@ (8001670 <SchTimerInterruptCallback+0xa4>)
 800162a:	fba3 1302 	umull	r1, r3, r3, r2
 800162e:	095b      	lsrs	r3, r3, #5
 8001630:	2164      	movs	r1, #100	@ 0x64
 8001632:	fb01 f303 	mul.w	r3, r1, r3
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	2b00      	cmp	r3, #0
 800163a:	d102      	bne.n	8001642 <SchTimerInterruptCallback+0x76>
		slowTaskFlag = 1;
 800163c:	4b0d      	ldr	r3, [pc, #52]	@ (8001674 <SchTimerInterruptCallback+0xa8>)
 800163e:	2201      	movs	r2, #1
 8001640:	701a      	strb	r2, [r3, #0]
	}

	// Reset the counter to prevent overflow
	if (tickCounter >= 1000) {
 8001642:	4b06      	ldr	r3, [pc, #24]	@ (800165c <SchTimerInterruptCallback+0x90>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800164a:	d302      	bcc.n	8001652 <SchTimerInterruptCallback+0x86>
		tickCounter = 0;
 800164c:	4b03      	ldr	r3, [pc, #12]	@ (800165c <SchTimerInterruptCallback+0x90>)
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
	}
}
 8001652:	bf00      	nop
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr
 800165c:	20000208 	.word	0x20000208
 8001660:	2000020c 	.word	0x2000020c
 8001664:	cccccccd 	.word	0xcccccccd
 8001668:	2000020d 	.word	0x2000020d
 800166c:	2000020e 	.word	0x2000020e
 8001670:	51eb851f 	.word	0x51eb851f
 8001674:	2000020f 	.word	0x2000020f

08001678 <SchedulerInitFct>:
 *
 *
 */

void SchedulerInitFct(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
	// Initialize SysTick to generate an interrupt every 1 ms.
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 160); // Formula for the divider: 128 MHz (of HCLK) / 4 (of APB1 Prescaler) / 2 (of APB2 Prescaler) * 10
 800167c:	f003 f9d4 	bl	8004a28 <HAL_RCC_GetHCLKFreq>
 8001680:	4603      	mov	r3, r0
 8001682:	4a0c      	ldr	r2, [pc, #48]	@ (80016b4 <SchedulerInitFct+0x3c>)
 8001684:	fba2 2303 	umull	r2, r3, r2, r3
 8001688:	09db      	lsrs	r3, r3, #7
 800168a:	4618      	mov	r0, r3
 800168c:	f002 fbbb 	bl	8003e06 <HAL_SYSTICK_Config>

	// Initialize other variables and flags if necessary
	tickCounter = 0;
 8001690:	4b09      	ldr	r3, [pc, #36]	@ (80016b8 <SchedulerInitFct+0x40>)
 8001692:	2200      	movs	r2, #0
 8001694:	601a      	str	r2, [r3, #0]
	fastTaskFlag = 0;
 8001696:	4b09      	ldr	r3, [pc, #36]	@ (80016bc <SchedulerInitFct+0x44>)
 8001698:	2200      	movs	r2, #0
 800169a:	701a      	strb	r2, [r3, #0]
	mediumTaskFlag = 0;
 800169c:	4b08      	ldr	r3, [pc, #32]	@ (80016c0 <SchedulerInitFct+0x48>)
 800169e:	2200      	movs	r2, #0
 80016a0:	701a      	strb	r2, [r3, #0]
	conversionFlag = 0;
 80016a2:	4b08      	ldr	r3, [pc, #32]	@ (80016c4 <SchedulerInitFct+0x4c>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	701a      	strb	r2, [r3, #0]
	slowTaskFlag = 0;
 80016a8:	4b07      	ldr	r3, [pc, #28]	@ (80016c8 <SchedulerInitFct+0x50>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	701a      	strb	r2, [r3, #0]
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	cccccccd 	.word	0xcccccccd
 80016b8:	20000208 	.word	0x20000208
 80016bc:	2000020c 	.word	0x2000020c
 80016c0:	2000020d 	.word	0x2000020d
 80016c4:	2000020e 	.word	0x2000020e
 80016c8:	2000020f 	.word	0x2000020f

080016cc <SchedulerMgmFct>:
 *
 *
 */

void SchedulerMgmFct(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
	// Perform quick tasks if the flag is set
	if (fastTaskFlag) {
 80016d0:	4b14      	ldr	r3, [pc, #80]	@ (8001724 <SchedulerMgmFct+0x58>)
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d004      	beq.n	80016e4 <SchedulerMgmFct+0x18>
		fastTaskFlag = 0;
 80016da:	4b12      	ldr	r3, [pc, #72]	@ (8001724 <SchedulerMgmFct+0x58>)
 80016dc:	2200      	movs	r2, #0
 80016de:	701a      	strb	r2, [r3, #0]
		TaskFast(); // Perform all quick tests
 80016e0:	f000 f83a 	bl	8001758 <TaskFast>
	}

	// Perform medium tasks if the flag is set
	if (mediumTaskFlag) {
 80016e4:	4b10      	ldr	r3, [pc, #64]	@ (8001728 <SchedulerMgmFct+0x5c>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d004      	beq.n	80016f8 <SchedulerMgmFct+0x2c>
		mediumTaskFlag = 0;
 80016ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001728 <SchedulerMgmFct+0x5c>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	701a      	strb	r2, [r3, #0]
		TaskMed(); // Perform all medium-speed tasks
 80016f4:	f000 f838 	bl	8001768 <TaskMed>
	}

	// Perform average sensors reading conversion before sending to Can
	if (conversionFlag){
 80016f8:	4b0c      	ldr	r3, [pc, #48]	@ (800172c <SchedulerMgmFct+0x60>)
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d004      	beq.n	800170c <SchedulerMgmFct+0x40>
		conversionFlag = 0;
 8001702:	4b0a      	ldr	r3, [pc, #40]	@ (800172c <SchedulerMgmFct+0x60>)
 8001704:	2200      	movs	r2, #0
 8001706:	701a      	strb	r2, [r3, #0]
		TaskConv(); // Perform the conversion of the average sensors reading
 8001708:	f000 f834 	bl	8001774 <TaskConv>
	}

	// Perform slow tasks if the flag is set
	if (slowTaskFlag) {
 800170c:	4b08      	ldr	r3, [pc, #32]	@ (8001730 <SchedulerMgmFct+0x64>)
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	b2db      	uxtb	r3, r3
 8001712:	2b00      	cmp	r3, #0
 8001714:	d004      	beq.n	8001720 <SchedulerMgmFct+0x54>
		slowTaskFlag = 0;
 8001716:	4b06      	ldr	r3, [pc, #24]	@ (8001730 <SchedulerMgmFct+0x64>)
 8001718:	2200      	movs	r2, #0
 800171a:	701a      	strb	r2, [r3, #0]
		TaskSlow();  // Perform all slow tasks
 800171c:	f000 f832 	bl	8001784 <TaskSlow>
	}

	// Other error handling tasks
}
 8001720:	bf00      	nop
 8001722:	bd80      	pop	{r7, pc}
 8001724:	2000020c 	.word	0x2000020c
 8001728:	2000020d 	.word	0x2000020d
 800172c:	2000020e 	.word	0x2000020e
 8001730:	2000020f 	.word	0x2000020f

08001734 <TaskInit>:
 *  General Tasks
 *
 *
 */
void TaskInit(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
	/* Executed once at startup. */
	/* TODO Functions for HW/SW initialization. */

	SchedulerInitFct();
 8001738:	f7ff ff9e 	bl	8001678 <SchedulerInitFct>

	#ifndef DEBUG_MODE
		HAL_ADC_Start_DMA(&hadc1, adc_buf, ADC_BUF_LEN);
 800173c:	2202      	movs	r2, #2
 800173e:	4904      	ldr	r1, [pc, #16]	@ (8001750 <TaskInit+0x1c>)
 8001740:	4804      	ldr	r0, [pc, #16]	@ (8001754 <TaskInit+0x20>)
 8001742:	f001 f815 	bl	8002770 <HAL_ADC_Start_DMA>
	#endif

	CanInit();
 8001746:	f7ff fbc7 	bl	8000ed8 <CanInit>
}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	20000210 	.word	0x20000210
 8001754:	20000228 	.word	0x20000228

08001758 <TaskFast>:

void TaskFast(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
	/* TODO functions executed periodically (fast schedulation, e.g. 1 ms). */

	#ifndef DEBUG_MODE
		Task1_AcquireSensorValues();
 800175c:	f000 f81a 	bl	8001794 <Task1_AcquireSensorValues>
	#endif

	Display_Can_Messages();
 8001760:	f7ff fc6e 	bl	8001040 <Display_Can_Messages>
}
 8001764:	bf00      	nop
 8001766:	bd80      	pop	{r7, pc}

08001768 <TaskMed>:

void TaskMed(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
	/* TODO functions executed periodically (medium schedulation, e.g. 10 ms). */

	#ifndef DEBUG_MODE
		Task1_AverageSensorValues();
 800176c:	f000 f866 	bl	800183c <Task1_AverageSensorValues>
	#endif
}
 8001770:	bf00      	nop
 8001772:	bd80      	pop	{r7, pc}

08001774 <TaskConv>:

void TaskConv(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
	/* TODO functions executed periodically (medium schedulation, e.g. 20 ms). */

	#ifndef DEBUG_MODE
		Task2_ConvertAndSendSensorData_Task4_ErrorHandling();
 8001778:	f000 f890 	bl	800189c <Task2_ConvertAndSendSensorData_Task4_ErrorHandling>
		Transmit_CAN_Message(&hcan1, 0x034, 3, g);

	#endif

	// Attention:  since I don't use an interrupt for reception with the MCP2515 can bus transceiver, reception is less accurate.
	Task3_ReadCANMessages();
 800177c:	f000 f91a 	bl	80019b4 <Task3_ReadCANMessages>
}
 8001780:	bf00      	nop
 8001782:	bd80      	pop	{r7, pc}

08001784 <TaskSlow>:

void TaskSlow(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
	/* TODO functions executed periodically (medium schedulation, e.g. 100 ms). */

}
 8001788:	bf00      	nop
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
	...

08001794 <Task1_AcquireSensorValues>:
 *
 * Suggestions:
 * Use DMA and interrupts to handle reading and averaging.
 *-----------------------------------------------------------------------------*/
void Task1_AcquireSensorValues(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b08e      	sub	sp, #56	@ 0x38
 8001798:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < hadc1.Init.NbrOfConversion; i++) {
 800179a:	2300      	movs	r3, #0
 800179c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80017a0:	e034      	b.n	800180c <Task1_AcquireSensorValues+0x78>
		raw_readings[i] = (uint16_t) adc_buf[i];
 80017a2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80017a6:	4a1f      	ldr	r2, [pc, #124]	@ (8001824 <Task1_AcquireSensorValues+0x90>)
 80017a8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80017ac:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80017b0:	b291      	uxth	r1, r2
 80017b2:	4a1d      	ldr	r2, [pc, #116]	@ (8001828 <Task1_AcquireSensorValues+0x94>)
 80017b4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		sum_readings[i] += raw_readings[i];
 80017b8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80017bc:	4a1b      	ldr	r2, [pc, #108]	@ (800182c <Task1_AcquireSensorValues+0x98>)
 80017be:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80017c2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80017c6:	4a18      	ldr	r2, [pc, #96]	@ (8001828 <Task1_AcquireSensorValues+0x94>)
 80017c8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80017cc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80017d0:	440a      	add	r2, r1
 80017d2:	b291      	uxth	r1, r2
 80017d4:	4a15      	ldr	r2, [pc, #84]	@ (800182c <Task1_AcquireSensorValues+0x98>)
 80017d6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		 // Display
		char msg[50];
		uint16_t msg_length = sprintf(msg, "%d) Potentiometer: %d\n", i, raw_readings[i]);
 80017da:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80017de:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80017e2:	4911      	ldr	r1, [pc, #68]	@ (8001828 <Task1_AcquireSensorValues+0x94>)
 80017e4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80017e8:	4638      	mov	r0, r7
 80017ea:	4911      	ldr	r1, [pc, #68]	@ (8001830 <Task1_AcquireSensorValues+0x9c>)
 80017ec:	f005 fd28 	bl	8007240 <siprintf>
 80017f0:	4603      	mov	r3, r0
 80017f2:	86bb      	strh	r3, [r7, #52]	@ 0x34

		// Transmit message via UART
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, msg_length, HAL_MAX_DELAY);
 80017f4:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80017f6:	4639      	mov	r1, r7
 80017f8:	f04f 33ff 	mov.w	r3, #4294967295
 80017fc:	480d      	ldr	r0, [pc, #52]	@ (8001834 <Task1_AcquireSensorValues+0xa0>)
 80017fe:	f004 fc49 	bl	8006094 <HAL_UART_Transmit>
	for (uint8_t i = 0; i < hadc1.Init.NbrOfConversion; i++) {
 8001802:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001806:	3301      	adds	r3, #1
 8001808:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800180c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001810:	4b09      	ldr	r3, [pc, #36]	@ (8001838 <Task1_AcquireSensorValues+0xa4>)
 8001812:	69db      	ldr	r3, [r3, #28]
 8001814:	429a      	cmp	r2, r3
 8001816:	d3c4      	bcc.n	80017a2 <Task1_AcquireSensorValues+0xe>
	}
}
 8001818:	bf00      	nop
 800181a:	bf00      	nop
 800181c:	3738      	adds	r7, #56	@ 0x38
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	20000210 	.word	0x20000210
 8001828:	20000218 	.word	0x20000218
 800182c:	2000021c 	.word	0x2000021c
 8001830:	0800956c 	.word	0x0800956c
 8001834:	20000350 	.word	0x20000350
 8001838:	20000228 	.word	0x20000228

0800183c <Task1_AverageSensorValues>:

void Task1_AverageSensorValues(void)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < hadc1.Init.NbrOfConversion; i++) {
 8001842:	2300      	movs	r3, #0
 8001844:	71fb      	strb	r3, [r7, #7]
 8001846:	e014      	b.n	8001872 <Task1_AverageSensorValues+0x36>
		avg_readings[i] = sum_readings[i] / 10;
 8001848:	79fb      	ldrb	r3, [r7, #7]
 800184a:	4a10      	ldr	r2, [pc, #64]	@ (800188c <Task1_AverageSensorValues+0x50>)
 800184c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	490f      	ldr	r1, [pc, #60]	@ (8001890 <Task1_AverageSensorValues+0x54>)
 8001854:	fba1 1202 	umull	r1, r2, r1, r2
 8001858:	08d2      	lsrs	r2, r2, #3
 800185a:	b291      	uxth	r1, r2
 800185c:	4a0d      	ldr	r2, [pc, #52]	@ (8001894 <Task1_AverageSensorValues+0x58>)
 800185e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		sum_readings[i] = 0;
 8001862:	79fb      	ldrb	r3, [r7, #7]
 8001864:	4a09      	ldr	r2, [pc, #36]	@ (800188c <Task1_AverageSensorValues+0x50>)
 8001866:	2100      	movs	r1, #0
 8001868:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (uint8_t i = 0; i < hadc1.Init.NbrOfConversion; i++) {
 800186c:	79fb      	ldrb	r3, [r7, #7]
 800186e:	3301      	adds	r3, #1
 8001870:	71fb      	strb	r3, [r7, #7]
 8001872:	79fa      	ldrb	r2, [r7, #7]
 8001874:	4b08      	ldr	r3, [pc, #32]	@ (8001898 <Task1_AverageSensorValues+0x5c>)
 8001876:	69db      	ldr	r3, [r3, #28]
 8001878:	429a      	cmp	r2, r3
 800187a:	d3e5      	bcc.n	8001848 <Task1_AverageSensorValues+0xc>
	}
}
 800187c:	bf00      	nop
 800187e:	bf00      	nop
 8001880:	370c      	adds	r7, #12
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	2000021c 	.word	0x2000021c
 8001890:	cccccccd 	.word	0xcccccccd
 8001894:	20000220 	.word	0x20000220
 8001898:	20000228 	.word	0x20000228

0800189c <Task2_ConvertAndSendSensorData_Task4_ErrorHandling>:
 * - When the value returns to normal, it will be possible to reactivate the board functions
 *   by sending a message on CAN1 to address 0x006 with content
 *   of a single byte containing the letter 'R' encoded as "char".
 *---------------------------------------------------------------------------- */
void Task2_ConvertAndSendSensorData_Task4_ErrorHandling(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
	uint8_t TxData[5];
	for(uint8_t i = 0; i < 5; i++){
 80018a2:	2300      	movs	r3, #0
 80018a4:	73fb      	strb	r3, [r7, #15]
 80018a6:	e008      	b.n	80018ba <Task2_ConvertAndSendSensorData_Task4_ErrorHandling+0x1e>
		TxData[i] = 0;
 80018a8:	7bfb      	ldrb	r3, [r7, #15]
 80018aa:	3310      	adds	r3, #16
 80018ac:	443b      	add	r3, r7
 80018ae:	2200      	movs	r2, #0
 80018b0:	f803 2c08 	strb.w	r2, [r3, #-8]
	for(uint8_t i = 0; i < 5; i++){
 80018b4:	7bfb      	ldrb	r3, [r7, #15]
 80018b6:	3301      	adds	r3, #1
 80018b8:	73fb      	strb	r3, [r7, #15]
 80018ba:	7bfb      	ldrb	r3, [r7, #15]
 80018bc:	2b04      	cmp	r3, #4
 80018be:	d9f3      	bls.n	80018a8 <Task2_ConvertAndSendSensorData_Task4_ErrorHandling+0xc>
	}

	int8_t conv_readings[ADC_BUF_LEN];
	for (uint8_t i = 0; i < hadc1.Init.NbrOfConversion; i++) {
 80018c0:	2300      	movs	r3, #0
 80018c2:	73bb      	strb	r3, [r7, #14]
 80018c4:	e04f      	b.n	8001966 <Task2_ConvertAndSendSensorData_Task4_ErrorHandling+0xca>
		// Convert the sensor reading to a percentage scale (0% - 100%).
		// The sensor's voltage range is from 0.3V (reading of 373) to 3V (reading of 3724).
		// The maximum possible sensor reading is 4096, corresponding to 110% in this formula.
		// The conversion formula scales the average reading proportionally.
		conv_readings[i] = (int8_t)(((avg_readings[i]-373) * 100) / (3723 - 373));
 80018c6:	7bbb      	ldrb	r3, [r7, #14]
 80018c8:	4a35      	ldr	r2, [pc, #212]	@ (80019a0 <Task2_ConvertAndSendSensorData_Task4_ErrorHandling+0x104>)
 80018ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018ce:	f2a3 1375 	subw	r3, r3, #373	@ 0x175
 80018d2:	2264      	movs	r2, #100	@ 0x64
 80018d4:	fb02 f303 	mul.w	r3, r2, r3
 80018d8:	4a32      	ldr	r2, [pc, #200]	@ (80019a4 <Task2_ConvertAndSendSensorData_Task4_ErrorHandling+0x108>)
 80018da:	fb82 1203 	smull	r1, r2, r2, r3
 80018de:	1292      	asrs	r2, r2, #10
 80018e0:	17db      	asrs	r3, r3, #31
 80018e2:	1ad2      	subs	r2, r2, r3
 80018e4:	7bbb      	ldrb	r3, [r7, #14]
 80018e6:	b252      	sxtb	r2, r2
 80018e8:	3310      	adds	r3, #16
 80018ea:	443b      	add	r3, r7
 80018ec:	f803 2c0c 	strb.w	r2, [r3, #-12]
		/*char msg[50];
		sprintf(msg, "\n\n%hu) Converted Values: %d \r\n", i, conv_readings[i]);
		HAL_UART_Transmit(&huart3, (uint8_t*) msg, strlen(msg),
		HAL_MAX_DELAY);*/

		if (conv_readings[i] >= 0 && conv_readings[i] <= 100){ // OK
 80018f0:	7bbb      	ldrb	r3, [r7, #14]
 80018f2:	3310      	adds	r3, #16
 80018f4:	443b      	add	r3, r7
 80018f6:	f913 3c0c 	ldrsb.w	r3, [r3, #-12]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	db21      	blt.n	8001942 <Task2_ConvertAndSendSensorData_Task4_ErrorHandling+0xa6>
 80018fe:	7bbb      	ldrb	r3, [r7, #14]
 8001900:	3310      	adds	r3, #16
 8001902:	443b      	add	r3, r7
 8001904:	f913 3c0c 	ldrsb.w	r3, [r3, #-12]
 8001908:	2b64      	cmp	r3, #100	@ 0x64
 800190a:	dc1a      	bgt.n	8001942 <Task2_ConvertAndSendSensorData_Task4_ErrorHandling+0xa6>

			//Re-establish the connection
			if(resetFlag){
 800190c:	4b26      	ldr	r3, [pc, #152]	@ (80019a8 <Task2_ConvertAndSendSensorData_Task4_ErrorHandling+0x10c>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d00a      	beq.n	800192a <Task2_ConvertAndSendSensorData_Task4_ErrorHandling+0x8e>
				resetFlag = 0;
 8001914:	4b24      	ldr	r3, [pc, #144]	@ (80019a8 <Task2_ConvertAndSendSensorData_Task4_ErrorHandling+0x10c>)
 8001916:	2200      	movs	r2, #0
 8001918:	701a      	strb	r2, [r3, #0]

				// Assign the connection re-establishment message to the CAN transmit data
				uint8_t ReestablishTxData = (uint8_t)'R';
 800191a:	2352      	movs	r3, #82	@ 0x52
 800191c:	70fb      	strb	r3, [r7, #3]
				Transmit_CAN_Message(&hcan1, 0x06, 1, &ReestablishTxData); // Add CAN message to transmit queue
 800191e:	1cfb      	adds	r3, r7, #3
 8001920:	2201      	movs	r2, #1
 8001922:	2106      	movs	r1, #6
 8001924:	4821      	ldr	r0, [pc, #132]	@ (80019ac <Task2_ConvertAndSendSensorData_Task4_ErrorHandling+0x110>)
 8001926:	f7ff fb09 	bl	8000f3c <Transmit_CAN_Message>
			}

			// Assign the converted reading to the CAN transmit data
			TxData[i] = (uint8_t) conv_readings[i];
 800192a:	7bbb      	ldrb	r3, [r7, #14]
 800192c:	3310      	adds	r3, #16
 800192e:	443b      	add	r3, r7
 8001930:	f913 2c0c 	ldrsb.w	r2, [r3, #-12]
 8001934:	7bbb      	ldrb	r3, [r7, #14]
 8001936:	b2d2      	uxtb	r2, r2
 8001938:	3310      	adds	r3, #16
 800193a:	443b      	add	r3, r7
 800193c:	f803 2c08 	strb.w	r2, [r3, #-8]
 8001940:	e00e      	b.n	8001960 <Task2_ConvertAndSendSensorData_Task4_ErrorHandling+0xc4>
		}else{ // ERROR
			resetFlag = 1;
 8001942:	4b19      	ldr	r3, [pc, #100]	@ (80019a8 <Task2_ConvertAndSendSensorData_Task4_ErrorHandling+0x10c>)
 8001944:	2201      	movs	r2, #1
 8001946:	701a      	strb	r2, [r3, #0]

			// Assign the error message to the CAN transmit data
			uint8_t ErrorTxData[2] = {(uint8_t) 'E', i + 1};
 8001948:	2345      	movs	r3, #69	@ 0x45
 800194a:	703b      	strb	r3, [r7, #0]
 800194c:	7bbb      	ldrb	r3, [r7, #14]
 800194e:	3301      	adds	r3, #1
 8001950:	b2db      	uxtb	r3, r3
 8001952:	707b      	strb	r3, [r7, #1]
			Transmit_CAN_Message(&hcan1, 0x05, 2, ErrorTxData); // Add CAN message to transmit queue
 8001954:	463b      	mov	r3, r7
 8001956:	2202      	movs	r2, #2
 8001958:	2105      	movs	r1, #5
 800195a:	4814      	ldr	r0, [pc, #80]	@ (80019ac <Task2_ConvertAndSendSensorData_Task4_ErrorHandling+0x110>)
 800195c:	f7ff faee 	bl	8000f3c <Transmit_CAN_Message>
	for (uint8_t i = 0; i < hadc1.Init.NbrOfConversion; i++) {
 8001960:	7bbb      	ldrb	r3, [r7, #14]
 8001962:	3301      	adds	r3, #1
 8001964:	73bb      	strb	r3, [r7, #14]
 8001966:	7bba      	ldrb	r2, [r7, #14]
 8001968:	4b11      	ldr	r3, [pc, #68]	@ (80019b0 <Task2_ConvertAndSendSensorData_Task4_ErrorHandling+0x114>)
 800196a:	69db      	ldr	r3, [r3, #28]
 800196c:	429a      	cmp	r2, r3
 800196e:	d3aa      	bcc.n	80018c6 <Task2_ConvertAndSendSensorData_Task4_ErrorHandling+0x2a>
			// TODO: enable this code if can2 is enabled:
			//Transmit_CAN_Message(&hcan2, 0x005, 2, &TxData);
		}
	}

	if (!resetFlag){
 8001970:	4b0d      	ldr	r3, [pc, #52]	@ (80019a8 <Task2_ConvertAndSendSensorData_Task4_ErrorHandling+0x10c>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d10e      	bne.n	8001996 <Task2_ConvertAndSendSensorData_Task4_ErrorHandling+0xfa>
		// Send sensor data via CAN
		Transmit_CAN_Message(&hcan1, 0x35, 4, TxData);
 8001978:	f107 0308 	add.w	r3, r7, #8
 800197c:	2204      	movs	r2, #4
 800197e:	2135      	movs	r1, #53	@ 0x35
 8001980:	480a      	ldr	r0, [pc, #40]	@ (80019ac <Task2_ConvertAndSendSensorData_Task4_ErrorHandling+0x110>)
 8001982:	f7ff fadb 	bl	8000f3c <Transmit_CAN_Message>
		Transmit_CAN_Message(&hcan1, 0x36, 1, &TxData[4]);
 8001986:	f107 0308 	add.w	r3, r7, #8
 800198a:	3304      	adds	r3, #4
 800198c:	2201      	movs	r2, #1
 800198e:	2136      	movs	r1, #54	@ 0x36
 8001990:	4806      	ldr	r0, [pc, #24]	@ (80019ac <Task2_ConvertAndSendSensorData_Task4_ErrorHandling+0x110>)
 8001992:	f7ff fad3 	bl	8000f3c <Transmit_CAN_Message>
	}
}
 8001996:	bf00      	nop
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	20000220 	.word	0x20000220
 80019a4:	4e407f29 	.word	0x4e407f29
 80019a8:	20000224 	.word	0x20000224
 80019ac:	200002d0 	.word	0x200002d0
 80019b0:	20000228 	.word	0x20000228

080019b4 <Task3_ReadCANMessages>:
 * - 0x034 -> [gx, gy, gz]
 * Read these messages and save the data contained in them, taking into account that
 * each variable is encoded as "short int".
 *-----------------------------------------------------------------------------*/
void Task3_ReadCANMessages(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
			Receive_CAN_Message_MCP2515();
		#else
			Debug_Receive_CAN_Message_MCP2515();
		#endif
	#endif
}
 80019b8:	bf00      	nop
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr

080019c2 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019c6:	f000 fd0d 	bl	80023e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019ca:	f000 f811 	bl	80019f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019ce:	f000 f993 	bl	8001cf8 <MX_GPIO_Init>
  MX_DMA_Init();
 80019d2:	f000 f971 	bl	8001cb8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80019d6:	f000 f945 	bl	8001c64 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80019da:	f000 f90d 	bl	8001bf8 <MX_SPI1_Init>
  MX_ADC1_Init();
 80019de:	f000 f875 	bl	8001acc <MX_ADC1_Init>
  MX_CAN1_Init();
 80019e2:	f000 f8d3 	bl	8001b8c <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  TaskInit();
 80019e6:	f7ff fea5 	bl	8001734 <TaskInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SchedulerMgmFct();
 80019ea:	f7ff fe6f 	bl	80016cc <SchedulerMgmFct>
 80019ee:	e7fc      	b.n	80019ea <main+0x28>

080019f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b094      	sub	sp, #80	@ 0x50
 80019f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019f6:	f107 031c 	add.w	r3, r7, #28
 80019fa:	2234      	movs	r2, #52	@ 0x34
 80019fc:	2100      	movs	r1, #0
 80019fe:	4618      	mov	r0, r3
 8001a00:	f005 fc81 	bl	8007306 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a04:	f107 0308 	add.w	r3, r7, #8
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
 8001a10:	60da      	str	r2, [r3, #12]
 8001a12:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a14:	2300      	movs	r3, #0
 8001a16:	607b      	str	r3, [r7, #4]
 8001a18:	4b2a      	ldr	r3, [pc, #168]	@ (8001ac4 <SystemClock_Config+0xd4>)
 8001a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1c:	4a29      	ldr	r2, [pc, #164]	@ (8001ac4 <SystemClock_Config+0xd4>)
 8001a1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a22:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a24:	4b27      	ldr	r3, [pc, #156]	@ (8001ac4 <SystemClock_Config+0xd4>)
 8001a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a2c:	607b      	str	r3, [r7, #4]
 8001a2e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a30:	2300      	movs	r3, #0
 8001a32:	603b      	str	r3, [r7, #0]
 8001a34:	4b24      	ldr	r3, [pc, #144]	@ (8001ac8 <SystemClock_Config+0xd8>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001a3c:	4a22      	ldr	r2, [pc, #136]	@ (8001ac8 <SystemClock_Config+0xd8>)
 8001a3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a42:	6013      	str	r3, [r2, #0]
 8001a44:	4b20      	ldr	r3, [pc, #128]	@ (8001ac8 <SystemClock_Config+0xd8>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001a4c:	603b      	str	r3, [r7, #0]
 8001a4e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a50:	2302      	movs	r3, #2
 8001a52:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a54:	2301      	movs	r3, #1
 8001a56:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a58:	2310      	movs	r3, #16
 8001a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a60:	2300      	movs	r3, #0
 8001a62:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a64:	2308      	movs	r3, #8
 8001a66:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001a68:	23c0      	movs	r3, #192	@ 0xc0
 8001a6a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001a70:	2302      	movs	r3, #2
 8001a72:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001a74:	2302      	movs	r3, #2
 8001a76:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a78:	f107 031c 	add.w	r3, r7, #28
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f003 fa37 	bl	8004ef0 <HAL_RCC_OscConfig>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001a88:	f000 f9cb 	bl	8001e22 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a8c:	230f      	movs	r3, #15
 8001a8e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a90:	2302      	movs	r3, #2
 8001a92:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = 16;
 8001a94:	2310      	movs	r3, #16
 8001a96:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a98:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001a9c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aa2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001aa4:	f107 0308 	add.w	r3, r7, #8
 8001aa8:	2104      	movs	r1, #4
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f002 fed6 	bl	800485c <HAL_RCC_ClockConfig>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001ab6:	f000 f9b4 	bl	8001e22 <Error_Handler>
  }
}
 8001aba:	bf00      	nop
 8001abc:	3750      	adds	r7, #80	@ 0x50
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40023800 	.word	0x40023800
 8001ac8:	40007000 	.word	0x40007000

08001acc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b084      	sub	sp, #16
 8001ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ad2:	463b      	mov	r3, r7
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	601a      	str	r2, [r3, #0]
 8001ad8:	605a      	str	r2, [r3, #4]
 8001ada:	609a      	str	r2, [r3, #8]
 8001adc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001ade:	4b28      	ldr	r3, [pc, #160]	@ (8001b80 <MX_ADC1_Init+0xb4>)
 8001ae0:	4a28      	ldr	r2, [pc, #160]	@ (8001b84 <MX_ADC1_Init+0xb8>)
 8001ae2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001ae4:	4b26      	ldr	r3, [pc, #152]	@ (8001b80 <MX_ADC1_Init+0xb4>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001aea:	4b25      	ldr	r3, [pc, #148]	@ (8001b80 <MX_ADC1_Init+0xb4>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001af0:	4b23      	ldr	r3, [pc, #140]	@ (8001b80 <MX_ADC1_Init+0xb4>)
 8001af2:	2201      	movs	r2, #1
 8001af4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001af6:	4b22      	ldr	r3, [pc, #136]	@ (8001b80 <MX_ADC1_Init+0xb4>)
 8001af8:	2201      	movs	r2, #1
 8001afa:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001afc:	4b20      	ldr	r3, [pc, #128]	@ (8001b80 <MX_ADC1_Init+0xb4>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b04:	4b1e      	ldr	r3, [pc, #120]	@ (8001b80 <MX_ADC1_Init+0xb4>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b0a:	4b1d      	ldr	r3, [pc, #116]	@ (8001b80 <MX_ADC1_Init+0xb4>)
 8001b0c:	4a1e      	ldr	r2, [pc, #120]	@ (8001b88 <MX_ADC1_Init+0xbc>)
 8001b0e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b10:	4b1b      	ldr	r3, [pc, #108]	@ (8001b80 <MX_ADC1_Init+0xb4>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001b16:	4b1a      	ldr	r3, [pc, #104]	@ (8001b80 <MX_ADC1_Init+0xb4>)
 8001b18:	2202      	movs	r2, #2
 8001b1a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001b1c:	4b18      	ldr	r3, [pc, #96]	@ (8001b80 <MX_ADC1_Init+0xb4>)
 8001b1e:	2201      	movs	r2, #1
 8001b20:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b24:	4b16      	ldr	r3, [pc, #88]	@ (8001b80 <MX_ADC1_Init+0xb4>)
 8001b26:	2201      	movs	r2, #1
 8001b28:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b2a:	4815      	ldr	r0, [pc, #84]	@ (8001b80 <MX_ADC1_Init+0xb4>)
 8001b2c:	f000 fccc 	bl	80024c8 <HAL_ADC_Init>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001b36:	f000 f974 	bl	8001e22 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001b42:	2307      	movs	r3, #7
 8001b44:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b46:	463b      	mov	r3, r7
 8001b48:	4619      	mov	r1, r3
 8001b4a:	480d      	ldr	r0, [pc, #52]	@ (8001b80 <MX_ADC1_Init+0xb4>)
 8001b4c:	f000 ff34 	bl	80029b8 <HAL_ADC_ConfigChannel>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001b56:	f000 f964 	bl	8001e22 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001b5e:	2302      	movs	r3, #2
 8001b60:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b62:	463b      	mov	r3, r7
 8001b64:	4619      	mov	r1, r3
 8001b66:	4806      	ldr	r0, [pc, #24]	@ (8001b80 <MX_ADC1_Init+0xb4>)
 8001b68:	f000 ff26 	bl	80029b8 <HAL_ADC_ConfigChannel>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8001b72:	f000 f956 	bl	8001e22 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b76:	bf00      	nop
 8001b78:	3710      	adds	r7, #16
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20000228 	.word	0x20000228
 8001b84:	40012000 	.word	0x40012000
 8001b88:	0f000001 	.word	0x0f000001

08001b8c <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001b90:	4b17      	ldr	r3, [pc, #92]	@ (8001bf0 <MX_CAN1_Init+0x64>)
 8001b92:	4a18      	ldr	r2, [pc, #96]	@ (8001bf4 <MX_CAN1_Init+0x68>)
 8001b94:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8001b96:	4b16      	ldr	r3, [pc, #88]	@ (8001bf0 <MX_CAN1_Init+0x64>)
 8001b98:	2210      	movs	r2, #16
 8001b9a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001b9c:	4b14      	ldr	r3, [pc, #80]	@ (8001bf0 <MX_CAN1_Init+0x64>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001ba2:	4b13      	ldr	r3, [pc, #76]	@ (8001bf0 <MX_CAN1_Init+0x64>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001ba8:	4b11      	ldr	r3, [pc, #68]	@ (8001bf0 <MX_CAN1_Init+0x64>)
 8001baa:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001bae:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001bb0:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf0 <MX_CAN1_Init+0x64>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001bb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf0 <MX_CAN1_Init+0x64>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8001bf0 <MX_CAN1_Init+0x64>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001bc2:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf0 <MX_CAN1_Init+0x64>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001bc8:	4b09      	ldr	r3, [pc, #36]	@ (8001bf0 <MX_CAN1_Init+0x64>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001bce:	4b08      	ldr	r3, [pc, #32]	@ (8001bf0 <MX_CAN1_Init+0x64>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001bd4:	4b06      	ldr	r3, [pc, #24]	@ (8001bf0 <MX_CAN1_Init+0x64>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001bda:	4805      	ldr	r0, [pc, #20]	@ (8001bf0 <MX_CAN1_Init+0x64>)
 8001bdc:	f001 f9a6 	bl	8002f2c <HAL_CAN_Init>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8001be6:	f000 f91c 	bl	8001e22 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001bea:	bf00      	nop
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	200002d0 	.word	0x200002d0
 8001bf4:	40006400 	.word	0x40006400

08001bf8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001bfc:	4b17      	ldr	r3, [pc, #92]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001bfe:	4a18      	ldr	r2, [pc, #96]	@ (8001c60 <MX_SPI1_Init+0x68>)
 8001c00:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c02:	4b16      	ldr	r3, [pc, #88]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c04:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c08:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c0a:	4b14      	ldr	r3, [pc, #80]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c10:	4b12      	ldr	r3, [pc, #72]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c16:	4b11      	ldr	r3, [pc, #68]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c1c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c22:	4b0e      	ldr	r3, [pc, #56]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c28:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001c2a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c2c:	2230      	movs	r2, #48	@ 0x30
 8001c2e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c30:	4b0a      	ldr	r3, [pc, #40]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c36:	4b09      	ldr	r3, [pc, #36]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c3c:	4b07      	ldr	r3, [pc, #28]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001c42:	4b06      	ldr	r3, [pc, #24]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c44:	220a      	movs	r2, #10
 8001c46:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c48:	4804      	ldr	r0, [pc, #16]	@ (8001c5c <MX_SPI1_Init+0x64>)
 8001c4a:	f003 fbef 	bl	800542c <HAL_SPI_Init>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001c54:	f000 f8e5 	bl	8001e22 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c58:	bf00      	nop
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	200002f8 	.word	0x200002f8
 8001c60:	40013000 	.word	0x40013000

08001c64 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c68:	4b11      	ldr	r3, [pc, #68]	@ (8001cb0 <MX_USART2_UART_Init+0x4c>)
 8001c6a:	4a12      	ldr	r2, [pc, #72]	@ (8001cb4 <MX_USART2_UART_Init+0x50>)
 8001c6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c6e:	4b10      	ldr	r3, [pc, #64]	@ (8001cb0 <MX_USART2_UART_Init+0x4c>)
 8001c70:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001c76:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb0 <MX_USART2_UART_Init+0x4c>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8001cb0 <MX_USART2_UART_Init+0x4c>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c82:	4b0b      	ldr	r3, [pc, #44]	@ (8001cb0 <MX_USART2_UART_Init+0x4c>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c88:	4b09      	ldr	r3, [pc, #36]	@ (8001cb0 <MX_USART2_UART_Init+0x4c>)
 8001c8a:	220c      	movs	r2, #12
 8001c8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c8e:	4b08      	ldr	r3, [pc, #32]	@ (8001cb0 <MX_USART2_UART_Init+0x4c>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c94:	4b06      	ldr	r3, [pc, #24]	@ (8001cb0 <MX_USART2_UART_Init+0x4c>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c9a:	4805      	ldr	r0, [pc, #20]	@ (8001cb0 <MX_USART2_UART_Init+0x4c>)
 8001c9c:	f004 f9aa 	bl	8005ff4 <HAL_UART_Init>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ca6:	f000 f8bc 	bl	8001e22 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	20000350 	.word	0x20000350
 8001cb4:	40004400 	.word	0x40004400

08001cb8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	607b      	str	r3, [r7, #4]
 8001cc2:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf4 <MX_DMA_Init+0x3c>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc6:	4a0b      	ldr	r2, [pc, #44]	@ (8001cf4 <MX_DMA_Init+0x3c>)
 8001cc8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001ccc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cce:	4b09      	ldr	r3, [pc, #36]	@ (8001cf4 <MX_DMA_Init+0x3c>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cd6:	607b      	str	r3, [r7, #4]
 8001cd8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	2100      	movs	r1, #0
 8001cde:	2038      	movs	r0, #56	@ 0x38
 8001ce0:	f002 f867 	bl	8003db2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001ce4:	2038      	movs	r0, #56	@ 0x38
 8001ce6:	f002 f880 	bl	8003dea <HAL_NVIC_EnableIRQ>

}
 8001cea:	bf00      	nop
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	40023800 	.word	0x40023800

08001cf8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08a      	sub	sp, #40	@ 0x28
 8001cfc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfe:	f107 0314 	add.w	r3, r7, #20
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	605a      	str	r2, [r3, #4]
 8001d08:	609a      	str	r2, [r3, #8]
 8001d0a:	60da      	str	r2, [r3, #12]
 8001d0c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d0e:	2300      	movs	r3, #0
 8001d10:	613b      	str	r3, [r7, #16]
 8001d12:	4b31      	ldr	r3, [pc, #196]	@ (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d16:	4a30      	ldr	r2, [pc, #192]	@ (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d18:	f043 0304 	orr.w	r3, r3, #4
 8001d1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d1e:	4b2e      	ldr	r3, [pc, #184]	@ (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d22:	f003 0304 	and.w	r3, r3, #4
 8001d26:	613b      	str	r3, [r7, #16]
 8001d28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	60fb      	str	r3, [r7, #12]
 8001d2e:	4b2a      	ldr	r3, [pc, #168]	@ (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d32:	4a29      	ldr	r2, [pc, #164]	@ (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d3a:	4b27      	ldr	r3, [pc, #156]	@ (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d42:	60fb      	str	r3, [r7, #12]
 8001d44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	60bb      	str	r3, [r7, #8]
 8001d4a:	4b23      	ldr	r3, [pc, #140]	@ (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4e:	4a22      	ldr	r2, [pc, #136]	@ (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d50:	f043 0301 	orr.w	r3, r3, #1
 8001d54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d56:	4b20      	ldr	r3, [pc, #128]	@ (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5a:	f003 0301 	and.w	r3, r3, #1
 8001d5e:	60bb      	str	r3, [r7, #8]
 8001d60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	607b      	str	r3, [r7, #4]
 8001d66:	4b1c      	ldr	r3, [pc, #112]	@ (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d6a:	4a1b      	ldr	r2, [pc, #108]	@ (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d6c:	f043 0302 	orr.w	r3, r3, #2
 8001d70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d72:	4b19      	ldr	r3, [pc, #100]	@ (8001dd8 <MX_GPIO_Init+0xe0>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d76:	f003 0302 	and.w	r3, r3, #2
 8001d7a:	607b      	str	r3, [r7, #4]
 8001d7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001d7e:	2200      	movs	r2, #0
 8001d80:	2120      	movs	r1, #32
 8001d82:	4816      	ldr	r0, [pc, #88]	@ (8001ddc <MX_GPIO_Init+0xe4>)
 8001d84:	f002 fd50 	bl	8004828 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8001d88:	2201      	movs	r2, #1
 8001d8a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d8e:	4813      	ldr	r0, [pc, #76]	@ (8001ddc <MX_GPIO_Init+0xe4>)
 8001d90:	f002 fd4a 	bl	8004828 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001d94:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d9a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001d9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da0:	2300      	movs	r3, #0
 8001da2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001da4:	f107 0314 	add.w	r3, r7, #20
 8001da8:	4619      	mov	r1, r3
 8001daa:	480d      	ldr	r0, [pc, #52]	@ (8001de0 <MX_GPIO_Init+0xe8>)
 8001dac:	f002 fba8 	bl	8004500 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin SPI_CS_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|SPI_CS_Pin;
 8001db0:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8001db4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001db6:	2301      	movs	r3, #1
 8001db8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc2:	f107 0314 	add.w	r3, r7, #20
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4804      	ldr	r0, [pc, #16]	@ (8001ddc <MX_GPIO_Init+0xe4>)
 8001dca:	f002 fb99 	bl	8004500 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001dce:	bf00      	nop
 8001dd0:	3728      	adds	r7, #40	@ 0x28
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40023800 	.word	0x40023800
 8001ddc:	40020000 	.word	0x40020000
 8001de0:	40020800 	.word	0x40020800

08001de4 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
// Called when first half of buffer is filled
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) {
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
}
 8001dec:	bf00      	nop
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <HAL_ADC_ConvCpltCallback>:

// Called when buffer is completed filled
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
}
 8001e00:	bf00      	nop
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <HAL_CAN_RxFifo0MsgPendingCallback>:

// Called when there is at least one new message pending in CAN FIFO 0
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
	#ifndef DEBUG_MODE
		Receive_CAN_Message_SN65HVD230(hcan);
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f7ff f8a3 	bl	8000f60 <Receive_CAN_Message_SN65HVD230>
	#else
		Debug_Receive_CAN_Message_SN65HVD230(hcan);
	#endif
}
 8001e1a:	bf00      	nop
 8001e1c:	3708      	adds	r7, #8
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}

08001e22 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e22:	b480      	push	{r7}
 8001e24:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e26:	b672      	cpsid	i
}
 8001e28:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e2a:	bf00      	nop
 8001e2c:	e7fd      	b.n	8001e2a <Error_Handler+0x8>
	...

08001e30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e36:	2300      	movs	r3, #0
 8001e38:	607b      	str	r3, [r7, #4]
 8001e3a:	4b10      	ldr	r3, [pc, #64]	@ (8001e7c <HAL_MspInit+0x4c>)
 8001e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e3e:	4a0f      	ldr	r2, [pc, #60]	@ (8001e7c <HAL_MspInit+0x4c>)
 8001e40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e44:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e46:	4b0d      	ldr	r3, [pc, #52]	@ (8001e7c <HAL_MspInit+0x4c>)
 8001e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e4e:	607b      	str	r3, [r7, #4]
 8001e50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e52:	2300      	movs	r3, #0
 8001e54:	603b      	str	r3, [r7, #0]
 8001e56:	4b09      	ldr	r3, [pc, #36]	@ (8001e7c <HAL_MspInit+0x4c>)
 8001e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e5a:	4a08      	ldr	r2, [pc, #32]	@ (8001e7c <HAL_MspInit+0x4c>)
 8001e5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e60:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e62:	4b06      	ldr	r3, [pc, #24]	@ (8001e7c <HAL_MspInit+0x4c>)
 8001e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e6a:	603b      	str	r3, [r7, #0]
 8001e6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e6e:	bf00      	nop
 8001e70:	370c      	adds	r7, #12
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	40023800 	.word	0x40023800

08001e80 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b08a      	sub	sp, #40	@ 0x28
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e88:	f107 0314 	add.w	r3, r7, #20
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	601a      	str	r2, [r3, #0]
 8001e90:	605a      	str	r2, [r3, #4]
 8001e92:	609a      	str	r2, [r3, #8]
 8001e94:	60da      	str	r2, [r3, #12]
 8001e96:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a33      	ldr	r2, [pc, #204]	@ (8001f6c <HAL_ADC_MspInit+0xec>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d15f      	bne.n	8001f62 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	613b      	str	r3, [r7, #16]
 8001ea6:	4b32      	ldr	r3, [pc, #200]	@ (8001f70 <HAL_ADC_MspInit+0xf0>)
 8001ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eaa:	4a31      	ldr	r2, [pc, #196]	@ (8001f70 <HAL_ADC_MspInit+0xf0>)
 8001eac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001eb0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001eb2:	4b2f      	ldr	r3, [pc, #188]	@ (8001f70 <HAL_ADC_MspInit+0xf0>)
 8001eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eba:	613b      	str	r3, [r7, #16]
 8001ebc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60fb      	str	r3, [r7, #12]
 8001ec2:	4b2b      	ldr	r3, [pc, #172]	@ (8001f70 <HAL_ADC_MspInit+0xf0>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec6:	4a2a      	ldr	r2, [pc, #168]	@ (8001f70 <HAL_ADC_MspInit+0xf0>)
 8001ec8:	f043 0301 	orr.w	r3, r3, #1
 8001ecc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ece:	4b28      	ldr	r3, [pc, #160]	@ (8001f70 <HAL_ADC_MspInit+0xf0>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	60fb      	str	r3, [r7, #12]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001eda:	2303      	movs	r3, #3
 8001edc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee6:	f107 0314 	add.w	r3, r7, #20
 8001eea:	4619      	mov	r1, r3
 8001eec:	4821      	ldr	r0, [pc, #132]	@ (8001f74 <HAL_ADC_MspInit+0xf4>)
 8001eee:	f002 fb07 	bl	8004500 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001ef2:	4b21      	ldr	r3, [pc, #132]	@ (8001f78 <HAL_ADC_MspInit+0xf8>)
 8001ef4:	4a21      	ldr	r2, [pc, #132]	@ (8001f7c <HAL_ADC_MspInit+0xfc>)
 8001ef6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001ef8:	4b1f      	ldr	r3, [pc, #124]	@ (8001f78 <HAL_ADC_MspInit+0xf8>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001efe:	4b1e      	ldr	r3, [pc, #120]	@ (8001f78 <HAL_ADC_MspInit+0xf8>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f04:	4b1c      	ldr	r3, [pc, #112]	@ (8001f78 <HAL_ADC_MspInit+0xf8>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001f0a:	4b1b      	ldr	r3, [pc, #108]	@ (8001f78 <HAL_ADC_MspInit+0xf8>)
 8001f0c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f10:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001f12:	4b19      	ldr	r3, [pc, #100]	@ (8001f78 <HAL_ADC_MspInit+0xf8>)
 8001f14:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001f18:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001f1a:	4b17      	ldr	r3, [pc, #92]	@ (8001f78 <HAL_ADC_MspInit+0xf8>)
 8001f1c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001f20:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001f22:	4b15      	ldr	r3, [pc, #84]	@ (8001f78 <HAL_ADC_MspInit+0xf8>)
 8001f24:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f28:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001f2a:	4b13      	ldr	r3, [pc, #76]	@ (8001f78 <HAL_ADC_MspInit+0xf8>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f30:	4b11      	ldr	r3, [pc, #68]	@ (8001f78 <HAL_ADC_MspInit+0xf8>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001f36:	4810      	ldr	r0, [pc, #64]	@ (8001f78 <HAL_ADC_MspInit+0xf8>)
 8001f38:	f001 ff72 	bl	8003e20 <HAL_DMA_Init>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001f42:	f7ff ff6e 	bl	8001e22 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4a0b      	ldr	r2, [pc, #44]	@ (8001f78 <HAL_ADC_MspInit+0xf8>)
 8001f4a:	639a      	str	r2, [r3, #56]	@ 0x38
 8001f4c:	4a0a      	ldr	r2, [pc, #40]	@ (8001f78 <HAL_ADC_MspInit+0xf8>)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 8001f52:	2200      	movs	r2, #0
 8001f54:	2101      	movs	r1, #1
 8001f56:	2012      	movs	r0, #18
 8001f58:	f001 ff2b 	bl	8003db2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001f5c:	2012      	movs	r0, #18
 8001f5e:	f001 ff44 	bl	8003dea <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001f62:	bf00      	nop
 8001f64:	3728      	adds	r7, #40	@ 0x28
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	40012000 	.word	0x40012000
 8001f70:	40023800 	.word	0x40023800
 8001f74:	40020000 	.word	0x40020000
 8001f78:	20000270 	.word	0x20000270
 8001f7c:	40026410 	.word	0x40026410

08001f80 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b08a      	sub	sp, #40	@ 0x28
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f88:	f107 0314 	add.w	r3, r7, #20
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	601a      	str	r2, [r3, #0]
 8001f90:	605a      	str	r2, [r3, #4]
 8001f92:	609a      	str	r2, [r3, #8]
 8001f94:	60da      	str	r2, [r3, #12]
 8001f96:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a1d      	ldr	r2, [pc, #116]	@ (8002014 <HAL_CAN_MspInit+0x94>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d134      	bne.n	800200c <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	613b      	str	r3, [r7, #16]
 8001fa6:	4b1c      	ldr	r3, [pc, #112]	@ (8002018 <HAL_CAN_MspInit+0x98>)
 8001fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001faa:	4a1b      	ldr	r2, [pc, #108]	@ (8002018 <HAL_CAN_MspInit+0x98>)
 8001fac:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001fb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fb2:	4b19      	ldr	r3, [pc, #100]	@ (8002018 <HAL_CAN_MspInit+0x98>)
 8001fb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fba:	613b      	str	r3, [r7, #16]
 8001fbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	60fb      	str	r3, [r7, #12]
 8001fc2:	4b15      	ldr	r3, [pc, #84]	@ (8002018 <HAL_CAN_MspInit+0x98>)
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc6:	4a14      	ldr	r2, [pc, #80]	@ (8002018 <HAL_CAN_MspInit+0x98>)
 8001fc8:	f043 0302 	orr.w	r3, r3, #2
 8001fcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fce:	4b12      	ldr	r3, [pc, #72]	@ (8002018 <HAL_CAN_MspInit+0x98>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd2:	f003 0302 	and.w	r3, r3, #2
 8001fd6:	60fb      	str	r3, [r7, #12]
 8001fd8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001fda:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001fde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001fec:	2309      	movs	r3, #9
 8001fee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ff0:	f107 0314 	add.w	r3, r7, #20
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	4809      	ldr	r0, [pc, #36]	@ (800201c <HAL_CAN_MspInit+0x9c>)
 8001ff8:	f002 fa82 	bl	8004500 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	2100      	movs	r1, #0
 8002000:	2014      	movs	r0, #20
 8002002:	f001 fed6 	bl	8003db2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002006:	2014      	movs	r0, #20
 8002008:	f001 feef 	bl	8003dea <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 800200c:	bf00      	nop
 800200e:	3728      	adds	r7, #40	@ 0x28
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	40006400 	.word	0x40006400
 8002018:	40023800 	.word	0x40023800
 800201c:	40020400 	.word	0x40020400

08002020 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b08a      	sub	sp, #40	@ 0x28
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002028:	f107 0314 	add.w	r3, r7, #20
 800202c:	2200      	movs	r2, #0
 800202e:	601a      	str	r2, [r3, #0]
 8002030:	605a      	str	r2, [r3, #4]
 8002032:	609a      	str	r2, [r3, #8]
 8002034:	60da      	str	r2, [r3, #12]
 8002036:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a19      	ldr	r2, [pc, #100]	@ (80020a4 <HAL_SPI_MspInit+0x84>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d12b      	bne.n	800209a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002042:	2300      	movs	r3, #0
 8002044:	613b      	str	r3, [r7, #16]
 8002046:	4b18      	ldr	r3, [pc, #96]	@ (80020a8 <HAL_SPI_MspInit+0x88>)
 8002048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800204a:	4a17      	ldr	r2, [pc, #92]	@ (80020a8 <HAL_SPI_MspInit+0x88>)
 800204c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002050:	6453      	str	r3, [r2, #68]	@ 0x44
 8002052:	4b15      	ldr	r3, [pc, #84]	@ (80020a8 <HAL_SPI_MspInit+0x88>)
 8002054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002056:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800205a:	613b      	str	r3, [r7, #16]
 800205c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800205e:	2300      	movs	r3, #0
 8002060:	60fb      	str	r3, [r7, #12]
 8002062:	4b11      	ldr	r3, [pc, #68]	@ (80020a8 <HAL_SPI_MspInit+0x88>)
 8002064:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002066:	4a10      	ldr	r2, [pc, #64]	@ (80020a8 <HAL_SPI_MspInit+0x88>)
 8002068:	f043 0302 	orr.w	r3, r3, #2
 800206c:	6313      	str	r3, [r2, #48]	@ 0x30
 800206e:	4b0e      	ldr	r3, [pc, #56]	@ (80020a8 <HAL_SPI_MspInit+0x88>)
 8002070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002072:	f003 0302 	and.w	r3, r3, #2
 8002076:	60fb      	str	r3, [r7, #12]
 8002078:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800207a:	2338      	movs	r3, #56	@ 0x38
 800207c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800207e:	2302      	movs	r3, #2
 8002080:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002082:	2300      	movs	r3, #0
 8002084:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002086:	2303      	movs	r3, #3
 8002088:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800208a:	2305      	movs	r3, #5
 800208c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800208e:	f107 0314 	add.w	r3, r7, #20
 8002092:	4619      	mov	r1, r3
 8002094:	4805      	ldr	r0, [pc, #20]	@ (80020ac <HAL_SPI_MspInit+0x8c>)
 8002096:	f002 fa33 	bl	8004500 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800209a:	bf00      	nop
 800209c:	3728      	adds	r7, #40	@ 0x28
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	40013000 	.word	0x40013000
 80020a8:	40023800 	.word	0x40023800
 80020ac:	40020400 	.word	0x40020400

080020b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b08a      	sub	sp, #40	@ 0x28
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b8:	f107 0314 	add.w	r3, r7, #20
 80020bc:	2200      	movs	r2, #0
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	605a      	str	r2, [r3, #4]
 80020c2:	609a      	str	r2, [r3, #8]
 80020c4:	60da      	str	r2, [r3, #12]
 80020c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a19      	ldr	r2, [pc, #100]	@ (8002134 <HAL_UART_MspInit+0x84>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d12b      	bne.n	800212a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	613b      	str	r3, [r7, #16]
 80020d6:	4b18      	ldr	r3, [pc, #96]	@ (8002138 <HAL_UART_MspInit+0x88>)
 80020d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020da:	4a17      	ldr	r2, [pc, #92]	@ (8002138 <HAL_UART_MspInit+0x88>)
 80020dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80020e2:	4b15      	ldr	r3, [pc, #84]	@ (8002138 <HAL_UART_MspInit+0x88>)
 80020e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ee:	2300      	movs	r3, #0
 80020f0:	60fb      	str	r3, [r7, #12]
 80020f2:	4b11      	ldr	r3, [pc, #68]	@ (8002138 <HAL_UART_MspInit+0x88>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f6:	4a10      	ldr	r2, [pc, #64]	@ (8002138 <HAL_UART_MspInit+0x88>)
 80020f8:	f043 0301 	orr.w	r3, r3, #1
 80020fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80020fe:	4b0e      	ldr	r3, [pc, #56]	@ (8002138 <HAL_UART_MspInit+0x88>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	60fb      	str	r3, [r7, #12]
 8002108:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800210a:	230c      	movs	r3, #12
 800210c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800210e:	2302      	movs	r3, #2
 8002110:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002112:	2300      	movs	r3, #0
 8002114:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002116:	2303      	movs	r3, #3
 8002118:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800211a:	2307      	movs	r3, #7
 800211c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800211e:	f107 0314 	add.w	r3, r7, #20
 8002122:	4619      	mov	r1, r3
 8002124:	4805      	ldr	r0, [pc, #20]	@ (800213c <HAL_UART_MspInit+0x8c>)
 8002126:	f002 f9eb 	bl	8004500 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800212a:	bf00      	nop
 800212c:	3728      	adds	r7, #40	@ 0x28
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	40004400 	.word	0x40004400
 8002138:	40023800 	.word	0x40023800
 800213c:	40020000 	.word	0x40020000

08002140 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002144:	bf00      	nop
 8002146:	e7fd      	b.n	8002144 <NMI_Handler+0x4>

08002148 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800214c:	bf00      	nop
 800214e:	e7fd      	b.n	800214c <HardFault_Handler+0x4>

08002150 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002154:	bf00      	nop
 8002156:	e7fd      	b.n	8002154 <MemManage_Handler+0x4>

08002158 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800215c:	bf00      	nop
 800215e:	e7fd      	b.n	800215c <BusFault_Handler+0x4>

08002160 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002160:	b480      	push	{r7}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002164:	bf00      	nop
 8002166:	e7fd      	b.n	8002164 <UsageFault_Handler+0x4>

08002168 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800216c:	bf00      	nop
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr

08002176 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002176:	b480      	push	{r7}
 8002178:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800217a:	bf00      	nop
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002188:	bf00      	nop
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr

08002192 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002192:	b580      	push	{r7, lr}
 8002194:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002196:	f000 f977 	bl	8002488 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  SchTimerInterruptCallback();
 800219a:	f7ff fa17 	bl	80015cc <SchTimerInterruptCallback>
  /* USER CODE END SysTick_IRQn 1 */
}
 800219e:	bf00      	nop
 80021a0:	bd80      	pop	{r7, pc}
	...

080021a4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80021a8:	4802      	ldr	r0, [pc, #8]	@ (80021b4 <ADC_IRQHandler+0x10>)
 80021aa:	f000 f9d0 	bl	800254e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 80021ae:	bf00      	nop
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	20000228 	.word	0x20000228

080021b8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80021bc:	4802      	ldr	r0, [pc, #8]	@ (80021c8 <CAN1_RX0_IRQHandler+0x10>)
 80021be:	f001 faed 	bl	800379c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80021c2:	bf00      	nop
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	200002d0 	.word	0x200002d0

080021cc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80021d0:	4802      	ldr	r0, [pc, #8]	@ (80021dc <DMA2_Stream0_IRQHandler+0x10>)
 80021d2:	f001 ff2b 	bl	800402c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80021d6:	bf00      	nop
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	20000270 	.word	0x20000270

080021e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  return 1;
 80021e4:	2301      	movs	r3, #1
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <_kill>:

int _kill(int pid, int sig)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021fa:	f005 f8d7 	bl	80073ac <__errno>
 80021fe:	4603      	mov	r3, r0
 8002200:	2216      	movs	r2, #22
 8002202:	601a      	str	r2, [r3, #0]
  return -1;
 8002204:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002208:	4618      	mov	r0, r3
 800220a:	3708      	adds	r7, #8
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}

08002210 <_exit>:

void _exit (int status)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002218:	f04f 31ff 	mov.w	r1, #4294967295
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f7ff ffe7 	bl	80021f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002222:	bf00      	nop
 8002224:	e7fd      	b.n	8002222 <_exit+0x12>

08002226 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002226:	b580      	push	{r7, lr}
 8002228:	b086      	sub	sp, #24
 800222a:	af00      	add	r7, sp, #0
 800222c:	60f8      	str	r0, [r7, #12]
 800222e:	60b9      	str	r1, [r7, #8]
 8002230:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002232:	2300      	movs	r3, #0
 8002234:	617b      	str	r3, [r7, #20]
 8002236:	e00a      	b.n	800224e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002238:	f3af 8000 	nop.w
 800223c:	4601      	mov	r1, r0
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	1c5a      	adds	r2, r3, #1
 8002242:	60ba      	str	r2, [r7, #8]
 8002244:	b2ca      	uxtb	r2, r1
 8002246:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	3301      	adds	r3, #1
 800224c:	617b      	str	r3, [r7, #20]
 800224e:	697a      	ldr	r2, [r7, #20]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	429a      	cmp	r2, r3
 8002254:	dbf0      	blt.n	8002238 <_read+0x12>
  }

  return len;
 8002256:	687b      	ldr	r3, [r7, #4]
}
 8002258:	4618      	mov	r0, r3
 800225a:	3718      	adds	r7, #24
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b086      	sub	sp, #24
 8002264:	af00      	add	r7, sp, #0
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	60b9      	str	r1, [r7, #8]
 800226a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800226c:	2300      	movs	r3, #0
 800226e:	617b      	str	r3, [r7, #20]
 8002270:	e009      	b.n	8002286 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	1c5a      	adds	r2, r3, #1
 8002276:	60ba      	str	r2, [r7, #8]
 8002278:	781b      	ldrb	r3, [r3, #0]
 800227a:	4618      	mov	r0, r3
 800227c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	3301      	adds	r3, #1
 8002284:	617b      	str	r3, [r7, #20]
 8002286:	697a      	ldr	r2, [r7, #20]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	429a      	cmp	r2, r3
 800228c:	dbf1      	blt.n	8002272 <_write+0x12>
  }
  return len;
 800228e:	687b      	ldr	r3, [r7, #4]
}
 8002290:	4618      	mov	r0, r3
 8002292:	3718      	adds	r7, #24
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}

08002298 <_close>:

int _close(int file)
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022c0:	605a      	str	r2, [r3, #4]
  return 0;
 80022c2:	2300      	movs	r3, #0
}
 80022c4:	4618      	mov	r0, r3
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <_isatty>:

int _isatty(int file)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022d8:	2301      	movs	r3, #1
}
 80022da:	4618      	mov	r0, r3
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr

080022e6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022e6:	b480      	push	{r7}
 80022e8:	b085      	sub	sp, #20
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	60f8      	str	r0, [r7, #12]
 80022ee:	60b9      	str	r1, [r7, #8]
 80022f0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3714      	adds	r7, #20
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b086      	sub	sp, #24
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002308:	4a14      	ldr	r2, [pc, #80]	@ (800235c <_sbrk+0x5c>)
 800230a:	4b15      	ldr	r3, [pc, #84]	@ (8002360 <_sbrk+0x60>)
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002314:	4b13      	ldr	r3, [pc, #76]	@ (8002364 <_sbrk+0x64>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d102      	bne.n	8002322 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800231c:	4b11      	ldr	r3, [pc, #68]	@ (8002364 <_sbrk+0x64>)
 800231e:	4a12      	ldr	r2, [pc, #72]	@ (8002368 <_sbrk+0x68>)
 8002320:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002322:	4b10      	ldr	r3, [pc, #64]	@ (8002364 <_sbrk+0x64>)
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	4413      	add	r3, r2
 800232a:	693a      	ldr	r2, [r7, #16]
 800232c:	429a      	cmp	r2, r3
 800232e:	d207      	bcs.n	8002340 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002330:	f005 f83c 	bl	80073ac <__errno>
 8002334:	4603      	mov	r3, r0
 8002336:	220c      	movs	r2, #12
 8002338:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800233a:	f04f 33ff 	mov.w	r3, #4294967295
 800233e:	e009      	b.n	8002354 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002340:	4b08      	ldr	r3, [pc, #32]	@ (8002364 <_sbrk+0x64>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002346:	4b07      	ldr	r3, [pc, #28]	@ (8002364 <_sbrk+0x64>)
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4413      	add	r3, r2
 800234e:	4a05      	ldr	r2, [pc, #20]	@ (8002364 <_sbrk+0x64>)
 8002350:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002352:	68fb      	ldr	r3, [r7, #12]
}
 8002354:	4618      	mov	r0, r3
 8002356:	3718      	adds	r7, #24
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	20020000 	.word	0x20020000
 8002360:	00000400 	.word	0x00000400
 8002364:	20000398 	.word	0x20000398
 8002368:	200004f0 	.word	0x200004f0

0800236c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002370:	4b06      	ldr	r3, [pc, #24]	@ (800238c <SystemInit+0x20>)
 8002372:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002376:	4a05      	ldr	r2, [pc, #20]	@ (800238c <SystemInit+0x20>)
 8002378:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800237c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002380:	bf00      	nop
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	e000ed00 	.word	0xe000ed00

08002390 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002390:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80023c8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002394:	f7ff ffea 	bl	800236c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002398:	480c      	ldr	r0, [pc, #48]	@ (80023cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800239a:	490d      	ldr	r1, [pc, #52]	@ (80023d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800239c:	4a0d      	ldr	r2, [pc, #52]	@ (80023d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800239e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023a0:	e002      	b.n	80023a8 <LoopCopyDataInit>

080023a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023a6:	3304      	adds	r3, #4

080023a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023ac:	d3f9      	bcc.n	80023a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023ae:	4a0a      	ldr	r2, [pc, #40]	@ (80023d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80023b0:	4c0a      	ldr	r4, [pc, #40]	@ (80023dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80023b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023b4:	e001      	b.n	80023ba <LoopFillZerobss>

080023b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023b8:	3204      	adds	r2, #4

080023ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023bc:	d3fb      	bcc.n	80023b6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80023be:	f004 fffb 	bl	80073b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023c2:	f7ff fafe 	bl	80019c2 <main>
  bx  lr    
 80023c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80023c8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80023cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023d0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80023d4:	08009928 	.word	0x08009928
  ldr r2, =_sbss
 80023d8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80023dc:	200004ec 	.word	0x200004ec

080023e0 <CAN1_RX1_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023e0:	e7fe      	b.n	80023e0 <CAN1_RX1_IRQHandler>
	...

080023e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023e8:	4b0e      	ldr	r3, [pc, #56]	@ (8002424 <HAL_Init+0x40>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002424 <HAL_Init+0x40>)
 80023ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023f2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002424 <HAL_Init+0x40>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a0a      	ldr	r2, [pc, #40]	@ (8002424 <HAL_Init+0x40>)
 80023fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023fe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002400:	4b08      	ldr	r3, [pc, #32]	@ (8002424 <HAL_Init+0x40>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a07      	ldr	r2, [pc, #28]	@ (8002424 <HAL_Init+0x40>)
 8002406:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800240a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800240c:	2003      	movs	r0, #3
 800240e:	f001 fcc5 	bl	8003d9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002412:	2000      	movs	r0, #0
 8002414:	f000 f808 	bl	8002428 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002418:	f7ff fd0a 	bl	8001e30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800241c:	2300      	movs	r3, #0
}
 800241e:	4618      	mov	r0, r3
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	40023c00 	.word	0x40023c00

08002428 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002430:	4b12      	ldr	r3, [pc, #72]	@ (800247c <HAL_InitTick+0x54>)
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	4b12      	ldr	r3, [pc, #72]	@ (8002480 <HAL_InitTick+0x58>)
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	4619      	mov	r1, r3
 800243a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800243e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002442:	fbb2 f3f3 	udiv	r3, r2, r3
 8002446:	4618      	mov	r0, r3
 8002448:	f001 fcdd 	bl	8003e06 <HAL_SYSTICK_Config>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e00e      	b.n	8002474 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2b0f      	cmp	r3, #15
 800245a:	d80a      	bhi.n	8002472 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800245c:	2200      	movs	r2, #0
 800245e:	6879      	ldr	r1, [r7, #4]
 8002460:	f04f 30ff 	mov.w	r0, #4294967295
 8002464:	f001 fca5 	bl	8003db2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002468:	4a06      	ldr	r2, [pc, #24]	@ (8002484 <HAL_InitTick+0x5c>)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800246e:	2300      	movs	r3, #0
 8002470:	e000      	b.n	8002474 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
}
 8002474:	4618      	mov	r0, r3
 8002476:	3708      	adds	r7, #8
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	20000000 	.word	0x20000000
 8002480:	20000008 	.word	0x20000008
 8002484:	20000004 	.word	0x20000004

08002488 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800248c:	4b06      	ldr	r3, [pc, #24]	@ (80024a8 <HAL_IncTick+0x20>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	461a      	mov	r2, r3
 8002492:	4b06      	ldr	r3, [pc, #24]	@ (80024ac <HAL_IncTick+0x24>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4413      	add	r3, r2
 8002498:	4a04      	ldr	r2, [pc, #16]	@ (80024ac <HAL_IncTick+0x24>)
 800249a:	6013      	str	r3, [r2, #0]
}
 800249c:	bf00      	nop
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	20000008 	.word	0x20000008
 80024ac:	2000039c 	.word	0x2000039c

080024b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  return uwTick;
 80024b4:	4b03      	ldr	r3, [pc, #12]	@ (80024c4 <HAL_GetTick+0x14>)
 80024b6:	681b      	ldr	r3, [r3, #0]
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	2000039c 	.word	0x2000039c

080024c8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024d0:	2300      	movs	r3, #0
 80024d2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d101      	bne.n	80024de <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e033      	b.n	8002546 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d109      	bne.n	80024fa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f7ff fcca 	bl	8001e80 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2200      	movs	r2, #0
 80024f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fe:	f003 0310 	and.w	r3, r3, #16
 8002502:	2b00      	cmp	r3, #0
 8002504:	d118      	bne.n	8002538 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800250e:	f023 0302 	bic.w	r3, r3, #2
 8002512:	f043 0202 	orr.w	r2, r3, #2
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f000 fb7e 	bl	8002c1c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2200      	movs	r2, #0
 8002524:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252a:	f023 0303 	bic.w	r3, r3, #3
 800252e:	f043 0201 	orr.w	r2, r3, #1
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	641a      	str	r2, [r3, #64]	@ 0x40
 8002536:	e001      	b.n	800253c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2200      	movs	r2, #0
 8002540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002544:	7bfb      	ldrb	r3, [r7, #15]
}
 8002546:	4618      	mov	r0, r3
 8002548:	3710      	adds	r7, #16
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}

0800254e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800254e:	b580      	push	{r7, lr}
 8002550:	b086      	sub	sp, #24
 8002552:	af00      	add	r7, sp, #0
 8002554:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002556:	2300      	movs	r3, #0
 8002558:	617b      	str	r3, [r7, #20]
 800255a:	2300      	movs	r3, #0
 800255c:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	f003 0302 	and.w	r3, r3, #2
 8002574:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	f003 0320 	and.w	r3, r3, #32
 800257c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d049      	beq.n	8002618 <HAL_ADC_IRQHandler+0xca>
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d046      	beq.n	8002618 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800258e:	f003 0310 	and.w	r3, r3, #16
 8002592:	2b00      	cmp	r3, #0
 8002594:	d105      	bne.n	80025a2 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800259a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d12b      	bne.n	8002608 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d127      	bne.n	8002608 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025be:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d006      	beq.n	80025d4 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d119      	bne.n	8002608 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f022 0220 	bic.w	r2, r2, #32
 80025e2:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d105      	bne.n	8002608 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002600:	f043 0201 	orr.w	r2, r3, #1
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f7ff fbf5 	bl	8001df8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f06f 0212 	mvn.w	r2, #18
 8002616:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f003 0304 	and.w	r3, r3, #4
 800261e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002626:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d057      	beq.n	80026de <HAL_ADC_IRQHandler+0x190>
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d054      	beq.n	80026de <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002638:	f003 0310 	and.w	r3, r3, #16
 800263c:	2b00      	cmp	r3, #0
 800263e:	d105      	bne.n	800264c <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002644:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d139      	bne.n	80026ce <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002660:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002664:	2b00      	cmp	r3, #0
 8002666:	d006      	beq.n	8002676 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002672:	2b00      	cmp	r3, #0
 8002674:	d12b      	bne.n	80026ce <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002680:	2b00      	cmp	r3, #0
 8002682:	d124      	bne.n	80026ce <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800268e:	2b00      	cmp	r3, #0
 8002690:	d11d      	bne.n	80026ce <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002696:	2b00      	cmp	r3, #0
 8002698:	d119      	bne.n	80026ce <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	685a      	ldr	r2, [r3, #4]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80026a8:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ae:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d105      	bne.n	80026ce <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c6:	f043 0201 	orr.w	r2, r3, #1
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	f000 fc22 	bl	8002f18 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f06f 020c 	mvn.w	r2, #12
 80026dc:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	f003 0301 	and.w	r3, r3, #1
 80026e4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026ec:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d017      	beq.n	8002724 <HAL_ADC_IRQHandler+0x1d6>
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d014      	beq.n	8002724 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0301 	and.w	r3, r3, #1
 8002704:	2b01      	cmp	r3, #1
 8002706:	d10d      	bne.n	8002724 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	f000 f93b 	bl	8002990 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f06f 0201 	mvn.w	r2, #1
 8002722:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	f003 0320 	and.w	r3, r3, #32
 800272a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002732:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d015      	beq.n	8002766 <HAL_ADC_IRQHandler+0x218>
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d012      	beq.n	8002766 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002744:	f043 0202 	orr.w	r2, r3, #2
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f06f 0220 	mvn.w	r2, #32
 8002754:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f000 f924 	bl	80029a4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f06f 0220 	mvn.w	r2, #32
 8002764:	601a      	str	r2, [r3, #0]
  }
}
 8002766:	bf00      	nop
 8002768:	3718      	adds	r7, #24
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
	...

08002770 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b086      	sub	sp, #24
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800277c:	2300      	movs	r3, #0
 800277e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002786:	2b01      	cmp	r3, #1
 8002788:	d101      	bne.n	800278e <HAL_ADC_Start_DMA+0x1e>
 800278a:	2302      	movs	r3, #2
 800278c:	e0e9      	b.n	8002962 <HAL_ADC_Start_DMA+0x1f2>
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2201      	movs	r2, #1
 8002792:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f003 0301 	and.w	r3, r3, #1
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d018      	beq.n	80027d6 <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	689a      	ldr	r2, [r3, #8]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f042 0201 	orr.w	r2, r2, #1
 80027b2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80027b4:	4b6d      	ldr	r3, [pc, #436]	@ (800296c <HAL_ADC_Start_DMA+0x1fc>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a6d      	ldr	r2, [pc, #436]	@ (8002970 <HAL_ADC_Start_DMA+0x200>)
 80027ba:	fba2 2303 	umull	r2, r3, r2, r3
 80027be:	0c9a      	lsrs	r2, r3, #18
 80027c0:	4613      	mov	r3, r2
 80027c2:	005b      	lsls	r3, r3, #1
 80027c4:	4413      	add	r3, r2
 80027c6:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80027c8:	e002      	b.n	80027d0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	3b01      	subs	r3, #1
 80027ce:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d1f9      	bne.n	80027ca <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80027e4:	d107      	bne.n	80027f6 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	689a      	ldr	r2, [r3, #8]
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80027f4:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	f003 0301 	and.w	r3, r3, #1
 8002800:	2b01      	cmp	r3, #1
 8002802:	f040 80a1 	bne.w	8002948 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800280e:	f023 0301 	bic.w	r3, r3, #1
 8002812:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002824:	2b00      	cmp	r3, #0
 8002826:	d007      	beq.n	8002838 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002830:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800283c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002840:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002844:	d106      	bne.n	8002854 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284a:	f023 0206 	bic.w	r2, r3, #6
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	645a      	str	r2, [r3, #68]	@ 0x44
 8002852:	e002      	b.n	800285a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	2200      	movs	r2, #0
 8002858:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2200      	movs	r2, #0
 800285e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002862:	4b44      	ldr	r3, [pc, #272]	@ (8002974 <HAL_ADC_Start_DMA+0x204>)
 8002864:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800286a:	4a43      	ldr	r2, [pc, #268]	@ (8002978 <HAL_ADC_Start_DMA+0x208>)
 800286c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002872:	4a42      	ldr	r2, [pc, #264]	@ (800297c <HAL_ADC_Start_DMA+0x20c>)
 8002874:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800287a:	4a41      	ldr	r2, [pc, #260]	@ (8002980 <HAL_ADC_Start_DMA+0x210>)
 800287c:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002886:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	685a      	ldr	r2, [r3, #4]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002896:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	689a      	ldr	r2, [r3, #8]
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80028a6:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	334c      	adds	r3, #76	@ 0x4c
 80028b2:	4619      	mov	r1, r3
 80028b4:	68ba      	ldr	r2, [r7, #8]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f001 fb60 	bl	8003f7c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f003 031f 	and.w	r3, r3, #31
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d12a      	bne.n	800291e <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a2d      	ldr	r2, [pc, #180]	@ (8002984 <HAL_ADC_Start_DMA+0x214>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d015      	beq.n	80028fe <HAL_ADC_Start_DMA+0x18e>
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a2c      	ldr	r2, [pc, #176]	@ (8002988 <HAL_ADC_Start_DMA+0x218>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d105      	bne.n	80028e8 <HAL_ADC_Start_DMA+0x178>
 80028dc:	4b25      	ldr	r3, [pc, #148]	@ (8002974 <HAL_ADC_Start_DMA+0x204>)
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f003 031f 	and.w	r3, r3, #31
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d00a      	beq.n	80028fe <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a27      	ldr	r2, [pc, #156]	@ (800298c <HAL_ADC_Start_DMA+0x21c>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d136      	bne.n	8002960 <HAL_ADC_Start_DMA+0x1f0>
 80028f2:	4b20      	ldr	r3, [pc, #128]	@ (8002974 <HAL_ADC_Start_DMA+0x204>)
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	f003 0310 	and.w	r3, r3, #16
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d130      	bne.n	8002960 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002908:	2b00      	cmp	r3, #0
 800290a:	d129      	bne.n	8002960 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	689a      	ldr	r2, [r3, #8]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800291a:	609a      	str	r2, [r3, #8]
 800291c:	e020      	b.n	8002960 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a18      	ldr	r2, [pc, #96]	@ (8002984 <HAL_ADC_Start_DMA+0x214>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d11b      	bne.n	8002960 <HAL_ADC_Start_DMA+0x1f0>
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	689b      	ldr	r3, [r3, #8]
 800292e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d114      	bne.n	8002960 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	689a      	ldr	r2, [r3, #8]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002944:	609a      	str	r2, [r3, #8]
 8002946:	e00b      	b.n	8002960 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294c:	f043 0210 	orr.w	r2, r3, #16
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002958:	f043 0201 	orr.w	r2, r3, #1
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002960:	2300      	movs	r3, #0
}
 8002962:	4618      	mov	r0, r3
 8002964:	3718      	adds	r7, #24
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	20000000 	.word	0x20000000
 8002970:	431bde83 	.word	0x431bde83
 8002974:	40012300 	.word	0x40012300
 8002978:	08002e15 	.word	0x08002e15
 800297c:	08002ecf 	.word	0x08002ecf
 8002980:	08002eeb 	.word	0x08002eeb
 8002984:	40012000 	.word	0x40012000
 8002988:	40012100 	.word	0x40012100
 800298c:	40012200 	.word	0x40012200

08002990 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002998:	bf00      	nop
 800299a:	370c      	adds	r7, #12
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80029ac:	bf00      	nop
 80029ae:	370c      	adds	r7, #12
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr

080029b8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b085      	sub	sp, #20
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80029c2:	2300      	movs	r3, #0
 80029c4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029cc:	2b01      	cmp	r3, #1
 80029ce:	d101      	bne.n	80029d4 <HAL_ADC_ConfigChannel+0x1c>
 80029d0:	2302      	movs	r3, #2
 80029d2:	e113      	b.n	8002bfc <HAL_ADC_ConfigChannel+0x244>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2201      	movs	r2, #1
 80029d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2b09      	cmp	r3, #9
 80029e2:	d925      	bls.n	8002a30 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	68d9      	ldr	r1, [r3, #12]
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	b29b      	uxth	r3, r3
 80029f0:	461a      	mov	r2, r3
 80029f2:	4613      	mov	r3, r2
 80029f4:	005b      	lsls	r3, r3, #1
 80029f6:	4413      	add	r3, r2
 80029f8:	3b1e      	subs	r3, #30
 80029fa:	2207      	movs	r2, #7
 80029fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002a00:	43da      	mvns	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	400a      	ands	r2, r1
 8002a08:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	68d9      	ldr	r1, [r3, #12]
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	689a      	ldr	r2, [r3, #8]
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	005b      	lsls	r3, r3, #1
 8002a20:	4403      	add	r3, r0
 8002a22:	3b1e      	subs	r3, #30
 8002a24:	409a      	lsls	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	60da      	str	r2, [r3, #12]
 8002a2e:	e022      	b.n	8002a76 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	6919      	ldr	r1, [r3, #16]
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	4613      	mov	r3, r2
 8002a40:	005b      	lsls	r3, r3, #1
 8002a42:	4413      	add	r3, r2
 8002a44:	2207      	movs	r2, #7
 8002a46:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4a:	43da      	mvns	r2, r3
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	400a      	ands	r2, r1
 8002a52:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	6919      	ldr	r1, [r3, #16]
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	689a      	ldr	r2, [r3, #8]
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	b29b      	uxth	r3, r3
 8002a64:	4618      	mov	r0, r3
 8002a66:	4603      	mov	r3, r0
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	4403      	add	r3, r0
 8002a6c:	409a      	lsls	r2, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	430a      	orrs	r2, r1
 8002a74:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	2b06      	cmp	r3, #6
 8002a7c:	d824      	bhi.n	8002ac8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	685a      	ldr	r2, [r3, #4]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	4413      	add	r3, r2
 8002a8e:	3b05      	subs	r3, #5
 8002a90:	221f      	movs	r2, #31
 8002a92:	fa02 f303 	lsl.w	r3, r2, r3
 8002a96:	43da      	mvns	r2, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	400a      	ands	r2, r1
 8002a9e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	b29b      	uxth	r3, r3
 8002aac:	4618      	mov	r0, r3
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	685a      	ldr	r2, [r3, #4]
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	009b      	lsls	r3, r3, #2
 8002ab6:	4413      	add	r3, r2
 8002ab8:	3b05      	subs	r3, #5
 8002aba:	fa00 f203 	lsl.w	r2, r0, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	635a      	str	r2, [r3, #52]	@ 0x34
 8002ac6:	e04c      	b.n	8002b62 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	2b0c      	cmp	r3, #12
 8002ace:	d824      	bhi.n	8002b1a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	685a      	ldr	r2, [r3, #4]
 8002ada:	4613      	mov	r3, r2
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	4413      	add	r3, r2
 8002ae0:	3b23      	subs	r3, #35	@ 0x23
 8002ae2:	221f      	movs	r2, #31
 8002ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae8:	43da      	mvns	r2, r3
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	400a      	ands	r2, r1
 8002af0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	b29b      	uxth	r3, r3
 8002afe:	4618      	mov	r0, r3
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	685a      	ldr	r2, [r3, #4]
 8002b04:	4613      	mov	r3, r2
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	4413      	add	r3, r2
 8002b0a:	3b23      	subs	r3, #35	@ 0x23
 8002b0c:	fa00 f203 	lsl.w	r2, r0, r3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	430a      	orrs	r2, r1
 8002b16:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b18:	e023      	b.n	8002b62 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	685a      	ldr	r2, [r3, #4]
 8002b24:	4613      	mov	r3, r2
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	4413      	add	r3, r2
 8002b2a:	3b41      	subs	r3, #65	@ 0x41
 8002b2c:	221f      	movs	r2, #31
 8002b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b32:	43da      	mvns	r2, r3
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	400a      	ands	r2, r1
 8002b3a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	b29b      	uxth	r3, r3
 8002b48:	4618      	mov	r0, r3
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	685a      	ldr	r2, [r3, #4]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	4413      	add	r3, r2
 8002b54:	3b41      	subs	r3, #65	@ 0x41
 8002b56:	fa00 f203 	lsl.w	r2, r0, r3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b62:	4b29      	ldr	r3, [pc, #164]	@ (8002c08 <HAL_ADC_ConfigChannel+0x250>)
 8002b64:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a28      	ldr	r2, [pc, #160]	@ (8002c0c <HAL_ADC_ConfigChannel+0x254>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d10f      	bne.n	8002b90 <HAL_ADC_ConfigChannel+0x1d8>
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	2b12      	cmp	r3, #18
 8002b76:	d10b      	bne.n	8002b90 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a1d      	ldr	r2, [pc, #116]	@ (8002c0c <HAL_ADC_ConfigChannel+0x254>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d12b      	bne.n	8002bf2 <HAL_ADC_ConfigChannel+0x23a>
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a1c      	ldr	r2, [pc, #112]	@ (8002c10 <HAL_ADC_ConfigChannel+0x258>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d003      	beq.n	8002bac <HAL_ADC_ConfigChannel+0x1f4>
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2b11      	cmp	r3, #17
 8002baa:	d122      	bne.n	8002bf2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a11      	ldr	r2, [pc, #68]	@ (8002c10 <HAL_ADC_ConfigChannel+0x258>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d111      	bne.n	8002bf2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002bce:	4b11      	ldr	r3, [pc, #68]	@ (8002c14 <HAL_ADC_ConfigChannel+0x25c>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a11      	ldr	r2, [pc, #68]	@ (8002c18 <HAL_ADC_ConfigChannel+0x260>)
 8002bd4:	fba2 2303 	umull	r2, r3, r2, r3
 8002bd8:	0c9a      	lsrs	r2, r3, #18
 8002bda:	4613      	mov	r3, r2
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	4413      	add	r3, r2
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002be4:	e002      	b.n	8002bec <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	3b01      	subs	r3, #1
 8002bea:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d1f9      	bne.n	8002be6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002bfa:	2300      	movs	r3, #0
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	3714      	adds	r7, #20
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr
 8002c08:	40012300 	.word	0x40012300
 8002c0c:	40012000 	.word	0x40012000
 8002c10:	10000012 	.word	0x10000012
 8002c14:	20000000 	.word	0x20000000
 8002c18:	431bde83 	.word	0x431bde83

08002c1c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b085      	sub	sp, #20
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c24:	4b79      	ldr	r3, [pc, #484]	@ (8002e0c <ADC_Init+0x1f0>)
 8002c26:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	685a      	ldr	r2, [r3, #4]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	431a      	orrs	r2, r3
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	685a      	ldr	r2, [r3, #4]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c50:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	6859      	ldr	r1, [r3, #4]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	691b      	ldr	r3, [r3, #16]
 8002c5c:	021a      	lsls	r2, r3, #8
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	430a      	orrs	r2, r1
 8002c64:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	685a      	ldr	r2, [r3, #4]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002c74:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	6859      	ldr	r1, [r3, #4]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689a      	ldr	r2, [r3, #8]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	430a      	orrs	r2, r1
 8002c86:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	689a      	ldr	r2, [r3, #8]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c96:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	6899      	ldr	r1, [r3, #8]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	68da      	ldr	r2, [r3, #12]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	430a      	orrs	r2, r1
 8002ca8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cae:	4a58      	ldr	r2, [pc, #352]	@ (8002e10 <ADC_Init+0x1f4>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d022      	beq.n	8002cfa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	689a      	ldr	r2, [r3, #8]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002cc2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6899      	ldr	r1, [r3, #8]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	689a      	ldr	r2, [r3, #8]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002ce4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	6899      	ldr	r1, [r3, #8]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	430a      	orrs	r2, r1
 8002cf6:	609a      	str	r2, [r3, #8]
 8002cf8:	e00f      	b.n	8002d1a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	689a      	ldr	r2, [r3, #8]
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002d08:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	689a      	ldr	r2, [r3, #8]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002d18:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	689a      	ldr	r2, [r3, #8]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f022 0202 	bic.w	r2, r2, #2
 8002d28:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	6899      	ldr	r1, [r3, #8]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	7e1b      	ldrb	r3, [r3, #24]
 8002d34:	005a      	lsls	r2, r3, #1
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	430a      	orrs	r2, r1
 8002d3c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d01b      	beq.n	8002d80 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	685a      	ldr	r2, [r3, #4]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d56:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	685a      	ldr	r2, [r3, #4]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002d66:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	6859      	ldr	r1, [r3, #4]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d72:	3b01      	subs	r3, #1
 8002d74:	035a      	lsls	r2, r3, #13
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	430a      	orrs	r2, r1
 8002d7c:	605a      	str	r2, [r3, #4]
 8002d7e:	e007      	b.n	8002d90 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	685a      	ldr	r2, [r3, #4]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d8e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002d9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	69db      	ldr	r3, [r3, #28]
 8002daa:	3b01      	subs	r3, #1
 8002dac:	051a      	lsls	r2, r3, #20
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	430a      	orrs	r2, r1
 8002db4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	689a      	ldr	r2, [r3, #8]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002dc4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	6899      	ldr	r1, [r3, #8]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002dd2:	025a      	lsls	r2, r3, #9
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	689a      	ldr	r2, [r3, #8]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002dea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	6899      	ldr	r1, [r3, #8]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	695b      	ldr	r3, [r3, #20]
 8002df6:	029a      	lsls	r2, r3, #10
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	430a      	orrs	r2, r1
 8002dfe:	609a      	str	r2, [r3, #8]
}
 8002e00:	bf00      	nop
 8002e02:	3714      	adds	r7, #20
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr
 8002e0c:	40012300 	.word	0x40012300
 8002e10:	0f000001 	.word	0x0f000001

08002e14 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b084      	sub	sp, #16
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e20:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e26:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d13c      	bne.n	8002ea8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e32:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d12b      	bne.n	8002ea0 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d127      	bne.n	8002ea0 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e56:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d006      	beq.n	8002e6c <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d119      	bne.n	8002ea0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	685a      	ldr	r2, [r3, #4]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f022 0220 	bic.w	r2, r2, #32
 8002e7a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e80:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d105      	bne.n	8002ea0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e98:	f043 0201 	orr.w	r2, r3, #1
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002ea0:	68f8      	ldr	r0, [r7, #12]
 8002ea2:	f7fe ffa9 	bl	8001df8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002ea6:	e00e      	b.n	8002ec6 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eac:	f003 0310 	and.w	r3, r3, #16
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d003      	beq.n	8002ebc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002eb4:	68f8      	ldr	r0, [r7, #12]
 8002eb6:	f7ff fd75 	bl	80029a4 <HAL_ADC_ErrorCallback>
}
 8002eba:	e004      	b.n	8002ec6 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	4798      	blx	r3
}
 8002ec6:	bf00      	nop
 8002ec8:	3710      	adds	r7, #16
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bd80      	pop	{r7, pc}

08002ece <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002ece:	b580      	push	{r7, lr}
 8002ed0:	b084      	sub	sp, #16
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eda:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002edc:	68f8      	ldr	r0, [r7, #12]
 8002ede:	f7fe ff81 	bl	8001de4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ee2:	bf00      	nop
 8002ee4:	3710      	adds	r7, #16
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}

08002eea <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002eea:	b580      	push	{r7, lr}
 8002eec:	b084      	sub	sp, #16
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ef6:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	2240      	movs	r2, #64	@ 0x40
 8002efc:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f02:	f043 0204 	orr.w	r2, r3, #4
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002f0a:	68f8      	ldr	r0, [r7, #12]
 8002f0c:	f7ff fd4a 	bl	80029a4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002f10:	bf00      	nop
 8002f12:	3710      	adds	r7, #16
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002f20:	bf00      	nop
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d101      	bne.n	8002f3e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e0ed      	b.n	800311a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d102      	bne.n	8002f50 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	f7ff f818 	bl	8001f80 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f042 0201 	orr.w	r2, r2, #1
 8002f5e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f60:	f7ff faa6 	bl	80024b0 <HAL_GetTick>
 8002f64:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002f66:	e012      	b.n	8002f8e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002f68:	f7ff faa2 	bl	80024b0 <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	2b0a      	cmp	r3, #10
 8002f74:	d90b      	bls.n	8002f8e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f7a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2205      	movs	r2, #5
 8002f86:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e0c5      	b.n	800311a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	f003 0301 	and.w	r3, r3, #1
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d0e5      	beq.n	8002f68 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f022 0202 	bic.w	r2, r2, #2
 8002faa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002fac:	f7ff fa80 	bl	80024b0 <HAL_GetTick>
 8002fb0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002fb2:	e012      	b.n	8002fda <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002fb4:	f7ff fa7c 	bl	80024b0 <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	2b0a      	cmp	r3, #10
 8002fc0:	d90b      	bls.n	8002fda <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2205      	movs	r2, #5
 8002fd2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e09f      	b.n	800311a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f003 0302 	and.w	r3, r3, #2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d1e5      	bne.n	8002fb4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	7e1b      	ldrb	r3, [r3, #24]
 8002fec:	2b01      	cmp	r3, #1
 8002fee:	d108      	bne.n	8003002 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	681a      	ldr	r2, [r3, #0]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002ffe:	601a      	str	r2, [r3, #0]
 8003000:	e007      	b.n	8003012 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003010:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	7e5b      	ldrb	r3, [r3, #25]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d108      	bne.n	800302c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003028:	601a      	str	r2, [r3, #0]
 800302a:	e007      	b.n	800303c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800303a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	7e9b      	ldrb	r3, [r3, #26]
 8003040:	2b01      	cmp	r3, #1
 8003042:	d108      	bne.n	8003056 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f042 0220 	orr.w	r2, r2, #32
 8003052:	601a      	str	r2, [r3, #0]
 8003054:	e007      	b.n	8003066 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f022 0220 	bic.w	r2, r2, #32
 8003064:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	7edb      	ldrb	r3, [r3, #27]
 800306a:	2b01      	cmp	r3, #1
 800306c:	d108      	bne.n	8003080 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f022 0210 	bic.w	r2, r2, #16
 800307c:	601a      	str	r2, [r3, #0]
 800307e:	e007      	b.n	8003090 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f042 0210 	orr.w	r2, r2, #16
 800308e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	7f1b      	ldrb	r3, [r3, #28]
 8003094:	2b01      	cmp	r3, #1
 8003096:	d108      	bne.n	80030aa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f042 0208 	orr.w	r2, r2, #8
 80030a6:	601a      	str	r2, [r3, #0]
 80030a8:	e007      	b.n	80030ba <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f022 0208 	bic.w	r2, r2, #8
 80030b8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	7f5b      	ldrb	r3, [r3, #29]
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d108      	bne.n	80030d4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f042 0204 	orr.w	r2, r2, #4
 80030d0:	601a      	str	r2, [r3, #0]
 80030d2:	e007      	b.n	80030e4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f022 0204 	bic.w	r2, r2, #4
 80030e2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	689a      	ldr	r2, [r3, #8]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	431a      	orrs	r2, r3
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	691b      	ldr	r3, [r3, #16]
 80030f2:	431a      	orrs	r2, r3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	695b      	ldr	r3, [r3, #20]
 80030f8:	ea42 0103 	orr.w	r1, r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	1e5a      	subs	r2, r3, #1
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	430a      	orrs	r2, r1
 8003108:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2201      	movs	r2, #1
 8003114:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003118:	2300      	movs	r3, #0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3710      	adds	r7, #16
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
	...

08003124 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8003124:	b480      	push	{r7}
 8003126:	b087      	sub	sp, #28
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	f893 3020 	ldrb.w	r3, [r3, #32]
 800313a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800313c:	7cfb      	ldrb	r3, [r7, #19]
 800313e:	2b01      	cmp	r3, #1
 8003140:	d003      	beq.n	800314a <HAL_CAN_ConfigFilter+0x26>
 8003142:	7cfb      	ldrb	r3, [r7, #19]
 8003144:	2b02      	cmp	r3, #2
 8003146:	f040 80be 	bne.w	80032c6 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800314a:	4b65      	ldr	r3, [pc, #404]	@ (80032e0 <HAL_CAN_ConfigFilter+0x1bc>)
 800314c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003154:	f043 0201 	orr.w	r2, r3, #1
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800315e:	697b      	ldr	r3, [r7, #20]
 8003160:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003164:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003178:	021b      	lsls	r3, r3, #8
 800317a:	431a      	orrs	r2, r3
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	f003 031f 	and.w	r3, r3, #31
 800318a:	2201      	movs	r2, #1
 800318c:	fa02 f303 	lsl.w	r3, r2, r3
 8003190:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	43db      	mvns	r3, r3
 800319c:	401a      	ands	r2, r3
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	69db      	ldr	r3, [r3, #28]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d123      	bne.n	80031f4 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	43db      	mvns	r3, r3
 80031b6:	401a      	ands	r2, r3
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80031ca:	683a      	ldr	r2, [r7, #0]
 80031cc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80031ce:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	3248      	adds	r2, #72	@ 0x48
 80031d4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80031e8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80031ea:	6979      	ldr	r1, [r7, #20]
 80031ec:	3348      	adds	r3, #72	@ 0x48
 80031ee:	00db      	lsls	r3, r3, #3
 80031f0:	440b      	add	r3, r1
 80031f2:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	69db      	ldr	r3, [r3, #28]
 80031f8:	2b01      	cmp	r3, #1
 80031fa:	d122      	bne.n	8003242 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	431a      	orrs	r2, r3
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003218:	683a      	ldr	r2, [r7, #0]
 800321a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800321c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	3248      	adds	r2, #72	@ 0x48
 8003222:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003236:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003238:	6979      	ldr	r1, [r7, #20]
 800323a:	3348      	adds	r3, #72	@ 0x48
 800323c:	00db      	lsls	r3, r3, #3
 800323e:	440b      	add	r3, r1
 8003240:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	699b      	ldr	r3, [r3, #24]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d109      	bne.n	800325e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	43db      	mvns	r3, r3
 8003254:	401a      	ands	r2, r3
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800325c:	e007      	b.n	800326e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	431a      	orrs	r2, r3
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d109      	bne.n	800328a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	43db      	mvns	r3, r3
 8003280:	401a      	ands	r2, r3
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8003288:	e007      	b.n	800329a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	431a      	orrs	r2, r3
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	6a1b      	ldr	r3, [r3, #32]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d107      	bne.n	80032b2 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	431a      	orrs	r2, r3
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80032b8:	f023 0201 	bic.w	r2, r3, #1
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80032c2:	2300      	movs	r3, #0
 80032c4:	e006      	b.n	80032d4 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ca:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80032d2:	2301      	movs	r3, #1
  }
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	371c      	adds	r7, #28
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr
 80032e0:	40006400 	.word	0x40006400

080032e4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d12e      	bne.n	8003356 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2202      	movs	r2, #2
 80032fc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f022 0201 	bic.w	r2, r2, #1
 800330e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003310:	f7ff f8ce 	bl	80024b0 <HAL_GetTick>
 8003314:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003316:	e012      	b.n	800333e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003318:	f7ff f8ca 	bl	80024b0 <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	2b0a      	cmp	r3, #10
 8003324:	d90b      	bls.n	800333e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2205      	movs	r2, #5
 8003336:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e012      	b.n	8003364 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f003 0301 	and.w	r3, r3, #1
 8003348:	2b00      	cmp	r3, #0
 800334a:	d1e5      	bne.n	8003318 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8003352:	2300      	movs	r3, #0
 8003354:	e006      	b.n	8003364 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800335a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
  }
}
 8003364:	4618      	mov	r0, r3
 8003366:	3710      	adds	r7, #16
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}

0800336c <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800336c:	b480      	push	{r7}
 800336e:	b089      	sub	sp, #36	@ 0x24
 8003370:	af00      	add	r7, sp, #0
 8003372:	60f8      	str	r0, [r7, #12]
 8003374:	60b9      	str	r1, [r7, #8]
 8003376:	607a      	str	r2, [r7, #4]
 8003378:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003380:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800338a:	7ffb      	ldrb	r3, [r7, #31]
 800338c:	2b01      	cmp	r3, #1
 800338e:	d003      	beq.n	8003398 <HAL_CAN_AddTxMessage+0x2c>
 8003390:	7ffb      	ldrb	r3, [r7, #31]
 8003392:	2b02      	cmp	r3, #2
 8003394:	f040 80ad 	bne.w	80034f2 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003398:	69bb      	ldr	r3, [r7, #24]
 800339a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d10a      	bne.n	80033b8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80033a2:	69bb      	ldr	r3, [r7, #24]
 80033a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d105      	bne.n	80033b8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80033ac:	69bb      	ldr	r3, [r7, #24]
 80033ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	f000 8095 	beq.w	80034e2 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80033b8:	69bb      	ldr	r3, [r7, #24]
 80033ba:	0e1b      	lsrs	r3, r3, #24
 80033bc:	f003 0303 	and.w	r3, r3, #3
 80033c0:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80033c2:	2201      	movs	r2, #1
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	409a      	lsls	r2, r3
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d10d      	bne.n	80033f0 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80033de:	68f9      	ldr	r1, [r7, #12]
 80033e0:	6809      	ldr	r1, [r1, #0]
 80033e2:	431a      	orrs	r2, r3
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	3318      	adds	r3, #24
 80033e8:	011b      	lsls	r3, r3, #4
 80033ea:	440b      	add	r3, r1
 80033ec:	601a      	str	r2, [r3, #0]
 80033ee:	e00f      	b.n	8003410 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80033fa:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003400:	68f9      	ldr	r1, [r7, #12]
 8003402:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003404:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	3318      	adds	r3, #24
 800340a:	011b      	lsls	r3, r3, #4
 800340c:	440b      	add	r3, r1
 800340e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6819      	ldr	r1, [r3, #0]
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	691a      	ldr	r2, [r3, #16]
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	3318      	adds	r3, #24
 800341c:	011b      	lsls	r3, r3, #4
 800341e:	440b      	add	r3, r1
 8003420:	3304      	adds	r3, #4
 8003422:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	7d1b      	ldrb	r3, [r3, #20]
 8003428:	2b01      	cmp	r3, #1
 800342a:	d111      	bne.n	8003450 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	3318      	adds	r3, #24
 8003434:	011b      	lsls	r3, r3, #4
 8003436:	4413      	add	r3, r2
 8003438:	3304      	adds	r3, #4
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	68fa      	ldr	r2, [r7, #12]
 800343e:	6811      	ldr	r1, [r2, #0]
 8003440:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	3318      	adds	r3, #24
 8003448:	011b      	lsls	r3, r3, #4
 800344a:	440b      	add	r3, r1
 800344c:	3304      	adds	r3, #4
 800344e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	3307      	adds	r3, #7
 8003454:	781b      	ldrb	r3, [r3, #0]
 8003456:	061a      	lsls	r2, r3, #24
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	3306      	adds	r3, #6
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	041b      	lsls	r3, r3, #16
 8003460:	431a      	orrs	r2, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	3305      	adds	r3, #5
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	021b      	lsls	r3, r3, #8
 800346a:	4313      	orrs	r3, r2
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	3204      	adds	r2, #4
 8003470:	7812      	ldrb	r2, [r2, #0]
 8003472:	4610      	mov	r0, r2
 8003474:	68fa      	ldr	r2, [r7, #12]
 8003476:	6811      	ldr	r1, [r2, #0]
 8003478:	ea43 0200 	orr.w	r2, r3, r0
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	011b      	lsls	r3, r3, #4
 8003480:	440b      	add	r3, r1
 8003482:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8003486:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	3303      	adds	r3, #3
 800348c:	781b      	ldrb	r3, [r3, #0]
 800348e:	061a      	lsls	r2, r3, #24
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	3302      	adds	r3, #2
 8003494:	781b      	ldrb	r3, [r3, #0]
 8003496:	041b      	lsls	r3, r3, #16
 8003498:	431a      	orrs	r2, r3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	3301      	adds	r3, #1
 800349e:	781b      	ldrb	r3, [r3, #0]
 80034a0:	021b      	lsls	r3, r3, #8
 80034a2:	4313      	orrs	r3, r2
 80034a4:	687a      	ldr	r2, [r7, #4]
 80034a6:	7812      	ldrb	r2, [r2, #0]
 80034a8:	4610      	mov	r0, r2
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	6811      	ldr	r1, [r2, #0]
 80034ae:	ea43 0200 	orr.w	r2, r3, r0
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	011b      	lsls	r3, r3, #4
 80034b6:	440b      	add	r3, r1
 80034b8:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80034bc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	3318      	adds	r3, #24
 80034c6:	011b      	lsls	r3, r3, #4
 80034c8:	4413      	add	r3, r2
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	68fa      	ldr	r2, [r7, #12]
 80034ce:	6811      	ldr	r1, [r2, #0]
 80034d0:	f043 0201 	orr.w	r2, r3, #1
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	3318      	adds	r3, #24
 80034d8:	011b      	lsls	r3, r3, #4
 80034da:	440b      	add	r3, r1
 80034dc:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80034de:	2300      	movs	r3, #0
 80034e0:	e00e      	b.n	8003500 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e006      	b.n	8003500 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034f6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
  }
}
 8003500:	4618      	mov	r0, r3
 8003502:	3724      	adds	r7, #36	@ 0x24
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr

0800350c <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800350c:	b480      	push	{r7}
 800350e:	b087      	sub	sp, #28
 8003510:	af00      	add	r7, sp, #0
 8003512:	60f8      	str	r0, [r7, #12]
 8003514:	60b9      	str	r1, [r7, #8]
 8003516:	607a      	str	r2, [r7, #4]
 8003518:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003520:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003522:	7dfb      	ldrb	r3, [r7, #23]
 8003524:	2b01      	cmp	r3, #1
 8003526:	d003      	beq.n	8003530 <HAL_CAN_GetRxMessage+0x24>
 8003528:	7dfb      	ldrb	r3, [r7, #23]
 800352a:	2b02      	cmp	r3, #2
 800352c:	f040 8103 	bne.w	8003736 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d10e      	bne.n	8003554 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	f003 0303 	and.w	r3, r3, #3
 8003540:	2b00      	cmp	r3, #0
 8003542:	d116      	bne.n	8003572 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003548:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e0f7      	b.n	8003744 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	691b      	ldr	r3, [r3, #16]
 800355a:	f003 0303 	and.w	r3, r3, #3
 800355e:	2b00      	cmp	r3, #0
 8003560:	d107      	bne.n	8003572 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003566:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e0e8      	b.n	8003744 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	331b      	adds	r3, #27
 800357a:	011b      	lsls	r3, r3, #4
 800357c:	4413      	add	r3, r2
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0204 	and.w	r2, r3, #4
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d10c      	bne.n	80035aa <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	331b      	adds	r3, #27
 8003598:	011b      	lsls	r3, r3, #4
 800359a:	4413      	add	r3, r2
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	0d5b      	lsrs	r3, r3, #21
 80035a0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	601a      	str	r2, [r3, #0]
 80035a8:	e00b      	b.n	80035c2 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	331b      	adds	r3, #27
 80035b2:	011b      	lsls	r3, r3, #4
 80035b4:	4413      	add	r3, r2
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	08db      	lsrs	r3, r3, #3
 80035ba:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	331b      	adds	r3, #27
 80035ca:	011b      	lsls	r3, r3, #4
 80035cc:	4413      	add	r3, r2
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f003 0202 	and.w	r2, r3, #2
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	331b      	adds	r3, #27
 80035e0:	011b      	lsls	r3, r3, #4
 80035e2:	4413      	add	r3, r2
 80035e4:	3304      	adds	r3, #4
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0308 	and.w	r3, r3, #8
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d003      	beq.n	80035f8 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2208      	movs	r2, #8
 80035f4:	611a      	str	r2, [r3, #16]
 80035f6:	e00b      	b.n	8003610 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	331b      	adds	r3, #27
 8003600:	011b      	lsls	r3, r3, #4
 8003602:	4413      	add	r3, r2
 8003604:	3304      	adds	r3, #4
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 020f 	and.w	r2, r3, #15
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	331b      	adds	r3, #27
 8003618:	011b      	lsls	r3, r3, #4
 800361a:	4413      	add	r3, r2
 800361c:	3304      	adds	r3, #4
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	0a1b      	lsrs	r3, r3, #8
 8003622:	b2da      	uxtb	r2, r3
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	331b      	adds	r3, #27
 8003630:	011b      	lsls	r3, r3, #4
 8003632:	4413      	add	r3, r2
 8003634:	3304      	adds	r3, #4
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	0c1b      	lsrs	r3, r3, #16
 800363a:	b29a      	uxth	r2, r3
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	011b      	lsls	r3, r3, #4
 8003648:	4413      	add	r3, r2
 800364a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	b2da      	uxtb	r2, r3
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	011b      	lsls	r3, r3, #4
 800365e:	4413      	add	r3, r2
 8003660:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	0a1a      	lsrs	r2, r3, #8
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	3301      	adds	r3, #1
 800366c:	b2d2      	uxtb	r2, r2
 800366e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	011b      	lsls	r3, r3, #4
 8003678:	4413      	add	r3, r2
 800367a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	0c1a      	lsrs	r2, r3, #16
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	3302      	adds	r3, #2
 8003686:	b2d2      	uxtb	r2, r2
 8003688:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	011b      	lsls	r3, r3, #4
 8003692:	4413      	add	r3, r2
 8003694:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	0e1a      	lsrs	r2, r3, #24
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	3303      	adds	r3, #3
 80036a0:	b2d2      	uxtb	r2, r2
 80036a2:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	011b      	lsls	r3, r3, #4
 80036ac:	4413      	add	r3, r2
 80036ae:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	3304      	adds	r3, #4
 80036b8:	b2d2      	uxtb	r2, r2
 80036ba:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	011b      	lsls	r3, r3, #4
 80036c4:	4413      	add	r3, r2
 80036c6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	0a1a      	lsrs	r2, r3, #8
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	3305      	adds	r3, #5
 80036d2:	b2d2      	uxtb	r2, r2
 80036d4:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	011b      	lsls	r3, r3, #4
 80036de:	4413      	add	r3, r2
 80036e0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	0c1a      	lsrs	r2, r3, #16
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	3306      	adds	r3, #6
 80036ec:	b2d2      	uxtb	r2, r2
 80036ee:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	011b      	lsls	r3, r3, #4
 80036f8:	4413      	add	r3, r2
 80036fa:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	0e1a      	lsrs	r2, r3, #24
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	3307      	adds	r3, #7
 8003706:	b2d2      	uxtb	r2, r2
 8003708:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d108      	bne.n	8003722 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	68da      	ldr	r2, [r3, #12]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f042 0220 	orr.w	r2, r2, #32
 800371e:	60da      	str	r2, [r3, #12]
 8003720:	e007      	b.n	8003732 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	691a      	ldr	r2, [r3, #16]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f042 0220 	orr.w	r2, r2, #32
 8003730:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003732:	2300      	movs	r3, #0
 8003734:	e006      	b.n	8003744 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800373a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
  }
}
 8003744:	4618      	mov	r0, r3
 8003746:	371c      	adds	r7, #28
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr

08003750 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003760:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003762:	7bfb      	ldrb	r3, [r7, #15]
 8003764:	2b01      	cmp	r3, #1
 8003766:	d002      	beq.n	800376e <HAL_CAN_ActivateNotification+0x1e>
 8003768:	7bfb      	ldrb	r3, [r7, #15]
 800376a:	2b02      	cmp	r3, #2
 800376c:	d109      	bne.n	8003782 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	6959      	ldr	r1, [r3, #20]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	683a      	ldr	r2, [r7, #0]
 800377a:	430a      	orrs	r2, r1
 800377c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800377e:	2300      	movs	r3, #0
 8003780:	e006      	b.n	8003790 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003786:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
  }
}
 8003790:	4618      	mov	r0, r3
 8003792:	3714      	adds	r7, #20
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr

0800379c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b08a      	sub	sp, #40	@ 0x28
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80037a4:	2300      	movs	r3, #0
 80037a6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	699b      	ldr	r3, [r3, #24]
 80037d6:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80037d8:	6a3b      	ldr	r3, [r7, #32]
 80037da:	f003 0301 	and.w	r3, r3, #1
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d07c      	beq.n	80038dc <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	f003 0301 	and.w	r3, r3, #1
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d023      	beq.n	8003834 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	2201      	movs	r2, #1
 80037f2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80037f4:	69bb      	ldr	r3, [r7, #24]
 80037f6:	f003 0302 	and.w	r3, r3, #2
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d003      	beq.n	8003806 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 f983 	bl	8003b0a <HAL_CAN_TxMailbox0CompleteCallback>
 8003804:	e016      	b.n	8003834 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	f003 0304 	and.w	r3, r3, #4
 800380c:	2b00      	cmp	r3, #0
 800380e:	d004      	beq.n	800381a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003812:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003816:	627b      	str	r3, [r7, #36]	@ 0x24
 8003818:	e00c      	b.n	8003834 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	f003 0308 	and.w	r3, r3, #8
 8003820:	2b00      	cmp	r3, #0
 8003822:	d004      	beq.n	800382e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003826:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800382a:	627b      	str	r3, [r7, #36]	@ 0x24
 800382c:	e002      	b.n	8003834 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f000 f989 	bl	8003b46 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003834:	69bb      	ldr	r3, [r7, #24]
 8003836:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800383a:	2b00      	cmp	r3, #0
 800383c:	d024      	beq.n	8003888 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003846:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800384e:	2b00      	cmp	r3, #0
 8003850:	d003      	beq.n	800385a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f000 f963 	bl	8003b1e <HAL_CAN_TxMailbox1CompleteCallback>
 8003858:	e016      	b.n	8003888 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003860:	2b00      	cmp	r3, #0
 8003862:	d004      	beq.n	800386e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003866:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800386a:	627b      	str	r3, [r7, #36]	@ 0x24
 800386c:	e00c      	b.n	8003888 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800386e:	69bb      	ldr	r3, [r7, #24]
 8003870:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003874:	2b00      	cmp	r3, #0
 8003876:	d004      	beq.n	8003882 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800387a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800387e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003880:	e002      	b.n	8003888 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	f000 f969 	bl	8003b5a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003888:	69bb      	ldr	r3, [r7, #24]
 800388a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d024      	beq.n	80038dc <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800389a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d003      	beq.n	80038ae <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f000 f943 	bl	8003b32 <HAL_CAN_TxMailbox2CompleteCallback>
 80038ac:	e016      	b.n	80038dc <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80038ae:	69bb      	ldr	r3, [r7, #24]
 80038b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d004      	beq.n	80038c2 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80038b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80038be:	627b      	str	r3, [r7, #36]	@ 0x24
 80038c0:	e00c      	b.n	80038dc <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d004      	beq.n	80038d6 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80038cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80038d4:	e002      	b.n	80038dc <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f000 f949 	bl	8003b6e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80038dc:	6a3b      	ldr	r3, [r7, #32]
 80038de:	f003 0308 	and.w	r3, r3, #8
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d00c      	beq.n	8003900 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	f003 0310 	and.w	r3, r3, #16
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d007      	beq.n	8003900 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80038f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80038f6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2210      	movs	r2, #16
 80038fe:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003900:	6a3b      	ldr	r3, [r7, #32]
 8003902:	f003 0304 	and.w	r3, r3, #4
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00b      	beq.n	8003922 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	f003 0308 	and.w	r3, r3, #8
 8003910:	2b00      	cmp	r3, #0
 8003912:	d006      	beq.n	8003922 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2208      	movs	r2, #8
 800391a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f000 f930 	bl	8003b82 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003922:	6a3b      	ldr	r3, [r7, #32]
 8003924:	f003 0302 	and.w	r3, r3, #2
 8003928:	2b00      	cmp	r3, #0
 800392a:	d009      	beq.n	8003940 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	f003 0303 	and.w	r3, r3, #3
 8003936:	2b00      	cmp	r3, #0
 8003938:	d002      	beq.n	8003940 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f7fe fa66 	bl	8001e0c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003940:	6a3b      	ldr	r3, [r7, #32]
 8003942:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003946:	2b00      	cmp	r3, #0
 8003948:	d00c      	beq.n	8003964 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	f003 0310 	and.w	r3, r3, #16
 8003950:	2b00      	cmp	r3, #0
 8003952:	d007      	beq.n	8003964 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003956:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800395a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	2210      	movs	r2, #16
 8003962:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003964:	6a3b      	ldr	r3, [r7, #32]
 8003966:	f003 0320 	and.w	r3, r3, #32
 800396a:	2b00      	cmp	r3, #0
 800396c:	d00b      	beq.n	8003986 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	f003 0308 	and.w	r3, r3, #8
 8003974:	2b00      	cmp	r3, #0
 8003976:	d006      	beq.n	8003986 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2208      	movs	r2, #8
 800397e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	f000 f912 	bl	8003baa <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003986:	6a3b      	ldr	r3, [r7, #32]
 8003988:	f003 0310 	and.w	r3, r3, #16
 800398c:	2b00      	cmp	r3, #0
 800398e:	d009      	beq.n	80039a4 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	691b      	ldr	r3, [r3, #16]
 8003996:	f003 0303 	and.w	r3, r3, #3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d002      	beq.n	80039a4 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800399e:	6878      	ldr	r0, [r7, #4]
 80039a0:	f000 f8f9 	bl	8003b96 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80039a4:	6a3b      	ldr	r3, [r7, #32]
 80039a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d00b      	beq.n	80039c6 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	f003 0310 	and.w	r3, r3, #16
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d006      	beq.n	80039c6 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2210      	movs	r2, #16
 80039be:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f000 f8fc 	bl	8003bbe <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80039c6:	6a3b      	ldr	r3, [r7, #32]
 80039c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d00b      	beq.n	80039e8 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	f003 0308 	and.w	r3, r3, #8
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d006      	beq.n	80039e8 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	2208      	movs	r2, #8
 80039e0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	f000 f8f5 	bl	8003bd2 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80039e8:	6a3b      	ldr	r3, [r7, #32]
 80039ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d07b      	beq.n	8003aea <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80039f2:	69fb      	ldr	r3, [r7, #28]
 80039f4:	f003 0304 	and.w	r3, r3, #4
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d072      	beq.n	8003ae2 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80039fc:	6a3b      	ldr	r3, [r7, #32]
 80039fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d008      	beq.n	8003a18 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d003      	beq.n	8003a18 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a12:	f043 0301 	orr.w	r3, r3, #1
 8003a16:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003a18:	6a3b      	ldr	r3, [r7, #32]
 8003a1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d008      	beq.n	8003a34 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d003      	beq.n	8003a34 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a2e:	f043 0302 	orr.w	r3, r3, #2
 8003a32:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003a34:	6a3b      	ldr	r3, [r7, #32]
 8003a36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d008      	beq.n	8003a50 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d003      	beq.n	8003a50 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a4a:	f043 0304 	orr.w	r3, r3, #4
 8003a4e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003a50:	6a3b      	ldr	r3, [r7, #32]
 8003a52:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d043      	beq.n	8003ae2 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d03e      	beq.n	8003ae2 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a6a:	2b60      	cmp	r3, #96	@ 0x60
 8003a6c:	d02b      	beq.n	8003ac6 <HAL_CAN_IRQHandler+0x32a>
 8003a6e:	2b60      	cmp	r3, #96	@ 0x60
 8003a70:	d82e      	bhi.n	8003ad0 <HAL_CAN_IRQHandler+0x334>
 8003a72:	2b50      	cmp	r3, #80	@ 0x50
 8003a74:	d022      	beq.n	8003abc <HAL_CAN_IRQHandler+0x320>
 8003a76:	2b50      	cmp	r3, #80	@ 0x50
 8003a78:	d82a      	bhi.n	8003ad0 <HAL_CAN_IRQHandler+0x334>
 8003a7a:	2b40      	cmp	r3, #64	@ 0x40
 8003a7c:	d019      	beq.n	8003ab2 <HAL_CAN_IRQHandler+0x316>
 8003a7e:	2b40      	cmp	r3, #64	@ 0x40
 8003a80:	d826      	bhi.n	8003ad0 <HAL_CAN_IRQHandler+0x334>
 8003a82:	2b30      	cmp	r3, #48	@ 0x30
 8003a84:	d010      	beq.n	8003aa8 <HAL_CAN_IRQHandler+0x30c>
 8003a86:	2b30      	cmp	r3, #48	@ 0x30
 8003a88:	d822      	bhi.n	8003ad0 <HAL_CAN_IRQHandler+0x334>
 8003a8a:	2b10      	cmp	r3, #16
 8003a8c:	d002      	beq.n	8003a94 <HAL_CAN_IRQHandler+0x2f8>
 8003a8e:	2b20      	cmp	r3, #32
 8003a90:	d005      	beq.n	8003a9e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003a92:	e01d      	b.n	8003ad0 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a96:	f043 0308 	orr.w	r3, r3, #8
 8003a9a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003a9c:	e019      	b.n	8003ad2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa0:	f043 0310 	orr.w	r3, r3, #16
 8003aa4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003aa6:	e014      	b.n	8003ad2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aaa:	f043 0320 	orr.w	r3, r3, #32
 8003aae:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003ab0:	e00f      	b.n	8003ad2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ab8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003aba:	e00a      	b.n	8003ad2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003abe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ac2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003ac4:	e005      	b.n	8003ad2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003acc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003ace:	e000      	b.n	8003ad2 <HAL_CAN_IRQHandler+0x336>
            break;
 8003ad0:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	699a      	ldr	r2, [r3, #24]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003ae0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	2204      	movs	r2, #4
 8003ae8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d008      	beq.n	8003b02 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003af6:	431a      	orrs	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	f000 f872 	bl	8003be6 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003b02:	bf00      	nop
 8003b04:	3728      	adds	r7, #40	@ 0x28
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}

08003b0a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003b0a:	b480      	push	{r7}
 8003b0c:	b083      	sub	sp, #12
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003b12:	bf00      	nop
 8003b14:	370c      	adds	r7, #12
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr

08003b1e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003b1e:	b480      	push	{r7}
 8003b20:	b083      	sub	sp, #12
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003b26:	bf00      	nop
 8003b28:	370c      	adds	r7, #12
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr

08003b32 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003b32:	b480      	push	{r7}
 8003b34:	b083      	sub	sp, #12
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003b3a:	bf00      	nop
 8003b3c:	370c      	adds	r7, #12
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr

08003b46 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003b46:	b480      	push	{r7}
 8003b48:	b083      	sub	sp, #12
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003b4e:	bf00      	nop
 8003b50:	370c      	adds	r7, #12
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr

08003b5a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003b5a:	b480      	push	{r7}
 8003b5c:	b083      	sub	sp, #12
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003b62:	bf00      	nop
 8003b64:	370c      	adds	r7, #12
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr

08003b6e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003b6e:	b480      	push	{r7}
 8003b70:	b083      	sub	sp, #12
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003b76:	bf00      	nop
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr

08003b82 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003b82:	b480      	push	{r7}
 8003b84:	b083      	sub	sp, #12
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003b8a:	bf00      	nop
 8003b8c:	370c      	adds	r7, #12
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr

08003b96 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003b96:	b480      	push	{r7}
 8003b98:	b083      	sub	sp, #12
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003b9e:	bf00      	nop
 8003ba0:	370c      	adds	r7, #12
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba8:	4770      	bx	lr

08003baa <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003baa:	b480      	push	{r7}
 8003bac:	b083      	sub	sp, #12
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003bb2:	bf00      	nop
 8003bb4:	370c      	adds	r7, #12
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr

08003bbe <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003bbe:	b480      	push	{r7}
 8003bc0:	b083      	sub	sp, #12
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003bc6:	bf00      	nop
 8003bc8:	370c      	adds	r7, #12
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr

08003bd2 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003bd2:	b480      	push	{r7}
 8003bd4:	b083      	sub	sp, #12
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003bda:	bf00      	nop
 8003bdc:	370c      	adds	r7, #12
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr

08003be6 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003be6:	b480      	push	{r7}
 8003be8:	b083      	sub	sp, #12
 8003bea:	af00      	add	r7, sp, #0
 8003bec:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003bee:	bf00      	nop
 8003bf0:	370c      	adds	r7, #12
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
	...

08003bfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b085      	sub	sp, #20
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f003 0307 	and.w	r3, r3, #7
 8003c0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c0c:	4b0c      	ldr	r3, [pc, #48]	@ (8003c40 <__NVIC_SetPriorityGrouping+0x44>)
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c12:	68ba      	ldr	r2, [r7, #8]
 8003c14:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003c18:	4013      	ands	r3, r2
 8003c1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c24:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003c28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c2e:	4a04      	ldr	r2, [pc, #16]	@ (8003c40 <__NVIC_SetPriorityGrouping+0x44>)
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	60d3      	str	r3, [r2, #12]
}
 8003c34:	bf00      	nop
 8003c36:	3714      	adds	r7, #20
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3e:	4770      	bx	lr
 8003c40:	e000ed00 	.word	0xe000ed00

08003c44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c44:	b480      	push	{r7}
 8003c46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c48:	4b04      	ldr	r3, [pc, #16]	@ (8003c5c <__NVIC_GetPriorityGrouping+0x18>)
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	0a1b      	lsrs	r3, r3, #8
 8003c4e:	f003 0307 	and.w	r3, r3, #7
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr
 8003c5c:	e000ed00 	.word	0xe000ed00

08003c60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	4603      	mov	r3, r0
 8003c68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	db0b      	blt.n	8003c8a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c72:	79fb      	ldrb	r3, [r7, #7]
 8003c74:	f003 021f 	and.w	r2, r3, #31
 8003c78:	4907      	ldr	r1, [pc, #28]	@ (8003c98 <__NVIC_EnableIRQ+0x38>)
 8003c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c7e:	095b      	lsrs	r3, r3, #5
 8003c80:	2001      	movs	r0, #1
 8003c82:	fa00 f202 	lsl.w	r2, r0, r2
 8003c86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003c8a:	bf00      	nop
 8003c8c:	370c      	adds	r7, #12
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr
 8003c96:	bf00      	nop
 8003c98:	e000e100 	.word	0xe000e100

08003c9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	6039      	str	r1, [r7, #0]
 8003ca6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ca8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	db0a      	blt.n	8003cc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	b2da      	uxtb	r2, r3
 8003cb4:	490c      	ldr	r1, [pc, #48]	@ (8003ce8 <__NVIC_SetPriority+0x4c>)
 8003cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cba:	0112      	lsls	r2, r2, #4
 8003cbc:	b2d2      	uxtb	r2, r2
 8003cbe:	440b      	add	r3, r1
 8003cc0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003cc4:	e00a      	b.n	8003cdc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	b2da      	uxtb	r2, r3
 8003cca:	4908      	ldr	r1, [pc, #32]	@ (8003cec <__NVIC_SetPriority+0x50>)
 8003ccc:	79fb      	ldrb	r3, [r7, #7]
 8003cce:	f003 030f 	and.w	r3, r3, #15
 8003cd2:	3b04      	subs	r3, #4
 8003cd4:	0112      	lsls	r2, r2, #4
 8003cd6:	b2d2      	uxtb	r2, r2
 8003cd8:	440b      	add	r3, r1
 8003cda:	761a      	strb	r2, [r3, #24]
}
 8003cdc:	bf00      	nop
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr
 8003ce8:	e000e100 	.word	0xe000e100
 8003cec:	e000ed00 	.word	0xe000ed00

08003cf0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b089      	sub	sp, #36	@ 0x24
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	60b9      	str	r1, [r7, #8]
 8003cfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	f003 0307 	and.w	r3, r3, #7
 8003d02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d04:	69fb      	ldr	r3, [r7, #28]
 8003d06:	f1c3 0307 	rsb	r3, r3, #7
 8003d0a:	2b04      	cmp	r3, #4
 8003d0c:	bf28      	it	cs
 8003d0e:	2304      	movcs	r3, #4
 8003d10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	3304      	adds	r3, #4
 8003d16:	2b06      	cmp	r3, #6
 8003d18:	d902      	bls.n	8003d20 <NVIC_EncodePriority+0x30>
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	3b03      	subs	r3, #3
 8003d1e:	e000      	b.n	8003d22 <NVIC_EncodePriority+0x32>
 8003d20:	2300      	movs	r3, #0
 8003d22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d24:	f04f 32ff 	mov.w	r2, #4294967295
 8003d28:	69bb      	ldr	r3, [r7, #24]
 8003d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2e:	43da      	mvns	r2, r3
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	401a      	ands	r2, r3
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d38:	f04f 31ff 	mov.w	r1, #4294967295
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8003d42:	43d9      	mvns	r1, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d48:	4313      	orrs	r3, r2
         );
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3724      	adds	r7, #36	@ 0x24
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr
	...

08003d58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b082      	sub	sp, #8
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	3b01      	subs	r3, #1
 8003d64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d68:	d301      	bcc.n	8003d6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e00f      	b.n	8003d8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d6e:	4a0a      	ldr	r2, [pc, #40]	@ (8003d98 <SysTick_Config+0x40>)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	3b01      	subs	r3, #1
 8003d74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d76:	210f      	movs	r1, #15
 8003d78:	f04f 30ff 	mov.w	r0, #4294967295
 8003d7c:	f7ff ff8e 	bl	8003c9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d80:	4b05      	ldr	r3, [pc, #20]	@ (8003d98 <SysTick_Config+0x40>)
 8003d82:	2200      	movs	r2, #0
 8003d84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d86:	4b04      	ldr	r3, [pc, #16]	@ (8003d98 <SysTick_Config+0x40>)
 8003d88:	2207      	movs	r2, #7
 8003d8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d8c:	2300      	movs	r3, #0
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3708      	adds	r7, #8
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	bf00      	nop
 8003d98:	e000e010 	.word	0xe000e010

08003d9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b082      	sub	sp, #8
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003da4:	6878      	ldr	r0, [r7, #4]
 8003da6:	f7ff ff29 	bl	8003bfc <__NVIC_SetPriorityGrouping>
}
 8003daa:	bf00      	nop
 8003dac:	3708      	adds	r7, #8
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}

08003db2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003db2:	b580      	push	{r7, lr}
 8003db4:	b086      	sub	sp, #24
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	4603      	mov	r3, r0
 8003dba:	60b9      	str	r1, [r7, #8]
 8003dbc:	607a      	str	r2, [r7, #4]
 8003dbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003dc4:	f7ff ff3e 	bl	8003c44 <__NVIC_GetPriorityGrouping>
 8003dc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	68b9      	ldr	r1, [r7, #8]
 8003dce:	6978      	ldr	r0, [r7, #20]
 8003dd0:	f7ff ff8e 	bl	8003cf0 <NVIC_EncodePriority>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003dda:	4611      	mov	r1, r2
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f7ff ff5d 	bl	8003c9c <__NVIC_SetPriority>
}
 8003de2:	bf00      	nop
 8003de4:	3718      	adds	r7, #24
 8003de6:	46bd      	mov	sp, r7
 8003de8:	bd80      	pop	{r7, pc}

08003dea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dea:	b580      	push	{r7, lr}
 8003dec:	b082      	sub	sp, #8
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	4603      	mov	r3, r0
 8003df2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003df4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f7ff ff31 	bl	8003c60 <__NVIC_EnableIRQ>
}
 8003dfe:	bf00      	nop
 8003e00:	3708      	adds	r7, #8
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}

08003e06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e06:	b580      	push	{r7, lr}
 8003e08:	b082      	sub	sp, #8
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	f7ff ffa2 	bl	8003d58 <SysTick_Config>
 8003e14:	4603      	mov	r3, r0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3708      	adds	r7, #8
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
	...

08003e20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b086      	sub	sp, #24
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003e2c:	f7fe fb40 	bl	80024b0 <HAL_GetTick>
 8003e30:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d101      	bne.n	8003e3c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	e099      	b.n	8003f70 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2202      	movs	r2, #2
 8003e40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2200      	movs	r2, #0
 8003e48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f022 0201 	bic.w	r2, r2, #1
 8003e5a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e5c:	e00f      	b.n	8003e7e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e5e:	f7fe fb27 	bl	80024b0 <HAL_GetTick>
 8003e62:	4602      	mov	r2, r0
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	2b05      	cmp	r3, #5
 8003e6a:	d908      	bls.n	8003e7e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2220      	movs	r2, #32
 8003e70:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2203      	movs	r2, #3
 8003e76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e078      	b.n	8003f70 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0301 	and.w	r3, r3, #1
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d1e8      	bne.n	8003e5e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003e94:	697a      	ldr	r2, [r7, #20]
 8003e96:	4b38      	ldr	r3, [pc, #224]	@ (8003f78 <HAL_DMA_Init+0x158>)
 8003e98:	4013      	ands	r3, r2
 8003e9a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	685a      	ldr	r2, [r3, #4]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003eaa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	691b      	ldr	r3, [r3, #16]
 8003eb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003eb6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	699b      	ldr	r3, [r3, #24]
 8003ebc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ec2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6a1b      	ldr	r3, [r3, #32]
 8003ec8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003eca:	697a      	ldr	r2, [r7, #20]
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed4:	2b04      	cmp	r3, #4
 8003ed6:	d107      	bne.n	8003ee8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	697a      	ldr	r2, [r7, #20]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	697a      	ldr	r2, [r7, #20]
 8003eee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	695b      	ldr	r3, [r3, #20]
 8003ef6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	f023 0307 	bic.w	r3, r3, #7
 8003efe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f04:	697a      	ldr	r2, [r7, #20]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f0e:	2b04      	cmp	r3, #4
 8003f10:	d117      	bne.n	8003f42 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f16:	697a      	ldr	r2, [r7, #20]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d00e      	beq.n	8003f42 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	f000 fa6f 	bl	8004408 <DMA_CheckFifoParam>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d008      	beq.n	8003f42 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2240      	movs	r2, #64	@ 0x40
 8003f34:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2201      	movs	r2, #1
 8003f3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e016      	b.n	8003f70 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	697a      	ldr	r2, [r7, #20]
 8003f48:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f000 fa26 	bl	800439c <DMA_CalcBaseAndBitshift>
 8003f50:	4603      	mov	r3, r0
 8003f52:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f58:	223f      	movs	r2, #63	@ 0x3f
 8003f5a:	409a      	lsls	r2, r3
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2201      	movs	r2, #1
 8003f6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003f6e:	2300      	movs	r3, #0
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3718      	adds	r7, #24
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	f010803f 	.word	0xf010803f

08003f7c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b086      	sub	sp, #24
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	60f8      	str	r0, [r7, #12]
 8003f84:	60b9      	str	r1, [r7, #8]
 8003f86:	607a      	str	r2, [r7, #4]
 8003f88:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f92:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d101      	bne.n	8003fa2 <HAL_DMA_Start_IT+0x26>
 8003f9e:	2302      	movs	r3, #2
 8003fa0:	e040      	b.n	8004024 <HAL_DMA_Start_IT+0xa8>
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b01      	cmp	r3, #1
 8003fb4:	d12f      	bne.n	8004016 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2202      	movs	r2, #2
 8003fba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	68b9      	ldr	r1, [r7, #8]
 8003fca:	68f8      	ldr	r0, [r7, #12]
 8003fcc:	f000 f9b8 	bl	8004340 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fd4:	223f      	movs	r2, #63	@ 0x3f
 8003fd6:	409a      	lsls	r2, r3
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f042 0216 	orr.w	r2, r2, #22
 8003fea:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d007      	beq.n	8004004 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f042 0208 	orr.w	r2, r2, #8
 8004002:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f042 0201 	orr.w	r2, r2, #1
 8004012:	601a      	str	r2, [r3, #0]
 8004014:	e005      	b.n	8004022 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2200      	movs	r2, #0
 800401a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800401e:	2302      	movs	r3, #2
 8004020:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004022:	7dfb      	ldrb	r3, [r7, #23]
}
 8004024:	4618      	mov	r0, r3
 8004026:	3718      	adds	r7, #24
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b086      	sub	sp, #24
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004034:	2300      	movs	r3, #0
 8004036:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004038:	4b8e      	ldr	r3, [pc, #568]	@ (8004274 <HAL_DMA_IRQHandler+0x248>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a8e      	ldr	r2, [pc, #568]	@ (8004278 <HAL_DMA_IRQHandler+0x24c>)
 800403e:	fba2 2303 	umull	r2, r3, r2, r3
 8004042:	0a9b      	lsrs	r3, r3, #10
 8004044:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800404a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004056:	2208      	movs	r2, #8
 8004058:	409a      	lsls	r2, r3
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	4013      	ands	r3, r2
 800405e:	2b00      	cmp	r3, #0
 8004060:	d01a      	beq.n	8004098 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 0304 	and.w	r3, r3, #4
 800406c:	2b00      	cmp	r3, #0
 800406e:	d013      	beq.n	8004098 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681a      	ldr	r2, [r3, #0]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f022 0204 	bic.w	r2, r2, #4
 800407e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004084:	2208      	movs	r2, #8
 8004086:	409a      	lsls	r2, r3
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004090:	f043 0201 	orr.w	r2, r3, #1
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800409c:	2201      	movs	r2, #1
 800409e:	409a      	lsls	r2, r3
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	4013      	ands	r3, r2
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d012      	beq.n	80040ce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	695b      	ldr	r3, [r3, #20]
 80040ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d00b      	beq.n	80040ce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040ba:	2201      	movs	r2, #1
 80040bc:	409a      	lsls	r2, r3
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040c6:	f043 0202 	orr.w	r2, r3, #2
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040d2:	2204      	movs	r2, #4
 80040d4:	409a      	lsls	r2, r3
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	4013      	ands	r3, r2
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d012      	beq.n	8004104 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0302 	and.w	r3, r3, #2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d00b      	beq.n	8004104 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040f0:	2204      	movs	r2, #4
 80040f2:	409a      	lsls	r2, r3
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040fc:	f043 0204 	orr.w	r2, r3, #4
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004108:	2210      	movs	r2, #16
 800410a:	409a      	lsls	r2, r3
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	4013      	ands	r3, r2
 8004110:	2b00      	cmp	r3, #0
 8004112:	d043      	beq.n	800419c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0308 	and.w	r3, r3, #8
 800411e:	2b00      	cmp	r3, #0
 8004120:	d03c      	beq.n	800419c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004126:	2210      	movs	r2, #16
 8004128:	409a      	lsls	r2, r3
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004138:	2b00      	cmp	r3, #0
 800413a:	d018      	beq.n	800416e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d108      	bne.n	800415c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800414e:	2b00      	cmp	r3, #0
 8004150:	d024      	beq.n	800419c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	4798      	blx	r3
 800415a:	e01f      	b.n	800419c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004160:	2b00      	cmp	r3, #0
 8004162:	d01b      	beq.n	800419c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	4798      	blx	r3
 800416c:	e016      	b.n	800419c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004178:	2b00      	cmp	r3, #0
 800417a:	d107      	bne.n	800418c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f022 0208 	bic.w	r2, r2, #8
 800418a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004190:	2b00      	cmp	r3, #0
 8004192:	d003      	beq.n	800419c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041a0:	2220      	movs	r2, #32
 80041a2:	409a      	lsls	r2, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	4013      	ands	r3, r2
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f000 808f 	beq.w	80042cc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0310 	and.w	r3, r3, #16
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	f000 8087 	beq.w	80042cc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041c2:	2220      	movs	r2, #32
 80041c4:	409a      	lsls	r2, r3
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	2b05      	cmp	r3, #5
 80041d4:	d136      	bne.n	8004244 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f022 0216 	bic.w	r2, r2, #22
 80041e4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	695a      	ldr	r2, [r3, #20]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80041f4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d103      	bne.n	8004206 <HAL_DMA_IRQHandler+0x1da>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004202:	2b00      	cmp	r3, #0
 8004204:	d007      	beq.n	8004216 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	681a      	ldr	r2, [r3, #0]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f022 0208 	bic.w	r2, r2, #8
 8004214:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800421a:	223f      	movs	r2, #63	@ 0x3f
 800421c:	409a      	lsls	r2, r3
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2201      	movs	r2, #1
 8004226:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004236:	2b00      	cmp	r3, #0
 8004238:	d07e      	beq.n	8004338 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	4798      	blx	r3
        }
        return;
 8004242:	e079      	b.n	8004338 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800424e:	2b00      	cmp	r3, #0
 8004250:	d01d      	beq.n	800428e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800425c:	2b00      	cmp	r3, #0
 800425e:	d10d      	bne.n	800427c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004264:	2b00      	cmp	r3, #0
 8004266:	d031      	beq.n	80042cc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	4798      	blx	r3
 8004270:	e02c      	b.n	80042cc <HAL_DMA_IRQHandler+0x2a0>
 8004272:	bf00      	nop
 8004274:	20000000 	.word	0x20000000
 8004278:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004280:	2b00      	cmp	r3, #0
 8004282:	d023      	beq.n	80042cc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	4798      	blx	r3
 800428c:	e01e      	b.n	80042cc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004298:	2b00      	cmp	r3, #0
 800429a:	d10f      	bne.n	80042bc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f022 0210 	bic.w	r2, r2, #16
 80042aa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2200      	movs	r2, #0
 80042b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d003      	beq.n	80042cc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d032      	beq.n	800433a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042d8:	f003 0301 	and.w	r3, r3, #1
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d022      	beq.n	8004326 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2205      	movs	r2, #5
 80042e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f022 0201 	bic.w	r2, r2, #1
 80042f6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	3301      	adds	r3, #1
 80042fc:	60bb      	str	r3, [r7, #8]
 80042fe:	697a      	ldr	r2, [r7, #20]
 8004300:	429a      	cmp	r2, r3
 8004302:	d307      	bcc.n	8004314 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 0301 	and.w	r3, r3, #1
 800430e:	2b00      	cmp	r3, #0
 8004310:	d1f2      	bne.n	80042f8 <HAL_DMA_IRQHandler+0x2cc>
 8004312:	e000      	b.n	8004316 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004314:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2201      	movs	r2, #1
 800431a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800432a:	2b00      	cmp	r3, #0
 800432c:	d005      	beq.n	800433a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	4798      	blx	r3
 8004336:	e000      	b.n	800433a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004338:	bf00      	nop
    }
  }
}
 800433a:	3718      	adds	r7, #24
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004340:	b480      	push	{r7}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	60b9      	str	r1, [r7, #8]
 800434a:	607a      	str	r2, [r7, #4]
 800434c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800435c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	683a      	ldr	r2, [r7, #0]
 8004364:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	2b40      	cmp	r3, #64	@ 0x40
 800436c:	d108      	bne.n	8004380 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	68ba      	ldr	r2, [r7, #8]
 800437c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800437e:	e007      	b.n	8004390 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	68ba      	ldr	r2, [r7, #8]
 8004386:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	687a      	ldr	r2, [r7, #4]
 800438e:	60da      	str	r2, [r3, #12]
}
 8004390:	bf00      	nop
 8004392:	3714      	adds	r7, #20
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr

0800439c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800439c:	b480      	push	{r7}
 800439e:	b085      	sub	sp, #20
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	3b10      	subs	r3, #16
 80043ac:	4a14      	ldr	r2, [pc, #80]	@ (8004400 <DMA_CalcBaseAndBitshift+0x64>)
 80043ae:	fba2 2303 	umull	r2, r3, r2, r3
 80043b2:	091b      	lsrs	r3, r3, #4
 80043b4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80043b6:	4a13      	ldr	r2, [pc, #76]	@ (8004404 <DMA_CalcBaseAndBitshift+0x68>)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	4413      	add	r3, r2
 80043bc:	781b      	ldrb	r3, [r3, #0]
 80043be:	461a      	mov	r2, r3
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2b03      	cmp	r3, #3
 80043c8:	d909      	bls.n	80043de <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80043d2:	f023 0303 	bic.w	r3, r3, #3
 80043d6:	1d1a      	adds	r2, r3, #4
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	659a      	str	r2, [r3, #88]	@ 0x58
 80043dc:	e007      	b.n	80043ee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80043e6:	f023 0303 	bic.w	r3, r3, #3
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3714      	adds	r7, #20
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop
 8004400:	aaaaaaab 	.word	0xaaaaaaab
 8004404:	0800959c 	.word	0x0800959c

08004408 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004408:	b480      	push	{r7}
 800440a:	b085      	sub	sp, #20
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004410:	2300      	movs	r3, #0
 8004412:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004418:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	699b      	ldr	r3, [r3, #24]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d11f      	bne.n	8004462 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	2b03      	cmp	r3, #3
 8004426:	d856      	bhi.n	80044d6 <DMA_CheckFifoParam+0xce>
 8004428:	a201      	add	r2, pc, #4	@ (adr r2, 8004430 <DMA_CheckFifoParam+0x28>)
 800442a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800442e:	bf00      	nop
 8004430:	08004441 	.word	0x08004441
 8004434:	08004453 	.word	0x08004453
 8004438:	08004441 	.word	0x08004441
 800443c:	080044d7 	.word	0x080044d7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004444:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d046      	beq.n	80044da <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004450:	e043      	b.n	80044da <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004456:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800445a:	d140      	bne.n	80044de <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004460:	e03d      	b.n	80044de <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	699b      	ldr	r3, [r3, #24]
 8004466:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800446a:	d121      	bne.n	80044b0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800446c:	68bb      	ldr	r3, [r7, #8]
 800446e:	2b03      	cmp	r3, #3
 8004470:	d837      	bhi.n	80044e2 <DMA_CheckFifoParam+0xda>
 8004472:	a201      	add	r2, pc, #4	@ (adr r2, 8004478 <DMA_CheckFifoParam+0x70>)
 8004474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004478:	08004489 	.word	0x08004489
 800447c:	0800448f 	.word	0x0800448f
 8004480:	08004489 	.word	0x08004489
 8004484:	080044a1 	.word	0x080044a1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	73fb      	strb	r3, [r7, #15]
      break;
 800448c:	e030      	b.n	80044f0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004492:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d025      	beq.n	80044e6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800449e:	e022      	b.n	80044e6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044a4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80044a8:	d11f      	bne.n	80044ea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80044ae:	e01c      	b.n	80044ea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	2b02      	cmp	r3, #2
 80044b4:	d903      	bls.n	80044be <DMA_CheckFifoParam+0xb6>
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	2b03      	cmp	r3, #3
 80044ba:	d003      	beq.n	80044c4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80044bc:	e018      	b.n	80044f0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	73fb      	strb	r3, [r7, #15]
      break;
 80044c2:	e015      	b.n	80044f0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d00e      	beq.n	80044ee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	73fb      	strb	r3, [r7, #15]
      break;
 80044d4:	e00b      	b.n	80044ee <DMA_CheckFifoParam+0xe6>
      break;
 80044d6:	bf00      	nop
 80044d8:	e00a      	b.n	80044f0 <DMA_CheckFifoParam+0xe8>
      break;
 80044da:	bf00      	nop
 80044dc:	e008      	b.n	80044f0 <DMA_CheckFifoParam+0xe8>
      break;
 80044de:	bf00      	nop
 80044e0:	e006      	b.n	80044f0 <DMA_CheckFifoParam+0xe8>
      break;
 80044e2:	bf00      	nop
 80044e4:	e004      	b.n	80044f0 <DMA_CheckFifoParam+0xe8>
      break;
 80044e6:	bf00      	nop
 80044e8:	e002      	b.n	80044f0 <DMA_CheckFifoParam+0xe8>
      break;   
 80044ea:	bf00      	nop
 80044ec:	e000      	b.n	80044f0 <DMA_CheckFifoParam+0xe8>
      break;
 80044ee:	bf00      	nop
    }
  } 
  
  return status; 
 80044f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80044f2:	4618      	mov	r0, r3
 80044f4:	3714      	adds	r7, #20
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr
 80044fe:	bf00      	nop

08004500 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004500:	b480      	push	{r7}
 8004502:	b089      	sub	sp, #36	@ 0x24
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800450a:	2300      	movs	r3, #0
 800450c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800450e:	2300      	movs	r3, #0
 8004510:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004512:	2300      	movs	r3, #0
 8004514:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004516:	2300      	movs	r3, #0
 8004518:	61fb      	str	r3, [r7, #28]
 800451a:	e165      	b.n	80047e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800451c:	2201      	movs	r2, #1
 800451e:	69fb      	ldr	r3, [r7, #28]
 8004520:	fa02 f303 	lsl.w	r3, r2, r3
 8004524:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	4013      	ands	r3, r2
 800452e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004530:	693a      	ldr	r2, [r7, #16]
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	429a      	cmp	r2, r3
 8004536:	f040 8154 	bne.w	80047e2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	f003 0303 	and.w	r3, r3, #3
 8004542:	2b01      	cmp	r3, #1
 8004544:	d005      	beq.n	8004552 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800454e:	2b02      	cmp	r3, #2
 8004550:	d130      	bne.n	80045b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	005b      	lsls	r3, r3, #1
 800455c:	2203      	movs	r2, #3
 800455e:	fa02 f303 	lsl.w	r3, r2, r3
 8004562:	43db      	mvns	r3, r3
 8004564:	69ba      	ldr	r2, [r7, #24]
 8004566:	4013      	ands	r3, r2
 8004568:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	68da      	ldr	r2, [r3, #12]
 800456e:	69fb      	ldr	r3, [r7, #28]
 8004570:	005b      	lsls	r3, r3, #1
 8004572:	fa02 f303 	lsl.w	r3, r2, r3
 8004576:	69ba      	ldr	r2, [r7, #24]
 8004578:	4313      	orrs	r3, r2
 800457a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	69ba      	ldr	r2, [r7, #24]
 8004580:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004588:	2201      	movs	r2, #1
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	fa02 f303 	lsl.w	r3, r2, r3
 8004590:	43db      	mvns	r3, r3
 8004592:	69ba      	ldr	r2, [r7, #24]
 8004594:	4013      	ands	r3, r2
 8004596:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	091b      	lsrs	r3, r3, #4
 800459e:	f003 0201 	and.w	r2, r3, #1
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	fa02 f303 	lsl.w	r3, r2, r3
 80045a8:	69ba      	ldr	r2, [r7, #24]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	69ba      	ldr	r2, [r7, #24]
 80045b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f003 0303 	and.w	r3, r3, #3
 80045bc:	2b03      	cmp	r3, #3
 80045be:	d017      	beq.n	80045f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	005b      	lsls	r3, r3, #1
 80045ca:	2203      	movs	r2, #3
 80045cc:	fa02 f303 	lsl.w	r3, r2, r3
 80045d0:	43db      	mvns	r3, r3
 80045d2:	69ba      	ldr	r2, [r7, #24]
 80045d4:	4013      	ands	r3, r2
 80045d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	689a      	ldr	r2, [r3, #8]
 80045dc:	69fb      	ldr	r3, [r7, #28]
 80045de:	005b      	lsls	r3, r3, #1
 80045e0:	fa02 f303 	lsl.w	r3, r2, r3
 80045e4:	69ba      	ldr	r2, [r7, #24]
 80045e6:	4313      	orrs	r3, r2
 80045e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	69ba      	ldr	r2, [r7, #24]
 80045ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	f003 0303 	and.w	r3, r3, #3
 80045f8:	2b02      	cmp	r3, #2
 80045fa:	d123      	bne.n	8004644 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80045fc:	69fb      	ldr	r3, [r7, #28]
 80045fe:	08da      	lsrs	r2, r3, #3
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	3208      	adds	r2, #8
 8004604:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004608:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	f003 0307 	and.w	r3, r3, #7
 8004610:	009b      	lsls	r3, r3, #2
 8004612:	220f      	movs	r2, #15
 8004614:	fa02 f303 	lsl.w	r3, r2, r3
 8004618:	43db      	mvns	r3, r3
 800461a:	69ba      	ldr	r2, [r7, #24]
 800461c:	4013      	ands	r3, r2
 800461e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	691a      	ldr	r2, [r3, #16]
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	f003 0307 	and.w	r3, r3, #7
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	fa02 f303 	lsl.w	r3, r2, r3
 8004630:	69ba      	ldr	r2, [r7, #24]
 8004632:	4313      	orrs	r3, r2
 8004634:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004636:	69fb      	ldr	r3, [r7, #28]
 8004638:	08da      	lsrs	r2, r3, #3
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	3208      	adds	r2, #8
 800463e:	69b9      	ldr	r1, [r7, #24]
 8004640:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	005b      	lsls	r3, r3, #1
 800464e:	2203      	movs	r2, #3
 8004650:	fa02 f303 	lsl.w	r3, r2, r3
 8004654:	43db      	mvns	r3, r3
 8004656:	69ba      	ldr	r2, [r7, #24]
 8004658:	4013      	ands	r3, r2
 800465a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	f003 0203 	and.w	r2, r3, #3
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	005b      	lsls	r3, r3, #1
 8004668:	fa02 f303 	lsl.w	r3, r2, r3
 800466c:	69ba      	ldr	r2, [r7, #24]
 800466e:	4313      	orrs	r3, r2
 8004670:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	69ba      	ldr	r2, [r7, #24]
 8004676:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004680:	2b00      	cmp	r3, #0
 8004682:	f000 80ae 	beq.w	80047e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004686:	2300      	movs	r3, #0
 8004688:	60fb      	str	r3, [r7, #12]
 800468a:	4b5d      	ldr	r3, [pc, #372]	@ (8004800 <HAL_GPIO_Init+0x300>)
 800468c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800468e:	4a5c      	ldr	r2, [pc, #368]	@ (8004800 <HAL_GPIO_Init+0x300>)
 8004690:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004694:	6453      	str	r3, [r2, #68]	@ 0x44
 8004696:	4b5a      	ldr	r3, [pc, #360]	@ (8004800 <HAL_GPIO_Init+0x300>)
 8004698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800469a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800469e:	60fb      	str	r3, [r7, #12]
 80046a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80046a2:	4a58      	ldr	r2, [pc, #352]	@ (8004804 <HAL_GPIO_Init+0x304>)
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	089b      	lsrs	r3, r3, #2
 80046a8:	3302      	adds	r3, #2
 80046aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80046b0:	69fb      	ldr	r3, [r7, #28]
 80046b2:	f003 0303 	and.w	r3, r3, #3
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	220f      	movs	r2, #15
 80046ba:	fa02 f303 	lsl.w	r3, r2, r3
 80046be:	43db      	mvns	r3, r3
 80046c0:	69ba      	ldr	r2, [r7, #24]
 80046c2:	4013      	ands	r3, r2
 80046c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	4a4f      	ldr	r2, [pc, #316]	@ (8004808 <HAL_GPIO_Init+0x308>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d025      	beq.n	800471a <HAL_GPIO_Init+0x21a>
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	4a4e      	ldr	r2, [pc, #312]	@ (800480c <HAL_GPIO_Init+0x30c>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d01f      	beq.n	8004716 <HAL_GPIO_Init+0x216>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	4a4d      	ldr	r2, [pc, #308]	@ (8004810 <HAL_GPIO_Init+0x310>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d019      	beq.n	8004712 <HAL_GPIO_Init+0x212>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	4a4c      	ldr	r2, [pc, #304]	@ (8004814 <HAL_GPIO_Init+0x314>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d013      	beq.n	800470e <HAL_GPIO_Init+0x20e>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	4a4b      	ldr	r2, [pc, #300]	@ (8004818 <HAL_GPIO_Init+0x318>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d00d      	beq.n	800470a <HAL_GPIO_Init+0x20a>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	4a4a      	ldr	r2, [pc, #296]	@ (800481c <HAL_GPIO_Init+0x31c>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d007      	beq.n	8004706 <HAL_GPIO_Init+0x206>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	4a49      	ldr	r2, [pc, #292]	@ (8004820 <HAL_GPIO_Init+0x320>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d101      	bne.n	8004702 <HAL_GPIO_Init+0x202>
 80046fe:	2306      	movs	r3, #6
 8004700:	e00c      	b.n	800471c <HAL_GPIO_Init+0x21c>
 8004702:	2307      	movs	r3, #7
 8004704:	e00a      	b.n	800471c <HAL_GPIO_Init+0x21c>
 8004706:	2305      	movs	r3, #5
 8004708:	e008      	b.n	800471c <HAL_GPIO_Init+0x21c>
 800470a:	2304      	movs	r3, #4
 800470c:	e006      	b.n	800471c <HAL_GPIO_Init+0x21c>
 800470e:	2303      	movs	r3, #3
 8004710:	e004      	b.n	800471c <HAL_GPIO_Init+0x21c>
 8004712:	2302      	movs	r3, #2
 8004714:	e002      	b.n	800471c <HAL_GPIO_Init+0x21c>
 8004716:	2301      	movs	r3, #1
 8004718:	e000      	b.n	800471c <HAL_GPIO_Init+0x21c>
 800471a:	2300      	movs	r3, #0
 800471c:	69fa      	ldr	r2, [r7, #28]
 800471e:	f002 0203 	and.w	r2, r2, #3
 8004722:	0092      	lsls	r2, r2, #2
 8004724:	4093      	lsls	r3, r2
 8004726:	69ba      	ldr	r2, [r7, #24]
 8004728:	4313      	orrs	r3, r2
 800472a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800472c:	4935      	ldr	r1, [pc, #212]	@ (8004804 <HAL_GPIO_Init+0x304>)
 800472e:	69fb      	ldr	r3, [r7, #28]
 8004730:	089b      	lsrs	r3, r3, #2
 8004732:	3302      	adds	r3, #2
 8004734:	69ba      	ldr	r2, [r7, #24]
 8004736:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800473a:	4b3a      	ldr	r3, [pc, #232]	@ (8004824 <HAL_GPIO_Init+0x324>)
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	43db      	mvns	r3, r3
 8004744:	69ba      	ldr	r2, [r7, #24]
 8004746:	4013      	ands	r3, r2
 8004748:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d003      	beq.n	800475e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004756:	69ba      	ldr	r2, [r7, #24]
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	4313      	orrs	r3, r2
 800475c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800475e:	4a31      	ldr	r2, [pc, #196]	@ (8004824 <HAL_GPIO_Init+0x324>)
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004764:	4b2f      	ldr	r3, [pc, #188]	@ (8004824 <HAL_GPIO_Init+0x324>)
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	43db      	mvns	r3, r3
 800476e:	69ba      	ldr	r2, [r7, #24]
 8004770:	4013      	ands	r3, r2
 8004772:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800477c:	2b00      	cmp	r3, #0
 800477e:	d003      	beq.n	8004788 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004780:	69ba      	ldr	r2, [r7, #24]
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	4313      	orrs	r3, r2
 8004786:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004788:	4a26      	ldr	r2, [pc, #152]	@ (8004824 <HAL_GPIO_Init+0x324>)
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800478e:	4b25      	ldr	r3, [pc, #148]	@ (8004824 <HAL_GPIO_Init+0x324>)
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	43db      	mvns	r3, r3
 8004798:	69ba      	ldr	r2, [r7, #24]
 800479a:	4013      	ands	r3, r2
 800479c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d003      	beq.n	80047b2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80047aa:	69ba      	ldr	r2, [r7, #24]
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80047b2:	4a1c      	ldr	r2, [pc, #112]	@ (8004824 <HAL_GPIO_Init+0x324>)
 80047b4:	69bb      	ldr	r3, [r7, #24]
 80047b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80047b8:	4b1a      	ldr	r3, [pc, #104]	@ (8004824 <HAL_GPIO_Init+0x324>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	43db      	mvns	r3, r3
 80047c2:	69ba      	ldr	r2, [r7, #24]
 80047c4:	4013      	ands	r3, r2
 80047c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d003      	beq.n	80047dc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80047d4:	69ba      	ldr	r2, [r7, #24]
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	4313      	orrs	r3, r2
 80047da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80047dc:	4a11      	ldr	r2, [pc, #68]	@ (8004824 <HAL_GPIO_Init+0x324>)
 80047de:	69bb      	ldr	r3, [r7, #24]
 80047e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	3301      	adds	r3, #1
 80047e6:	61fb      	str	r3, [r7, #28]
 80047e8:	69fb      	ldr	r3, [r7, #28]
 80047ea:	2b0f      	cmp	r3, #15
 80047ec:	f67f ae96 	bls.w	800451c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80047f0:	bf00      	nop
 80047f2:	bf00      	nop
 80047f4:	3724      	adds	r7, #36	@ 0x24
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop
 8004800:	40023800 	.word	0x40023800
 8004804:	40013800 	.word	0x40013800
 8004808:	40020000 	.word	0x40020000
 800480c:	40020400 	.word	0x40020400
 8004810:	40020800 	.word	0x40020800
 8004814:	40020c00 	.word	0x40020c00
 8004818:	40021000 	.word	0x40021000
 800481c:	40021400 	.word	0x40021400
 8004820:	40021800 	.word	0x40021800
 8004824:	40013c00 	.word	0x40013c00

08004828 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	460b      	mov	r3, r1
 8004832:	807b      	strh	r3, [r7, #2]
 8004834:	4613      	mov	r3, r2
 8004836:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004838:	787b      	ldrb	r3, [r7, #1]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d003      	beq.n	8004846 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800483e:	887a      	ldrh	r2, [r7, #2]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004844:	e003      	b.n	800484e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004846:	887b      	ldrh	r3, [r7, #2]
 8004848:	041a      	lsls	r2, r3, #16
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	619a      	str	r2, [r3, #24]
}
 800484e:	bf00      	nop
 8004850:	370c      	adds	r7, #12
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr
	...

0800485c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b084      	sub	sp, #16
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d101      	bne.n	8004870 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	e0cc      	b.n	8004a0a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004870:	4b68      	ldr	r3, [pc, #416]	@ (8004a14 <HAL_RCC_ClockConfig+0x1b8>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f003 030f 	and.w	r3, r3, #15
 8004878:	683a      	ldr	r2, [r7, #0]
 800487a:	429a      	cmp	r2, r3
 800487c:	d90c      	bls.n	8004898 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800487e:	4b65      	ldr	r3, [pc, #404]	@ (8004a14 <HAL_RCC_ClockConfig+0x1b8>)
 8004880:	683a      	ldr	r2, [r7, #0]
 8004882:	b2d2      	uxtb	r2, r2
 8004884:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004886:	4b63      	ldr	r3, [pc, #396]	@ (8004a14 <HAL_RCC_ClockConfig+0x1b8>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 030f 	and.w	r3, r3, #15
 800488e:	683a      	ldr	r2, [r7, #0]
 8004890:	429a      	cmp	r2, r3
 8004892:	d001      	beq.n	8004898 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e0b8      	b.n	8004a0a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 0302 	and.w	r3, r3, #2
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d020      	beq.n	80048e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 0304 	and.w	r3, r3, #4
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d005      	beq.n	80048bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80048b0:	4b59      	ldr	r3, [pc, #356]	@ (8004a18 <HAL_RCC_ClockConfig+0x1bc>)
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	4a58      	ldr	r2, [pc, #352]	@ (8004a18 <HAL_RCC_ClockConfig+0x1bc>)
 80048b6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80048ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 0308 	and.w	r3, r3, #8
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d005      	beq.n	80048d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80048c8:	4b53      	ldr	r3, [pc, #332]	@ (8004a18 <HAL_RCC_ClockConfig+0x1bc>)
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	4a52      	ldr	r2, [pc, #328]	@ (8004a18 <HAL_RCC_ClockConfig+0x1bc>)
 80048ce:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80048d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048d4:	4b50      	ldr	r3, [pc, #320]	@ (8004a18 <HAL_RCC_ClockConfig+0x1bc>)
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	494d      	ldr	r1, [pc, #308]	@ (8004a18 <HAL_RCC_ClockConfig+0x1bc>)
 80048e2:	4313      	orrs	r3, r2
 80048e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f003 0301 	and.w	r3, r3, #1
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d044      	beq.n	800497c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d107      	bne.n	800490a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048fa:	4b47      	ldr	r3, [pc, #284]	@ (8004a18 <HAL_RCC_ClockConfig+0x1bc>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d119      	bne.n	800493a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e07f      	b.n	8004a0a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	2b02      	cmp	r3, #2
 8004910:	d003      	beq.n	800491a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004916:	2b03      	cmp	r3, #3
 8004918:	d107      	bne.n	800492a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800491a:	4b3f      	ldr	r3, [pc, #252]	@ (8004a18 <HAL_RCC_ClockConfig+0x1bc>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004922:	2b00      	cmp	r3, #0
 8004924:	d109      	bne.n	800493a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e06f      	b.n	8004a0a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800492a:	4b3b      	ldr	r3, [pc, #236]	@ (8004a18 <HAL_RCC_ClockConfig+0x1bc>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 0302 	and.w	r3, r3, #2
 8004932:	2b00      	cmp	r3, #0
 8004934:	d101      	bne.n	800493a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e067      	b.n	8004a0a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800493a:	4b37      	ldr	r3, [pc, #220]	@ (8004a18 <HAL_RCC_ClockConfig+0x1bc>)
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	f023 0203 	bic.w	r2, r3, #3
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	4934      	ldr	r1, [pc, #208]	@ (8004a18 <HAL_RCC_ClockConfig+0x1bc>)
 8004948:	4313      	orrs	r3, r2
 800494a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800494c:	f7fd fdb0 	bl	80024b0 <HAL_GetTick>
 8004950:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004952:	e00a      	b.n	800496a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004954:	f7fd fdac 	bl	80024b0 <HAL_GetTick>
 8004958:	4602      	mov	r2, r0
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004962:	4293      	cmp	r3, r2
 8004964:	d901      	bls.n	800496a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004966:	2303      	movs	r3, #3
 8004968:	e04f      	b.n	8004a0a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800496a:	4b2b      	ldr	r3, [pc, #172]	@ (8004a18 <HAL_RCC_ClockConfig+0x1bc>)
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	f003 020c 	and.w	r2, r3, #12
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	429a      	cmp	r2, r3
 800497a:	d1eb      	bne.n	8004954 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800497c:	4b25      	ldr	r3, [pc, #148]	@ (8004a14 <HAL_RCC_ClockConfig+0x1b8>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f003 030f 	and.w	r3, r3, #15
 8004984:	683a      	ldr	r2, [r7, #0]
 8004986:	429a      	cmp	r2, r3
 8004988:	d20c      	bcs.n	80049a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800498a:	4b22      	ldr	r3, [pc, #136]	@ (8004a14 <HAL_RCC_ClockConfig+0x1b8>)
 800498c:	683a      	ldr	r2, [r7, #0]
 800498e:	b2d2      	uxtb	r2, r2
 8004990:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004992:	4b20      	ldr	r3, [pc, #128]	@ (8004a14 <HAL_RCC_ClockConfig+0x1b8>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 030f 	and.w	r3, r3, #15
 800499a:	683a      	ldr	r2, [r7, #0]
 800499c:	429a      	cmp	r2, r3
 800499e:	d001      	beq.n	80049a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e032      	b.n	8004a0a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f003 0304 	and.w	r3, r3, #4
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d008      	beq.n	80049c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049b0:	4b19      	ldr	r3, [pc, #100]	@ (8004a18 <HAL_RCC_ClockConfig+0x1bc>)
 80049b2:	689b      	ldr	r3, [r3, #8]
 80049b4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	68db      	ldr	r3, [r3, #12]
 80049bc:	4916      	ldr	r1, [pc, #88]	@ (8004a18 <HAL_RCC_ClockConfig+0x1bc>)
 80049be:	4313      	orrs	r3, r2
 80049c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0308 	and.w	r3, r3, #8
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d009      	beq.n	80049e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80049ce:	4b12      	ldr	r3, [pc, #72]	@ (8004a18 <HAL_RCC_ClockConfig+0x1bc>)
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	691b      	ldr	r3, [r3, #16]
 80049da:	00db      	lsls	r3, r3, #3
 80049dc:	490e      	ldr	r1, [pc, #56]	@ (8004a18 <HAL_RCC_ClockConfig+0x1bc>)
 80049de:	4313      	orrs	r3, r2
 80049e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80049e2:	f000 f855 	bl	8004a90 <HAL_RCC_GetSysClockFreq>
 80049e6:	4602      	mov	r2, r0
 80049e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004a18 <HAL_RCC_ClockConfig+0x1bc>)
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	091b      	lsrs	r3, r3, #4
 80049ee:	f003 030f 	and.w	r3, r3, #15
 80049f2:	490a      	ldr	r1, [pc, #40]	@ (8004a1c <HAL_RCC_ClockConfig+0x1c0>)
 80049f4:	5ccb      	ldrb	r3, [r1, r3]
 80049f6:	fa22 f303 	lsr.w	r3, r2, r3
 80049fa:	4a09      	ldr	r2, [pc, #36]	@ (8004a20 <HAL_RCC_ClockConfig+0x1c4>)
 80049fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80049fe:	4b09      	ldr	r3, [pc, #36]	@ (8004a24 <HAL_RCC_ClockConfig+0x1c8>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4618      	mov	r0, r3
 8004a04:	f7fd fd10 	bl	8002428 <HAL_InitTick>

  return HAL_OK;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3710      	adds	r7, #16
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	bf00      	nop
 8004a14:	40023c00 	.word	0x40023c00
 8004a18:	40023800 	.word	0x40023800
 8004a1c:	08009584 	.word	0x08009584
 8004a20:	20000000 	.word	0x20000000
 8004a24:	20000004 	.word	0x20000004

08004a28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a2c:	4b03      	ldr	r3, [pc, #12]	@ (8004a3c <HAL_RCC_GetHCLKFreq+0x14>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	46bd      	mov	sp, r7
 8004a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a38:	4770      	bx	lr
 8004a3a:	bf00      	nop
 8004a3c:	20000000 	.word	0x20000000

08004a40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004a44:	f7ff fff0 	bl	8004a28 <HAL_RCC_GetHCLKFreq>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	4b05      	ldr	r3, [pc, #20]	@ (8004a60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a4c:	689b      	ldr	r3, [r3, #8]
 8004a4e:	0a9b      	lsrs	r3, r3, #10
 8004a50:	f003 0307 	and.w	r3, r3, #7
 8004a54:	4903      	ldr	r1, [pc, #12]	@ (8004a64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a56:	5ccb      	ldrb	r3, [r1, r3]
 8004a58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	bd80      	pop	{r7, pc}
 8004a60:	40023800 	.word	0x40023800
 8004a64:	08009594 	.word	0x08009594

08004a68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004a6c:	f7ff ffdc 	bl	8004a28 <HAL_RCC_GetHCLKFreq>
 8004a70:	4602      	mov	r2, r0
 8004a72:	4b05      	ldr	r3, [pc, #20]	@ (8004a88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	0b5b      	lsrs	r3, r3, #13
 8004a78:	f003 0307 	and.w	r3, r3, #7
 8004a7c:	4903      	ldr	r1, [pc, #12]	@ (8004a8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a7e:	5ccb      	ldrb	r3, [r1, r3]
 8004a80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	bd80      	pop	{r7, pc}
 8004a88:	40023800 	.word	0x40023800
 8004a8c:	08009594 	.word	0x08009594

08004a90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a94:	b0ae      	sub	sp, #184	@ 0xb8
 8004a96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ab6:	4bcb      	ldr	r3, [pc, #812]	@ (8004de4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	f003 030c 	and.w	r3, r3, #12
 8004abe:	2b0c      	cmp	r3, #12
 8004ac0:	f200 8206 	bhi.w	8004ed0 <HAL_RCC_GetSysClockFreq+0x440>
 8004ac4:	a201      	add	r2, pc, #4	@ (adr r2, 8004acc <HAL_RCC_GetSysClockFreq+0x3c>)
 8004ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aca:	bf00      	nop
 8004acc:	08004b01 	.word	0x08004b01
 8004ad0:	08004ed1 	.word	0x08004ed1
 8004ad4:	08004ed1 	.word	0x08004ed1
 8004ad8:	08004ed1 	.word	0x08004ed1
 8004adc:	08004b09 	.word	0x08004b09
 8004ae0:	08004ed1 	.word	0x08004ed1
 8004ae4:	08004ed1 	.word	0x08004ed1
 8004ae8:	08004ed1 	.word	0x08004ed1
 8004aec:	08004b11 	.word	0x08004b11
 8004af0:	08004ed1 	.word	0x08004ed1
 8004af4:	08004ed1 	.word	0x08004ed1
 8004af8:	08004ed1 	.word	0x08004ed1
 8004afc:	08004d01 	.word	0x08004d01
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b00:	4bb9      	ldr	r3, [pc, #740]	@ (8004de8 <HAL_RCC_GetSysClockFreq+0x358>)
 8004b02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 8004b06:	e1e7      	b.n	8004ed8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b08:	4bb8      	ldr	r3, [pc, #736]	@ (8004dec <HAL_RCC_GetSysClockFreq+0x35c>)
 8004b0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004b0e:	e1e3      	b.n	8004ed8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b10:	4bb4      	ldr	r3, [pc, #720]	@ (8004de4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b1c:	4bb1      	ldr	r3, [pc, #708]	@ (8004de4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d071      	beq.n	8004c0c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b28:	4bae      	ldr	r3, [pc, #696]	@ (8004de4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	099b      	lsrs	r3, r3, #6
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004b34:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004b38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b40:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004b44:	2300      	movs	r3, #0
 8004b46:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004b4a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004b4e:	4622      	mov	r2, r4
 8004b50:	462b      	mov	r3, r5
 8004b52:	f04f 0000 	mov.w	r0, #0
 8004b56:	f04f 0100 	mov.w	r1, #0
 8004b5a:	0159      	lsls	r1, r3, #5
 8004b5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b60:	0150      	lsls	r0, r2, #5
 8004b62:	4602      	mov	r2, r0
 8004b64:	460b      	mov	r3, r1
 8004b66:	4621      	mov	r1, r4
 8004b68:	1a51      	subs	r1, r2, r1
 8004b6a:	6439      	str	r1, [r7, #64]	@ 0x40
 8004b6c:	4629      	mov	r1, r5
 8004b6e:	eb63 0301 	sbc.w	r3, r3, r1
 8004b72:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b74:	f04f 0200 	mov.w	r2, #0
 8004b78:	f04f 0300 	mov.w	r3, #0
 8004b7c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004b80:	4649      	mov	r1, r9
 8004b82:	018b      	lsls	r3, r1, #6
 8004b84:	4641      	mov	r1, r8
 8004b86:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b8a:	4641      	mov	r1, r8
 8004b8c:	018a      	lsls	r2, r1, #6
 8004b8e:	4641      	mov	r1, r8
 8004b90:	1a51      	subs	r1, r2, r1
 8004b92:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004b94:	4649      	mov	r1, r9
 8004b96:	eb63 0301 	sbc.w	r3, r3, r1
 8004b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004b9c:	f04f 0200 	mov.w	r2, #0
 8004ba0:	f04f 0300 	mov.w	r3, #0
 8004ba4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004ba8:	4649      	mov	r1, r9
 8004baa:	00cb      	lsls	r3, r1, #3
 8004bac:	4641      	mov	r1, r8
 8004bae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004bb2:	4641      	mov	r1, r8
 8004bb4:	00ca      	lsls	r2, r1, #3
 8004bb6:	4610      	mov	r0, r2
 8004bb8:	4619      	mov	r1, r3
 8004bba:	4603      	mov	r3, r0
 8004bbc:	4622      	mov	r2, r4
 8004bbe:	189b      	adds	r3, r3, r2
 8004bc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004bc2:	462b      	mov	r3, r5
 8004bc4:	460a      	mov	r2, r1
 8004bc6:	eb42 0303 	adc.w	r3, r2, r3
 8004bca:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bcc:	f04f 0200 	mov.w	r2, #0
 8004bd0:	f04f 0300 	mov.w	r3, #0
 8004bd4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004bd8:	4629      	mov	r1, r5
 8004bda:	024b      	lsls	r3, r1, #9
 8004bdc:	4621      	mov	r1, r4
 8004bde:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004be2:	4621      	mov	r1, r4
 8004be4:	024a      	lsls	r2, r1, #9
 8004be6:	4610      	mov	r0, r2
 8004be8:	4619      	mov	r1, r3
 8004bea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004bf4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004bf8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004bfc:	f7fb fff4 	bl	8000be8 <__aeabi_uldivmod>
 8004c00:	4602      	mov	r2, r0
 8004c02:	460b      	mov	r3, r1
 8004c04:	4613      	mov	r3, r2
 8004c06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c0a:	e067      	b.n	8004cdc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c0c:	4b75      	ldr	r3, [pc, #468]	@ (8004de4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	099b      	lsrs	r3, r3, #6
 8004c12:	2200      	movs	r2, #0
 8004c14:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004c18:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004c1c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004c20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c24:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004c26:	2300      	movs	r3, #0
 8004c28:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004c2a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004c2e:	4622      	mov	r2, r4
 8004c30:	462b      	mov	r3, r5
 8004c32:	f04f 0000 	mov.w	r0, #0
 8004c36:	f04f 0100 	mov.w	r1, #0
 8004c3a:	0159      	lsls	r1, r3, #5
 8004c3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c40:	0150      	lsls	r0, r2, #5
 8004c42:	4602      	mov	r2, r0
 8004c44:	460b      	mov	r3, r1
 8004c46:	4621      	mov	r1, r4
 8004c48:	1a51      	subs	r1, r2, r1
 8004c4a:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004c4c:	4629      	mov	r1, r5
 8004c4e:	eb63 0301 	sbc.w	r3, r3, r1
 8004c52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c54:	f04f 0200 	mov.w	r2, #0
 8004c58:	f04f 0300 	mov.w	r3, #0
 8004c5c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004c60:	4649      	mov	r1, r9
 8004c62:	018b      	lsls	r3, r1, #6
 8004c64:	4641      	mov	r1, r8
 8004c66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c6a:	4641      	mov	r1, r8
 8004c6c:	018a      	lsls	r2, r1, #6
 8004c6e:	4641      	mov	r1, r8
 8004c70:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c74:	4649      	mov	r1, r9
 8004c76:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c7a:	f04f 0200 	mov.w	r2, #0
 8004c7e:	f04f 0300 	mov.w	r3, #0
 8004c82:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004c86:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004c8a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004c8e:	4692      	mov	sl, r2
 8004c90:	469b      	mov	fp, r3
 8004c92:	4623      	mov	r3, r4
 8004c94:	eb1a 0303 	adds.w	r3, sl, r3
 8004c98:	623b      	str	r3, [r7, #32]
 8004c9a:	462b      	mov	r3, r5
 8004c9c:	eb4b 0303 	adc.w	r3, fp, r3
 8004ca0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ca2:	f04f 0200 	mov.w	r2, #0
 8004ca6:	f04f 0300 	mov.w	r3, #0
 8004caa:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004cae:	4629      	mov	r1, r5
 8004cb0:	028b      	lsls	r3, r1, #10
 8004cb2:	4621      	mov	r1, r4
 8004cb4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cb8:	4621      	mov	r1, r4
 8004cba:	028a      	lsls	r2, r1, #10
 8004cbc:	4610      	mov	r0, r2
 8004cbe:	4619      	mov	r1, r3
 8004cc0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	673b      	str	r3, [r7, #112]	@ 0x70
 8004cc8:	677a      	str	r2, [r7, #116]	@ 0x74
 8004cca:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004cce:	f7fb ff8b 	bl	8000be8 <__aeabi_uldivmod>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	4613      	mov	r3, r2
 8004cd8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004cdc:	4b41      	ldr	r3, [pc, #260]	@ (8004de4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	0c1b      	lsrs	r3, r3, #16
 8004ce2:	f003 0303 	and.w	r3, r3, #3
 8004ce6:	3301      	adds	r3, #1
 8004ce8:	005b      	lsls	r3, r3, #1
 8004cea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 8004cee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004cf2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004cf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cfa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004cfe:	e0eb      	b.n	8004ed8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d00:	4b38      	ldr	r3, [pc, #224]	@ (8004de4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d0c:	4b35      	ldr	r3, [pc, #212]	@ (8004de4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d06b      	beq.n	8004df0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d18:	4b32      	ldr	r3, [pc, #200]	@ (8004de4 <HAL_RCC_GetSysClockFreq+0x354>)
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	099b      	lsrs	r3, r3, #6
 8004d1e:	2200      	movs	r2, #0
 8004d20:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d22:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004d24:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004d26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d2a:	663b      	str	r3, [r7, #96]	@ 0x60
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004d30:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004d34:	4622      	mov	r2, r4
 8004d36:	462b      	mov	r3, r5
 8004d38:	f04f 0000 	mov.w	r0, #0
 8004d3c:	f04f 0100 	mov.w	r1, #0
 8004d40:	0159      	lsls	r1, r3, #5
 8004d42:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d46:	0150      	lsls	r0, r2, #5
 8004d48:	4602      	mov	r2, r0
 8004d4a:	460b      	mov	r3, r1
 8004d4c:	4621      	mov	r1, r4
 8004d4e:	1a51      	subs	r1, r2, r1
 8004d50:	61b9      	str	r1, [r7, #24]
 8004d52:	4629      	mov	r1, r5
 8004d54:	eb63 0301 	sbc.w	r3, r3, r1
 8004d58:	61fb      	str	r3, [r7, #28]
 8004d5a:	f04f 0200 	mov.w	r2, #0
 8004d5e:	f04f 0300 	mov.w	r3, #0
 8004d62:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004d66:	4659      	mov	r1, fp
 8004d68:	018b      	lsls	r3, r1, #6
 8004d6a:	4651      	mov	r1, sl
 8004d6c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d70:	4651      	mov	r1, sl
 8004d72:	018a      	lsls	r2, r1, #6
 8004d74:	4651      	mov	r1, sl
 8004d76:	ebb2 0801 	subs.w	r8, r2, r1
 8004d7a:	4659      	mov	r1, fp
 8004d7c:	eb63 0901 	sbc.w	r9, r3, r1
 8004d80:	f04f 0200 	mov.w	r2, #0
 8004d84:	f04f 0300 	mov.w	r3, #0
 8004d88:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d8c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d90:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d94:	4690      	mov	r8, r2
 8004d96:	4699      	mov	r9, r3
 8004d98:	4623      	mov	r3, r4
 8004d9a:	eb18 0303 	adds.w	r3, r8, r3
 8004d9e:	613b      	str	r3, [r7, #16]
 8004da0:	462b      	mov	r3, r5
 8004da2:	eb49 0303 	adc.w	r3, r9, r3
 8004da6:	617b      	str	r3, [r7, #20]
 8004da8:	f04f 0200 	mov.w	r2, #0
 8004dac:	f04f 0300 	mov.w	r3, #0
 8004db0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004db4:	4629      	mov	r1, r5
 8004db6:	024b      	lsls	r3, r1, #9
 8004db8:	4621      	mov	r1, r4
 8004dba:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004dbe:	4621      	mov	r1, r4
 8004dc0:	024a      	lsls	r2, r1, #9
 8004dc2:	4610      	mov	r0, r2
 8004dc4:	4619      	mov	r1, r3
 8004dc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004dca:	2200      	movs	r2, #0
 8004dcc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004dce:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004dd0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004dd4:	f7fb ff08 	bl	8000be8 <__aeabi_uldivmod>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	460b      	mov	r3, r1
 8004ddc:	4613      	mov	r3, r2
 8004dde:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004de2:	e065      	b.n	8004eb0 <HAL_RCC_GetSysClockFreq+0x420>
 8004de4:	40023800 	.word	0x40023800
 8004de8:	00f42400 	.word	0x00f42400
 8004dec:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004df0:	4b3d      	ldr	r3, [pc, #244]	@ (8004ee8 <HAL_RCC_GetSysClockFreq+0x458>)
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	099b      	lsrs	r3, r3, #6
 8004df6:	2200      	movs	r2, #0
 8004df8:	4618      	mov	r0, r3
 8004dfa:	4611      	mov	r1, r2
 8004dfc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004e00:	653b      	str	r3, [r7, #80]	@ 0x50
 8004e02:	2300      	movs	r3, #0
 8004e04:	657b      	str	r3, [r7, #84]	@ 0x54
 8004e06:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004e0a:	4642      	mov	r2, r8
 8004e0c:	464b      	mov	r3, r9
 8004e0e:	f04f 0000 	mov.w	r0, #0
 8004e12:	f04f 0100 	mov.w	r1, #0
 8004e16:	0159      	lsls	r1, r3, #5
 8004e18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e1c:	0150      	lsls	r0, r2, #5
 8004e1e:	4602      	mov	r2, r0
 8004e20:	460b      	mov	r3, r1
 8004e22:	4641      	mov	r1, r8
 8004e24:	1a51      	subs	r1, r2, r1
 8004e26:	60b9      	str	r1, [r7, #8]
 8004e28:	4649      	mov	r1, r9
 8004e2a:	eb63 0301 	sbc.w	r3, r3, r1
 8004e2e:	60fb      	str	r3, [r7, #12]
 8004e30:	f04f 0200 	mov.w	r2, #0
 8004e34:	f04f 0300 	mov.w	r3, #0
 8004e38:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004e3c:	4659      	mov	r1, fp
 8004e3e:	018b      	lsls	r3, r1, #6
 8004e40:	4651      	mov	r1, sl
 8004e42:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e46:	4651      	mov	r1, sl
 8004e48:	018a      	lsls	r2, r1, #6
 8004e4a:	4651      	mov	r1, sl
 8004e4c:	1a54      	subs	r4, r2, r1
 8004e4e:	4659      	mov	r1, fp
 8004e50:	eb63 0501 	sbc.w	r5, r3, r1
 8004e54:	f04f 0200 	mov.w	r2, #0
 8004e58:	f04f 0300 	mov.w	r3, #0
 8004e5c:	00eb      	lsls	r3, r5, #3
 8004e5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e62:	00e2      	lsls	r2, r4, #3
 8004e64:	4614      	mov	r4, r2
 8004e66:	461d      	mov	r5, r3
 8004e68:	4643      	mov	r3, r8
 8004e6a:	18e3      	adds	r3, r4, r3
 8004e6c:	603b      	str	r3, [r7, #0]
 8004e6e:	464b      	mov	r3, r9
 8004e70:	eb45 0303 	adc.w	r3, r5, r3
 8004e74:	607b      	str	r3, [r7, #4]
 8004e76:	f04f 0200 	mov.w	r2, #0
 8004e7a:	f04f 0300 	mov.w	r3, #0
 8004e7e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e82:	4629      	mov	r1, r5
 8004e84:	028b      	lsls	r3, r1, #10
 8004e86:	4621      	mov	r1, r4
 8004e88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e8c:	4621      	mov	r1, r4
 8004e8e:	028a      	lsls	r2, r1, #10
 8004e90:	4610      	mov	r0, r2
 8004e92:	4619      	mov	r1, r3
 8004e94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e98:	2200      	movs	r2, #0
 8004e9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e9c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004e9e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004ea2:	f7fb fea1 	bl	8000be8 <__aeabi_uldivmod>
 8004ea6:	4602      	mov	r2, r0
 8004ea8:	460b      	mov	r3, r1
 8004eaa:	4613      	mov	r3, r2
 8004eac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004eb0:	4b0d      	ldr	r3, [pc, #52]	@ (8004ee8 <HAL_RCC_GetSysClockFreq+0x458>)
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	0f1b      	lsrs	r3, r3, #28
 8004eb6:	f003 0307 	and.w	r3, r3, #7
 8004eba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 8004ebe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004ec2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004ece:	e003      	b.n	8004ed8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ed0:	4b06      	ldr	r3, [pc, #24]	@ (8004eec <HAL_RCC_GetSysClockFreq+0x45c>)
 8004ed2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004ed6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ed8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	37b8      	adds	r7, #184	@ 0xb8
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ee6:	bf00      	nop
 8004ee8:	40023800 	.word	0x40023800
 8004eec:	00f42400 	.word	0x00f42400

08004ef0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b086      	sub	sp, #24
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d101      	bne.n	8004f02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	e28d      	b.n	800541e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f003 0301 	and.w	r3, r3, #1
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	f000 8083 	beq.w	8005016 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004f10:	4b94      	ldr	r3, [pc, #592]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	f003 030c 	and.w	r3, r3, #12
 8004f18:	2b04      	cmp	r3, #4
 8004f1a:	d019      	beq.n	8004f50 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004f1c:	4b91      	ldr	r3, [pc, #580]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004f24:	2b08      	cmp	r3, #8
 8004f26:	d106      	bne.n	8004f36 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004f28:	4b8e      	ldr	r3, [pc, #568]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f34:	d00c      	beq.n	8004f50 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f36:	4b8b      	ldr	r3, [pc, #556]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8004f38:	689b      	ldr	r3, [r3, #8]
 8004f3a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004f3e:	2b0c      	cmp	r3, #12
 8004f40:	d112      	bne.n	8004f68 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f42:	4b88      	ldr	r3, [pc, #544]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f4e:	d10b      	bne.n	8004f68 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f50:	4b84      	ldr	r3, [pc, #528]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d05b      	beq.n	8005014 <HAL_RCC_OscConfig+0x124>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d157      	bne.n	8005014 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	e25a      	b.n	800541e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f70:	d106      	bne.n	8004f80 <HAL_RCC_OscConfig+0x90>
 8004f72:	4b7c      	ldr	r3, [pc, #496]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a7b      	ldr	r2, [pc, #492]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8004f78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f7c:	6013      	str	r3, [r2, #0]
 8004f7e:	e01d      	b.n	8004fbc <HAL_RCC_OscConfig+0xcc>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004f88:	d10c      	bne.n	8004fa4 <HAL_RCC_OscConfig+0xb4>
 8004f8a:	4b76      	ldr	r3, [pc, #472]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a75      	ldr	r2, [pc, #468]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8004f90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f94:	6013      	str	r3, [r2, #0]
 8004f96:	4b73      	ldr	r3, [pc, #460]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a72      	ldr	r2, [pc, #456]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8004f9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fa0:	6013      	str	r3, [r2, #0]
 8004fa2:	e00b      	b.n	8004fbc <HAL_RCC_OscConfig+0xcc>
 8004fa4:	4b6f      	ldr	r3, [pc, #444]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a6e      	ldr	r2, [pc, #440]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8004faa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fae:	6013      	str	r3, [r2, #0]
 8004fb0:	4b6c      	ldr	r3, [pc, #432]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a6b      	ldr	r2, [pc, #428]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8004fb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d013      	beq.n	8004fec <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fc4:	f7fd fa74 	bl	80024b0 <HAL_GetTick>
 8004fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fca:	e008      	b.n	8004fde <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004fcc:	f7fd fa70 	bl	80024b0 <HAL_GetTick>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	2b64      	cmp	r3, #100	@ 0x64
 8004fd8:	d901      	bls.n	8004fde <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	e21f      	b.n	800541e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fde:	4b61      	ldr	r3, [pc, #388]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d0f0      	beq.n	8004fcc <HAL_RCC_OscConfig+0xdc>
 8004fea:	e014      	b.n	8005016 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fec:	f7fd fa60 	bl	80024b0 <HAL_GetTick>
 8004ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ff2:	e008      	b.n	8005006 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ff4:	f7fd fa5c 	bl	80024b0 <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	2b64      	cmp	r3, #100	@ 0x64
 8005000:	d901      	bls.n	8005006 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	e20b      	b.n	800541e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005006:	4b57      	ldr	r3, [pc, #348]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800500e:	2b00      	cmp	r3, #0
 8005010:	d1f0      	bne.n	8004ff4 <HAL_RCC_OscConfig+0x104>
 8005012:	e000      	b.n	8005016 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005014:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 0302 	and.w	r3, r3, #2
 800501e:	2b00      	cmp	r3, #0
 8005020:	d06f      	beq.n	8005102 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005022:	4b50      	ldr	r3, [pc, #320]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	f003 030c 	and.w	r3, r3, #12
 800502a:	2b00      	cmp	r3, #0
 800502c:	d017      	beq.n	800505e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800502e:	4b4d      	ldr	r3, [pc, #308]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005036:	2b08      	cmp	r3, #8
 8005038:	d105      	bne.n	8005046 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800503a:	4b4a      	ldr	r3, [pc, #296]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005042:	2b00      	cmp	r3, #0
 8005044:	d00b      	beq.n	800505e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005046:	4b47      	ldr	r3, [pc, #284]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800504e:	2b0c      	cmp	r3, #12
 8005050:	d11c      	bne.n	800508c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005052:	4b44      	ldr	r3, [pc, #272]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800505a:	2b00      	cmp	r3, #0
 800505c:	d116      	bne.n	800508c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800505e:	4b41      	ldr	r3, [pc, #260]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 0302 	and.w	r3, r3, #2
 8005066:	2b00      	cmp	r3, #0
 8005068:	d005      	beq.n	8005076 <HAL_RCC_OscConfig+0x186>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	68db      	ldr	r3, [r3, #12]
 800506e:	2b01      	cmp	r3, #1
 8005070:	d001      	beq.n	8005076 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e1d3      	b.n	800541e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005076:	4b3b      	ldr	r3, [pc, #236]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	00db      	lsls	r3, r3, #3
 8005084:	4937      	ldr	r1, [pc, #220]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8005086:	4313      	orrs	r3, r2
 8005088:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800508a:	e03a      	b.n	8005102 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d020      	beq.n	80050d6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005094:	4b34      	ldr	r3, [pc, #208]	@ (8005168 <HAL_RCC_OscConfig+0x278>)
 8005096:	2201      	movs	r2, #1
 8005098:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800509a:	f7fd fa09 	bl	80024b0 <HAL_GetTick>
 800509e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050a0:	e008      	b.n	80050b4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050a2:	f7fd fa05 	bl	80024b0 <HAL_GetTick>
 80050a6:	4602      	mov	r2, r0
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d901      	bls.n	80050b4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	e1b4      	b.n	800541e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050b4:	4b2b      	ldr	r3, [pc, #172]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 0302 	and.w	r3, r3, #2
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d0f0      	beq.n	80050a2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050c0:	4b28      	ldr	r3, [pc, #160]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	691b      	ldr	r3, [r3, #16]
 80050cc:	00db      	lsls	r3, r3, #3
 80050ce:	4925      	ldr	r1, [pc, #148]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 80050d0:	4313      	orrs	r3, r2
 80050d2:	600b      	str	r3, [r1, #0]
 80050d4:	e015      	b.n	8005102 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050d6:	4b24      	ldr	r3, [pc, #144]	@ (8005168 <HAL_RCC_OscConfig+0x278>)
 80050d8:	2200      	movs	r2, #0
 80050da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050dc:	f7fd f9e8 	bl	80024b0 <HAL_GetTick>
 80050e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050e2:	e008      	b.n	80050f6 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050e4:	f7fd f9e4 	bl	80024b0 <HAL_GetTick>
 80050e8:	4602      	mov	r2, r0
 80050ea:	693b      	ldr	r3, [r7, #16]
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	2b02      	cmp	r3, #2
 80050f0:	d901      	bls.n	80050f6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e193      	b.n	800541e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050f6:	4b1b      	ldr	r3, [pc, #108]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 0302 	and.w	r3, r3, #2
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d1f0      	bne.n	80050e4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f003 0308 	and.w	r3, r3, #8
 800510a:	2b00      	cmp	r3, #0
 800510c:	d036      	beq.n	800517c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	695b      	ldr	r3, [r3, #20]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d016      	beq.n	8005144 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005116:	4b15      	ldr	r3, [pc, #84]	@ (800516c <HAL_RCC_OscConfig+0x27c>)
 8005118:	2201      	movs	r2, #1
 800511a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800511c:	f7fd f9c8 	bl	80024b0 <HAL_GetTick>
 8005120:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005122:	e008      	b.n	8005136 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005124:	f7fd f9c4 	bl	80024b0 <HAL_GetTick>
 8005128:	4602      	mov	r2, r0
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	1ad3      	subs	r3, r2, r3
 800512e:	2b02      	cmp	r3, #2
 8005130:	d901      	bls.n	8005136 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005132:	2303      	movs	r3, #3
 8005134:	e173      	b.n	800541e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005136:	4b0b      	ldr	r3, [pc, #44]	@ (8005164 <HAL_RCC_OscConfig+0x274>)
 8005138:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800513a:	f003 0302 	and.w	r3, r3, #2
 800513e:	2b00      	cmp	r3, #0
 8005140:	d0f0      	beq.n	8005124 <HAL_RCC_OscConfig+0x234>
 8005142:	e01b      	b.n	800517c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005144:	4b09      	ldr	r3, [pc, #36]	@ (800516c <HAL_RCC_OscConfig+0x27c>)
 8005146:	2200      	movs	r2, #0
 8005148:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800514a:	f7fd f9b1 	bl	80024b0 <HAL_GetTick>
 800514e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005150:	e00e      	b.n	8005170 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005152:	f7fd f9ad 	bl	80024b0 <HAL_GetTick>
 8005156:	4602      	mov	r2, r0
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	1ad3      	subs	r3, r2, r3
 800515c:	2b02      	cmp	r3, #2
 800515e:	d907      	bls.n	8005170 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005160:	2303      	movs	r3, #3
 8005162:	e15c      	b.n	800541e <HAL_RCC_OscConfig+0x52e>
 8005164:	40023800 	.word	0x40023800
 8005168:	42470000 	.word	0x42470000
 800516c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005170:	4b8a      	ldr	r3, [pc, #552]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 8005172:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005174:	f003 0302 	and.w	r3, r3, #2
 8005178:	2b00      	cmp	r3, #0
 800517a:	d1ea      	bne.n	8005152 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f003 0304 	and.w	r3, r3, #4
 8005184:	2b00      	cmp	r3, #0
 8005186:	f000 8097 	beq.w	80052b8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800518a:	2300      	movs	r3, #0
 800518c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800518e:	4b83      	ldr	r3, [pc, #524]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 8005190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005192:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005196:	2b00      	cmp	r3, #0
 8005198:	d10f      	bne.n	80051ba <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800519a:	2300      	movs	r3, #0
 800519c:	60bb      	str	r3, [r7, #8]
 800519e:	4b7f      	ldr	r3, [pc, #508]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 80051a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051a2:	4a7e      	ldr	r2, [pc, #504]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 80051a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80051aa:	4b7c      	ldr	r3, [pc, #496]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 80051ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051b2:	60bb      	str	r3, [r7, #8]
 80051b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051b6:	2301      	movs	r3, #1
 80051b8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051ba:	4b79      	ldr	r3, [pc, #484]	@ (80053a0 <HAL_RCC_OscConfig+0x4b0>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d118      	bne.n	80051f8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051c6:	4b76      	ldr	r3, [pc, #472]	@ (80053a0 <HAL_RCC_OscConfig+0x4b0>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a75      	ldr	r2, [pc, #468]	@ (80053a0 <HAL_RCC_OscConfig+0x4b0>)
 80051cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051d2:	f7fd f96d 	bl	80024b0 <HAL_GetTick>
 80051d6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051d8:	e008      	b.n	80051ec <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051da:	f7fd f969 	bl	80024b0 <HAL_GetTick>
 80051de:	4602      	mov	r2, r0
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	1ad3      	subs	r3, r2, r3
 80051e4:	2b02      	cmp	r3, #2
 80051e6:	d901      	bls.n	80051ec <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80051e8:	2303      	movs	r3, #3
 80051ea:	e118      	b.n	800541e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051ec:	4b6c      	ldr	r3, [pc, #432]	@ (80053a0 <HAL_RCC_OscConfig+0x4b0>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d0f0      	beq.n	80051da <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d106      	bne.n	800520e <HAL_RCC_OscConfig+0x31e>
 8005200:	4b66      	ldr	r3, [pc, #408]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 8005202:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005204:	4a65      	ldr	r2, [pc, #404]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 8005206:	f043 0301 	orr.w	r3, r3, #1
 800520a:	6713      	str	r3, [r2, #112]	@ 0x70
 800520c:	e01c      	b.n	8005248 <HAL_RCC_OscConfig+0x358>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	2b05      	cmp	r3, #5
 8005214:	d10c      	bne.n	8005230 <HAL_RCC_OscConfig+0x340>
 8005216:	4b61      	ldr	r3, [pc, #388]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 8005218:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800521a:	4a60      	ldr	r2, [pc, #384]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 800521c:	f043 0304 	orr.w	r3, r3, #4
 8005220:	6713      	str	r3, [r2, #112]	@ 0x70
 8005222:	4b5e      	ldr	r3, [pc, #376]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 8005224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005226:	4a5d      	ldr	r2, [pc, #372]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 8005228:	f043 0301 	orr.w	r3, r3, #1
 800522c:	6713      	str	r3, [r2, #112]	@ 0x70
 800522e:	e00b      	b.n	8005248 <HAL_RCC_OscConfig+0x358>
 8005230:	4b5a      	ldr	r3, [pc, #360]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 8005232:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005234:	4a59      	ldr	r2, [pc, #356]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 8005236:	f023 0301 	bic.w	r3, r3, #1
 800523a:	6713      	str	r3, [r2, #112]	@ 0x70
 800523c:	4b57      	ldr	r3, [pc, #348]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 800523e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005240:	4a56      	ldr	r2, [pc, #344]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 8005242:	f023 0304 	bic.w	r3, r3, #4
 8005246:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d015      	beq.n	800527c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005250:	f7fd f92e 	bl	80024b0 <HAL_GetTick>
 8005254:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005256:	e00a      	b.n	800526e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005258:	f7fd f92a 	bl	80024b0 <HAL_GetTick>
 800525c:	4602      	mov	r2, r0
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	1ad3      	subs	r3, r2, r3
 8005262:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005266:	4293      	cmp	r3, r2
 8005268:	d901      	bls.n	800526e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800526a:	2303      	movs	r3, #3
 800526c:	e0d7      	b.n	800541e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800526e:	4b4b      	ldr	r3, [pc, #300]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 8005270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005272:	f003 0302 	and.w	r3, r3, #2
 8005276:	2b00      	cmp	r3, #0
 8005278:	d0ee      	beq.n	8005258 <HAL_RCC_OscConfig+0x368>
 800527a:	e014      	b.n	80052a6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800527c:	f7fd f918 	bl	80024b0 <HAL_GetTick>
 8005280:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005282:	e00a      	b.n	800529a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005284:	f7fd f914 	bl	80024b0 <HAL_GetTick>
 8005288:	4602      	mov	r2, r0
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	1ad3      	subs	r3, r2, r3
 800528e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005292:	4293      	cmp	r3, r2
 8005294:	d901      	bls.n	800529a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005296:	2303      	movs	r3, #3
 8005298:	e0c1      	b.n	800541e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800529a:	4b40      	ldr	r3, [pc, #256]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 800529c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800529e:	f003 0302 	and.w	r3, r3, #2
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d1ee      	bne.n	8005284 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80052a6:	7dfb      	ldrb	r3, [r7, #23]
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	d105      	bne.n	80052b8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052ac:	4b3b      	ldr	r3, [pc, #236]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 80052ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052b0:	4a3a      	ldr	r2, [pc, #232]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 80052b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052b6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	699b      	ldr	r3, [r3, #24]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	f000 80ad 	beq.w	800541c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80052c2:	4b36      	ldr	r3, [pc, #216]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	f003 030c 	and.w	r3, r3, #12
 80052ca:	2b08      	cmp	r3, #8
 80052cc:	d060      	beq.n	8005390 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	699b      	ldr	r3, [r3, #24]
 80052d2:	2b02      	cmp	r3, #2
 80052d4:	d145      	bne.n	8005362 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052d6:	4b33      	ldr	r3, [pc, #204]	@ (80053a4 <HAL_RCC_OscConfig+0x4b4>)
 80052d8:	2200      	movs	r2, #0
 80052da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052dc:	f7fd f8e8 	bl	80024b0 <HAL_GetTick>
 80052e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052e2:	e008      	b.n	80052f6 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80052e4:	f7fd f8e4 	bl	80024b0 <HAL_GetTick>
 80052e8:	4602      	mov	r2, r0
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	1ad3      	subs	r3, r2, r3
 80052ee:	2b02      	cmp	r3, #2
 80052f0:	d901      	bls.n	80052f6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80052f2:	2303      	movs	r3, #3
 80052f4:	e093      	b.n	800541e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052f6:	4b29      	ldr	r3, [pc, #164]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d1f0      	bne.n	80052e4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	69da      	ldr	r2, [r3, #28]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6a1b      	ldr	r3, [r3, #32]
 800530a:	431a      	orrs	r2, r3
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005310:	019b      	lsls	r3, r3, #6
 8005312:	431a      	orrs	r2, r3
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005318:	085b      	lsrs	r3, r3, #1
 800531a:	3b01      	subs	r3, #1
 800531c:	041b      	lsls	r3, r3, #16
 800531e:	431a      	orrs	r2, r3
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005324:	061b      	lsls	r3, r3, #24
 8005326:	431a      	orrs	r2, r3
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800532c:	071b      	lsls	r3, r3, #28
 800532e:	491b      	ldr	r1, [pc, #108]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 8005330:	4313      	orrs	r3, r2
 8005332:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005334:	4b1b      	ldr	r3, [pc, #108]	@ (80053a4 <HAL_RCC_OscConfig+0x4b4>)
 8005336:	2201      	movs	r2, #1
 8005338:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800533a:	f7fd f8b9 	bl	80024b0 <HAL_GetTick>
 800533e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005340:	e008      	b.n	8005354 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005342:	f7fd f8b5 	bl	80024b0 <HAL_GetTick>
 8005346:	4602      	mov	r2, r0
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	1ad3      	subs	r3, r2, r3
 800534c:	2b02      	cmp	r3, #2
 800534e:	d901      	bls.n	8005354 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005350:	2303      	movs	r3, #3
 8005352:	e064      	b.n	800541e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005354:	4b11      	ldr	r3, [pc, #68]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800535c:	2b00      	cmp	r3, #0
 800535e:	d0f0      	beq.n	8005342 <HAL_RCC_OscConfig+0x452>
 8005360:	e05c      	b.n	800541c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005362:	4b10      	ldr	r3, [pc, #64]	@ (80053a4 <HAL_RCC_OscConfig+0x4b4>)
 8005364:	2200      	movs	r2, #0
 8005366:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005368:	f7fd f8a2 	bl	80024b0 <HAL_GetTick>
 800536c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800536e:	e008      	b.n	8005382 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005370:	f7fd f89e 	bl	80024b0 <HAL_GetTick>
 8005374:	4602      	mov	r2, r0
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	2b02      	cmp	r3, #2
 800537c:	d901      	bls.n	8005382 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	e04d      	b.n	800541e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005382:	4b06      	ldr	r3, [pc, #24]	@ (800539c <HAL_RCC_OscConfig+0x4ac>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800538a:	2b00      	cmp	r3, #0
 800538c:	d1f0      	bne.n	8005370 <HAL_RCC_OscConfig+0x480>
 800538e:	e045      	b.n	800541c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	699b      	ldr	r3, [r3, #24]
 8005394:	2b01      	cmp	r3, #1
 8005396:	d107      	bne.n	80053a8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	e040      	b.n	800541e <HAL_RCC_OscConfig+0x52e>
 800539c:	40023800 	.word	0x40023800
 80053a0:	40007000 	.word	0x40007000
 80053a4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80053a8:	4b1f      	ldr	r3, [pc, #124]	@ (8005428 <HAL_RCC_OscConfig+0x538>)
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	699b      	ldr	r3, [r3, #24]
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	d030      	beq.n	8005418 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d129      	bne.n	8005418 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053ce:	429a      	cmp	r2, r3
 80053d0:	d122      	bne.n	8005418 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053d2:	68fa      	ldr	r2, [r7, #12]
 80053d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80053d8:	4013      	ands	r3, r2
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80053de:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d119      	bne.n	8005418 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053ee:	085b      	lsrs	r3, r3, #1
 80053f0:	3b01      	subs	r3, #1
 80053f2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d10f      	bne.n	8005418 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005402:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005404:	429a      	cmp	r2, r3
 8005406:	d107      	bne.n	8005418 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005412:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005414:	429a      	cmp	r2, r3
 8005416:	d001      	beq.n	800541c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005418:	2301      	movs	r3, #1
 800541a:	e000      	b.n	800541e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800541c:	2300      	movs	r3, #0
}
 800541e:	4618      	mov	r0, r3
 8005420:	3718      	adds	r7, #24
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	40023800 	.word	0x40023800

0800542c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b082      	sub	sp, #8
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d101      	bne.n	800543e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e07b      	b.n	8005536 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005442:	2b00      	cmp	r3, #0
 8005444:	d108      	bne.n	8005458 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800544e:	d009      	beq.n	8005464 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2200      	movs	r2, #0
 8005454:	61da      	str	r2, [r3, #28]
 8005456:	e005      	b.n	8005464 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2200      	movs	r2, #0
 8005462:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2200      	movs	r2, #0
 8005468:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005470:	b2db      	uxtb	r3, r3
 8005472:	2b00      	cmp	r3, #0
 8005474:	d106      	bne.n	8005484 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f7fc fdce 	bl	8002020 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2202      	movs	r2, #2
 8005488:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800549a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80054ac:	431a      	orrs	r2, r3
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	68db      	ldr	r3, [r3, #12]
 80054b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054b6:	431a      	orrs	r2, r3
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	691b      	ldr	r3, [r3, #16]
 80054bc:	f003 0302 	and.w	r3, r3, #2
 80054c0:	431a      	orrs	r2, r3
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	695b      	ldr	r3, [r3, #20]
 80054c6:	f003 0301 	and.w	r3, r3, #1
 80054ca:	431a      	orrs	r2, r3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	699b      	ldr	r3, [r3, #24]
 80054d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054d4:	431a      	orrs	r2, r3
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	69db      	ldr	r3, [r3, #28]
 80054da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80054de:	431a      	orrs	r2, r3
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6a1b      	ldr	r3, [r3, #32]
 80054e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054e8:	ea42 0103 	orr.w	r1, r2, r3
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054f0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	430a      	orrs	r2, r1
 80054fa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	699b      	ldr	r3, [r3, #24]
 8005500:	0c1b      	lsrs	r3, r3, #16
 8005502:	f003 0104 	and.w	r1, r3, #4
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800550a:	f003 0210 	and.w	r2, r3, #16
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	430a      	orrs	r2, r1
 8005514:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	69da      	ldr	r2, [r3, #28]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005524:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2200      	movs	r2, #0
 800552a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005534:	2300      	movs	r3, #0
}
 8005536:	4618      	mov	r0, r3
 8005538:	3708      	adds	r7, #8
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}

0800553e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800553e:	b580      	push	{r7, lr}
 8005540:	b088      	sub	sp, #32
 8005542:	af00      	add	r7, sp, #0
 8005544:	60f8      	str	r0, [r7, #12]
 8005546:	60b9      	str	r1, [r7, #8]
 8005548:	603b      	str	r3, [r7, #0]
 800554a:	4613      	mov	r3, r2
 800554c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800554e:	2300      	movs	r3, #0
 8005550:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005558:	2b01      	cmp	r3, #1
 800555a:	d101      	bne.n	8005560 <HAL_SPI_Transmit+0x22>
 800555c:	2302      	movs	r3, #2
 800555e:	e12d      	b.n	80057bc <HAL_SPI_Transmit+0x27e>
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005568:	f7fc ffa2 	bl	80024b0 <HAL_GetTick>
 800556c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800556e:	88fb      	ldrh	r3, [r7, #6]
 8005570:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005578:	b2db      	uxtb	r3, r3
 800557a:	2b01      	cmp	r3, #1
 800557c:	d002      	beq.n	8005584 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800557e:	2302      	movs	r3, #2
 8005580:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005582:	e116      	b.n	80057b2 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d002      	beq.n	8005590 <HAL_SPI_Transmit+0x52>
 800558a:	88fb      	ldrh	r3, [r7, #6]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d102      	bne.n	8005596 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005594:	e10d      	b.n	80057b2 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2203      	movs	r2, #3
 800559a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2200      	movs	r2, #0
 80055a2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	68ba      	ldr	r2, [r7, #8]
 80055a8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	88fa      	ldrh	r2, [r7, #6]
 80055ae:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	88fa      	ldrh	r2, [r7, #6]
 80055b4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2200      	movs	r2, #0
 80055ba:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	2200      	movs	r2, #0
 80055c0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2200      	movs	r2, #0
 80055c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2200      	movs	r2, #0
 80055cc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2200      	movs	r2, #0
 80055d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055dc:	d10f      	bne.n	80055fe <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055ec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80055fc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005608:	2b40      	cmp	r3, #64	@ 0x40
 800560a:	d007      	beq.n	800561c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800561a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	68db      	ldr	r3, [r3, #12]
 8005620:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005624:	d14f      	bne.n	80056c6 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d002      	beq.n	8005634 <HAL_SPI_Transmit+0xf6>
 800562e:	8afb      	ldrh	r3, [r7, #22]
 8005630:	2b01      	cmp	r3, #1
 8005632:	d142      	bne.n	80056ba <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005638:	881a      	ldrh	r2, [r3, #0]
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005644:	1c9a      	adds	r2, r3, #2
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800564e:	b29b      	uxth	r3, r3
 8005650:	3b01      	subs	r3, #1
 8005652:	b29a      	uxth	r2, r3
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005658:	e02f      	b.n	80056ba <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	f003 0302 	and.w	r3, r3, #2
 8005664:	2b02      	cmp	r3, #2
 8005666:	d112      	bne.n	800568e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800566c:	881a      	ldrh	r2, [r3, #0]
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005678:	1c9a      	adds	r2, r3, #2
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005682:	b29b      	uxth	r3, r3
 8005684:	3b01      	subs	r3, #1
 8005686:	b29a      	uxth	r2, r3
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800568c:	e015      	b.n	80056ba <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800568e:	f7fc ff0f 	bl	80024b0 <HAL_GetTick>
 8005692:	4602      	mov	r2, r0
 8005694:	69bb      	ldr	r3, [r7, #24]
 8005696:	1ad3      	subs	r3, r2, r3
 8005698:	683a      	ldr	r2, [r7, #0]
 800569a:	429a      	cmp	r2, r3
 800569c:	d803      	bhi.n	80056a6 <HAL_SPI_Transmit+0x168>
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056a4:	d102      	bne.n	80056ac <HAL_SPI_Transmit+0x16e>
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d106      	bne.n	80056ba <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80056ac:	2303      	movs	r3, #3
 80056ae:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2201      	movs	r2, #1
 80056b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80056b8:	e07b      	b.n	80057b2 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056be:	b29b      	uxth	r3, r3
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d1ca      	bne.n	800565a <HAL_SPI_Transmit+0x11c>
 80056c4:	e050      	b.n	8005768 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d002      	beq.n	80056d4 <HAL_SPI_Transmit+0x196>
 80056ce:	8afb      	ldrh	r3, [r7, #22]
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	d144      	bne.n	800575e <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	330c      	adds	r3, #12
 80056de:	7812      	ldrb	r2, [r2, #0]
 80056e0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056e6:	1c5a      	adds	r2, r3, #1
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	3b01      	subs	r3, #1
 80056f4:	b29a      	uxth	r2, r3
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80056fa:	e030      	b.n	800575e <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	f003 0302 	and.w	r3, r3, #2
 8005706:	2b02      	cmp	r3, #2
 8005708:	d113      	bne.n	8005732 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	330c      	adds	r3, #12
 8005714:	7812      	ldrb	r2, [r2, #0]
 8005716:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800571c:	1c5a      	adds	r2, r3, #1
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005726:	b29b      	uxth	r3, r3
 8005728:	3b01      	subs	r3, #1
 800572a:	b29a      	uxth	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005730:	e015      	b.n	800575e <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005732:	f7fc febd 	bl	80024b0 <HAL_GetTick>
 8005736:	4602      	mov	r2, r0
 8005738:	69bb      	ldr	r3, [r7, #24]
 800573a:	1ad3      	subs	r3, r2, r3
 800573c:	683a      	ldr	r2, [r7, #0]
 800573e:	429a      	cmp	r2, r3
 8005740:	d803      	bhi.n	800574a <HAL_SPI_Transmit+0x20c>
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005748:	d102      	bne.n	8005750 <HAL_SPI_Transmit+0x212>
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d106      	bne.n	800575e <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8005750:	2303      	movs	r3, #3
 8005752:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2201      	movs	r2, #1
 8005758:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800575c:	e029      	b.n	80057b2 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005762:	b29b      	uxth	r3, r3
 8005764:	2b00      	cmp	r3, #0
 8005766:	d1c9      	bne.n	80056fc <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005768:	69ba      	ldr	r2, [r7, #24]
 800576a:	6839      	ldr	r1, [r7, #0]
 800576c:	68f8      	ldr	r0, [r7, #12]
 800576e:	f000 fbed 	bl	8005f4c <SPI_EndRxTxTransaction>
 8005772:	4603      	mov	r3, r0
 8005774:	2b00      	cmp	r3, #0
 8005776:	d002      	beq.n	800577e <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2220      	movs	r2, #32
 800577c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d10a      	bne.n	800579c <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005786:	2300      	movs	r3, #0
 8005788:	613b      	str	r3, [r7, #16]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	613b      	str	r3, [r7, #16]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	689b      	ldr	r3, [r3, #8]
 8005798:	613b      	str	r3, [r7, #16]
 800579a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d002      	beq.n	80057aa <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	77fb      	strb	r3, [r7, #31]
 80057a8:	e003      	b.n	80057b2 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2201      	movs	r2, #1
 80057ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2200      	movs	r2, #0
 80057b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80057ba:	7ffb      	ldrb	r3, [r7, #31]
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3720      	adds	r7, #32
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}

080057c4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b088      	sub	sp, #32
 80057c8:	af02      	add	r7, sp, #8
 80057ca:	60f8      	str	r0, [r7, #12]
 80057cc:	60b9      	str	r1, [r7, #8]
 80057ce:	603b      	str	r3, [r7, #0]
 80057d0:	4613      	mov	r3, r2
 80057d2:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80057d4:	2300      	movs	r3, #0
 80057d6:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80057de:	b2db      	uxtb	r3, r3
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d002      	beq.n	80057ea <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80057e4:	2302      	movs	r3, #2
 80057e6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80057e8:	e0fb      	b.n	80059e2 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057f2:	d112      	bne.n	800581a <HAL_SPI_Receive+0x56>
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d10e      	bne.n	800581a <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2204      	movs	r2, #4
 8005800:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005804:	88fa      	ldrh	r2, [r7, #6]
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	9300      	str	r3, [sp, #0]
 800580a:	4613      	mov	r3, r2
 800580c:	68ba      	ldr	r2, [r7, #8]
 800580e:	68b9      	ldr	r1, [r7, #8]
 8005810:	68f8      	ldr	r0, [r7, #12]
 8005812:	f000 f8ef 	bl	80059f4 <HAL_SPI_TransmitReceive>
 8005816:	4603      	mov	r3, r0
 8005818:	e0e8      	b.n	80059ec <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005820:	2b01      	cmp	r3, #1
 8005822:	d101      	bne.n	8005828 <HAL_SPI_Receive+0x64>
 8005824:	2302      	movs	r3, #2
 8005826:	e0e1      	b.n	80059ec <HAL_SPI_Receive+0x228>
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2201      	movs	r2, #1
 800582c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005830:	f7fc fe3e 	bl	80024b0 <HAL_GetTick>
 8005834:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d002      	beq.n	8005842 <HAL_SPI_Receive+0x7e>
 800583c:	88fb      	ldrh	r3, [r7, #6]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d102      	bne.n	8005848 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005846:	e0cc      	b.n	80059e2 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2204      	movs	r2, #4
 800584c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2200      	movs	r2, #0
 8005854:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	68ba      	ldr	r2, [r7, #8]
 800585a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	88fa      	ldrh	r2, [r7, #6]
 8005860:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	88fa      	ldrh	r2, [r7, #6]
 8005866:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2200      	movs	r2, #0
 800586c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2200      	movs	r2, #0
 8005872:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2200      	movs	r2, #0
 8005878:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2200      	movs	r2, #0
 800587e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2200      	movs	r2, #0
 8005884:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800588e:	d10f      	bne.n	80058b0 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800589e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80058ae:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058ba:	2b40      	cmp	r3, #64	@ 0x40
 80058bc:	d007      	beq.n	80058ce <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80058cc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	68db      	ldr	r3, [r3, #12]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d16a      	bne.n	80059ac <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80058d6:	e032      	b.n	800593e <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	f003 0301 	and.w	r3, r3, #1
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	d115      	bne.n	8005912 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f103 020c 	add.w	r2, r3, #12
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058f2:	7812      	ldrb	r2, [r2, #0]
 80058f4:	b2d2      	uxtb	r2, r2
 80058f6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058fc:	1c5a      	adds	r2, r3, #1
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005906:	b29b      	uxth	r3, r3
 8005908:	3b01      	subs	r3, #1
 800590a:	b29a      	uxth	r2, r3
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005910:	e015      	b.n	800593e <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005912:	f7fc fdcd 	bl	80024b0 <HAL_GetTick>
 8005916:	4602      	mov	r2, r0
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	1ad3      	subs	r3, r2, r3
 800591c:	683a      	ldr	r2, [r7, #0]
 800591e:	429a      	cmp	r2, r3
 8005920:	d803      	bhi.n	800592a <HAL_SPI_Receive+0x166>
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005928:	d102      	bne.n	8005930 <HAL_SPI_Receive+0x16c>
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d106      	bne.n	800593e <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8005930:	2303      	movs	r3, #3
 8005932:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800593c:	e051      	b.n	80059e2 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005942:	b29b      	uxth	r3, r3
 8005944:	2b00      	cmp	r3, #0
 8005946:	d1c7      	bne.n	80058d8 <HAL_SPI_Receive+0x114>
 8005948:	e035      	b.n	80059b6 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	f003 0301 	and.w	r3, r3, #1
 8005954:	2b01      	cmp	r3, #1
 8005956:	d113      	bne.n	8005980 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	68da      	ldr	r2, [r3, #12]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005962:	b292      	uxth	r2, r2
 8005964:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800596a:	1c9a      	adds	r2, r3, #2
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005974:	b29b      	uxth	r3, r3
 8005976:	3b01      	subs	r3, #1
 8005978:	b29a      	uxth	r2, r3
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800597e:	e015      	b.n	80059ac <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005980:	f7fc fd96 	bl	80024b0 <HAL_GetTick>
 8005984:	4602      	mov	r2, r0
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	683a      	ldr	r2, [r7, #0]
 800598c:	429a      	cmp	r2, r3
 800598e:	d803      	bhi.n	8005998 <HAL_SPI_Receive+0x1d4>
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005996:	d102      	bne.n	800599e <HAL_SPI_Receive+0x1da>
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d106      	bne.n	80059ac <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 800599e:	2303      	movs	r3, #3
 80059a0:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2201      	movs	r2, #1
 80059a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80059aa:	e01a      	b.n	80059e2 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d1c9      	bne.n	800594a <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80059b6:	693a      	ldr	r2, [r7, #16]
 80059b8:	6839      	ldr	r1, [r7, #0]
 80059ba:	68f8      	ldr	r0, [r7, #12]
 80059bc:	f000 fa60 	bl	8005e80 <SPI_EndRxTransaction>
 80059c0:	4603      	mov	r3, r0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d002      	beq.n	80059cc <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2220      	movs	r2, #32
 80059ca:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d002      	beq.n	80059da <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	75fb      	strb	r3, [r7, #23]
 80059d8:	e003      	b.n	80059e2 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2201      	movs	r2, #1
 80059de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80059ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	3718      	adds	r7, #24
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}

080059f4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b08c      	sub	sp, #48	@ 0x30
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	60f8      	str	r0, [r7, #12]
 80059fc:	60b9      	str	r1, [r7, #8]
 80059fe:	607a      	str	r2, [r7, #4]
 8005a00:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005a02:	2301      	movs	r3, #1
 8005a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005a06:	2300      	movs	r3, #0
 8005a08:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005a12:	2b01      	cmp	r3, #1
 8005a14:	d101      	bne.n	8005a1a <HAL_SPI_TransmitReceive+0x26>
 8005a16:	2302      	movs	r3, #2
 8005a18:	e198      	b.n	8005d4c <HAL_SPI_TransmitReceive+0x358>
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a22:	f7fc fd45 	bl	80024b0 <HAL_GetTick>
 8005a26:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005a38:	887b      	ldrh	r3, [r7, #2]
 8005a3a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005a3c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d00f      	beq.n	8005a64 <HAL_SPI_TransmitReceive+0x70>
 8005a44:	69fb      	ldr	r3, [r7, #28]
 8005a46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a4a:	d107      	bne.n	8005a5c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d103      	bne.n	8005a5c <HAL_SPI_TransmitReceive+0x68>
 8005a54:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005a58:	2b04      	cmp	r3, #4
 8005a5a:	d003      	beq.n	8005a64 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005a5c:	2302      	movs	r3, #2
 8005a5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8005a62:	e16d      	b.n	8005d40 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d005      	beq.n	8005a76 <HAL_SPI_TransmitReceive+0x82>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d002      	beq.n	8005a76 <HAL_SPI_TransmitReceive+0x82>
 8005a70:	887b      	ldrh	r3, [r7, #2]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d103      	bne.n	8005a7e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8005a7c:	e160      	b.n	8005d40 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	2b04      	cmp	r3, #4
 8005a88:	d003      	beq.n	8005a92 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2205      	movs	r2, #5
 8005a8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2200      	movs	r2, #0
 8005a96:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	687a      	ldr	r2, [r7, #4]
 8005a9c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	887a      	ldrh	r2, [r7, #2]
 8005aa2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	887a      	ldrh	r2, [r7, #2]
 8005aa8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	68ba      	ldr	r2, [r7, #8]
 8005aae:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	887a      	ldrh	r2, [r7, #2]
 8005ab4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	887a      	ldrh	r2, [r7, #2]
 8005aba:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ad2:	2b40      	cmp	r3, #64	@ 0x40
 8005ad4:	d007      	beq.n	8005ae6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	681a      	ldr	r2, [r3, #0]
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005ae4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005aee:	d17c      	bne.n	8005bea <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d002      	beq.n	8005afe <HAL_SPI_TransmitReceive+0x10a>
 8005af8:	8b7b      	ldrh	r3, [r7, #26]
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	d16a      	bne.n	8005bd4 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b02:	881a      	ldrh	r2, [r3, #0]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b0e:	1c9a      	adds	r2, r3, #2
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b18:	b29b      	uxth	r3, r3
 8005b1a:	3b01      	subs	r3, #1
 8005b1c:	b29a      	uxth	r2, r3
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b22:	e057      	b.n	8005bd4 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	f003 0302 	and.w	r3, r3, #2
 8005b2e:	2b02      	cmp	r3, #2
 8005b30:	d11b      	bne.n	8005b6a <HAL_SPI_TransmitReceive+0x176>
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b36:	b29b      	uxth	r3, r3
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d016      	beq.n	8005b6a <HAL_SPI_TransmitReceive+0x176>
 8005b3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	d113      	bne.n	8005b6a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b46:	881a      	ldrh	r2, [r3, #0]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b52:	1c9a      	adds	r2, r3, #2
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b5c:	b29b      	uxth	r3, r3
 8005b5e:	3b01      	subs	r3, #1
 8005b60:	b29a      	uxth	r2, r3
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b66:	2300      	movs	r3, #0
 8005b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	f003 0301 	and.w	r3, r3, #1
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d119      	bne.n	8005bac <HAL_SPI_TransmitReceive+0x1b8>
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d014      	beq.n	8005bac <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	68da      	ldr	r2, [r3, #12]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b8c:	b292      	uxth	r2, r2
 8005b8e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b94:	1c9a      	adds	r2, r3, #2
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b9e:	b29b      	uxth	r3, r3
 8005ba0:	3b01      	subs	r3, #1
 8005ba2:	b29a      	uxth	r2, r3
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005bac:	f7fc fc80 	bl	80024b0 <HAL_GetTick>
 8005bb0:	4602      	mov	r2, r0
 8005bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bb4:	1ad3      	subs	r3, r2, r3
 8005bb6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005bb8:	429a      	cmp	r2, r3
 8005bba:	d80b      	bhi.n	8005bd4 <HAL_SPI_TransmitReceive+0x1e0>
 8005bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bc2:	d007      	beq.n	8005bd4 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8005bc4:	2303      	movs	r3, #3
 8005bc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2201      	movs	r2, #1
 8005bce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8005bd2:	e0b5      	b.n	8005d40 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005bd8:	b29b      	uxth	r3, r3
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d1a2      	bne.n	8005b24 <HAL_SPI_TransmitReceive+0x130>
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d19d      	bne.n	8005b24 <HAL_SPI_TransmitReceive+0x130>
 8005be8:	e080      	b.n	8005cec <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d002      	beq.n	8005bf8 <HAL_SPI_TransmitReceive+0x204>
 8005bf2:	8b7b      	ldrh	r3, [r7, #26]
 8005bf4:	2b01      	cmp	r3, #1
 8005bf6:	d16f      	bne.n	8005cd8 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	330c      	adds	r3, #12
 8005c02:	7812      	ldrb	r2, [r2, #0]
 8005c04:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c0a:	1c5a      	adds	r2, r3, #1
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	3b01      	subs	r3, #1
 8005c18:	b29a      	uxth	r2, r3
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c1e:	e05b      	b.n	8005cd8 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	f003 0302 	and.w	r3, r3, #2
 8005c2a:	2b02      	cmp	r3, #2
 8005c2c:	d11c      	bne.n	8005c68 <HAL_SPI_TransmitReceive+0x274>
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c32:	b29b      	uxth	r3, r3
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d017      	beq.n	8005c68 <HAL_SPI_TransmitReceive+0x274>
 8005c38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c3a:	2b01      	cmp	r3, #1
 8005c3c:	d114      	bne.n	8005c68 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	330c      	adds	r3, #12
 8005c48:	7812      	ldrb	r2, [r2, #0]
 8005c4a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c50:	1c5a      	adds	r2, r3, #1
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	3b01      	subs	r3, #1
 8005c5e:	b29a      	uxth	r2, r3
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c64:	2300      	movs	r3, #0
 8005c66:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	689b      	ldr	r3, [r3, #8]
 8005c6e:	f003 0301 	and.w	r3, r3, #1
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	d119      	bne.n	8005caa <HAL_SPI_TransmitReceive+0x2b6>
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c7a:	b29b      	uxth	r3, r3
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d014      	beq.n	8005caa <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	68da      	ldr	r2, [r3, #12]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c8a:	b2d2      	uxtb	r2, r2
 8005c8c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c92:	1c5a      	adds	r2, r3, #1
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c9c:	b29b      	uxth	r3, r3
 8005c9e:	3b01      	subs	r3, #1
 8005ca0:	b29a      	uxth	r2, r3
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005caa:	f7fc fc01 	bl	80024b0 <HAL_GetTick>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb2:	1ad3      	subs	r3, r2, r3
 8005cb4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	d803      	bhi.n	8005cc2 <HAL_SPI_TransmitReceive+0x2ce>
 8005cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cc0:	d102      	bne.n	8005cc8 <HAL_SPI_TransmitReceive+0x2d4>
 8005cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d107      	bne.n	8005cd8 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8005cc8:	2303      	movs	r3, #3
 8005cca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2201      	movs	r2, #1
 8005cd2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8005cd6:	e033      	b.n	8005d40 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005cdc:	b29b      	uxth	r3, r3
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d19e      	bne.n	8005c20 <HAL_SPI_TransmitReceive+0x22c>
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d199      	bne.n	8005c20 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005cec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cee:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005cf0:	68f8      	ldr	r0, [r7, #12]
 8005cf2:	f000 f92b 	bl	8005f4c <SPI_EndRxTxTransaction>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d006      	beq.n	8005d0a <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2220      	movs	r2, #32
 8005d06:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8005d08:	e01a      	b.n	8005d40 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	689b      	ldr	r3, [r3, #8]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d10a      	bne.n	8005d28 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d12:	2300      	movs	r3, #0
 8005d14:	617b      	str	r3, [r7, #20]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	68db      	ldr	r3, [r3, #12]
 8005d1c:	617b      	str	r3, [r7, #20]
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	689b      	ldr	r3, [r3, #8]
 8005d24:	617b      	str	r3, [r7, #20]
 8005d26:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d003      	beq.n	8005d38 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d36:	e003      	b.n	8005d40 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2200      	movs	r2, #0
 8005d44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005d48:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3730      	adds	r7, #48	@ 0x30
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b083      	sub	sp, #12
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d62:	b2db      	uxtb	r3, r3
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	370c      	adds	r7, #12
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr

08005d70 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b088      	sub	sp, #32
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	60b9      	str	r1, [r7, #8]
 8005d7a:	603b      	str	r3, [r7, #0]
 8005d7c:	4613      	mov	r3, r2
 8005d7e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005d80:	f7fc fb96 	bl	80024b0 <HAL_GetTick>
 8005d84:	4602      	mov	r2, r0
 8005d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d88:	1a9b      	subs	r3, r3, r2
 8005d8a:	683a      	ldr	r2, [r7, #0]
 8005d8c:	4413      	add	r3, r2
 8005d8e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005d90:	f7fc fb8e 	bl	80024b0 <HAL_GetTick>
 8005d94:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d96:	4b39      	ldr	r3, [pc, #228]	@ (8005e7c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	015b      	lsls	r3, r3, #5
 8005d9c:	0d1b      	lsrs	r3, r3, #20
 8005d9e:	69fa      	ldr	r2, [r7, #28]
 8005da0:	fb02 f303 	mul.w	r3, r2, r3
 8005da4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005da6:	e054      	b.n	8005e52 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dae:	d050      	beq.n	8005e52 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005db0:	f7fc fb7e 	bl	80024b0 <HAL_GetTick>
 8005db4:	4602      	mov	r2, r0
 8005db6:	69bb      	ldr	r3, [r7, #24]
 8005db8:	1ad3      	subs	r3, r2, r3
 8005dba:	69fa      	ldr	r2, [r7, #28]
 8005dbc:	429a      	cmp	r2, r3
 8005dbe:	d902      	bls.n	8005dc6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005dc0:	69fb      	ldr	r3, [r7, #28]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d13d      	bne.n	8005e42 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	685a      	ldr	r2, [r3, #4]
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005dd4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005dde:	d111      	bne.n	8005e04 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	689b      	ldr	r3, [r3, #8]
 8005de4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005de8:	d004      	beq.n	8005df4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005df2:	d107      	bne.n	8005e04 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	681a      	ldr	r2, [r3, #0]
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e02:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e0c:	d10f      	bne.n	8005e2e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005e1c:	601a      	str	r2, [r3, #0]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005e2c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2201      	movs	r2, #1
 8005e32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	e017      	b.n	8005e72 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d101      	bne.n	8005e4c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	3b01      	subs	r3, #1
 8005e50:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	689a      	ldr	r2, [r3, #8]
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	4013      	ands	r3, r2
 8005e5c:	68ba      	ldr	r2, [r7, #8]
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	bf0c      	ite	eq
 8005e62:	2301      	moveq	r3, #1
 8005e64:	2300      	movne	r3, #0
 8005e66:	b2db      	uxtb	r3, r3
 8005e68:	461a      	mov	r2, r3
 8005e6a:	79fb      	ldrb	r3, [r7, #7]
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d19b      	bne.n	8005da8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005e70:	2300      	movs	r3, #0
}
 8005e72:	4618      	mov	r0, r3
 8005e74:	3720      	adds	r7, #32
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
 8005e7a:	bf00      	nop
 8005e7c:	20000000 	.word	0x20000000

08005e80 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b086      	sub	sp, #24
 8005e84:	af02      	add	r7, sp, #8
 8005e86:	60f8      	str	r0, [r7, #12]
 8005e88:	60b9      	str	r1, [r7, #8]
 8005e8a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e94:	d111      	bne.n	8005eba <SPI_EndRxTransaction+0x3a>
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e9e:	d004      	beq.n	8005eaa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ea8:	d107      	bne.n	8005eba <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005eb8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ec2:	d12a      	bne.n	8005f1a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	689b      	ldr	r3, [r3, #8]
 8005ec8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ecc:	d012      	beq.n	8005ef4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	9300      	str	r3, [sp, #0]
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	2180      	movs	r1, #128	@ 0x80
 8005ed8:	68f8      	ldr	r0, [r7, #12]
 8005eda:	f7ff ff49 	bl	8005d70 <SPI_WaitFlagStateUntilTimeout>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d02d      	beq.n	8005f40 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ee8:	f043 0220 	orr.w	r2, r3, #32
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005ef0:	2303      	movs	r3, #3
 8005ef2:	e026      	b.n	8005f42 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	9300      	str	r3, [sp, #0]
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	2200      	movs	r2, #0
 8005efc:	2101      	movs	r1, #1
 8005efe:	68f8      	ldr	r0, [r7, #12]
 8005f00:	f7ff ff36 	bl	8005d70 <SPI_WaitFlagStateUntilTimeout>
 8005f04:	4603      	mov	r3, r0
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d01a      	beq.n	8005f40 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f0e:	f043 0220 	orr.w	r2, r3, #32
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005f16:	2303      	movs	r3, #3
 8005f18:	e013      	b.n	8005f42 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	9300      	str	r3, [sp, #0]
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	2200      	movs	r2, #0
 8005f22:	2101      	movs	r1, #1
 8005f24:	68f8      	ldr	r0, [r7, #12]
 8005f26:	f7ff ff23 	bl	8005d70 <SPI_WaitFlagStateUntilTimeout>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d007      	beq.n	8005f40 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f34:	f043 0220 	orr.w	r2, r3, #32
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005f3c:	2303      	movs	r3, #3
 8005f3e:	e000      	b.n	8005f42 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005f40:	2300      	movs	r3, #0
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3710      	adds	r7, #16
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
	...

08005f4c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b088      	sub	sp, #32
 8005f50:	af02      	add	r7, sp, #8
 8005f52:	60f8      	str	r0, [r7, #12]
 8005f54:	60b9      	str	r1, [r7, #8]
 8005f56:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	9300      	str	r3, [sp, #0]
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	2102      	movs	r1, #2
 8005f62:	68f8      	ldr	r0, [r7, #12]
 8005f64:	f7ff ff04 	bl	8005d70 <SPI_WaitFlagStateUntilTimeout>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d007      	beq.n	8005f7e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f72:	f043 0220 	orr.w	r2, r3, #32
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005f7a:	2303      	movs	r3, #3
 8005f7c:	e032      	b.n	8005fe4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005f7e:	4b1b      	ldr	r3, [pc, #108]	@ (8005fec <SPI_EndRxTxTransaction+0xa0>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a1b      	ldr	r2, [pc, #108]	@ (8005ff0 <SPI_EndRxTxTransaction+0xa4>)
 8005f84:	fba2 2303 	umull	r2, r3, r2, r3
 8005f88:	0d5b      	lsrs	r3, r3, #21
 8005f8a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005f8e:	fb02 f303 	mul.w	r3, r2, r3
 8005f92:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f9c:	d112      	bne.n	8005fc4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	9300      	str	r3, [sp, #0]
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	2180      	movs	r1, #128	@ 0x80
 8005fa8:	68f8      	ldr	r0, [r7, #12]
 8005faa:	f7ff fee1 	bl	8005d70 <SPI_WaitFlagStateUntilTimeout>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d016      	beq.n	8005fe2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fb8:	f043 0220 	orr.w	r2, r3, #32
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005fc0:	2303      	movs	r3, #3
 8005fc2:	e00f      	b.n	8005fe4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d00a      	beq.n	8005fe0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	3b01      	subs	r3, #1
 8005fce:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fda:	2b80      	cmp	r3, #128	@ 0x80
 8005fdc:	d0f2      	beq.n	8005fc4 <SPI_EndRxTxTransaction+0x78>
 8005fde:	e000      	b.n	8005fe2 <SPI_EndRxTxTransaction+0x96>
        break;
 8005fe0:	bf00      	nop
  }

  return HAL_OK;
 8005fe2:	2300      	movs	r3, #0
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3718      	adds	r7, #24
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}
 8005fec:	20000000 	.word	0x20000000
 8005ff0:	165e9f81 	.word	0x165e9f81

08005ff4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b082      	sub	sp, #8
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d101      	bne.n	8006006 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e042      	b.n	800608c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800600c:	b2db      	uxtb	r3, r3
 800600e:	2b00      	cmp	r3, #0
 8006010:	d106      	bne.n	8006020 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800601a:	6878      	ldr	r0, [r7, #4]
 800601c:	f7fc f848 	bl	80020b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2224      	movs	r2, #36	@ 0x24
 8006024:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	68da      	ldr	r2, [r3, #12]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006036:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006038:	6878      	ldr	r0, [r7, #4]
 800603a:	f000 f973 	bl	8006324 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	691a      	ldr	r2, [r3, #16]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800604c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	695a      	ldr	r2, [r3, #20]
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800605c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	68da      	ldr	r2, [r3, #12]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800606c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2200      	movs	r2, #0
 8006072:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2220      	movs	r2, #32
 8006078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2220      	movs	r2, #32
 8006080:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800608a:	2300      	movs	r3, #0
}
 800608c:	4618      	mov	r0, r3
 800608e:	3708      	adds	r7, #8
 8006090:	46bd      	mov	sp, r7
 8006092:	bd80      	pop	{r7, pc}

08006094 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b08a      	sub	sp, #40	@ 0x28
 8006098:	af02      	add	r7, sp, #8
 800609a:	60f8      	str	r0, [r7, #12]
 800609c:	60b9      	str	r1, [r7, #8]
 800609e:	603b      	str	r3, [r7, #0]
 80060a0:	4613      	mov	r3, r2
 80060a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80060a4:	2300      	movs	r3, #0
 80060a6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060ae:	b2db      	uxtb	r3, r3
 80060b0:	2b20      	cmp	r3, #32
 80060b2:	d175      	bne.n	80061a0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d002      	beq.n	80060c0 <HAL_UART_Transmit+0x2c>
 80060ba:	88fb      	ldrh	r3, [r7, #6]
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d101      	bne.n	80060c4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	e06e      	b.n	80061a2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2221      	movs	r2, #33	@ 0x21
 80060ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80060d2:	f7fc f9ed 	bl	80024b0 <HAL_GetTick>
 80060d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	88fa      	ldrh	r2, [r7, #6]
 80060dc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	88fa      	ldrh	r2, [r7, #6]
 80060e2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060ec:	d108      	bne.n	8006100 <HAL_UART_Transmit+0x6c>
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	691b      	ldr	r3, [r3, #16]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d104      	bne.n	8006100 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80060f6:	2300      	movs	r3, #0
 80060f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	61bb      	str	r3, [r7, #24]
 80060fe:	e003      	b.n	8006108 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006100:	68bb      	ldr	r3, [r7, #8]
 8006102:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006104:	2300      	movs	r3, #0
 8006106:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006108:	e02e      	b.n	8006168 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	9300      	str	r3, [sp, #0]
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	2200      	movs	r2, #0
 8006112:	2180      	movs	r1, #128	@ 0x80
 8006114:	68f8      	ldr	r0, [r7, #12]
 8006116:	f000 f848 	bl	80061aa <UART_WaitOnFlagUntilTimeout>
 800611a:	4603      	mov	r3, r0
 800611c:	2b00      	cmp	r3, #0
 800611e:	d005      	beq.n	800612c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2220      	movs	r2, #32
 8006124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006128:	2303      	movs	r3, #3
 800612a:	e03a      	b.n	80061a2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800612c:	69fb      	ldr	r3, [r7, #28]
 800612e:	2b00      	cmp	r3, #0
 8006130:	d10b      	bne.n	800614a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006132:	69bb      	ldr	r3, [r7, #24]
 8006134:	881b      	ldrh	r3, [r3, #0]
 8006136:	461a      	mov	r2, r3
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006140:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006142:	69bb      	ldr	r3, [r7, #24]
 8006144:	3302      	adds	r3, #2
 8006146:	61bb      	str	r3, [r7, #24]
 8006148:	e007      	b.n	800615a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800614a:	69fb      	ldr	r3, [r7, #28]
 800614c:	781a      	ldrb	r2, [r3, #0]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006154:	69fb      	ldr	r3, [r7, #28]
 8006156:	3301      	adds	r3, #1
 8006158:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800615e:	b29b      	uxth	r3, r3
 8006160:	3b01      	subs	r3, #1
 8006162:	b29a      	uxth	r2, r3
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800616c:	b29b      	uxth	r3, r3
 800616e:	2b00      	cmp	r3, #0
 8006170:	d1cb      	bne.n	800610a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	9300      	str	r3, [sp, #0]
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	2200      	movs	r2, #0
 800617a:	2140      	movs	r1, #64	@ 0x40
 800617c:	68f8      	ldr	r0, [r7, #12]
 800617e:	f000 f814 	bl	80061aa <UART_WaitOnFlagUntilTimeout>
 8006182:	4603      	mov	r3, r0
 8006184:	2b00      	cmp	r3, #0
 8006186:	d005      	beq.n	8006194 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	2220      	movs	r2, #32
 800618c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006190:	2303      	movs	r3, #3
 8006192:	e006      	b.n	80061a2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2220      	movs	r2, #32
 8006198:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800619c:	2300      	movs	r3, #0
 800619e:	e000      	b.n	80061a2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80061a0:	2302      	movs	r3, #2
  }
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3720      	adds	r7, #32
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}

080061aa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80061aa:	b580      	push	{r7, lr}
 80061ac:	b086      	sub	sp, #24
 80061ae:	af00      	add	r7, sp, #0
 80061b0:	60f8      	str	r0, [r7, #12]
 80061b2:	60b9      	str	r1, [r7, #8]
 80061b4:	603b      	str	r3, [r7, #0]
 80061b6:	4613      	mov	r3, r2
 80061b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061ba:	e03b      	b.n	8006234 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061bc:	6a3b      	ldr	r3, [r7, #32]
 80061be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061c2:	d037      	beq.n	8006234 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061c4:	f7fc f974 	bl	80024b0 <HAL_GetTick>
 80061c8:	4602      	mov	r2, r0
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	1ad3      	subs	r3, r2, r3
 80061ce:	6a3a      	ldr	r2, [r7, #32]
 80061d0:	429a      	cmp	r2, r3
 80061d2:	d302      	bcc.n	80061da <UART_WaitOnFlagUntilTimeout+0x30>
 80061d4:	6a3b      	ldr	r3, [r7, #32]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d101      	bne.n	80061de <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80061da:	2303      	movs	r3, #3
 80061dc:	e03a      	b.n	8006254 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	68db      	ldr	r3, [r3, #12]
 80061e4:	f003 0304 	and.w	r3, r3, #4
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d023      	beq.n	8006234 <UART_WaitOnFlagUntilTimeout+0x8a>
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	2b80      	cmp	r3, #128	@ 0x80
 80061f0:	d020      	beq.n	8006234 <UART_WaitOnFlagUntilTimeout+0x8a>
 80061f2:	68bb      	ldr	r3, [r7, #8]
 80061f4:	2b40      	cmp	r3, #64	@ 0x40
 80061f6:	d01d      	beq.n	8006234 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f003 0308 	and.w	r3, r3, #8
 8006202:	2b08      	cmp	r3, #8
 8006204:	d116      	bne.n	8006234 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006206:	2300      	movs	r3, #0
 8006208:	617b      	str	r3, [r7, #20]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	617b      	str	r3, [r7, #20]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	617b      	str	r3, [r7, #20]
 800621a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800621c:	68f8      	ldr	r0, [r7, #12]
 800621e:	f000 f81d 	bl	800625c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2208      	movs	r2, #8
 8006226:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2200      	movs	r2, #0
 800622c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006230:	2301      	movs	r3, #1
 8006232:	e00f      	b.n	8006254 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	4013      	ands	r3, r2
 800623e:	68ba      	ldr	r2, [r7, #8]
 8006240:	429a      	cmp	r2, r3
 8006242:	bf0c      	ite	eq
 8006244:	2301      	moveq	r3, #1
 8006246:	2300      	movne	r3, #0
 8006248:	b2db      	uxtb	r3, r3
 800624a:	461a      	mov	r2, r3
 800624c:	79fb      	ldrb	r3, [r7, #7]
 800624e:	429a      	cmp	r2, r3
 8006250:	d0b4      	beq.n	80061bc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006252:	2300      	movs	r3, #0
}
 8006254:	4618      	mov	r0, r3
 8006256:	3718      	adds	r7, #24
 8006258:	46bd      	mov	sp, r7
 800625a:	bd80      	pop	{r7, pc}

0800625c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800625c:	b480      	push	{r7}
 800625e:	b095      	sub	sp, #84	@ 0x54
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	330c      	adds	r3, #12
 800626a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800626c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800626e:	e853 3f00 	ldrex	r3, [r3]
 8006272:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006276:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800627a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	330c      	adds	r3, #12
 8006282:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006284:	643a      	str	r2, [r7, #64]	@ 0x40
 8006286:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006288:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800628a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800628c:	e841 2300 	strex	r3, r2, [r1]
 8006290:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006294:	2b00      	cmp	r3, #0
 8006296:	d1e5      	bne.n	8006264 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	3314      	adds	r3, #20
 800629e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a0:	6a3b      	ldr	r3, [r7, #32]
 80062a2:	e853 3f00 	ldrex	r3, [r3]
 80062a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	f023 0301 	bic.w	r3, r3, #1
 80062ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	3314      	adds	r3, #20
 80062b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80062ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80062be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80062c0:	e841 2300 	strex	r3, r2, [r1]
 80062c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80062c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d1e5      	bne.n	8006298 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062d0:	2b01      	cmp	r3, #1
 80062d2:	d119      	bne.n	8006308 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	330c      	adds	r3, #12
 80062da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	e853 3f00 	ldrex	r3, [r3]
 80062e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	f023 0310 	bic.w	r3, r3, #16
 80062ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	330c      	adds	r3, #12
 80062f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80062f4:	61ba      	str	r2, [r7, #24]
 80062f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062f8:	6979      	ldr	r1, [r7, #20]
 80062fa:	69ba      	ldr	r2, [r7, #24]
 80062fc:	e841 2300 	strex	r3, r2, [r1]
 8006300:	613b      	str	r3, [r7, #16]
   return(result);
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d1e5      	bne.n	80062d4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2220      	movs	r2, #32
 800630c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2200      	movs	r2, #0
 8006314:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006316:	bf00      	nop
 8006318:	3754      	adds	r7, #84	@ 0x54
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
	...

08006324 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006324:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006328:	b0c0      	sub	sp, #256	@ 0x100
 800632a:	af00      	add	r7, sp, #0
 800632c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	691b      	ldr	r3, [r3, #16]
 8006338:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800633c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006340:	68d9      	ldr	r1, [r3, #12]
 8006342:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006346:	681a      	ldr	r2, [r3, #0]
 8006348:	ea40 0301 	orr.w	r3, r0, r1
 800634c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800634e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006352:	689a      	ldr	r2, [r3, #8]
 8006354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006358:	691b      	ldr	r3, [r3, #16]
 800635a:	431a      	orrs	r2, r3
 800635c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006360:	695b      	ldr	r3, [r3, #20]
 8006362:	431a      	orrs	r2, r3
 8006364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006368:	69db      	ldr	r3, [r3, #28]
 800636a:	4313      	orrs	r3, r2
 800636c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	68db      	ldr	r3, [r3, #12]
 8006378:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800637c:	f021 010c 	bic.w	r1, r1, #12
 8006380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800638a:	430b      	orrs	r3, r1
 800638c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800638e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	695b      	ldr	r3, [r3, #20]
 8006396:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800639a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800639e:	6999      	ldr	r1, [r3, #24]
 80063a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063a4:	681a      	ldr	r2, [r3, #0]
 80063a6:	ea40 0301 	orr.w	r3, r0, r1
 80063aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80063ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	4b8f      	ldr	r3, [pc, #572]	@ (80065f0 <UART_SetConfig+0x2cc>)
 80063b4:	429a      	cmp	r2, r3
 80063b6:	d005      	beq.n	80063c4 <UART_SetConfig+0xa0>
 80063b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	4b8d      	ldr	r3, [pc, #564]	@ (80065f4 <UART_SetConfig+0x2d0>)
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d104      	bne.n	80063ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80063c4:	f7fe fb50 	bl	8004a68 <HAL_RCC_GetPCLK2Freq>
 80063c8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80063cc:	e003      	b.n	80063d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80063ce:	f7fe fb37 	bl	8004a40 <HAL_RCC_GetPCLK1Freq>
 80063d2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063da:	69db      	ldr	r3, [r3, #28]
 80063dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063e0:	f040 810c 	bne.w	80065fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80063e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063e8:	2200      	movs	r2, #0
 80063ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80063ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80063f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80063f6:	4622      	mov	r2, r4
 80063f8:	462b      	mov	r3, r5
 80063fa:	1891      	adds	r1, r2, r2
 80063fc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80063fe:	415b      	adcs	r3, r3
 8006400:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006402:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006406:	4621      	mov	r1, r4
 8006408:	eb12 0801 	adds.w	r8, r2, r1
 800640c:	4629      	mov	r1, r5
 800640e:	eb43 0901 	adc.w	r9, r3, r1
 8006412:	f04f 0200 	mov.w	r2, #0
 8006416:	f04f 0300 	mov.w	r3, #0
 800641a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800641e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006422:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006426:	4690      	mov	r8, r2
 8006428:	4699      	mov	r9, r3
 800642a:	4623      	mov	r3, r4
 800642c:	eb18 0303 	adds.w	r3, r8, r3
 8006430:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006434:	462b      	mov	r3, r5
 8006436:	eb49 0303 	adc.w	r3, r9, r3
 800643a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800643e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	2200      	movs	r2, #0
 8006446:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800644a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800644e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006452:	460b      	mov	r3, r1
 8006454:	18db      	adds	r3, r3, r3
 8006456:	653b      	str	r3, [r7, #80]	@ 0x50
 8006458:	4613      	mov	r3, r2
 800645a:	eb42 0303 	adc.w	r3, r2, r3
 800645e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006460:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006464:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006468:	f7fa fbbe 	bl	8000be8 <__aeabi_uldivmod>
 800646c:	4602      	mov	r2, r0
 800646e:	460b      	mov	r3, r1
 8006470:	4b61      	ldr	r3, [pc, #388]	@ (80065f8 <UART_SetConfig+0x2d4>)
 8006472:	fba3 2302 	umull	r2, r3, r3, r2
 8006476:	095b      	lsrs	r3, r3, #5
 8006478:	011c      	lsls	r4, r3, #4
 800647a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800647e:	2200      	movs	r2, #0
 8006480:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006484:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006488:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800648c:	4642      	mov	r2, r8
 800648e:	464b      	mov	r3, r9
 8006490:	1891      	adds	r1, r2, r2
 8006492:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006494:	415b      	adcs	r3, r3
 8006496:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006498:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800649c:	4641      	mov	r1, r8
 800649e:	eb12 0a01 	adds.w	sl, r2, r1
 80064a2:	4649      	mov	r1, r9
 80064a4:	eb43 0b01 	adc.w	fp, r3, r1
 80064a8:	f04f 0200 	mov.w	r2, #0
 80064ac:	f04f 0300 	mov.w	r3, #0
 80064b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80064b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80064b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80064bc:	4692      	mov	sl, r2
 80064be:	469b      	mov	fp, r3
 80064c0:	4643      	mov	r3, r8
 80064c2:	eb1a 0303 	adds.w	r3, sl, r3
 80064c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80064ca:	464b      	mov	r3, r9
 80064cc:	eb4b 0303 	adc.w	r3, fp, r3
 80064d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80064d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80064e0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80064e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80064e8:	460b      	mov	r3, r1
 80064ea:	18db      	adds	r3, r3, r3
 80064ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80064ee:	4613      	mov	r3, r2
 80064f0:	eb42 0303 	adc.w	r3, r2, r3
 80064f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80064f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80064fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80064fe:	f7fa fb73 	bl	8000be8 <__aeabi_uldivmod>
 8006502:	4602      	mov	r2, r0
 8006504:	460b      	mov	r3, r1
 8006506:	4611      	mov	r1, r2
 8006508:	4b3b      	ldr	r3, [pc, #236]	@ (80065f8 <UART_SetConfig+0x2d4>)
 800650a:	fba3 2301 	umull	r2, r3, r3, r1
 800650e:	095b      	lsrs	r3, r3, #5
 8006510:	2264      	movs	r2, #100	@ 0x64
 8006512:	fb02 f303 	mul.w	r3, r2, r3
 8006516:	1acb      	subs	r3, r1, r3
 8006518:	00db      	lsls	r3, r3, #3
 800651a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800651e:	4b36      	ldr	r3, [pc, #216]	@ (80065f8 <UART_SetConfig+0x2d4>)
 8006520:	fba3 2302 	umull	r2, r3, r3, r2
 8006524:	095b      	lsrs	r3, r3, #5
 8006526:	005b      	lsls	r3, r3, #1
 8006528:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800652c:	441c      	add	r4, r3
 800652e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006532:	2200      	movs	r2, #0
 8006534:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006538:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800653c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006540:	4642      	mov	r2, r8
 8006542:	464b      	mov	r3, r9
 8006544:	1891      	adds	r1, r2, r2
 8006546:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006548:	415b      	adcs	r3, r3
 800654a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800654c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006550:	4641      	mov	r1, r8
 8006552:	1851      	adds	r1, r2, r1
 8006554:	6339      	str	r1, [r7, #48]	@ 0x30
 8006556:	4649      	mov	r1, r9
 8006558:	414b      	adcs	r3, r1
 800655a:	637b      	str	r3, [r7, #52]	@ 0x34
 800655c:	f04f 0200 	mov.w	r2, #0
 8006560:	f04f 0300 	mov.w	r3, #0
 8006564:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006568:	4659      	mov	r1, fp
 800656a:	00cb      	lsls	r3, r1, #3
 800656c:	4651      	mov	r1, sl
 800656e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006572:	4651      	mov	r1, sl
 8006574:	00ca      	lsls	r2, r1, #3
 8006576:	4610      	mov	r0, r2
 8006578:	4619      	mov	r1, r3
 800657a:	4603      	mov	r3, r0
 800657c:	4642      	mov	r2, r8
 800657e:	189b      	adds	r3, r3, r2
 8006580:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006584:	464b      	mov	r3, r9
 8006586:	460a      	mov	r2, r1
 8006588:	eb42 0303 	adc.w	r3, r2, r3
 800658c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800659c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80065a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80065a4:	460b      	mov	r3, r1
 80065a6:	18db      	adds	r3, r3, r3
 80065a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80065aa:	4613      	mov	r3, r2
 80065ac:	eb42 0303 	adc.w	r3, r2, r3
 80065b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80065b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80065b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80065ba:	f7fa fb15 	bl	8000be8 <__aeabi_uldivmod>
 80065be:	4602      	mov	r2, r0
 80065c0:	460b      	mov	r3, r1
 80065c2:	4b0d      	ldr	r3, [pc, #52]	@ (80065f8 <UART_SetConfig+0x2d4>)
 80065c4:	fba3 1302 	umull	r1, r3, r3, r2
 80065c8:	095b      	lsrs	r3, r3, #5
 80065ca:	2164      	movs	r1, #100	@ 0x64
 80065cc:	fb01 f303 	mul.w	r3, r1, r3
 80065d0:	1ad3      	subs	r3, r2, r3
 80065d2:	00db      	lsls	r3, r3, #3
 80065d4:	3332      	adds	r3, #50	@ 0x32
 80065d6:	4a08      	ldr	r2, [pc, #32]	@ (80065f8 <UART_SetConfig+0x2d4>)
 80065d8:	fba2 2303 	umull	r2, r3, r2, r3
 80065dc:	095b      	lsrs	r3, r3, #5
 80065de:	f003 0207 	and.w	r2, r3, #7
 80065e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4422      	add	r2, r4
 80065ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80065ec:	e106      	b.n	80067fc <UART_SetConfig+0x4d8>
 80065ee:	bf00      	nop
 80065f0:	40011000 	.word	0x40011000
 80065f4:	40011400 	.word	0x40011400
 80065f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80065fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006600:	2200      	movs	r2, #0
 8006602:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006606:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800660a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800660e:	4642      	mov	r2, r8
 8006610:	464b      	mov	r3, r9
 8006612:	1891      	adds	r1, r2, r2
 8006614:	6239      	str	r1, [r7, #32]
 8006616:	415b      	adcs	r3, r3
 8006618:	627b      	str	r3, [r7, #36]	@ 0x24
 800661a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800661e:	4641      	mov	r1, r8
 8006620:	1854      	adds	r4, r2, r1
 8006622:	4649      	mov	r1, r9
 8006624:	eb43 0501 	adc.w	r5, r3, r1
 8006628:	f04f 0200 	mov.w	r2, #0
 800662c:	f04f 0300 	mov.w	r3, #0
 8006630:	00eb      	lsls	r3, r5, #3
 8006632:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006636:	00e2      	lsls	r2, r4, #3
 8006638:	4614      	mov	r4, r2
 800663a:	461d      	mov	r5, r3
 800663c:	4643      	mov	r3, r8
 800663e:	18e3      	adds	r3, r4, r3
 8006640:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006644:	464b      	mov	r3, r9
 8006646:	eb45 0303 	adc.w	r3, r5, r3
 800664a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800664e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	2200      	movs	r2, #0
 8006656:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800665a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800665e:	f04f 0200 	mov.w	r2, #0
 8006662:	f04f 0300 	mov.w	r3, #0
 8006666:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800666a:	4629      	mov	r1, r5
 800666c:	008b      	lsls	r3, r1, #2
 800666e:	4621      	mov	r1, r4
 8006670:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006674:	4621      	mov	r1, r4
 8006676:	008a      	lsls	r2, r1, #2
 8006678:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800667c:	f7fa fab4 	bl	8000be8 <__aeabi_uldivmod>
 8006680:	4602      	mov	r2, r0
 8006682:	460b      	mov	r3, r1
 8006684:	4b60      	ldr	r3, [pc, #384]	@ (8006808 <UART_SetConfig+0x4e4>)
 8006686:	fba3 2302 	umull	r2, r3, r3, r2
 800668a:	095b      	lsrs	r3, r3, #5
 800668c:	011c      	lsls	r4, r3, #4
 800668e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006692:	2200      	movs	r2, #0
 8006694:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006698:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800669c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80066a0:	4642      	mov	r2, r8
 80066a2:	464b      	mov	r3, r9
 80066a4:	1891      	adds	r1, r2, r2
 80066a6:	61b9      	str	r1, [r7, #24]
 80066a8:	415b      	adcs	r3, r3
 80066aa:	61fb      	str	r3, [r7, #28]
 80066ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80066b0:	4641      	mov	r1, r8
 80066b2:	1851      	adds	r1, r2, r1
 80066b4:	6139      	str	r1, [r7, #16]
 80066b6:	4649      	mov	r1, r9
 80066b8:	414b      	adcs	r3, r1
 80066ba:	617b      	str	r3, [r7, #20]
 80066bc:	f04f 0200 	mov.w	r2, #0
 80066c0:	f04f 0300 	mov.w	r3, #0
 80066c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80066c8:	4659      	mov	r1, fp
 80066ca:	00cb      	lsls	r3, r1, #3
 80066cc:	4651      	mov	r1, sl
 80066ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80066d2:	4651      	mov	r1, sl
 80066d4:	00ca      	lsls	r2, r1, #3
 80066d6:	4610      	mov	r0, r2
 80066d8:	4619      	mov	r1, r3
 80066da:	4603      	mov	r3, r0
 80066dc:	4642      	mov	r2, r8
 80066de:	189b      	adds	r3, r3, r2
 80066e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80066e4:	464b      	mov	r3, r9
 80066e6:	460a      	mov	r2, r1
 80066e8:	eb42 0303 	adc.w	r3, r2, r3
 80066ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80066f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	2200      	movs	r2, #0
 80066f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80066fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80066fc:	f04f 0200 	mov.w	r2, #0
 8006700:	f04f 0300 	mov.w	r3, #0
 8006704:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006708:	4649      	mov	r1, r9
 800670a:	008b      	lsls	r3, r1, #2
 800670c:	4641      	mov	r1, r8
 800670e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006712:	4641      	mov	r1, r8
 8006714:	008a      	lsls	r2, r1, #2
 8006716:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800671a:	f7fa fa65 	bl	8000be8 <__aeabi_uldivmod>
 800671e:	4602      	mov	r2, r0
 8006720:	460b      	mov	r3, r1
 8006722:	4611      	mov	r1, r2
 8006724:	4b38      	ldr	r3, [pc, #224]	@ (8006808 <UART_SetConfig+0x4e4>)
 8006726:	fba3 2301 	umull	r2, r3, r3, r1
 800672a:	095b      	lsrs	r3, r3, #5
 800672c:	2264      	movs	r2, #100	@ 0x64
 800672e:	fb02 f303 	mul.w	r3, r2, r3
 8006732:	1acb      	subs	r3, r1, r3
 8006734:	011b      	lsls	r3, r3, #4
 8006736:	3332      	adds	r3, #50	@ 0x32
 8006738:	4a33      	ldr	r2, [pc, #204]	@ (8006808 <UART_SetConfig+0x4e4>)
 800673a:	fba2 2303 	umull	r2, r3, r2, r3
 800673e:	095b      	lsrs	r3, r3, #5
 8006740:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006744:	441c      	add	r4, r3
 8006746:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800674a:	2200      	movs	r2, #0
 800674c:	673b      	str	r3, [r7, #112]	@ 0x70
 800674e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006750:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006754:	4642      	mov	r2, r8
 8006756:	464b      	mov	r3, r9
 8006758:	1891      	adds	r1, r2, r2
 800675a:	60b9      	str	r1, [r7, #8]
 800675c:	415b      	adcs	r3, r3
 800675e:	60fb      	str	r3, [r7, #12]
 8006760:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006764:	4641      	mov	r1, r8
 8006766:	1851      	adds	r1, r2, r1
 8006768:	6039      	str	r1, [r7, #0]
 800676a:	4649      	mov	r1, r9
 800676c:	414b      	adcs	r3, r1
 800676e:	607b      	str	r3, [r7, #4]
 8006770:	f04f 0200 	mov.w	r2, #0
 8006774:	f04f 0300 	mov.w	r3, #0
 8006778:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800677c:	4659      	mov	r1, fp
 800677e:	00cb      	lsls	r3, r1, #3
 8006780:	4651      	mov	r1, sl
 8006782:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006786:	4651      	mov	r1, sl
 8006788:	00ca      	lsls	r2, r1, #3
 800678a:	4610      	mov	r0, r2
 800678c:	4619      	mov	r1, r3
 800678e:	4603      	mov	r3, r0
 8006790:	4642      	mov	r2, r8
 8006792:	189b      	adds	r3, r3, r2
 8006794:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006796:	464b      	mov	r3, r9
 8006798:	460a      	mov	r2, r1
 800679a:	eb42 0303 	adc.w	r3, r2, r3
 800679e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80067a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80067aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80067ac:	f04f 0200 	mov.w	r2, #0
 80067b0:	f04f 0300 	mov.w	r3, #0
 80067b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80067b8:	4649      	mov	r1, r9
 80067ba:	008b      	lsls	r3, r1, #2
 80067bc:	4641      	mov	r1, r8
 80067be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80067c2:	4641      	mov	r1, r8
 80067c4:	008a      	lsls	r2, r1, #2
 80067c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80067ca:	f7fa fa0d 	bl	8000be8 <__aeabi_uldivmod>
 80067ce:	4602      	mov	r2, r0
 80067d0:	460b      	mov	r3, r1
 80067d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006808 <UART_SetConfig+0x4e4>)
 80067d4:	fba3 1302 	umull	r1, r3, r3, r2
 80067d8:	095b      	lsrs	r3, r3, #5
 80067da:	2164      	movs	r1, #100	@ 0x64
 80067dc:	fb01 f303 	mul.w	r3, r1, r3
 80067e0:	1ad3      	subs	r3, r2, r3
 80067e2:	011b      	lsls	r3, r3, #4
 80067e4:	3332      	adds	r3, #50	@ 0x32
 80067e6:	4a08      	ldr	r2, [pc, #32]	@ (8006808 <UART_SetConfig+0x4e4>)
 80067e8:	fba2 2303 	umull	r2, r3, r2, r3
 80067ec:	095b      	lsrs	r3, r3, #5
 80067ee:	f003 020f 	and.w	r2, r3, #15
 80067f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4422      	add	r2, r4
 80067fa:	609a      	str	r2, [r3, #8]
}
 80067fc:	bf00      	nop
 80067fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006802:	46bd      	mov	sp, r7
 8006804:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006808:	51eb851f 	.word	0x51eb851f

0800680c <__cvt>:
 800680c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006810:	ec57 6b10 	vmov	r6, r7, d0
 8006814:	2f00      	cmp	r7, #0
 8006816:	460c      	mov	r4, r1
 8006818:	4619      	mov	r1, r3
 800681a:	463b      	mov	r3, r7
 800681c:	bfbb      	ittet	lt
 800681e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006822:	461f      	movlt	r7, r3
 8006824:	2300      	movge	r3, #0
 8006826:	232d      	movlt	r3, #45	@ 0x2d
 8006828:	700b      	strb	r3, [r1, #0]
 800682a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800682c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006830:	4691      	mov	r9, r2
 8006832:	f023 0820 	bic.w	r8, r3, #32
 8006836:	bfbc      	itt	lt
 8006838:	4632      	movlt	r2, r6
 800683a:	4616      	movlt	r6, r2
 800683c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006840:	d005      	beq.n	800684e <__cvt+0x42>
 8006842:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006846:	d100      	bne.n	800684a <__cvt+0x3e>
 8006848:	3401      	adds	r4, #1
 800684a:	2102      	movs	r1, #2
 800684c:	e000      	b.n	8006850 <__cvt+0x44>
 800684e:	2103      	movs	r1, #3
 8006850:	ab03      	add	r3, sp, #12
 8006852:	9301      	str	r3, [sp, #4]
 8006854:	ab02      	add	r3, sp, #8
 8006856:	9300      	str	r3, [sp, #0]
 8006858:	ec47 6b10 	vmov	d0, r6, r7
 800685c:	4653      	mov	r3, sl
 800685e:	4622      	mov	r2, r4
 8006860:	f000 fe5a 	bl	8007518 <_dtoa_r>
 8006864:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006868:	4605      	mov	r5, r0
 800686a:	d119      	bne.n	80068a0 <__cvt+0x94>
 800686c:	f019 0f01 	tst.w	r9, #1
 8006870:	d00e      	beq.n	8006890 <__cvt+0x84>
 8006872:	eb00 0904 	add.w	r9, r0, r4
 8006876:	2200      	movs	r2, #0
 8006878:	2300      	movs	r3, #0
 800687a:	4630      	mov	r0, r6
 800687c:	4639      	mov	r1, r7
 800687e:	f7fa f943 	bl	8000b08 <__aeabi_dcmpeq>
 8006882:	b108      	cbz	r0, 8006888 <__cvt+0x7c>
 8006884:	f8cd 900c 	str.w	r9, [sp, #12]
 8006888:	2230      	movs	r2, #48	@ 0x30
 800688a:	9b03      	ldr	r3, [sp, #12]
 800688c:	454b      	cmp	r3, r9
 800688e:	d31e      	bcc.n	80068ce <__cvt+0xc2>
 8006890:	9b03      	ldr	r3, [sp, #12]
 8006892:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006894:	1b5b      	subs	r3, r3, r5
 8006896:	4628      	mov	r0, r5
 8006898:	6013      	str	r3, [r2, #0]
 800689a:	b004      	add	sp, #16
 800689c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068a0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80068a4:	eb00 0904 	add.w	r9, r0, r4
 80068a8:	d1e5      	bne.n	8006876 <__cvt+0x6a>
 80068aa:	7803      	ldrb	r3, [r0, #0]
 80068ac:	2b30      	cmp	r3, #48	@ 0x30
 80068ae:	d10a      	bne.n	80068c6 <__cvt+0xba>
 80068b0:	2200      	movs	r2, #0
 80068b2:	2300      	movs	r3, #0
 80068b4:	4630      	mov	r0, r6
 80068b6:	4639      	mov	r1, r7
 80068b8:	f7fa f926 	bl	8000b08 <__aeabi_dcmpeq>
 80068bc:	b918      	cbnz	r0, 80068c6 <__cvt+0xba>
 80068be:	f1c4 0401 	rsb	r4, r4, #1
 80068c2:	f8ca 4000 	str.w	r4, [sl]
 80068c6:	f8da 3000 	ldr.w	r3, [sl]
 80068ca:	4499      	add	r9, r3
 80068cc:	e7d3      	b.n	8006876 <__cvt+0x6a>
 80068ce:	1c59      	adds	r1, r3, #1
 80068d0:	9103      	str	r1, [sp, #12]
 80068d2:	701a      	strb	r2, [r3, #0]
 80068d4:	e7d9      	b.n	800688a <__cvt+0x7e>

080068d6 <__exponent>:
 80068d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80068d8:	2900      	cmp	r1, #0
 80068da:	bfba      	itte	lt
 80068dc:	4249      	neglt	r1, r1
 80068de:	232d      	movlt	r3, #45	@ 0x2d
 80068e0:	232b      	movge	r3, #43	@ 0x2b
 80068e2:	2909      	cmp	r1, #9
 80068e4:	7002      	strb	r2, [r0, #0]
 80068e6:	7043      	strb	r3, [r0, #1]
 80068e8:	dd29      	ble.n	800693e <__exponent+0x68>
 80068ea:	f10d 0307 	add.w	r3, sp, #7
 80068ee:	461d      	mov	r5, r3
 80068f0:	270a      	movs	r7, #10
 80068f2:	461a      	mov	r2, r3
 80068f4:	fbb1 f6f7 	udiv	r6, r1, r7
 80068f8:	fb07 1416 	mls	r4, r7, r6, r1
 80068fc:	3430      	adds	r4, #48	@ 0x30
 80068fe:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006902:	460c      	mov	r4, r1
 8006904:	2c63      	cmp	r4, #99	@ 0x63
 8006906:	f103 33ff 	add.w	r3, r3, #4294967295
 800690a:	4631      	mov	r1, r6
 800690c:	dcf1      	bgt.n	80068f2 <__exponent+0x1c>
 800690e:	3130      	adds	r1, #48	@ 0x30
 8006910:	1e94      	subs	r4, r2, #2
 8006912:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006916:	1c41      	adds	r1, r0, #1
 8006918:	4623      	mov	r3, r4
 800691a:	42ab      	cmp	r3, r5
 800691c:	d30a      	bcc.n	8006934 <__exponent+0x5e>
 800691e:	f10d 0309 	add.w	r3, sp, #9
 8006922:	1a9b      	subs	r3, r3, r2
 8006924:	42ac      	cmp	r4, r5
 8006926:	bf88      	it	hi
 8006928:	2300      	movhi	r3, #0
 800692a:	3302      	adds	r3, #2
 800692c:	4403      	add	r3, r0
 800692e:	1a18      	subs	r0, r3, r0
 8006930:	b003      	add	sp, #12
 8006932:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006934:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006938:	f801 6f01 	strb.w	r6, [r1, #1]!
 800693c:	e7ed      	b.n	800691a <__exponent+0x44>
 800693e:	2330      	movs	r3, #48	@ 0x30
 8006940:	3130      	adds	r1, #48	@ 0x30
 8006942:	7083      	strb	r3, [r0, #2]
 8006944:	70c1      	strb	r1, [r0, #3]
 8006946:	1d03      	adds	r3, r0, #4
 8006948:	e7f1      	b.n	800692e <__exponent+0x58>
	...

0800694c <_printf_float>:
 800694c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006950:	b08d      	sub	sp, #52	@ 0x34
 8006952:	460c      	mov	r4, r1
 8006954:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006958:	4616      	mov	r6, r2
 800695a:	461f      	mov	r7, r3
 800695c:	4605      	mov	r5, r0
 800695e:	f000 fcdb 	bl	8007318 <_localeconv_r>
 8006962:	6803      	ldr	r3, [r0, #0]
 8006964:	9304      	str	r3, [sp, #16]
 8006966:	4618      	mov	r0, r3
 8006968:	f7f9 fca2 	bl	80002b0 <strlen>
 800696c:	2300      	movs	r3, #0
 800696e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006970:	f8d8 3000 	ldr.w	r3, [r8]
 8006974:	9005      	str	r0, [sp, #20]
 8006976:	3307      	adds	r3, #7
 8006978:	f023 0307 	bic.w	r3, r3, #7
 800697c:	f103 0208 	add.w	r2, r3, #8
 8006980:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006984:	f8d4 b000 	ldr.w	fp, [r4]
 8006988:	f8c8 2000 	str.w	r2, [r8]
 800698c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006990:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006994:	9307      	str	r3, [sp, #28]
 8006996:	f8cd 8018 	str.w	r8, [sp, #24]
 800699a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800699e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80069a2:	4b9c      	ldr	r3, [pc, #624]	@ (8006c14 <_printf_float+0x2c8>)
 80069a4:	f04f 32ff 	mov.w	r2, #4294967295
 80069a8:	f7fa f8e0 	bl	8000b6c <__aeabi_dcmpun>
 80069ac:	bb70      	cbnz	r0, 8006a0c <_printf_float+0xc0>
 80069ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80069b2:	4b98      	ldr	r3, [pc, #608]	@ (8006c14 <_printf_float+0x2c8>)
 80069b4:	f04f 32ff 	mov.w	r2, #4294967295
 80069b8:	f7fa f8ba 	bl	8000b30 <__aeabi_dcmple>
 80069bc:	bb30      	cbnz	r0, 8006a0c <_printf_float+0xc0>
 80069be:	2200      	movs	r2, #0
 80069c0:	2300      	movs	r3, #0
 80069c2:	4640      	mov	r0, r8
 80069c4:	4649      	mov	r1, r9
 80069c6:	f7fa f8a9 	bl	8000b1c <__aeabi_dcmplt>
 80069ca:	b110      	cbz	r0, 80069d2 <_printf_float+0x86>
 80069cc:	232d      	movs	r3, #45	@ 0x2d
 80069ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069d2:	4a91      	ldr	r2, [pc, #580]	@ (8006c18 <_printf_float+0x2cc>)
 80069d4:	4b91      	ldr	r3, [pc, #580]	@ (8006c1c <_printf_float+0x2d0>)
 80069d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80069da:	bf94      	ite	ls
 80069dc:	4690      	movls	r8, r2
 80069de:	4698      	movhi	r8, r3
 80069e0:	2303      	movs	r3, #3
 80069e2:	6123      	str	r3, [r4, #16]
 80069e4:	f02b 0304 	bic.w	r3, fp, #4
 80069e8:	6023      	str	r3, [r4, #0]
 80069ea:	f04f 0900 	mov.w	r9, #0
 80069ee:	9700      	str	r7, [sp, #0]
 80069f0:	4633      	mov	r3, r6
 80069f2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80069f4:	4621      	mov	r1, r4
 80069f6:	4628      	mov	r0, r5
 80069f8:	f000 f9d2 	bl	8006da0 <_printf_common>
 80069fc:	3001      	adds	r0, #1
 80069fe:	f040 808d 	bne.w	8006b1c <_printf_float+0x1d0>
 8006a02:	f04f 30ff 	mov.w	r0, #4294967295
 8006a06:	b00d      	add	sp, #52	@ 0x34
 8006a08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a0c:	4642      	mov	r2, r8
 8006a0e:	464b      	mov	r3, r9
 8006a10:	4640      	mov	r0, r8
 8006a12:	4649      	mov	r1, r9
 8006a14:	f7fa f8aa 	bl	8000b6c <__aeabi_dcmpun>
 8006a18:	b140      	cbz	r0, 8006a2c <_printf_float+0xe0>
 8006a1a:	464b      	mov	r3, r9
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	bfbc      	itt	lt
 8006a20:	232d      	movlt	r3, #45	@ 0x2d
 8006a22:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006a26:	4a7e      	ldr	r2, [pc, #504]	@ (8006c20 <_printf_float+0x2d4>)
 8006a28:	4b7e      	ldr	r3, [pc, #504]	@ (8006c24 <_printf_float+0x2d8>)
 8006a2a:	e7d4      	b.n	80069d6 <_printf_float+0x8a>
 8006a2c:	6863      	ldr	r3, [r4, #4]
 8006a2e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006a32:	9206      	str	r2, [sp, #24]
 8006a34:	1c5a      	adds	r2, r3, #1
 8006a36:	d13b      	bne.n	8006ab0 <_printf_float+0x164>
 8006a38:	2306      	movs	r3, #6
 8006a3a:	6063      	str	r3, [r4, #4]
 8006a3c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006a40:	2300      	movs	r3, #0
 8006a42:	6022      	str	r2, [r4, #0]
 8006a44:	9303      	str	r3, [sp, #12]
 8006a46:	ab0a      	add	r3, sp, #40	@ 0x28
 8006a48:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006a4c:	ab09      	add	r3, sp, #36	@ 0x24
 8006a4e:	9300      	str	r3, [sp, #0]
 8006a50:	6861      	ldr	r1, [r4, #4]
 8006a52:	ec49 8b10 	vmov	d0, r8, r9
 8006a56:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006a5a:	4628      	mov	r0, r5
 8006a5c:	f7ff fed6 	bl	800680c <__cvt>
 8006a60:	9b06      	ldr	r3, [sp, #24]
 8006a62:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006a64:	2b47      	cmp	r3, #71	@ 0x47
 8006a66:	4680      	mov	r8, r0
 8006a68:	d129      	bne.n	8006abe <_printf_float+0x172>
 8006a6a:	1cc8      	adds	r0, r1, #3
 8006a6c:	db02      	blt.n	8006a74 <_printf_float+0x128>
 8006a6e:	6863      	ldr	r3, [r4, #4]
 8006a70:	4299      	cmp	r1, r3
 8006a72:	dd41      	ble.n	8006af8 <_printf_float+0x1ac>
 8006a74:	f1aa 0a02 	sub.w	sl, sl, #2
 8006a78:	fa5f fa8a 	uxtb.w	sl, sl
 8006a7c:	3901      	subs	r1, #1
 8006a7e:	4652      	mov	r2, sl
 8006a80:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006a84:	9109      	str	r1, [sp, #36]	@ 0x24
 8006a86:	f7ff ff26 	bl	80068d6 <__exponent>
 8006a8a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006a8c:	1813      	adds	r3, r2, r0
 8006a8e:	2a01      	cmp	r2, #1
 8006a90:	4681      	mov	r9, r0
 8006a92:	6123      	str	r3, [r4, #16]
 8006a94:	dc02      	bgt.n	8006a9c <_printf_float+0x150>
 8006a96:	6822      	ldr	r2, [r4, #0]
 8006a98:	07d2      	lsls	r2, r2, #31
 8006a9a:	d501      	bpl.n	8006aa0 <_printf_float+0x154>
 8006a9c:	3301      	adds	r3, #1
 8006a9e:	6123      	str	r3, [r4, #16]
 8006aa0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d0a2      	beq.n	80069ee <_printf_float+0xa2>
 8006aa8:	232d      	movs	r3, #45	@ 0x2d
 8006aaa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006aae:	e79e      	b.n	80069ee <_printf_float+0xa2>
 8006ab0:	9a06      	ldr	r2, [sp, #24]
 8006ab2:	2a47      	cmp	r2, #71	@ 0x47
 8006ab4:	d1c2      	bne.n	8006a3c <_printf_float+0xf0>
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d1c0      	bne.n	8006a3c <_printf_float+0xf0>
 8006aba:	2301      	movs	r3, #1
 8006abc:	e7bd      	b.n	8006a3a <_printf_float+0xee>
 8006abe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006ac2:	d9db      	bls.n	8006a7c <_printf_float+0x130>
 8006ac4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006ac8:	d118      	bne.n	8006afc <_printf_float+0x1b0>
 8006aca:	2900      	cmp	r1, #0
 8006acc:	6863      	ldr	r3, [r4, #4]
 8006ace:	dd0b      	ble.n	8006ae8 <_printf_float+0x19c>
 8006ad0:	6121      	str	r1, [r4, #16]
 8006ad2:	b913      	cbnz	r3, 8006ada <_printf_float+0x18e>
 8006ad4:	6822      	ldr	r2, [r4, #0]
 8006ad6:	07d0      	lsls	r0, r2, #31
 8006ad8:	d502      	bpl.n	8006ae0 <_printf_float+0x194>
 8006ada:	3301      	adds	r3, #1
 8006adc:	440b      	add	r3, r1
 8006ade:	6123      	str	r3, [r4, #16]
 8006ae0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006ae2:	f04f 0900 	mov.w	r9, #0
 8006ae6:	e7db      	b.n	8006aa0 <_printf_float+0x154>
 8006ae8:	b913      	cbnz	r3, 8006af0 <_printf_float+0x1a4>
 8006aea:	6822      	ldr	r2, [r4, #0]
 8006aec:	07d2      	lsls	r2, r2, #31
 8006aee:	d501      	bpl.n	8006af4 <_printf_float+0x1a8>
 8006af0:	3302      	adds	r3, #2
 8006af2:	e7f4      	b.n	8006ade <_printf_float+0x192>
 8006af4:	2301      	movs	r3, #1
 8006af6:	e7f2      	b.n	8006ade <_printf_float+0x192>
 8006af8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006afc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006afe:	4299      	cmp	r1, r3
 8006b00:	db05      	blt.n	8006b0e <_printf_float+0x1c2>
 8006b02:	6823      	ldr	r3, [r4, #0]
 8006b04:	6121      	str	r1, [r4, #16]
 8006b06:	07d8      	lsls	r0, r3, #31
 8006b08:	d5ea      	bpl.n	8006ae0 <_printf_float+0x194>
 8006b0a:	1c4b      	adds	r3, r1, #1
 8006b0c:	e7e7      	b.n	8006ade <_printf_float+0x192>
 8006b0e:	2900      	cmp	r1, #0
 8006b10:	bfd4      	ite	le
 8006b12:	f1c1 0202 	rsble	r2, r1, #2
 8006b16:	2201      	movgt	r2, #1
 8006b18:	4413      	add	r3, r2
 8006b1a:	e7e0      	b.n	8006ade <_printf_float+0x192>
 8006b1c:	6823      	ldr	r3, [r4, #0]
 8006b1e:	055a      	lsls	r2, r3, #21
 8006b20:	d407      	bmi.n	8006b32 <_printf_float+0x1e6>
 8006b22:	6923      	ldr	r3, [r4, #16]
 8006b24:	4642      	mov	r2, r8
 8006b26:	4631      	mov	r1, r6
 8006b28:	4628      	mov	r0, r5
 8006b2a:	47b8      	blx	r7
 8006b2c:	3001      	adds	r0, #1
 8006b2e:	d12b      	bne.n	8006b88 <_printf_float+0x23c>
 8006b30:	e767      	b.n	8006a02 <_printf_float+0xb6>
 8006b32:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006b36:	f240 80dd 	bls.w	8006cf4 <_printf_float+0x3a8>
 8006b3a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006b3e:	2200      	movs	r2, #0
 8006b40:	2300      	movs	r3, #0
 8006b42:	f7f9 ffe1 	bl	8000b08 <__aeabi_dcmpeq>
 8006b46:	2800      	cmp	r0, #0
 8006b48:	d033      	beq.n	8006bb2 <_printf_float+0x266>
 8006b4a:	4a37      	ldr	r2, [pc, #220]	@ (8006c28 <_printf_float+0x2dc>)
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	4631      	mov	r1, r6
 8006b50:	4628      	mov	r0, r5
 8006b52:	47b8      	blx	r7
 8006b54:	3001      	adds	r0, #1
 8006b56:	f43f af54 	beq.w	8006a02 <_printf_float+0xb6>
 8006b5a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006b5e:	4543      	cmp	r3, r8
 8006b60:	db02      	blt.n	8006b68 <_printf_float+0x21c>
 8006b62:	6823      	ldr	r3, [r4, #0]
 8006b64:	07d8      	lsls	r0, r3, #31
 8006b66:	d50f      	bpl.n	8006b88 <_printf_float+0x23c>
 8006b68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b6c:	4631      	mov	r1, r6
 8006b6e:	4628      	mov	r0, r5
 8006b70:	47b8      	blx	r7
 8006b72:	3001      	adds	r0, #1
 8006b74:	f43f af45 	beq.w	8006a02 <_printf_float+0xb6>
 8006b78:	f04f 0900 	mov.w	r9, #0
 8006b7c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006b80:	f104 0a1a 	add.w	sl, r4, #26
 8006b84:	45c8      	cmp	r8, r9
 8006b86:	dc09      	bgt.n	8006b9c <_printf_float+0x250>
 8006b88:	6823      	ldr	r3, [r4, #0]
 8006b8a:	079b      	lsls	r3, r3, #30
 8006b8c:	f100 8103 	bmi.w	8006d96 <_printf_float+0x44a>
 8006b90:	68e0      	ldr	r0, [r4, #12]
 8006b92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b94:	4298      	cmp	r0, r3
 8006b96:	bfb8      	it	lt
 8006b98:	4618      	movlt	r0, r3
 8006b9a:	e734      	b.n	8006a06 <_printf_float+0xba>
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	4652      	mov	r2, sl
 8006ba0:	4631      	mov	r1, r6
 8006ba2:	4628      	mov	r0, r5
 8006ba4:	47b8      	blx	r7
 8006ba6:	3001      	adds	r0, #1
 8006ba8:	f43f af2b 	beq.w	8006a02 <_printf_float+0xb6>
 8006bac:	f109 0901 	add.w	r9, r9, #1
 8006bb0:	e7e8      	b.n	8006b84 <_printf_float+0x238>
 8006bb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	dc39      	bgt.n	8006c2c <_printf_float+0x2e0>
 8006bb8:	4a1b      	ldr	r2, [pc, #108]	@ (8006c28 <_printf_float+0x2dc>)
 8006bba:	2301      	movs	r3, #1
 8006bbc:	4631      	mov	r1, r6
 8006bbe:	4628      	mov	r0, r5
 8006bc0:	47b8      	blx	r7
 8006bc2:	3001      	adds	r0, #1
 8006bc4:	f43f af1d 	beq.w	8006a02 <_printf_float+0xb6>
 8006bc8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006bcc:	ea59 0303 	orrs.w	r3, r9, r3
 8006bd0:	d102      	bne.n	8006bd8 <_printf_float+0x28c>
 8006bd2:	6823      	ldr	r3, [r4, #0]
 8006bd4:	07d9      	lsls	r1, r3, #31
 8006bd6:	d5d7      	bpl.n	8006b88 <_printf_float+0x23c>
 8006bd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bdc:	4631      	mov	r1, r6
 8006bde:	4628      	mov	r0, r5
 8006be0:	47b8      	blx	r7
 8006be2:	3001      	adds	r0, #1
 8006be4:	f43f af0d 	beq.w	8006a02 <_printf_float+0xb6>
 8006be8:	f04f 0a00 	mov.w	sl, #0
 8006bec:	f104 0b1a 	add.w	fp, r4, #26
 8006bf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006bf2:	425b      	negs	r3, r3
 8006bf4:	4553      	cmp	r3, sl
 8006bf6:	dc01      	bgt.n	8006bfc <_printf_float+0x2b0>
 8006bf8:	464b      	mov	r3, r9
 8006bfa:	e793      	b.n	8006b24 <_printf_float+0x1d8>
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	465a      	mov	r2, fp
 8006c00:	4631      	mov	r1, r6
 8006c02:	4628      	mov	r0, r5
 8006c04:	47b8      	blx	r7
 8006c06:	3001      	adds	r0, #1
 8006c08:	f43f aefb 	beq.w	8006a02 <_printf_float+0xb6>
 8006c0c:	f10a 0a01 	add.w	sl, sl, #1
 8006c10:	e7ee      	b.n	8006bf0 <_printf_float+0x2a4>
 8006c12:	bf00      	nop
 8006c14:	7fefffff 	.word	0x7fefffff
 8006c18:	080095a4 	.word	0x080095a4
 8006c1c:	080095a8 	.word	0x080095a8
 8006c20:	080095ac 	.word	0x080095ac
 8006c24:	080095b0 	.word	0x080095b0
 8006c28:	080095b4 	.word	0x080095b4
 8006c2c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006c2e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006c32:	4553      	cmp	r3, sl
 8006c34:	bfa8      	it	ge
 8006c36:	4653      	movge	r3, sl
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	4699      	mov	r9, r3
 8006c3c:	dc36      	bgt.n	8006cac <_printf_float+0x360>
 8006c3e:	f04f 0b00 	mov.w	fp, #0
 8006c42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c46:	f104 021a 	add.w	r2, r4, #26
 8006c4a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006c4c:	9306      	str	r3, [sp, #24]
 8006c4e:	eba3 0309 	sub.w	r3, r3, r9
 8006c52:	455b      	cmp	r3, fp
 8006c54:	dc31      	bgt.n	8006cba <_printf_float+0x36e>
 8006c56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c58:	459a      	cmp	sl, r3
 8006c5a:	dc3a      	bgt.n	8006cd2 <_printf_float+0x386>
 8006c5c:	6823      	ldr	r3, [r4, #0]
 8006c5e:	07da      	lsls	r2, r3, #31
 8006c60:	d437      	bmi.n	8006cd2 <_printf_float+0x386>
 8006c62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c64:	ebaa 0903 	sub.w	r9, sl, r3
 8006c68:	9b06      	ldr	r3, [sp, #24]
 8006c6a:	ebaa 0303 	sub.w	r3, sl, r3
 8006c6e:	4599      	cmp	r9, r3
 8006c70:	bfa8      	it	ge
 8006c72:	4699      	movge	r9, r3
 8006c74:	f1b9 0f00 	cmp.w	r9, #0
 8006c78:	dc33      	bgt.n	8006ce2 <_printf_float+0x396>
 8006c7a:	f04f 0800 	mov.w	r8, #0
 8006c7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c82:	f104 0b1a 	add.w	fp, r4, #26
 8006c86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c88:	ebaa 0303 	sub.w	r3, sl, r3
 8006c8c:	eba3 0309 	sub.w	r3, r3, r9
 8006c90:	4543      	cmp	r3, r8
 8006c92:	f77f af79 	ble.w	8006b88 <_printf_float+0x23c>
 8006c96:	2301      	movs	r3, #1
 8006c98:	465a      	mov	r2, fp
 8006c9a:	4631      	mov	r1, r6
 8006c9c:	4628      	mov	r0, r5
 8006c9e:	47b8      	blx	r7
 8006ca0:	3001      	adds	r0, #1
 8006ca2:	f43f aeae 	beq.w	8006a02 <_printf_float+0xb6>
 8006ca6:	f108 0801 	add.w	r8, r8, #1
 8006caa:	e7ec      	b.n	8006c86 <_printf_float+0x33a>
 8006cac:	4642      	mov	r2, r8
 8006cae:	4631      	mov	r1, r6
 8006cb0:	4628      	mov	r0, r5
 8006cb2:	47b8      	blx	r7
 8006cb4:	3001      	adds	r0, #1
 8006cb6:	d1c2      	bne.n	8006c3e <_printf_float+0x2f2>
 8006cb8:	e6a3      	b.n	8006a02 <_printf_float+0xb6>
 8006cba:	2301      	movs	r3, #1
 8006cbc:	4631      	mov	r1, r6
 8006cbe:	4628      	mov	r0, r5
 8006cc0:	9206      	str	r2, [sp, #24]
 8006cc2:	47b8      	blx	r7
 8006cc4:	3001      	adds	r0, #1
 8006cc6:	f43f ae9c 	beq.w	8006a02 <_printf_float+0xb6>
 8006cca:	9a06      	ldr	r2, [sp, #24]
 8006ccc:	f10b 0b01 	add.w	fp, fp, #1
 8006cd0:	e7bb      	b.n	8006c4a <_printf_float+0x2fe>
 8006cd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cd6:	4631      	mov	r1, r6
 8006cd8:	4628      	mov	r0, r5
 8006cda:	47b8      	blx	r7
 8006cdc:	3001      	adds	r0, #1
 8006cde:	d1c0      	bne.n	8006c62 <_printf_float+0x316>
 8006ce0:	e68f      	b.n	8006a02 <_printf_float+0xb6>
 8006ce2:	9a06      	ldr	r2, [sp, #24]
 8006ce4:	464b      	mov	r3, r9
 8006ce6:	4442      	add	r2, r8
 8006ce8:	4631      	mov	r1, r6
 8006cea:	4628      	mov	r0, r5
 8006cec:	47b8      	blx	r7
 8006cee:	3001      	adds	r0, #1
 8006cf0:	d1c3      	bne.n	8006c7a <_printf_float+0x32e>
 8006cf2:	e686      	b.n	8006a02 <_printf_float+0xb6>
 8006cf4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006cf8:	f1ba 0f01 	cmp.w	sl, #1
 8006cfc:	dc01      	bgt.n	8006d02 <_printf_float+0x3b6>
 8006cfe:	07db      	lsls	r3, r3, #31
 8006d00:	d536      	bpl.n	8006d70 <_printf_float+0x424>
 8006d02:	2301      	movs	r3, #1
 8006d04:	4642      	mov	r2, r8
 8006d06:	4631      	mov	r1, r6
 8006d08:	4628      	mov	r0, r5
 8006d0a:	47b8      	blx	r7
 8006d0c:	3001      	adds	r0, #1
 8006d0e:	f43f ae78 	beq.w	8006a02 <_printf_float+0xb6>
 8006d12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d16:	4631      	mov	r1, r6
 8006d18:	4628      	mov	r0, r5
 8006d1a:	47b8      	blx	r7
 8006d1c:	3001      	adds	r0, #1
 8006d1e:	f43f ae70 	beq.w	8006a02 <_printf_float+0xb6>
 8006d22:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006d26:	2200      	movs	r2, #0
 8006d28:	2300      	movs	r3, #0
 8006d2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d2e:	f7f9 feeb 	bl	8000b08 <__aeabi_dcmpeq>
 8006d32:	b9c0      	cbnz	r0, 8006d66 <_printf_float+0x41a>
 8006d34:	4653      	mov	r3, sl
 8006d36:	f108 0201 	add.w	r2, r8, #1
 8006d3a:	4631      	mov	r1, r6
 8006d3c:	4628      	mov	r0, r5
 8006d3e:	47b8      	blx	r7
 8006d40:	3001      	adds	r0, #1
 8006d42:	d10c      	bne.n	8006d5e <_printf_float+0x412>
 8006d44:	e65d      	b.n	8006a02 <_printf_float+0xb6>
 8006d46:	2301      	movs	r3, #1
 8006d48:	465a      	mov	r2, fp
 8006d4a:	4631      	mov	r1, r6
 8006d4c:	4628      	mov	r0, r5
 8006d4e:	47b8      	blx	r7
 8006d50:	3001      	adds	r0, #1
 8006d52:	f43f ae56 	beq.w	8006a02 <_printf_float+0xb6>
 8006d56:	f108 0801 	add.w	r8, r8, #1
 8006d5a:	45d0      	cmp	r8, sl
 8006d5c:	dbf3      	blt.n	8006d46 <_printf_float+0x3fa>
 8006d5e:	464b      	mov	r3, r9
 8006d60:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006d64:	e6df      	b.n	8006b26 <_printf_float+0x1da>
 8006d66:	f04f 0800 	mov.w	r8, #0
 8006d6a:	f104 0b1a 	add.w	fp, r4, #26
 8006d6e:	e7f4      	b.n	8006d5a <_printf_float+0x40e>
 8006d70:	2301      	movs	r3, #1
 8006d72:	4642      	mov	r2, r8
 8006d74:	e7e1      	b.n	8006d3a <_printf_float+0x3ee>
 8006d76:	2301      	movs	r3, #1
 8006d78:	464a      	mov	r2, r9
 8006d7a:	4631      	mov	r1, r6
 8006d7c:	4628      	mov	r0, r5
 8006d7e:	47b8      	blx	r7
 8006d80:	3001      	adds	r0, #1
 8006d82:	f43f ae3e 	beq.w	8006a02 <_printf_float+0xb6>
 8006d86:	f108 0801 	add.w	r8, r8, #1
 8006d8a:	68e3      	ldr	r3, [r4, #12]
 8006d8c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006d8e:	1a5b      	subs	r3, r3, r1
 8006d90:	4543      	cmp	r3, r8
 8006d92:	dcf0      	bgt.n	8006d76 <_printf_float+0x42a>
 8006d94:	e6fc      	b.n	8006b90 <_printf_float+0x244>
 8006d96:	f04f 0800 	mov.w	r8, #0
 8006d9a:	f104 0919 	add.w	r9, r4, #25
 8006d9e:	e7f4      	b.n	8006d8a <_printf_float+0x43e>

08006da0 <_printf_common>:
 8006da0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006da4:	4616      	mov	r6, r2
 8006da6:	4698      	mov	r8, r3
 8006da8:	688a      	ldr	r2, [r1, #8]
 8006daa:	690b      	ldr	r3, [r1, #16]
 8006dac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006db0:	4293      	cmp	r3, r2
 8006db2:	bfb8      	it	lt
 8006db4:	4613      	movlt	r3, r2
 8006db6:	6033      	str	r3, [r6, #0]
 8006db8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006dbc:	4607      	mov	r7, r0
 8006dbe:	460c      	mov	r4, r1
 8006dc0:	b10a      	cbz	r2, 8006dc6 <_printf_common+0x26>
 8006dc2:	3301      	adds	r3, #1
 8006dc4:	6033      	str	r3, [r6, #0]
 8006dc6:	6823      	ldr	r3, [r4, #0]
 8006dc8:	0699      	lsls	r1, r3, #26
 8006dca:	bf42      	ittt	mi
 8006dcc:	6833      	ldrmi	r3, [r6, #0]
 8006dce:	3302      	addmi	r3, #2
 8006dd0:	6033      	strmi	r3, [r6, #0]
 8006dd2:	6825      	ldr	r5, [r4, #0]
 8006dd4:	f015 0506 	ands.w	r5, r5, #6
 8006dd8:	d106      	bne.n	8006de8 <_printf_common+0x48>
 8006dda:	f104 0a19 	add.w	sl, r4, #25
 8006dde:	68e3      	ldr	r3, [r4, #12]
 8006de0:	6832      	ldr	r2, [r6, #0]
 8006de2:	1a9b      	subs	r3, r3, r2
 8006de4:	42ab      	cmp	r3, r5
 8006de6:	dc26      	bgt.n	8006e36 <_printf_common+0x96>
 8006de8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006dec:	6822      	ldr	r2, [r4, #0]
 8006dee:	3b00      	subs	r3, #0
 8006df0:	bf18      	it	ne
 8006df2:	2301      	movne	r3, #1
 8006df4:	0692      	lsls	r2, r2, #26
 8006df6:	d42b      	bmi.n	8006e50 <_printf_common+0xb0>
 8006df8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006dfc:	4641      	mov	r1, r8
 8006dfe:	4638      	mov	r0, r7
 8006e00:	47c8      	blx	r9
 8006e02:	3001      	adds	r0, #1
 8006e04:	d01e      	beq.n	8006e44 <_printf_common+0xa4>
 8006e06:	6823      	ldr	r3, [r4, #0]
 8006e08:	6922      	ldr	r2, [r4, #16]
 8006e0a:	f003 0306 	and.w	r3, r3, #6
 8006e0e:	2b04      	cmp	r3, #4
 8006e10:	bf02      	ittt	eq
 8006e12:	68e5      	ldreq	r5, [r4, #12]
 8006e14:	6833      	ldreq	r3, [r6, #0]
 8006e16:	1aed      	subeq	r5, r5, r3
 8006e18:	68a3      	ldr	r3, [r4, #8]
 8006e1a:	bf0c      	ite	eq
 8006e1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e20:	2500      	movne	r5, #0
 8006e22:	4293      	cmp	r3, r2
 8006e24:	bfc4      	itt	gt
 8006e26:	1a9b      	subgt	r3, r3, r2
 8006e28:	18ed      	addgt	r5, r5, r3
 8006e2a:	2600      	movs	r6, #0
 8006e2c:	341a      	adds	r4, #26
 8006e2e:	42b5      	cmp	r5, r6
 8006e30:	d11a      	bne.n	8006e68 <_printf_common+0xc8>
 8006e32:	2000      	movs	r0, #0
 8006e34:	e008      	b.n	8006e48 <_printf_common+0xa8>
 8006e36:	2301      	movs	r3, #1
 8006e38:	4652      	mov	r2, sl
 8006e3a:	4641      	mov	r1, r8
 8006e3c:	4638      	mov	r0, r7
 8006e3e:	47c8      	blx	r9
 8006e40:	3001      	adds	r0, #1
 8006e42:	d103      	bne.n	8006e4c <_printf_common+0xac>
 8006e44:	f04f 30ff 	mov.w	r0, #4294967295
 8006e48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e4c:	3501      	adds	r5, #1
 8006e4e:	e7c6      	b.n	8006dde <_printf_common+0x3e>
 8006e50:	18e1      	adds	r1, r4, r3
 8006e52:	1c5a      	adds	r2, r3, #1
 8006e54:	2030      	movs	r0, #48	@ 0x30
 8006e56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006e5a:	4422      	add	r2, r4
 8006e5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006e60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006e64:	3302      	adds	r3, #2
 8006e66:	e7c7      	b.n	8006df8 <_printf_common+0x58>
 8006e68:	2301      	movs	r3, #1
 8006e6a:	4622      	mov	r2, r4
 8006e6c:	4641      	mov	r1, r8
 8006e6e:	4638      	mov	r0, r7
 8006e70:	47c8      	blx	r9
 8006e72:	3001      	adds	r0, #1
 8006e74:	d0e6      	beq.n	8006e44 <_printf_common+0xa4>
 8006e76:	3601      	adds	r6, #1
 8006e78:	e7d9      	b.n	8006e2e <_printf_common+0x8e>
	...

08006e7c <_printf_i>:
 8006e7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e80:	7e0f      	ldrb	r7, [r1, #24]
 8006e82:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006e84:	2f78      	cmp	r7, #120	@ 0x78
 8006e86:	4691      	mov	r9, r2
 8006e88:	4680      	mov	r8, r0
 8006e8a:	460c      	mov	r4, r1
 8006e8c:	469a      	mov	sl, r3
 8006e8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006e92:	d807      	bhi.n	8006ea4 <_printf_i+0x28>
 8006e94:	2f62      	cmp	r7, #98	@ 0x62
 8006e96:	d80a      	bhi.n	8006eae <_printf_i+0x32>
 8006e98:	2f00      	cmp	r7, #0
 8006e9a:	f000 80d2 	beq.w	8007042 <_printf_i+0x1c6>
 8006e9e:	2f58      	cmp	r7, #88	@ 0x58
 8006ea0:	f000 80b9 	beq.w	8007016 <_printf_i+0x19a>
 8006ea4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ea8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006eac:	e03a      	b.n	8006f24 <_printf_i+0xa8>
 8006eae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006eb2:	2b15      	cmp	r3, #21
 8006eb4:	d8f6      	bhi.n	8006ea4 <_printf_i+0x28>
 8006eb6:	a101      	add	r1, pc, #4	@ (adr r1, 8006ebc <_printf_i+0x40>)
 8006eb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ebc:	08006f15 	.word	0x08006f15
 8006ec0:	08006f29 	.word	0x08006f29
 8006ec4:	08006ea5 	.word	0x08006ea5
 8006ec8:	08006ea5 	.word	0x08006ea5
 8006ecc:	08006ea5 	.word	0x08006ea5
 8006ed0:	08006ea5 	.word	0x08006ea5
 8006ed4:	08006f29 	.word	0x08006f29
 8006ed8:	08006ea5 	.word	0x08006ea5
 8006edc:	08006ea5 	.word	0x08006ea5
 8006ee0:	08006ea5 	.word	0x08006ea5
 8006ee4:	08006ea5 	.word	0x08006ea5
 8006ee8:	08007029 	.word	0x08007029
 8006eec:	08006f53 	.word	0x08006f53
 8006ef0:	08006fe3 	.word	0x08006fe3
 8006ef4:	08006ea5 	.word	0x08006ea5
 8006ef8:	08006ea5 	.word	0x08006ea5
 8006efc:	0800704b 	.word	0x0800704b
 8006f00:	08006ea5 	.word	0x08006ea5
 8006f04:	08006f53 	.word	0x08006f53
 8006f08:	08006ea5 	.word	0x08006ea5
 8006f0c:	08006ea5 	.word	0x08006ea5
 8006f10:	08006feb 	.word	0x08006feb
 8006f14:	6833      	ldr	r3, [r6, #0]
 8006f16:	1d1a      	adds	r2, r3, #4
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	6032      	str	r2, [r6, #0]
 8006f1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006f24:	2301      	movs	r3, #1
 8006f26:	e09d      	b.n	8007064 <_printf_i+0x1e8>
 8006f28:	6833      	ldr	r3, [r6, #0]
 8006f2a:	6820      	ldr	r0, [r4, #0]
 8006f2c:	1d19      	adds	r1, r3, #4
 8006f2e:	6031      	str	r1, [r6, #0]
 8006f30:	0606      	lsls	r6, r0, #24
 8006f32:	d501      	bpl.n	8006f38 <_printf_i+0xbc>
 8006f34:	681d      	ldr	r5, [r3, #0]
 8006f36:	e003      	b.n	8006f40 <_printf_i+0xc4>
 8006f38:	0645      	lsls	r5, r0, #25
 8006f3a:	d5fb      	bpl.n	8006f34 <_printf_i+0xb8>
 8006f3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006f40:	2d00      	cmp	r5, #0
 8006f42:	da03      	bge.n	8006f4c <_printf_i+0xd0>
 8006f44:	232d      	movs	r3, #45	@ 0x2d
 8006f46:	426d      	negs	r5, r5
 8006f48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f4c:	4859      	ldr	r0, [pc, #356]	@ (80070b4 <_printf_i+0x238>)
 8006f4e:	230a      	movs	r3, #10
 8006f50:	e011      	b.n	8006f76 <_printf_i+0xfa>
 8006f52:	6821      	ldr	r1, [r4, #0]
 8006f54:	6833      	ldr	r3, [r6, #0]
 8006f56:	0608      	lsls	r0, r1, #24
 8006f58:	f853 5b04 	ldr.w	r5, [r3], #4
 8006f5c:	d402      	bmi.n	8006f64 <_printf_i+0xe8>
 8006f5e:	0649      	lsls	r1, r1, #25
 8006f60:	bf48      	it	mi
 8006f62:	b2ad      	uxthmi	r5, r5
 8006f64:	2f6f      	cmp	r7, #111	@ 0x6f
 8006f66:	4853      	ldr	r0, [pc, #332]	@ (80070b4 <_printf_i+0x238>)
 8006f68:	6033      	str	r3, [r6, #0]
 8006f6a:	bf14      	ite	ne
 8006f6c:	230a      	movne	r3, #10
 8006f6e:	2308      	moveq	r3, #8
 8006f70:	2100      	movs	r1, #0
 8006f72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006f76:	6866      	ldr	r6, [r4, #4]
 8006f78:	60a6      	str	r6, [r4, #8]
 8006f7a:	2e00      	cmp	r6, #0
 8006f7c:	bfa2      	ittt	ge
 8006f7e:	6821      	ldrge	r1, [r4, #0]
 8006f80:	f021 0104 	bicge.w	r1, r1, #4
 8006f84:	6021      	strge	r1, [r4, #0]
 8006f86:	b90d      	cbnz	r5, 8006f8c <_printf_i+0x110>
 8006f88:	2e00      	cmp	r6, #0
 8006f8a:	d04b      	beq.n	8007024 <_printf_i+0x1a8>
 8006f8c:	4616      	mov	r6, r2
 8006f8e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006f92:	fb03 5711 	mls	r7, r3, r1, r5
 8006f96:	5dc7      	ldrb	r7, [r0, r7]
 8006f98:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006f9c:	462f      	mov	r7, r5
 8006f9e:	42bb      	cmp	r3, r7
 8006fa0:	460d      	mov	r5, r1
 8006fa2:	d9f4      	bls.n	8006f8e <_printf_i+0x112>
 8006fa4:	2b08      	cmp	r3, #8
 8006fa6:	d10b      	bne.n	8006fc0 <_printf_i+0x144>
 8006fa8:	6823      	ldr	r3, [r4, #0]
 8006faa:	07df      	lsls	r7, r3, #31
 8006fac:	d508      	bpl.n	8006fc0 <_printf_i+0x144>
 8006fae:	6923      	ldr	r3, [r4, #16]
 8006fb0:	6861      	ldr	r1, [r4, #4]
 8006fb2:	4299      	cmp	r1, r3
 8006fb4:	bfde      	ittt	le
 8006fb6:	2330      	movle	r3, #48	@ 0x30
 8006fb8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006fbc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006fc0:	1b92      	subs	r2, r2, r6
 8006fc2:	6122      	str	r2, [r4, #16]
 8006fc4:	f8cd a000 	str.w	sl, [sp]
 8006fc8:	464b      	mov	r3, r9
 8006fca:	aa03      	add	r2, sp, #12
 8006fcc:	4621      	mov	r1, r4
 8006fce:	4640      	mov	r0, r8
 8006fd0:	f7ff fee6 	bl	8006da0 <_printf_common>
 8006fd4:	3001      	adds	r0, #1
 8006fd6:	d14a      	bne.n	800706e <_printf_i+0x1f2>
 8006fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8006fdc:	b004      	add	sp, #16
 8006fde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fe2:	6823      	ldr	r3, [r4, #0]
 8006fe4:	f043 0320 	orr.w	r3, r3, #32
 8006fe8:	6023      	str	r3, [r4, #0]
 8006fea:	4833      	ldr	r0, [pc, #204]	@ (80070b8 <_printf_i+0x23c>)
 8006fec:	2778      	movs	r7, #120	@ 0x78
 8006fee:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006ff2:	6823      	ldr	r3, [r4, #0]
 8006ff4:	6831      	ldr	r1, [r6, #0]
 8006ff6:	061f      	lsls	r7, r3, #24
 8006ff8:	f851 5b04 	ldr.w	r5, [r1], #4
 8006ffc:	d402      	bmi.n	8007004 <_printf_i+0x188>
 8006ffe:	065f      	lsls	r7, r3, #25
 8007000:	bf48      	it	mi
 8007002:	b2ad      	uxthmi	r5, r5
 8007004:	6031      	str	r1, [r6, #0]
 8007006:	07d9      	lsls	r1, r3, #31
 8007008:	bf44      	itt	mi
 800700a:	f043 0320 	orrmi.w	r3, r3, #32
 800700e:	6023      	strmi	r3, [r4, #0]
 8007010:	b11d      	cbz	r5, 800701a <_printf_i+0x19e>
 8007012:	2310      	movs	r3, #16
 8007014:	e7ac      	b.n	8006f70 <_printf_i+0xf4>
 8007016:	4827      	ldr	r0, [pc, #156]	@ (80070b4 <_printf_i+0x238>)
 8007018:	e7e9      	b.n	8006fee <_printf_i+0x172>
 800701a:	6823      	ldr	r3, [r4, #0]
 800701c:	f023 0320 	bic.w	r3, r3, #32
 8007020:	6023      	str	r3, [r4, #0]
 8007022:	e7f6      	b.n	8007012 <_printf_i+0x196>
 8007024:	4616      	mov	r6, r2
 8007026:	e7bd      	b.n	8006fa4 <_printf_i+0x128>
 8007028:	6833      	ldr	r3, [r6, #0]
 800702a:	6825      	ldr	r5, [r4, #0]
 800702c:	6961      	ldr	r1, [r4, #20]
 800702e:	1d18      	adds	r0, r3, #4
 8007030:	6030      	str	r0, [r6, #0]
 8007032:	062e      	lsls	r6, r5, #24
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	d501      	bpl.n	800703c <_printf_i+0x1c0>
 8007038:	6019      	str	r1, [r3, #0]
 800703a:	e002      	b.n	8007042 <_printf_i+0x1c6>
 800703c:	0668      	lsls	r0, r5, #25
 800703e:	d5fb      	bpl.n	8007038 <_printf_i+0x1bc>
 8007040:	8019      	strh	r1, [r3, #0]
 8007042:	2300      	movs	r3, #0
 8007044:	6123      	str	r3, [r4, #16]
 8007046:	4616      	mov	r6, r2
 8007048:	e7bc      	b.n	8006fc4 <_printf_i+0x148>
 800704a:	6833      	ldr	r3, [r6, #0]
 800704c:	1d1a      	adds	r2, r3, #4
 800704e:	6032      	str	r2, [r6, #0]
 8007050:	681e      	ldr	r6, [r3, #0]
 8007052:	6862      	ldr	r2, [r4, #4]
 8007054:	2100      	movs	r1, #0
 8007056:	4630      	mov	r0, r6
 8007058:	f7f9 f8da 	bl	8000210 <memchr>
 800705c:	b108      	cbz	r0, 8007062 <_printf_i+0x1e6>
 800705e:	1b80      	subs	r0, r0, r6
 8007060:	6060      	str	r0, [r4, #4]
 8007062:	6863      	ldr	r3, [r4, #4]
 8007064:	6123      	str	r3, [r4, #16]
 8007066:	2300      	movs	r3, #0
 8007068:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800706c:	e7aa      	b.n	8006fc4 <_printf_i+0x148>
 800706e:	6923      	ldr	r3, [r4, #16]
 8007070:	4632      	mov	r2, r6
 8007072:	4649      	mov	r1, r9
 8007074:	4640      	mov	r0, r8
 8007076:	47d0      	blx	sl
 8007078:	3001      	adds	r0, #1
 800707a:	d0ad      	beq.n	8006fd8 <_printf_i+0x15c>
 800707c:	6823      	ldr	r3, [r4, #0]
 800707e:	079b      	lsls	r3, r3, #30
 8007080:	d413      	bmi.n	80070aa <_printf_i+0x22e>
 8007082:	68e0      	ldr	r0, [r4, #12]
 8007084:	9b03      	ldr	r3, [sp, #12]
 8007086:	4298      	cmp	r0, r3
 8007088:	bfb8      	it	lt
 800708a:	4618      	movlt	r0, r3
 800708c:	e7a6      	b.n	8006fdc <_printf_i+0x160>
 800708e:	2301      	movs	r3, #1
 8007090:	4632      	mov	r2, r6
 8007092:	4649      	mov	r1, r9
 8007094:	4640      	mov	r0, r8
 8007096:	47d0      	blx	sl
 8007098:	3001      	adds	r0, #1
 800709a:	d09d      	beq.n	8006fd8 <_printf_i+0x15c>
 800709c:	3501      	adds	r5, #1
 800709e:	68e3      	ldr	r3, [r4, #12]
 80070a0:	9903      	ldr	r1, [sp, #12]
 80070a2:	1a5b      	subs	r3, r3, r1
 80070a4:	42ab      	cmp	r3, r5
 80070a6:	dcf2      	bgt.n	800708e <_printf_i+0x212>
 80070a8:	e7eb      	b.n	8007082 <_printf_i+0x206>
 80070aa:	2500      	movs	r5, #0
 80070ac:	f104 0619 	add.w	r6, r4, #25
 80070b0:	e7f5      	b.n	800709e <_printf_i+0x222>
 80070b2:	bf00      	nop
 80070b4:	080095b6 	.word	0x080095b6
 80070b8:	080095c7 	.word	0x080095c7

080070bc <std>:
 80070bc:	2300      	movs	r3, #0
 80070be:	b510      	push	{r4, lr}
 80070c0:	4604      	mov	r4, r0
 80070c2:	e9c0 3300 	strd	r3, r3, [r0]
 80070c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80070ca:	6083      	str	r3, [r0, #8]
 80070cc:	8181      	strh	r1, [r0, #12]
 80070ce:	6643      	str	r3, [r0, #100]	@ 0x64
 80070d0:	81c2      	strh	r2, [r0, #14]
 80070d2:	6183      	str	r3, [r0, #24]
 80070d4:	4619      	mov	r1, r3
 80070d6:	2208      	movs	r2, #8
 80070d8:	305c      	adds	r0, #92	@ 0x5c
 80070da:	f000 f914 	bl	8007306 <memset>
 80070de:	4b0d      	ldr	r3, [pc, #52]	@ (8007114 <std+0x58>)
 80070e0:	6263      	str	r3, [r4, #36]	@ 0x24
 80070e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007118 <std+0x5c>)
 80070e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80070e6:	4b0d      	ldr	r3, [pc, #52]	@ (800711c <std+0x60>)
 80070e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80070ea:	4b0d      	ldr	r3, [pc, #52]	@ (8007120 <std+0x64>)
 80070ec:	6323      	str	r3, [r4, #48]	@ 0x30
 80070ee:	4b0d      	ldr	r3, [pc, #52]	@ (8007124 <std+0x68>)
 80070f0:	6224      	str	r4, [r4, #32]
 80070f2:	429c      	cmp	r4, r3
 80070f4:	d006      	beq.n	8007104 <std+0x48>
 80070f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80070fa:	4294      	cmp	r4, r2
 80070fc:	d002      	beq.n	8007104 <std+0x48>
 80070fe:	33d0      	adds	r3, #208	@ 0xd0
 8007100:	429c      	cmp	r4, r3
 8007102:	d105      	bne.n	8007110 <std+0x54>
 8007104:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007108:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800710c:	f000 b978 	b.w	8007400 <__retarget_lock_init_recursive>
 8007110:	bd10      	pop	{r4, pc}
 8007112:	bf00      	nop
 8007114:	08007281 	.word	0x08007281
 8007118:	080072a3 	.word	0x080072a3
 800711c:	080072db 	.word	0x080072db
 8007120:	080072ff 	.word	0x080072ff
 8007124:	200003a0 	.word	0x200003a0

08007128 <stdio_exit_handler>:
 8007128:	4a02      	ldr	r2, [pc, #8]	@ (8007134 <stdio_exit_handler+0xc>)
 800712a:	4903      	ldr	r1, [pc, #12]	@ (8007138 <stdio_exit_handler+0x10>)
 800712c:	4803      	ldr	r0, [pc, #12]	@ (800713c <stdio_exit_handler+0x14>)
 800712e:	f000 b869 	b.w	8007204 <_fwalk_sglue>
 8007132:	bf00      	nop
 8007134:	2000000c 	.word	0x2000000c
 8007138:	08008d5d 	.word	0x08008d5d
 800713c:	2000001c 	.word	0x2000001c

08007140 <cleanup_stdio>:
 8007140:	6841      	ldr	r1, [r0, #4]
 8007142:	4b0c      	ldr	r3, [pc, #48]	@ (8007174 <cleanup_stdio+0x34>)
 8007144:	4299      	cmp	r1, r3
 8007146:	b510      	push	{r4, lr}
 8007148:	4604      	mov	r4, r0
 800714a:	d001      	beq.n	8007150 <cleanup_stdio+0x10>
 800714c:	f001 fe06 	bl	8008d5c <_fflush_r>
 8007150:	68a1      	ldr	r1, [r4, #8]
 8007152:	4b09      	ldr	r3, [pc, #36]	@ (8007178 <cleanup_stdio+0x38>)
 8007154:	4299      	cmp	r1, r3
 8007156:	d002      	beq.n	800715e <cleanup_stdio+0x1e>
 8007158:	4620      	mov	r0, r4
 800715a:	f001 fdff 	bl	8008d5c <_fflush_r>
 800715e:	68e1      	ldr	r1, [r4, #12]
 8007160:	4b06      	ldr	r3, [pc, #24]	@ (800717c <cleanup_stdio+0x3c>)
 8007162:	4299      	cmp	r1, r3
 8007164:	d004      	beq.n	8007170 <cleanup_stdio+0x30>
 8007166:	4620      	mov	r0, r4
 8007168:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800716c:	f001 bdf6 	b.w	8008d5c <_fflush_r>
 8007170:	bd10      	pop	{r4, pc}
 8007172:	bf00      	nop
 8007174:	200003a0 	.word	0x200003a0
 8007178:	20000408 	.word	0x20000408
 800717c:	20000470 	.word	0x20000470

08007180 <global_stdio_init.part.0>:
 8007180:	b510      	push	{r4, lr}
 8007182:	4b0b      	ldr	r3, [pc, #44]	@ (80071b0 <global_stdio_init.part.0+0x30>)
 8007184:	4c0b      	ldr	r4, [pc, #44]	@ (80071b4 <global_stdio_init.part.0+0x34>)
 8007186:	4a0c      	ldr	r2, [pc, #48]	@ (80071b8 <global_stdio_init.part.0+0x38>)
 8007188:	601a      	str	r2, [r3, #0]
 800718a:	4620      	mov	r0, r4
 800718c:	2200      	movs	r2, #0
 800718e:	2104      	movs	r1, #4
 8007190:	f7ff ff94 	bl	80070bc <std>
 8007194:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007198:	2201      	movs	r2, #1
 800719a:	2109      	movs	r1, #9
 800719c:	f7ff ff8e 	bl	80070bc <std>
 80071a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80071a4:	2202      	movs	r2, #2
 80071a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071aa:	2112      	movs	r1, #18
 80071ac:	f7ff bf86 	b.w	80070bc <std>
 80071b0:	200004d8 	.word	0x200004d8
 80071b4:	200003a0 	.word	0x200003a0
 80071b8:	08007129 	.word	0x08007129

080071bc <__sfp_lock_acquire>:
 80071bc:	4801      	ldr	r0, [pc, #4]	@ (80071c4 <__sfp_lock_acquire+0x8>)
 80071be:	f000 b920 	b.w	8007402 <__retarget_lock_acquire_recursive>
 80071c2:	bf00      	nop
 80071c4:	200004e1 	.word	0x200004e1

080071c8 <__sfp_lock_release>:
 80071c8:	4801      	ldr	r0, [pc, #4]	@ (80071d0 <__sfp_lock_release+0x8>)
 80071ca:	f000 b91b 	b.w	8007404 <__retarget_lock_release_recursive>
 80071ce:	bf00      	nop
 80071d0:	200004e1 	.word	0x200004e1

080071d4 <__sinit>:
 80071d4:	b510      	push	{r4, lr}
 80071d6:	4604      	mov	r4, r0
 80071d8:	f7ff fff0 	bl	80071bc <__sfp_lock_acquire>
 80071dc:	6a23      	ldr	r3, [r4, #32]
 80071de:	b11b      	cbz	r3, 80071e8 <__sinit+0x14>
 80071e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071e4:	f7ff bff0 	b.w	80071c8 <__sfp_lock_release>
 80071e8:	4b04      	ldr	r3, [pc, #16]	@ (80071fc <__sinit+0x28>)
 80071ea:	6223      	str	r3, [r4, #32]
 80071ec:	4b04      	ldr	r3, [pc, #16]	@ (8007200 <__sinit+0x2c>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d1f5      	bne.n	80071e0 <__sinit+0xc>
 80071f4:	f7ff ffc4 	bl	8007180 <global_stdio_init.part.0>
 80071f8:	e7f2      	b.n	80071e0 <__sinit+0xc>
 80071fa:	bf00      	nop
 80071fc:	08007141 	.word	0x08007141
 8007200:	200004d8 	.word	0x200004d8

08007204 <_fwalk_sglue>:
 8007204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007208:	4607      	mov	r7, r0
 800720a:	4688      	mov	r8, r1
 800720c:	4614      	mov	r4, r2
 800720e:	2600      	movs	r6, #0
 8007210:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007214:	f1b9 0901 	subs.w	r9, r9, #1
 8007218:	d505      	bpl.n	8007226 <_fwalk_sglue+0x22>
 800721a:	6824      	ldr	r4, [r4, #0]
 800721c:	2c00      	cmp	r4, #0
 800721e:	d1f7      	bne.n	8007210 <_fwalk_sglue+0xc>
 8007220:	4630      	mov	r0, r6
 8007222:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007226:	89ab      	ldrh	r3, [r5, #12]
 8007228:	2b01      	cmp	r3, #1
 800722a:	d907      	bls.n	800723c <_fwalk_sglue+0x38>
 800722c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007230:	3301      	adds	r3, #1
 8007232:	d003      	beq.n	800723c <_fwalk_sglue+0x38>
 8007234:	4629      	mov	r1, r5
 8007236:	4638      	mov	r0, r7
 8007238:	47c0      	blx	r8
 800723a:	4306      	orrs	r6, r0
 800723c:	3568      	adds	r5, #104	@ 0x68
 800723e:	e7e9      	b.n	8007214 <_fwalk_sglue+0x10>

08007240 <siprintf>:
 8007240:	b40e      	push	{r1, r2, r3}
 8007242:	b500      	push	{lr}
 8007244:	b09c      	sub	sp, #112	@ 0x70
 8007246:	ab1d      	add	r3, sp, #116	@ 0x74
 8007248:	9002      	str	r0, [sp, #8]
 800724a:	9006      	str	r0, [sp, #24]
 800724c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007250:	4809      	ldr	r0, [pc, #36]	@ (8007278 <siprintf+0x38>)
 8007252:	9107      	str	r1, [sp, #28]
 8007254:	9104      	str	r1, [sp, #16]
 8007256:	4909      	ldr	r1, [pc, #36]	@ (800727c <siprintf+0x3c>)
 8007258:	f853 2b04 	ldr.w	r2, [r3], #4
 800725c:	9105      	str	r1, [sp, #20]
 800725e:	6800      	ldr	r0, [r0, #0]
 8007260:	9301      	str	r3, [sp, #4]
 8007262:	a902      	add	r1, sp, #8
 8007264:	f001 fbfa 	bl	8008a5c <_svfiprintf_r>
 8007268:	9b02      	ldr	r3, [sp, #8]
 800726a:	2200      	movs	r2, #0
 800726c:	701a      	strb	r2, [r3, #0]
 800726e:	b01c      	add	sp, #112	@ 0x70
 8007270:	f85d eb04 	ldr.w	lr, [sp], #4
 8007274:	b003      	add	sp, #12
 8007276:	4770      	bx	lr
 8007278:	20000018 	.word	0x20000018
 800727c:	ffff0208 	.word	0xffff0208

08007280 <__sread>:
 8007280:	b510      	push	{r4, lr}
 8007282:	460c      	mov	r4, r1
 8007284:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007288:	f000 f86c 	bl	8007364 <_read_r>
 800728c:	2800      	cmp	r0, #0
 800728e:	bfab      	itete	ge
 8007290:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007292:	89a3      	ldrhlt	r3, [r4, #12]
 8007294:	181b      	addge	r3, r3, r0
 8007296:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800729a:	bfac      	ite	ge
 800729c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800729e:	81a3      	strhlt	r3, [r4, #12]
 80072a0:	bd10      	pop	{r4, pc}

080072a2 <__swrite>:
 80072a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072a6:	461f      	mov	r7, r3
 80072a8:	898b      	ldrh	r3, [r1, #12]
 80072aa:	05db      	lsls	r3, r3, #23
 80072ac:	4605      	mov	r5, r0
 80072ae:	460c      	mov	r4, r1
 80072b0:	4616      	mov	r6, r2
 80072b2:	d505      	bpl.n	80072c0 <__swrite+0x1e>
 80072b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072b8:	2302      	movs	r3, #2
 80072ba:	2200      	movs	r2, #0
 80072bc:	f000 f840 	bl	8007340 <_lseek_r>
 80072c0:	89a3      	ldrh	r3, [r4, #12]
 80072c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072c6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80072ca:	81a3      	strh	r3, [r4, #12]
 80072cc:	4632      	mov	r2, r6
 80072ce:	463b      	mov	r3, r7
 80072d0:	4628      	mov	r0, r5
 80072d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072d6:	f000 b857 	b.w	8007388 <_write_r>

080072da <__sseek>:
 80072da:	b510      	push	{r4, lr}
 80072dc:	460c      	mov	r4, r1
 80072de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072e2:	f000 f82d 	bl	8007340 <_lseek_r>
 80072e6:	1c43      	adds	r3, r0, #1
 80072e8:	89a3      	ldrh	r3, [r4, #12]
 80072ea:	bf15      	itete	ne
 80072ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 80072ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80072f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80072f6:	81a3      	strheq	r3, [r4, #12]
 80072f8:	bf18      	it	ne
 80072fa:	81a3      	strhne	r3, [r4, #12]
 80072fc:	bd10      	pop	{r4, pc}

080072fe <__sclose>:
 80072fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007302:	f000 b80d 	b.w	8007320 <_close_r>

08007306 <memset>:
 8007306:	4402      	add	r2, r0
 8007308:	4603      	mov	r3, r0
 800730a:	4293      	cmp	r3, r2
 800730c:	d100      	bne.n	8007310 <memset+0xa>
 800730e:	4770      	bx	lr
 8007310:	f803 1b01 	strb.w	r1, [r3], #1
 8007314:	e7f9      	b.n	800730a <memset+0x4>
	...

08007318 <_localeconv_r>:
 8007318:	4800      	ldr	r0, [pc, #0]	@ (800731c <_localeconv_r+0x4>)
 800731a:	4770      	bx	lr
 800731c:	20000158 	.word	0x20000158

08007320 <_close_r>:
 8007320:	b538      	push	{r3, r4, r5, lr}
 8007322:	4d06      	ldr	r5, [pc, #24]	@ (800733c <_close_r+0x1c>)
 8007324:	2300      	movs	r3, #0
 8007326:	4604      	mov	r4, r0
 8007328:	4608      	mov	r0, r1
 800732a:	602b      	str	r3, [r5, #0]
 800732c:	f7fa ffb4 	bl	8002298 <_close>
 8007330:	1c43      	adds	r3, r0, #1
 8007332:	d102      	bne.n	800733a <_close_r+0x1a>
 8007334:	682b      	ldr	r3, [r5, #0]
 8007336:	b103      	cbz	r3, 800733a <_close_r+0x1a>
 8007338:	6023      	str	r3, [r4, #0]
 800733a:	bd38      	pop	{r3, r4, r5, pc}
 800733c:	200004dc 	.word	0x200004dc

08007340 <_lseek_r>:
 8007340:	b538      	push	{r3, r4, r5, lr}
 8007342:	4d07      	ldr	r5, [pc, #28]	@ (8007360 <_lseek_r+0x20>)
 8007344:	4604      	mov	r4, r0
 8007346:	4608      	mov	r0, r1
 8007348:	4611      	mov	r1, r2
 800734a:	2200      	movs	r2, #0
 800734c:	602a      	str	r2, [r5, #0]
 800734e:	461a      	mov	r2, r3
 8007350:	f7fa ffc9 	bl	80022e6 <_lseek>
 8007354:	1c43      	adds	r3, r0, #1
 8007356:	d102      	bne.n	800735e <_lseek_r+0x1e>
 8007358:	682b      	ldr	r3, [r5, #0]
 800735a:	b103      	cbz	r3, 800735e <_lseek_r+0x1e>
 800735c:	6023      	str	r3, [r4, #0]
 800735e:	bd38      	pop	{r3, r4, r5, pc}
 8007360:	200004dc 	.word	0x200004dc

08007364 <_read_r>:
 8007364:	b538      	push	{r3, r4, r5, lr}
 8007366:	4d07      	ldr	r5, [pc, #28]	@ (8007384 <_read_r+0x20>)
 8007368:	4604      	mov	r4, r0
 800736a:	4608      	mov	r0, r1
 800736c:	4611      	mov	r1, r2
 800736e:	2200      	movs	r2, #0
 8007370:	602a      	str	r2, [r5, #0]
 8007372:	461a      	mov	r2, r3
 8007374:	f7fa ff57 	bl	8002226 <_read>
 8007378:	1c43      	adds	r3, r0, #1
 800737a:	d102      	bne.n	8007382 <_read_r+0x1e>
 800737c:	682b      	ldr	r3, [r5, #0]
 800737e:	b103      	cbz	r3, 8007382 <_read_r+0x1e>
 8007380:	6023      	str	r3, [r4, #0]
 8007382:	bd38      	pop	{r3, r4, r5, pc}
 8007384:	200004dc 	.word	0x200004dc

08007388 <_write_r>:
 8007388:	b538      	push	{r3, r4, r5, lr}
 800738a:	4d07      	ldr	r5, [pc, #28]	@ (80073a8 <_write_r+0x20>)
 800738c:	4604      	mov	r4, r0
 800738e:	4608      	mov	r0, r1
 8007390:	4611      	mov	r1, r2
 8007392:	2200      	movs	r2, #0
 8007394:	602a      	str	r2, [r5, #0]
 8007396:	461a      	mov	r2, r3
 8007398:	f7fa ff62 	bl	8002260 <_write>
 800739c:	1c43      	adds	r3, r0, #1
 800739e:	d102      	bne.n	80073a6 <_write_r+0x1e>
 80073a0:	682b      	ldr	r3, [r5, #0]
 80073a2:	b103      	cbz	r3, 80073a6 <_write_r+0x1e>
 80073a4:	6023      	str	r3, [r4, #0]
 80073a6:	bd38      	pop	{r3, r4, r5, pc}
 80073a8:	200004dc 	.word	0x200004dc

080073ac <__errno>:
 80073ac:	4b01      	ldr	r3, [pc, #4]	@ (80073b4 <__errno+0x8>)
 80073ae:	6818      	ldr	r0, [r3, #0]
 80073b0:	4770      	bx	lr
 80073b2:	bf00      	nop
 80073b4:	20000018 	.word	0x20000018

080073b8 <__libc_init_array>:
 80073b8:	b570      	push	{r4, r5, r6, lr}
 80073ba:	4d0d      	ldr	r5, [pc, #52]	@ (80073f0 <__libc_init_array+0x38>)
 80073bc:	4c0d      	ldr	r4, [pc, #52]	@ (80073f4 <__libc_init_array+0x3c>)
 80073be:	1b64      	subs	r4, r4, r5
 80073c0:	10a4      	asrs	r4, r4, #2
 80073c2:	2600      	movs	r6, #0
 80073c4:	42a6      	cmp	r6, r4
 80073c6:	d109      	bne.n	80073dc <__libc_init_array+0x24>
 80073c8:	4d0b      	ldr	r5, [pc, #44]	@ (80073f8 <__libc_init_array+0x40>)
 80073ca:	4c0c      	ldr	r4, [pc, #48]	@ (80073fc <__libc_init_array+0x44>)
 80073cc:	f002 f864 	bl	8009498 <_init>
 80073d0:	1b64      	subs	r4, r4, r5
 80073d2:	10a4      	asrs	r4, r4, #2
 80073d4:	2600      	movs	r6, #0
 80073d6:	42a6      	cmp	r6, r4
 80073d8:	d105      	bne.n	80073e6 <__libc_init_array+0x2e>
 80073da:	bd70      	pop	{r4, r5, r6, pc}
 80073dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80073e0:	4798      	blx	r3
 80073e2:	3601      	adds	r6, #1
 80073e4:	e7ee      	b.n	80073c4 <__libc_init_array+0xc>
 80073e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80073ea:	4798      	blx	r3
 80073ec:	3601      	adds	r6, #1
 80073ee:	e7f2      	b.n	80073d6 <__libc_init_array+0x1e>
 80073f0:	08009920 	.word	0x08009920
 80073f4:	08009920 	.word	0x08009920
 80073f8:	08009920 	.word	0x08009920
 80073fc:	08009924 	.word	0x08009924

08007400 <__retarget_lock_init_recursive>:
 8007400:	4770      	bx	lr

08007402 <__retarget_lock_acquire_recursive>:
 8007402:	4770      	bx	lr

08007404 <__retarget_lock_release_recursive>:
 8007404:	4770      	bx	lr

08007406 <quorem>:
 8007406:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800740a:	6903      	ldr	r3, [r0, #16]
 800740c:	690c      	ldr	r4, [r1, #16]
 800740e:	42a3      	cmp	r3, r4
 8007410:	4607      	mov	r7, r0
 8007412:	db7e      	blt.n	8007512 <quorem+0x10c>
 8007414:	3c01      	subs	r4, #1
 8007416:	f101 0814 	add.w	r8, r1, #20
 800741a:	00a3      	lsls	r3, r4, #2
 800741c:	f100 0514 	add.w	r5, r0, #20
 8007420:	9300      	str	r3, [sp, #0]
 8007422:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007426:	9301      	str	r3, [sp, #4]
 8007428:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800742c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007430:	3301      	adds	r3, #1
 8007432:	429a      	cmp	r2, r3
 8007434:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007438:	fbb2 f6f3 	udiv	r6, r2, r3
 800743c:	d32e      	bcc.n	800749c <quorem+0x96>
 800743e:	f04f 0a00 	mov.w	sl, #0
 8007442:	46c4      	mov	ip, r8
 8007444:	46ae      	mov	lr, r5
 8007446:	46d3      	mov	fp, sl
 8007448:	f85c 3b04 	ldr.w	r3, [ip], #4
 800744c:	b298      	uxth	r0, r3
 800744e:	fb06 a000 	mla	r0, r6, r0, sl
 8007452:	0c02      	lsrs	r2, r0, #16
 8007454:	0c1b      	lsrs	r3, r3, #16
 8007456:	fb06 2303 	mla	r3, r6, r3, r2
 800745a:	f8de 2000 	ldr.w	r2, [lr]
 800745e:	b280      	uxth	r0, r0
 8007460:	b292      	uxth	r2, r2
 8007462:	1a12      	subs	r2, r2, r0
 8007464:	445a      	add	r2, fp
 8007466:	f8de 0000 	ldr.w	r0, [lr]
 800746a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800746e:	b29b      	uxth	r3, r3
 8007470:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007474:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007478:	b292      	uxth	r2, r2
 800747a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800747e:	45e1      	cmp	r9, ip
 8007480:	f84e 2b04 	str.w	r2, [lr], #4
 8007484:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007488:	d2de      	bcs.n	8007448 <quorem+0x42>
 800748a:	9b00      	ldr	r3, [sp, #0]
 800748c:	58eb      	ldr	r3, [r5, r3]
 800748e:	b92b      	cbnz	r3, 800749c <quorem+0x96>
 8007490:	9b01      	ldr	r3, [sp, #4]
 8007492:	3b04      	subs	r3, #4
 8007494:	429d      	cmp	r5, r3
 8007496:	461a      	mov	r2, r3
 8007498:	d32f      	bcc.n	80074fa <quorem+0xf4>
 800749a:	613c      	str	r4, [r7, #16]
 800749c:	4638      	mov	r0, r7
 800749e:	f001 f979 	bl	8008794 <__mcmp>
 80074a2:	2800      	cmp	r0, #0
 80074a4:	db25      	blt.n	80074f2 <quorem+0xec>
 80074a6:	4629      	mov	r1, r5
 80074a8:	2000      	movs	r0, #0
 80074aa:	f858 2b04 	ldr.w	r2, [r8], #4
 80074ae:	f8d1 c000 	ldr.w	ip, [r1]
 80074b2:	fa1f fe82 	uxth.w	lr, r2
 80074b6:	fa1f f38c 	uxth.w	r3, ip
 80074ba:	eba3 030e 	sub.w	r3, r3, lr
 80074be:	4403      	add	r3, r0
 80074c0:	0c12      	lsrs	r2, r2, #16
 80074c2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80074c6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80074ca:	b29b      	uxth	r3, r3
 80074cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074d0:	45c1      	cmp	r9, r8
 80074d2:	f841 3b04 	str.w	r3, [r1], #4
 80074d6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80074da:	d2e6      	bcs.n	80074aa <quorem+0xa4>
 80074dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80074e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80074e4:	b922      	cbnz	r2, 80074f0 <quorem+0xea>
 80074e6:	3b04      	subs	r3, #4
 80074e8:	429d      	cmp	r5, r3
 80074ea:	461a      	mov	r2, r3
 80074ec:	d30b      	bcc.n	8007506 <quorem+0x100>
 80074ee:	613c      	str	r4, [r7, #16]
 80074f0:	3601      	adds	r6, #1
 80074f2:	4630      	mov	r0, r6
 80074f4:	b003      	add	sp, #12
 80074f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074fa:	6812      	ldr	r2, [r2, #0]
 80074fc:	3b04      	subs	r3, #4
 80074fe:	2a00      	cmp	r2, #0
 8007500:	d1cb      	bne.n	800749a <quorem+0x94>
 8007502:	3c01      	subs	r4, #1
 8007504:	e7c6      	b.n	8007494 <quorem+0x8e>
 8007506:	6812      	ldr	r2, [r2, #0]
 8007508:	3b04      	subs	r3, #4
 800750a:	2a00      	cmp	r2, #0
 800750c:	d1ef      	bne.n	80074ee <quorem+0xe8>
 800750e:	3c01      	subs	r4, #1
 8007510:	e7ea      	b.n	80074e8 <quorem+0xe2>
 8007512:	2000      	movs	r0, #0
 8007514:	e7ee      	b.n	80074f4 <quorem+0xee>
	...

08007518 <_dtoa_r>:
 8007518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800751c:	69c7      	ldr	r7, [r0, #28]
 800751e:	b099      	sub	sp, #100	@ 0x64
 8007520:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007524:	ec55 4b10 	vmov	r4, r5, d0
 8007528:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800752a:	9109      	str	r1, [sp, #36]	@ 0x24
 800752c:	4683      	mov	fp, r0
 800752e:	920e      	str	r2, [sp, #56]	@ 0x38
 8007530:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007532:	b97f      	cbnz	r7, 8007554 <_dtoa_r+0x3c>
 8007534:	2010      	movs	r0, #16
 8007536:	f000 fdfd 	bl	8008134 <malloc>
 800753a:	4602      	mov	r2, r0
 800753c:	f8cb 001c 	str.w	r0, [fp, #28]
 8007540:	b920      	cbnz	r0, 800754c <_dtoa_r+0x34>
 8007542:	4ba7      	ldr	r3, [pc, #668]	@ (80077e0 <_dtoa_r+0x2c8>)
 8007544:	21ef      	movs	r1, #239	@ 0xef
 8007546:	48a7      	ldr	r0, [pc, #668]	@ (80077e4 <_dtoa_r+0x2cc>)
 8007548:	f001 fc68 	bl	8008e1c <__assert_func>
 800754c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007550:	6007      	str	r7, [r0, #0]
 8007552:	60c7      	str	r7, [r0, #12]
 8007554:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007558:	6819      	ldr	r1, [r3, #0]
 800755a:	b159      	cbz	r1, 8007574 <_dtoa_r+0x5c>
 800755c:	685a      	ldr	r2, [r3, #4]
 800755e:	604a      	str	r2, [r1, #4]
 8007560:	2301      	movs	r3, #1
 8007562:	4093      	lsls	r3, r2
 8007564:	608b      	str	r3, [r1, #8]
 8007566:	4658      	mov	r0, fp
 8007568:	f000 feda 	bl	8008320 <_Bfree>
 800756c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007570:	2200      	movs	r2, #0
 8007572:	601a      	str	r2, [r3, #0]
 8007574:	1e2b      	subs	r3, r5, #0
 8007576:	bfb9      	ittee	lt
 8007578:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800757c:	9303      	strlt	r3, [sp, #12]
 800757e:	2300      	movge	r3, #0
 8007580:	6033      	strge	r3, [r6, #0]
 8007582:	9f03      	ldr	r7, [sp, #12]
 8007584:	4b98      	ldr	r3, [pc, #608]	@ (80077e8 <_dtoa_r+0x2d0>)
 8007586:	bfbc      	itt	lt
 8007588:	2201      	movlt	r2, #1
 800758a:	6032      	strlt	r2, [r6, #0]
 800758c:	43bb      	bics	r3, r7
 800758e:	d112      	bne.n	80075b6 <_dtoa_r+0x9e>
 8007590:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007592:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007596:	6013      	str	r3, [r2, #0]
 8007598:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800759c:	4323      	orrs	r3, r4
 800759e:	f000 854d 	beq.w	800803c <_dtoa_r+0xb24>
 80075a2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80075a4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80077fc <_dtoa_r+0x2e4>
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	f000 854f 	beq.w	800804c <_dtoa_r+0xb34>
 80075ae:	f10a 0303 	add.w	r3, sl, #3
 80075b2:	f000 bd49 	b.w	8008048 <_dtoa_r+0xb30>
 80075b6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80075ba:	2200      	movs	r2, #0
 80075bc:	ec51 0b17 	vmov	r0, r1, d7
 80075c0:	2300      	movs	r3, #0
 80075c2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80075c6:	f7f9 fa9f 	bl	8000b08 <__aeabi_dcmpeq>
 80075ca:	4680      	mov	r8, r0
 80075cc:	b158      	cbz	r0, 80075e6 <_dtoa_r+0xce>
 80075ce:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80075d0:	2301      	movs	r3, #1
 80075d2:	6013      	str	r3, [r2, #0]
 80075d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80075d6:	b113      	cbz	r3, 80075de <_dtoa_r+0xc6>
 80075d8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80075da:	4b84      	ldr	r3, [pc, #528]	@ (80077ec <_dtoa_r+0x2d4>)
 80075dc:	6013      	str	r3, [r2, #0]
 80075de:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007800 <_dtoa_r+0x2e8>
 80075e2:	f000 bd33 	b.w	800804c <_dtoa_r+0xb34>
 80075e6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80075ea:	aa16      	add	r2, sp, #88	@ 0x58
 80075ec:	a917      	add	r1, sp, #92	@ 0x5c
 80075ee:	4658      	mov	r0, fp
 80075f0:	f001 f980 	bl	80088f4 <__d2b>
 80075f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80075f8:	4681      	mov	r9, r0
 80075fa:	2e00      	cmp	r6, #0
 80075fc:	d077      	beq.n	80076ee <_dtoa_r+0x1d6>
 80075fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007600:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007604:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007608:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800760c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007610:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007614:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007618:	4619      	mov	r1, r3
 800761a:	2200      	movs	r2, #0
 800761c:	4b74      	ldr	r3, [pc, #464]	@ (80077f0 <_dtoa_r+0x2d8>)
 800761e:	f7f8 fe53 	bl	80002c8 <__aeabi_dsub>
 8007622:	a369      	add	r3, pc, #420	@ (adr r3, 80077c8 <_dtoa_r+0x2b0>)
 8007624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007628:	f7f9 f806 	bl	8000638 <__aeabi_dmul>
 800762c:	a368      	add	r3, pc, #416	@ (adr r3, 80077d0 <_dtoa_r+0x2b8>)
 800762e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007632:	f7f8 fe4b 	bl	80002cc <__adddf3>
 8007636:	4604      	mov	r4, r0
 8007638:	4630      	mov	r0, r6
 800763a:	460d      	mov	r5, r1
 800763c:	f7f8 ff92 	bl	8000564 <__aeabi_i2d>
 8007640:	a365      	add	r3, pc, #404	@ (adr r3, 80077d8 <_dtoa_r+0x2c0>)
 8007642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007646:	f7f8 fff7 	bl	8000638 <__aeabi_dmul>
 800764a:	4602      	mov	r2, r0
 800764c:	460b      	mov	r3, r1
 800764e:	4620      	mov	r0, r4
 8007650:	4629      	mov	r1, r5
 8007652:	f7f8 fe3b 	bl	80002cc <__adddf3>
 8007656:	4604      	mov	r4, r0
 8007658:	460d      	mov	r5, r1
 800765a:	f7f9 fa9d 	bl	8000b98 <__aeabi_d2iz>
 800765e:	2200      	movs	r2, #0
 8007660:	4607      	mov	r7, r0
 8007662:	2300      	movs	r3, #0
 8007664:	4620      	mov	r0, r4
 8007666:	4629      	mov	r1, r5
 8007668:	f7f9 fa58 	bl	8000b1c <__aeabi_dcmplt>
 800766c:	b140      	cbz	r0, 8007680 <_dtoa_r+0x168>
 800766e:	4638      	mov	r0, r7
 8007670:	f7f8 ff78 	bl	8000564 <__aeabi_i2d>
 8007674:	4622      	mov	r2, r4
 8007676:	462b      	mov	r3, r5
 8007678:	f7f9 fa46 	bl	8000b08 <__aeabi_dcmpeq>
 800767c:	b900      	cbnz	r0, 8007680 <_dtoa_r+0x168>
 800767e:	3f01      	subs	r7, #1
 8007680:	2f16      	cmp	r7, #22
 8007682:	d851      	bhi.n	8007728 <_dtoa_r+0x210>
 8007684:	4b5b      	ldr	r3, [pc, #364]	@ (80077f4 <_dtoa_r+0x2dc>)
 8007686:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800768a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800768e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007692:	f7f9 fa43 	bl	8000b1c <__aeabi_dcmplt>
 8007696:	2800      	cmp	r0, #0
 8007698:	d048      	beq.n	800772c <_dtoa_r+0x214>
 800769a:	3f01      	subs	r7, #1
 800769c:	2300      	movs	r3, #0
 800769e:	9312      	str	r3, [sp, #72]	@ 0x48
 80076a0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80076a2:	1b9b      	subs	r3, r3, r6
 80076a4:	1e5a      	subs	r2, r3, #1
 80076a6:	bf44      	itt	mi
 80076a8:	f1c3 0801 	rsbmi	r8, r3, #1
 80076ac:	2300      	movmi	r3, #0
 80076ae:	9208      	str	r2, [sp, #32]
 80076b0:	bf54      	ite	pl
 80076b2:	f04f 0800 	movpl.w	r8, #0
 80076b6:	9308      	strmi	r3, [sp, #32]
 80076b8:	2f00      	cmp	r7, #0
 80076ba:	db39      	blt.n	8007730 <_dtoa_r+0x218>
 80076bc:	9b08      	ldr	r3, [sp, #32]
 80076be:	970f      	str	r7, [sp, #60]	@ 0x3c
 80076c0:	443b      	add	r3, r7
 80076c2:	9308      	str	r3, [sp, #32]
 80076c4:	2300      	movs	r3, #0
 80076c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80076c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076ca:	2b09      	cmp	r3, #9
 80076cc:	d864      	bhi.n	8007798 <_dtoa_r+0x280>
 80076ce:	2b05      	cmp	r3, #5
 80076d0:	bfc4      	itt	gt
 80076d2:	3b04      	subgt	r3, #4
 80076d4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80076d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076d8:	f1a3 0302 	sub.w	r3, r3, #2
 80076dc:	bfcc      	ite	gt
 80076de:	2400      	movgt	r4, #0
 80076e0:	2401      	movle	r4, #1
 80076e2:	2b03      	cmp	r3, #3
 80076e4:	d863      	bhi.n	80077ae <_dtoa_r+0x296>
 80076e6:	e8df f003 	tbb	[pc, r3]
 80076ea:	372a      	.short	0x372a
 80076ec:	5535      	.short	0x5535
 80076ee:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80076f2:	441e      	add	r6, r3
 80076f4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80076f8:	2b20      	cmp	r3, #32
 80076fa:	bfc1      	itttt	gt
 80076fc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007700:	409f      	lslgt	r7, r3
 8007702:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007706:	fa24 f303 	lsrgt.w	r3, r4, r3
 800770a:	bfd6      	itet	le
 800770c:	f1c3 0320 	rsble	r3, r3, #32
 8007710:	ea47 0003 	orrgt.w	r0, r7, r3
 8007714:	fa04 f003 	lslle.w	r0, r4, r3
 8007718:	f7f8 ff14 	bl	8000544 <__aeabi_ui2d>
 800771c:	2201      	movs	r2, #1
 800771e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007722:	3e01      	subs	r6, #1
 8007724:	9214      	str	r2, [sp, #80]	@ 0x50
 8007726:	e777      	b.n	8007618 <_dtoa_r+0x100>
 8007728:	2301      	movs	r3, #1
 800772a:	e7b8      	b.n	800769e <_dtoa_r+0x186>
 800772c:	9012      	str	r0, [sp, #72]	@ 0x48
 800772e:	e7b7      	b.n	80076a0 <_dtoa_r+0x188>
 8007730:	427b      	negs	r3, r7
 8007732:	930a      	str	r3, [sp, #40]	@ 0x28
 8007734:	2300      	movs	r3, #0
 8007736:	eba8 0807 	sub.w	r8, r8, r7
 800773a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800773c:	e7c4      	b.n	80076c8 <_dtoa_r+0x1b0>
 800773e:	2300      	movs	r3, #0
 8007740:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007742:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007744:	2b00      	cmp	r3, #0
 8007746:	dc35      	bgt.n	80077b4 <_dtoa_r+0x29c>
 8007748:	2301      	movs	r3, #1
 800774a:	9300      	str	r3, [sp, #0]
 800774c:	9307      	str	r3, [sp, #28]
 800774e:	461a      	mov	r2, r3
 8007750:	920e      	str	r2, [sp, #56]	@ 0x38
 8007752:	e00b      	b.n	800776c <_dtoa_r+0x254>
 8007754:	2301      	movs	r3, #1
 8007756:	e7f3      	b.n	8007740 <_dtoa_r+0x228>
 8007758:	2300      	movs	r3, #0
 800775a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800775c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800775e:	18fb      	adds	r3, r7, r3
 8007760:	9300      	str	r3, [sp, #0]
 8007762:	3301      	adds	r3, #1
 8007764:	2b01      	cmp	r3, #1
 8007766:	9307      	str	r3, [sp, #28]
 8007768:	bfb8      	it	lt
 800776a:	2301      	movlt	r3, #1
 800776c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007770:	2100      	movs	r1, #0
 8007772:	2204      	movs	r2, #4
 8007774:	f102 0514 	add.w	r5, r2, #20
 8007778:	429d      	cmp	r5, r3
 800777a:	d91f      	bls.n	80077bc <_dtoa_r+0x2a4>
 800777c:	6041      	str	r1, [r0, #4]
 800777e:	4658      	mov	r0, fp
 8007780:	f000 fd8e 	bl	80082a0 <_Balloc>
 8007784:	4682      	mov	sl, r0
 8007786:	2800      	cmp	r0, #0
 8007788:	d13c      	bne.n	8007804 <_dtoa_r+0x2ec>
 800778a:	4b1b      	ldr	r3, [pc, #108]	@ (80077f8 <_dtoa_r+0x2e0>)
 800778c:	4602      	mov	r2, r0
 800778e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007792:	e6d8      	b.n	8007546 <_dtoa_r+0x2e>
 8007794:	2301      	movs	r3, #1
 8007796:	e7e0      	b.n	800775a <_dtoa_r+0x242>
 8007798:	2401      	movs	r4, #1
 800779a:	2300      	movs	r3, #0
 800779c:	9309      	str	r3, [sp, #36]	@ 0x24
 800779e:	940b      	str	r4, [sp, #44]	@ 0x2c
 80077a0:	f04f 33ff 	mov.w	r3, #4294967295
 80077a4:	9300      	str	r3, [sp, #0]
 80077a6:	9307      	str	r3, [sp, #28]
 80077a8:	2200      	movs	r2, #0
 80077aa:	2312      	movs	r3, #18
 80077ac:	e7d0      	b.n	8007750 <_dtoa_r+0x238>
 80077ae:	2301      	movs	r3, #1
 80077b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80077b2:	e7f5      	b.n	80077a0 <_dtoa_r+0x288>
 80077b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80077b6:	9300      	str	r3, [sp, #0]
 80077b8:	9307      	str	r3, [sp, #28]
 80077ba:	e7d7      	b.n	800776c <_dtoa_r+0x254>
 80077bc:	3101      	adds	r1, #1
 80077be:	0052      	lsls	r2, r2, #1
 80077c0:	e7d8      	b.n	8007774 <_dtoa_r+0x25c>
 80077c2:	bf00      	nop
 80077c4:	f3af 8000 	nop.w
 80077c8:	636f4361 	.word	0x636f4361
 80077cc:	3fd287a7 	.word	0x3fd287a7
 80077d0:	8b60c8b3 	.word	0x8b60c8b3
 80077d4:	3fc68a28 	.word	0x3fc68a28
 80077d8:	509f79fb 	.word	0x509f79fb
 80077dc:	3fd34413 	.word	0x3fd34413
 80077e0:	080095e5 	.word	0x080095e5
 80077e4:	080095fc 	.word	0x080095fc
 80077e8:	7ff00000 	.word	0x7ff00000
 80077ec:	080095b5 	.word	0x080095b5
 80077f0:	3ff80000 	.word	0x3ff80000
 80077f4:	080096f8 	.word	0x080096f8
 80077f8:	08009654 	.word	0x08009654
 80077fc:	080095e1 	.word	0x080095e1
 8007800:	080095b4 	.word	0x080095b4
 8007804:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007808:	6018      	str	r0, [r3, #0]
 800780a:	9b07      	ldr	r3, [sp, #28]
 800780c:	2b0e      	cmp	r3, #14
 800780e:	f200 80a4 	bhi.w	800795a <_dtoa_r+0x442>
 8007812:	2c00      	cmp	r4, #0
 8007814:	f000 80a1 	beq.w	800795a <_dtoa_r+0x442>
 8007818:	2f00      	cmp	r7, #0
 800781a:	dd33      	ble.n	8007884 <_dtoa_r+0x36c>
 800781c:	4bad      	ldr	r3, [pc, #692]	@ (8007ad4 <_dtoa_r+0x5bc>)
 800781e:	f007 020f 	and.w	r2, r7, #15
 8007822:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007826:	ed93 7b00 	vldr	d7, [r3]
 800782a:	05f8      	lsls	r0, r7, #23
 800782c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007830:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007834:	d516      	bpl.n	8007864 <_dtoa_r+0x34c>
 8007836:	4ba8      	ldr	r3, [pc, #672]	@ (8007ad8 <_dtoa_r+0x5c0>)
 8007838:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800783c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007840:	f7f9 f824 	bl	800088c <__aeabi_ddiv>
 8007844:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007848:	f004 040f 	and.w	r4, r4, #15
 800784c:	2603      	movs	r6, #3
 800784e:	4da2      	ldr	r5, [pc, #648]	@ (8007ad8 <_dtoa_r+0x5c0>)
 8007850:	b954      	cbnz	r4, 8007868 <_dtoa_r+0x350>
 8007852:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007856:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800785a:	f7f9 f817 	bl	800088c <__aeabi_ddiv>
 800785e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007862:	e028      	b.n	80078b6 <_dtoa_r+0x39e>
 8007864:	2602      	movs	r6, #2
 8007866:	e7f2      	b.n	800784e <_dtoa_r+0x336>
 8007868:	07e1      	lsls	r1, r4, #31
 800786a:	d508      	bpl.n	800787e <_dtoa_r+0x366>
 800786c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007870:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007874:	f7f8 fee0 	bl	8000638 <__aeabi_dmul>
 8007878:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800787c:	3601      	adds	r6, #1
 800787e:	1064      	asrs	r4, r4, #1
 8007880:	3508      	adds	r5, #8
 8007882:	e7e5      	b.n	8007850 <_dtoa_r+0x338>
 8007884:	f000 80d2 	beq.w	8007a2c <_dtoa_r+0x514>
 8007888:	427c      	negs	r4, r7
 800788a:	4b92      	ldr	r3, [pc, #584]	@ (8007ad4 <_dtoa_r+0x5bc>)
 800788c:	4d92      	ldr	r5, [pc, #584]	@ (8007ad8 <_dtoa_r+0x5c0>)
 800788e:	f004 020f 	and.w	r2, r4, #15
 8007892:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800789a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800789e:	f7f8 fecb 	bl	8000638 <__aeabi_dmul>
 80078a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078a6:	1124      	asrs	r4, r4, #4
 80078a8:	2300      	movs	r3, #0
 80078aa:	2602      	movs	r6, #2
 80078ac:	2c00      	cmp	r4, #0
 80078ae:	f040 80b2 	bne.w	8007a16 <_dtoa_r+0x4fe>
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d1d3      	bne.n	800785e <_dtoa_r+0x346>
 80078b6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80078b8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	f000 80b7 	beq.w	8007a30 <_dtoa_r+0x518>
 80078c2:	4b86      	ldr	r3, [pc, #536]	@ (8007adc <_dtoa_r+0x5c4>)
 80078c4:	2200      	movs	r2, #0
 80078c6:	4620      	mov	r0, r4
 80078c8:	4629      	mov	r1, r5
 80078ca:	f7f9 f927 	bl	8000b1c <__aeabi_dcmplt>
 80078ce:	2800      	cmp	r0, #0
 80078d0:	f000 80ae 	beq.w	8007a30 <_dtoa_r+0x518>
 80078d4:	9b07      	ldr	r3, [sp, #28]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	f000 80aa 	beq.w	8007a30 <_dtoa_r+0x518>
 80078dc:	9b00      	ldr	r3, [sp, #0]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	dd37      	ble.n	8007952 <_dtoa_r+0x43a>
 80078e2:	1e7b      	subs	r3, r7, #1
 80078e4:	9304      	str	r3, [sp, #16]
 80078e6:	4620      	mov	r0, r4
 80078e8:	4b7d      	ldr	r3, [pc, #500]	@ (8007ae0 <_dtoa_r+0x5c8>)
 80078ea:	2200      	movs	r2, #0
 80078ec:	4629      	mov	r1, r5
 80078ee:	f7f8 fea3 	bl	8000638 <__aeabi_dmul>
 80078f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80078f6:	9c00      	ldr	r4, [sp, #0]
 80078f8:	3601      	adds	r6, #1
 80078fa:	4630      	mov	r0, r6
 80078fc:	f7f8 fe32 	bl	8000564 <__aeabi_i2d>
 8007900:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007904:	f7f8 fe98 	bl	8000638 <__aeabi_dmul>
 8007908:	4b76      	ldr	r3, [pc, #472]	@ (8007ae4 <_dtoa_r+0x5cc>)
 800790a:	2200      	movs	r2, #0
 800790c:	f7f8 fcde 	bl	80002cc <__adddf3>
 8007910:	4605      	mov	r5, r0
 8007912:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007916:	2c00      	cmp	r4, #0
 8007918:	f040 808d 	bne.w	8007a36 <_dtoa_r+0x51e>
 800791c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007920:	4b71      	ldr	r3, [pc, #452]	@ (8007ae8 <_dtoa_r+0x5d0>)
 8007922:	2200      	movs	r2, #0
 8007924:	f7f8 fcd0 	bl	80002c8 <__aeabi_dsub>
 8007928:	4602      	mov	r2, r0
 800792a:	460b      	mov	r3, r1
 800792c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007930:	462a      	mov	r2, r5
 8007932:	4633      	mov	r3, r6
 8007934:	f7f9 f910 	bl	8000b58 <__aeabi_dcmpgt>
 8007938:	2800      	cmp	r0, #0
 800793a:	f040 828b 	bne.w	8007e54 <_dtoa_r+0x93c>
 800793e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007942:	462a      	mov	r2, r5
 8007944:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007948:	f7f9 f8e8 	bl	8000b1c <__aeabi_dcmplt>
 800794c:	2800      	cmp	r0, #0
 800794e:	f040 8128 	bne.w	8007ba2 <_dtoa_r+0x68a>
 8007952:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007956:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800795a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800795c:	2b00      	cmp	r3, #0
 800795e:	f2c0 815a 	blt.w	8007c16 <_dtoa_r+0x6fe>
 8007962:	2f0e      	cmp	r7, #14
 8007964:	f300 8157 	bgt.w	8007c16 <_dtoa_r+0x6fe>
 8007968:	4b5a      	ldr	r3, [pc, #360]	@ (8007ad4 <_dtoa_r+0x5bc>)
 800796a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800796e:	ed93 7b00 	vldr	d7, [r3]
 8007972:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007974:	2b00      	cmp	r3, #0
 8007976:	ed8d 7b00 	vstr	d7, [sp]
 800797a:	da03      	bge.n	8007984 <_dtoa_r+0x46c>
 800797c:	9b07      	ldr	r3, [sp, #28]
 800797e:	2b00      	cmp	r3, #0
 8007980:	f340 8101 	ble.w	8007b86 <_dtoa_r+0x66e>
 8007984:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007988:	4656      	mov	r6, sl
 800798a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800798e:	4620      	mov	r0, r4
 8007990:	4629      	mov	r1, r5
 8007992:	f7f8 ff7b 	bl	800088c <__aeabi_ddiv>
 8007996:	f7f9 f8ff 	bl	8000b98 <__aeabi_d2iz>
 800799a:	4680      	mov	r8, r0
 800799c:	f7f8 fde2 	bl	8000564 <__aeabi_i2d>
 80079a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079a4:	f7f8 fe48 	bl	8000638 <__aeabi_dmul>
 80079a8:	4602      	mov	r2, r0
 80079aa:	460b      	mov	r3, r1
 80079ac:	4620      	mov	r0, r4
 80079ae:	4629      	mov	r1, r5
 80079b0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80079b4:	f7f8 fc88 	bl	80002c8 <__aeabi_dsub>
 80079b8:	f806 4b01 	strb.w	r4, [r6], #1
 80079bc:	9d07      	ldr	r5, [sp, #28]
 80079be:	eba6 040a 	sub.w	r4, r6, sl
 80079c2:	42a5      	cmp	r5, r4
 80079c4:	4602      	mov	r2, r0
 80079c6:	460b      	mov	r3, r1
 80079c8:	f040 8117 	bne.w	8007bfa <_dtoa_r+0x6e2>
 80079cc:	f7f8 fc7e 	bl	80002cc <__adddf3>
 80079d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079d4:	4604      	mov	r4, r0
 80079d6:	460d      	mov	r5, r1
 80079d8:	f7f9 f8be 	bl	8000b58 <__aeabi_dcmpgt>
 80079dc:	2800      	cmp	r0, #0
 80079de:	f040 80f9 	bne.w	8007bd4 <_dtoa_r+0x6bc>
 80079e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80079e6:	4620      	mov	r0, r4
 80079e8:	4629      	mov	r1, r5
 80079ea:	f7f9 f88d 	bl	8000b08 <__aeabi_dcmpeq>
 80079ee:	b118      	cbz	r0, 80079f8 <_dtoa_r+0x4e0>
 80079f0:	f018 0f01 	tst.w	r8, #1
 80079f4:	f040 80ee 	bne.w	8007bd4 <_dtoa_r+0x6bc>
 80079f8:	4649      	mov	r1, r9
 80079fa:	4658      	mov	r0, fp
 80079fc:	f000 fc90 	bl	8008320 <_Bfree>
 8007a00:	2300      	movs	r3, #0
 8007a02:	7033      	strb	r3, [r6, #0]
 8007a04:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007a06:	3701      	adds	r7, #1
 8007a08:	601f      	str	r7, [r3, #0]
 8007a0a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	f000 831d 	beq.w	800804c <_dtoa_r+0xb34>
 8007a12:	601e      	str	r6, [r3, #0]
 8007a14:	e31a      	b.n	800804c <_dtoa_r+0xb34>
 8007a16:	07e2      	lsls	r2, r4, #31
 8007a18:	d505      	bpl.n	8007a26 <_dtoa_r+0x50e>
 8007a1a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007a1e:	f7f8 fe0b 	bl	8000638 <__aeabi_dmul>
 8007a22:	3601      	adds	r6, #1
 8007a24:	2301      	movs	r3, #1
 8007a26:	1064      	asrs	r4, r4, #1
 8007a28:	3508      	adds	r5, #8
 8007a2a:	e73f      	b.n	80078ac <_dtoa_r+0x394>
 8007a2c:	2602      	movs	r6, #2
 8007a2e:	e742      	b.n	80078b6 <_dtoa_r+0x39e>
 8007a30:	9c07      	ldr	r4, [sp, #28]
 8007a32:	9704      	str	r7, [sp, #16]
 8007a34:	e761      	b.n	80078fa <_dtoa_r+0x3e2>
 8007a36:	4b27      	ldr	r3, [pc, #156]	@ (8007ad4 <_dtoa_r+0x5bc>)
 8007a38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007a3a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007a3e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007a42:	4454      	add	r4, sl
 8007a44:	2900      	cmp	r1, #0
 8007a46:	d053      	beq.n	8007af0 <_dtoa_r+0x5d8>
 8007a48:	4928      	ldr	r1, [pc, #160]	@ (8007aec <_dtoa_r+0x5d4>)
 8007a4a:	2000      	movs	r0, #0
 8007a4c:	f7f8 ff1e 	bl	800088c <__aeabi_ddiv>
 8007a50:	4633      	mov	r3, r6
 8007a52:	462a      	mov	r2, r5
 8007a54:	f7f8 fc38 	bl	80002c8 <__aeabi_dsub>
 8007a58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007a5c:	4656      	mov	r6, sl
 8007a5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a62:	f7f9 f899 	bl	8000b98 <__aeabi_d2iz>
 8007a66:	4605      	mov	r5, r0
 8007a68:	f7f8 fd7c 	bl	8000564 <__aeabi_i2d>
 8007a6c:	4602      	mov	r2, r0
 8007a6e:	460b      	mov	r3, r1
 8007a70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a74:	f7f8 fc28 	bl	80002c8 <__aeabi_dsub>
 8007a78:	3530      	adds	r5, #48	@ 0x30
 8007a7a:	4602      	mov	r2, r0
 8007a7c:	460b      	mov	r3, r1
 8007a7e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007a82:	f806 5b01 	strb.w	r5, [r6], #1
 8007a86:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007a8a:	f7f9 f847 	bl	8000b1c <__aeabi_dcmplt>
 8007a8e:	2800      	cmp	r0, #0
 8007a90:	d171      	bne.n	8007b76 <_dtoa_r+0x65e>
 8007a92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a96:	4911      	ldr	r1, [pc, #68]	@ (8007adc <_dtoa_r+0x5c4>)
 8007a98:	2000      	movs	r0, #0
 8007a9a:	f7f8 fc15 	bl	80002c8 <__aeabi_dsub>
 8007a9e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007aa2:	f7f9 f83b 	bl	8000b1c <__aeabi_dcmplt>
 8007aa6:	2800      	cmp	r0, #0
 8007aa8:	f040 8095 	bne.w	8007bd6 <_dtoa_r+0x6be>
 8007aac:	42a6      	cmp	r6, r4
 8007aae:	f43f af50 	beq.w	8007952 <_dtoa_r+0x43a>
 8007ab2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007ab6:	4b0a      	ldr	r3, [pc, #40]	@ (8007ae0 <_dtoa_r+0x5c8>)
 8007ab8:	2200      	movs	r2, #0
 8007aba:	f7f8 fdbd 	bl	8000638 <__aeabi_dmul>
 8007abe:	4b08      	ldr	r3, [pc, #32]	@ (8007ae0 <_dtoa_r+0x5c8>)
 8007ac0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007aca:	f7f8 fdb5 	bl	8000638 <__aeabi_dmul>
 8007ace:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ad2:	e7c4      	b.n	8007a5e <_dtoa_r+0x546>
 8007ad4:	080096f8 	.word	0x080096f8
 8007ad8:	080096d0 	.word	0x080096d0
 8007adc:	3ff00000 	.word	0x3ff00000
 8007ae0:	40240000 	.word	0x40240000
 8007ae4:	401c0000 	.word	0x401c0000
 8007ae8:	40140000 	.word	0x40140000
 8007aec:	3fe00000 	.word	0x3fe00000
 8007af0:	4631      	mov	r1, r6
 8007af2:	4628      	mov	r0, r5
 8007af4:	f7f8 fda0 	bl	8000638 <__aeabi_dmul>
 8007af8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007afc:	9415      	str	r4, [sp, #84]	@ 0x54
 8007afe:	4656      	mov	r6, sl
 8007b00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b04:	f7f9 f848 	bl	8000b98 <__aeabi_d2iz>
 8007b08:	4605      	mov	r5, r0
 8007b0a:	f7f8 fd2b 	bl	8000564 <__aeabi_i2d>
 8007b0e:	4602      	mov	r2, r0
 8007b10:	460b      	mov	r3, r1
 8007b12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b16:	f7f8 fbd7 	bl	80002c8 <__aeabi_dsub>
 8007b1a:	3530      	adds	r5, #48	@ 0x30
 8007b1c:	f806 5b01 	strb.w	r5, [r6], #1
 8007b20:	4602      	mov	r2, r0
 8007b22:	460b      	mov	r3, r1
 8007b24:	42a6      	cmp	r6, r4
 8007b26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007b2a:	f04f 0200 	mov.w	r2, #0
 8007b2e:	d124      	bne.n	8007b7a <_dtoa_r+0x662>
 8007b30:	4bac      	ldr	r3, [pc, #688]	@ (8007de4 <_dtoa_r+0x8cc>)
 8007b32:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007b36:	f7f8 fbc9 	bl	80002cc <__adddf3>
 8007b3a:	4602      	mov	r2, r0
 8007b3c:	460b      	mov	r3, r1
 8007b3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b42:	f7f9 f809 	bl	8000b58 <__aeabi_dcmpgt>
 8007b46:	2800      	cmp	r0, #0
 8007b48:	d145      	bne.n	8007bd6 <_dtoa_r+0x6be>
 8007b4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007b4e:	49a5      	ldr	r1, [pc, #660]	@ (8007de4 <_dtoa_r+0x8cc>)
 8007b50:	2000      	movs	r0, #0
 8007b52:	f7f8 fbb9 	bl	80002c8 <__aeabi_dsub>
 8007b56:	4602      	mov	r2, r0
 8007b58:	460b      	mov	r3, r1
 8007b5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b5e:	f7f8 ffdd 	bl	8000b1c <__aeabi_dcmplt>
 8007b62:	2800      	cmp	r0, #0
 8007b64:	f43f aef5 	beq.w	8007952 <_dtoa_r+0x43a>
 8007b68:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007b6a:	1e73      	subs	r3, r6, #1
 8007b6c:	9315      	str	r3, [sp, #84]	@ 0x54
 8007b6e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007b72:	2b30      	cmp	r3, #48	@ 0x30
 8007b74:	d0f8      	beq.n	8007b68 <_dtoa_r+0x650>
 8007b76:	9f04      	ldr	r7, [sp, #16]
 8007b78:	e73e      	b.n	80079f8 <_dtoa_r+0x4e0>
 8007b7a:	4b9b      	ldr	r3, [pc, #620]	@ (8007de8 <_dtoa_r+0x8d0>)
 8007b7c:	f7f8 fd5c 	bl	8000638 <__aeabi_dmul>
 8007b80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b84:	e7bc      	b.n	8007b00 <_dtoa_r+0x5e8>
 8007b86:	d10c      	bne.n	8007ba2 <_dtoa_r+0x68a>
 8007b88:	4b98      	ldr	r3, [pc, #608]	@ (8007dec <_dtoa_r+0x8d4>)
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b90:	f7f8 fd52 	bl	8000638 <__aeabi_dmul>
 8007b94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b98:	f7f8 ffd4 	bl	8000b44 <__aeabi_dcmpge>
 8007b9c:	2800      	cmp	r0, #0
 8007b9e:	f000 8157 	beq.w	8007e50 <_dtoa_r+0x938>
 8007ba2:	2400      	movs	r4, #0
 8007ba4:	4625      	mov	r5, r4
 8007ba6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ba8:	43db      	mvns	r3, r3
 8007baa:	9304      	str	r3, [sp, #16]
 8007bac:	4656      	mov	r6, sl
 8007bae:	2700      	movs	r7, #0
 8007bb0:	4621      	mov	r1, r4
 8007bb2:	4658      	mov	r0, fp
 8007bb4:	f000 fbb4 	bl	8008320 <_Bfree>
 8007bb8:	2d00      	cmp	r5, #0
 8007bba:	d0dc      	beq.n	8007b76 <_dtoa_r+0x65e>
 8007bbc:	b12f      	cbz	r7, 8007bca <_dtoa_r+0x6b2>
 8007bbe:	42af      	cmp	r7, r5
 8007bc0:	d003      	beq.n	8007bca <_dtoa_r+0x6b2>
 8007bc2:	4639      	mov	r1, r7
 8007bc4:	4658      	mov	r0, fp
 8007bc6:	f000 fbab 	bl	8008320 <_Bfree>
 8007bca:	4629      	mov	r1, r5
 8007bcc:	4658      	mov	r0, fp
 8007bce:	f000 fba7 	bl	8008320 <_Bfree>
 8007bd2:	e7d0      	b.n	8007b76 <_dtoa_r+0x65e>
 8007bd4:	9704      	str	r7, [sp, #16]
 8007bd6:	4633      	mov	r3, r6
 8007bd8:	461e      	mov	r6, r3
 8007bda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007bde:	2a39      	cmp	r2, #57	@ 0x39
 8007be0:	d107      	bne.n	8007bf2 <_dtoa_r+0x6da>
 8007be2:	459a      	cmp	sl, r3
 8007be4:	d1f8      	bne.n	8007bd8 <_dtoa_r+0x6c0>
 8007be6:	9a04      	ldr	r2, [sp, #16]
 8007be8:	3201      	adds	r2, #1
 8007bea:	9204      	str	r2, [sp, #16]
 8007bec:	2230      	movs	r2, #48	@ 0x30
 8007bee:	f88a 2000 	strb.w	r2, [sl]
 8007bf2:	781a      	ldrb	r2, [r3, #0]
 8007bf4:	3201      	adds	r2, #1
 8007bf6:	701a      	strb	r2, [r3, #0]
 8007bf8:	e7bd      	b.n	8007b76 <_dtoa_r+0x65e>
 8007bfa:	4b7b      	ldr	r3, [pc, #492]	@ (8007de8 <_dtoa_r+0x8d0>)
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f7f8 fd1b 	bl	8000638 <__aeabi_dmul>
 8007c02:	2200      	movs	r2, #0
 8007c04:	2300      	movs	r3, #0
 8007c06:	4604      	mov	r4, r0
 8007c08:	460d      	mov	r5, r1
 8007c0a:	f7f8 ff7d 	bl	8000b08 <__aeabi_dcmpeq>
 8007c0e:	2800      	cmp	r0, #0
 8007c10:	f43f aebb 	beq.w	800798a <_dtoa_r+0x472>
 8007c14:	e6f0      	b.n	80079f8 <_dtoa_r+0x4e0>
 8007c16:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007c18:	2a00      	cmp	r2, #0
 8007c1a:	f000 80db 	beq.w	8007dd4 <_dtoa_r+0x8bc>
 8007c1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c20:	2a01      	cmp	r2, #1
 8007c22:	f300 80bf 	bgt.w	8007da4 <_dtoa_r+0x88c>
 8007c26:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007c28:	2a00      	cmp	r2, #0
 8007c2a:	f000 80b7 	beq.w	8007d9c <_dtoa_r+0x884>
 8007c2e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007c32:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007c34:	4646      	mov	r6, r8
 8007c36:	9a08      	ldr	r2, [sp, #32]
 8007c38:	2101      	movs	r1, #1
 8007c3a:	441a      	add	r2, r3
 8007c3c:	4658      	mov	r0, fp
 8007c3e:	4498      	add	r8, r3
 8007c40:	9208      	str	r2, [sp, #32]
 8007c42:	f000 fc21 	bl	8008488 <__i2b>
 8007c46:	4605      	mov	r5, r0
 8007c48:	b15e      	cbz	r6, 8007c62 <_dtoa_r+0x74a>
 8007c4a:	9b08      	ldr	r3, [sp, #32]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	dd08      	ble.n	8007c62 <_dtoa_r+0x74a>
 8007c50:	42b3      	cmp	r3, r6
 8007c52:	9a08      	ldr	r2, [sp, #32]
 8007c54:	bfa8      	it	ge
 8007c56:	4633      	movge	r3, r6
 8007c58:	eba8 0803 	sub.w	r8, r8, r3
 8007c5c:	1af6      	subs	r6, r6, r3
 8007c5e:	1ad3      	subs	r3, r2, r3
 8007c60:	9308      	str	r3, [sp, #32]
 8007c62:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c64:	b1f3      	cbz	r3, 8007ca4 <_dtoa_r+0x78c>
 8007c66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	f000 80b7 	beq.w	8007ddc <_dtoa_r+0x8c4>
 8007c6e:	b18c      	cbz	r4, 8007c94 <_dtoa_r+0x77c>
 8007c70:	4629      	mov	r1, r5
 8007c72:	4622      	mov	r2, r4
 8007c74:	4658      	mov	r0, fp
 8007c76:	f000 fcc7 	bl	8008608 <__pow5mult>
 8007c7a:	464a      	mov	r2, r9
 8007c7c:	4601      	mov	r1, r0
 8007c7e:	4605      	mov	r5, r0
 8007c80:	4658      	mov	r0, fp
 8007c82:	f000 fc17 	bl	80084b4 <__multiply>
 8007c86:	4649      	mov	r1, r9
 8007c88:	9004      	str	r0, [sp, #16]
 8007c8a:	4658      	mov	r0, fp
 8007c8c:	f000 fb48 	bl	8008320 <_Bfree>
 8007c90:	9b04      	ldr	r3, [sp, #16]
 8007c92:	4699      	mov	r9, r3
 8007c94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c96:	1b1a      	subs	r2, r3, r4
 8007c98:	d004      	beq.n	8007ca4 <_dtoa_r+0x78c>
 8007c9a:	4649      	mov	r1, r9
 8007c9c:	4658      	mov	r0, fp
 8007c9e:	f000 fcb3 	bl	8008608 <__pow5mult>
 8007ca2:	4681      	mov	r9, r0
 8007ca4:	2101      	movs	r1, #1
 8007ca6:	4658      	mov	r0, fp
 8007ca8:	f000 fbee 	bl	8008488 <__i2b>
 8007cac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007cae:	4604      	mov	r4, r0
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	f000 81cf 	beq.w	8008054 <_dtoa_r+0xb3c>
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	4601      	mov	r1, r0
 8007cba:	4658      	mov	r0, fp
 8007cbc:	f000 fca4 	bl	8008608 <__pow5mult>
 8007cc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	4604      	mov	r4, r0
 8007cc6:	f300 8095 	bgt.w	8007df4 <_dtoa_r+0x8dc>
 8007cca:	9b02      	ldr	r3, [sp, #8]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	f040 8087 	bne.w	8007de0 <_dtoa_r+0x8c8>
 8007cd2:	9b03      	ldr	r3, [sp, #12]
 8007cd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	f040 8089 	bne.w	8007df0 <_dtoa_r+0x8d8>
 8007cde:	9b03      	ldr	r3, [sp, #12]
 8007ce0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007ce4:	0d1b      	lsrs	r3, r3, #20
 8007ce6:	051b      	lsls	r3, r3, #20
 8007ce8:	b12b      	cbz	r3, 8007cf6 <_dtoa_r+0x7de>
 8007cea:	9b08      	ldr	r3, [sp, #32]
 8007cec:	3301      	adds	r3, #1
 8007cee:	9308      	str	r3, [sp, #32]
 8007cf0:	f108 0801 	add.w	r8, r8, #1
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007cf8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	f000 81b0 	beq.w	8008060 <_dtoa_r+0xb48>
 8007d00:	6923      	ldr	r3, [r4, #16]
 8007d02:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007d06:	6918      	ldr	r0, [r3, #16]
 8007d08:	f000 fb72 	bl	80083f0 <__hi0bits>
 8007d0c:	f1c0 0020 	rsb	r0, r0, #32
 8007d10:	9b08      	ldr	r3, [sp, #32]
 8007d12:	4418      	add	r0, r3
 8007d14:	f010 001f 	ands.w	r0, r0, #31
 8007d18:	d077      	beq.n	8007e0a <_dtoa_r+0x8f2>
 8007d1a:	f1c0 0320 	rsb	r3, r0, #32
 8007d1e:	2b04      	cmp	r3, #4
 8007d20:	dd6b      	ble.n	8007dfa <_dtoa_r+0x8e2>
 8007d22:	9b08      	ldr	r3, [sp, #32]
 8007d24:	f1c0 001c 	rsb	r0, r0, #28
 8007d28:	4403      	add	r3, r0
 8007d2a:	4480      	add	r8, r0
 8007d2c:	4406      	add	r6, r0
 8007d2e:	9308      	str	r3, [sp, #32]
 8007d30:	f1b8 0f00 	cmp.w	r8, #0
 8007d34:	dd05      	ble.n	8007d42 <_dtoa_r+0x82a>
 8007d36:	4649      	mov	r1, r9
 8007d38:	4642      	mov	r2, r8
 8007d3a:	4658      	mov	r0, fp
 8007d3c:	f000 fcbe 	bl	80086bc <__lshift>
 8007d40:	4681      	mov	r9, r0
 8007d42:	9b08      	ldr	r3, [sp, #32]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	dd05      	ble.n	8007d54 <_dtoa_r+0x83c>
 8007d48:	4621      	mov	r1, r4
 8007d4a:	461a      	mov	r2, r3
 8007d4c:	4658      	mov	r0, fp
 8007d4e:	f000 fcb5 	bl	80086bc <__lshift>
 8007d52:	4604      	mov	r4, r0
 8007d54:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d059      	beq.n	8007e0e <_dtoa_r+0x8f6>
 8007d5a:	4621      	mov	r1, r4
 8007d5c:	4648      	mov	r0, r9
 8007d5e:	f000 fd19 	bl	8008794 <__mcmp>
 8007d62:	2800      	cmp	r0, #0
 8007d64:	da53      	bge.n	8007e0e <_dtoa_r+0x8f6>
 8007d66:	1e7b      	subs	r3, r7, #1
 8007d68:	9304      	str	r3, [sp, #16]
 8007d6a:	4649      	mov	r1, r9
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	220a      	movs	r2, #10
 8007d70:	4658      	mov	r0, fp
 8007d72:	f000 faf7 	bl	8008364 <__multadd>
 8007d76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d78:	4681      	mov	r9, r0
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	f000 8172 	beq.w	8008064 <_dtoa_r+0xb4c>
 8007d80:	2300      	movs	r3, #0
 8007d82:	4629      	mov	r1, r5
 8007d84:	220a      	movs	r2, #10
 8007d86:	4658      	mov	r0, fp
 8007d88:	f000 faec 	bl	8008364 <__multadd>
 8007d8c:	9b00      	ldr	r3, [sp, #0]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	4605      	mov	r5, r0
 8007d92:	dc67      	bgt.n	8007e64 <_dtoa_r+0x94c>
 8007d94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d96:	2b02      	cmp	r3, #2
 8007d98:	dc41      	bgt.n	8007e1e <_dtoa_r+0x906>
 8007d9a:	e063      	b.n	8007e64 <_dtoa_r+0x94c>
 8007d9c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007d9e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007da2:	e746      	b.n	8007c32 <_dtoa_r+0x71a>
 8007da4:	9b07      	ldr	r3, [sp, #28]
 8007da6:	1e5c      	subs	r4, r3, #1
 8007da8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007daa:	42a3      	cmp	r3, r4
 8007dac:	bfbf      	itttt	lt
 8007dae:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007db0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007db2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007db4:	1ae3      	sublt	r3, r4, r3
 8007db6:	bfb4      	ite	lt
 8007db8:	18d2      	addlt	r2, r2, r3
 8007dba:	1b1c      	subge	r4, r3, r4
 8007dbc:	9b07      	ldr	r3, [sp, #28]
 8007dbe:	bfbc      	itt	lt
 8007dc0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007dc2:	2400      	movlt	r4, #0
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	bfb5      	itete	lt
 8007dc8:	eba8 0603 	sublt.w	r6, r8, r3
 8007dcc:	9b07      	ldrge	r3, [sp, #28]
 8007dce:	2300      	movlt	r3, #0
 8007dd0:	4646      	movge	r6, r8
 8007dd2:	e730      	b.n	8007c36 <_dtoa_r+0x71e>
 8007dd4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007dd6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007dd8:	4646      	mov	r6, r8
 8007dda:	e735      	b.n	8007c48 <_dtoa_r+0x730>
 8007ddc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007dde:	e75c      	b.n	8007c9a <_dtoa_r+0x782>
 8007de0:	2300      	movs	r3, #0
 8007de2:	e788      	b.n	8007cf6 <_dtoa_r+0x7de>
 8007de4:	3fe00000 	.word	0x3fe00000
 8007de8:	40240000 	.word	0x40240000
 8007dec:	40140000 	.word	0x40140000
 8007df0:	9b02      	ldr	r3, [sp, #8]
 8007df2:	e780      	b.n	8007cf6 <_dtoa_r+0x7de>
 8007df4:	2300      	movs	r3, #0
 8007df6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007df8:	e782      	b.n	8007d00 <_dtoa_r+0x7e8>
 8007dfa:	d099      	beq.n	8007d30 <_dtoa_r+0x818>
 8007dfc:	9a08      	ldr	r2, [sp, #32]
 8007dfe:	331c      	adds	r3, #28
 8007e00:	441a      	add	r2, r3
 8007e02:	4498      	add	r8, r3
 8007e04:	441e      	add	r6, r3
 8007e06:	9208      	str	r2, [sp, #32]
 8007e08:	e792      	b.n	8007d30 <_dtoa_r+0x818>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	e7f6      	b.n	8007dfc <_dtoa_r+0x8e4>
 8007e0e:	9b07      	ldr	r3, [sp, #28]
 8007e10:	9704      	str	r7, [sp, #16]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	dc20      	bgt.n	8007e58 <_dtoa_r+0x940>
 8007e16:	9300      	str	r3, [sp, #0]
 8007e18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e1a:	2b02      	cmp	r3, #2
 8007e1c:	dd1e      	ble.n	8007e5c <_dtoa_r+0x944>
 8007e1e:	9b00      	ldr	r3, [sp, #0]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	f47f aec0 	bne.w	8007ba6 <_dtoa_r+0x68e>
 8007e26:	4621      	mov	r1, r4
 8007e28:	2205      	movs	r2, #5
 8007e2a:	4658      	mov	r0, fp
 8007e2c:	f000 fa9a 	bl	8008364 <__multadd>
 8007e30:	4601      	mov	r1, r0
 8007e32:	4604      	mov	r4, r0
 8007e34:	4648      	mov	r0, r9
 8007e36:	f000 fcad 	bl	8008794 <__mcmp>
 8007e3a:	2800      	cmp	r0, #0
 8007e3c:	f77f aeb3 	ble.w	8007ba6 <_dtoa_r+0x68e>
 8007e40:	4656      	mov	r6, sl
 8007e42:	2331      	movs	r3, #49	@ 0x31
 8007e44:	f806 3b01 	strb.w	r3, [r6], #1
 8007e48:	9b04      	ldr	r3, [sp, #16]
 8007e4a:	3301      	adds	r3, #1
 8007e4c:	9304      	str	r3, [sp, #16]
 8007e4e:	e6ae      	b.n	8007bae <_dtoa_r+0x696>
 8007e50:	9c07      	ldr	r4, [sp, #28]
 8007e52:	9704      	str	r7, [sp, #16]
 8007e54:	4625      	mov	r5, r4
 8007e56:	e7f3      	b.n	8007e40 <_dtoa_r+0x928>
 8007e58:	9b07      	ldr	r3, [sp, #28]
 8007e5a:	9300      	str	r3, [sp, #0]
 8007e5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	f000 8104 	beq.w	800806c <_dtoa_r+0xb54>
 8007e64:	2e00      	cmp	r6, #0
 8007e66:	dd05      	ble.n	8007e74 <_dtoa_r+0x95c>
 8007e68:	4629      	mov	r1, r5
 8007e6a:	4632      	mov	r2, r6
 8007e6c:	4658      	mov	r0, fp
 8007e6e:	f000 fc25 	bl	80086bc <__lshift>
 8007e72:	4605      	mov	r5, r0
 8007e74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d05a      	beq.n	8007f30 <_dtoa_r+0xa18>
 8007e7a:	6869      	ldr	r1, [r5, #4]
 8007e7c:	4658      	mov	r0, fp
 8007e7e:	f000 fa0f 	bl	80082a0 <_Balloc>
 8007e82:	4606      	mov	r6, r0
 8007e84:	b928      	cbnz	r0, 8007e92 <_dtoa_r+0x97a>
 8007e86:	4b84      	ldr	r3, [pc, #528]	@ (8008098 <_dtoa_r+0xb80>)
 8007e88:	4602      	mov	r2, r0
 8007e8a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007e8e:	f7ff bb5a 	b.w	8007546 <_dtoa_r+0x2e>
 8007e92:	692a      	ldr	r2, [r5, #16]
 8007e94:	3202      	adds	r2, #2
 8007e96:	0092      	lsls	r2, r2, #2
 8007e98:	f105 010c 	add.w	r1, r5, #12
 8007e9c:	300c      	adds	r0, #12
 8007e9e:	f000 ffaf 	bl	8008e00 <memcpy>
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	4631      	mov	r1, r6
 8007ea6:	4658      	mov	r0, fp
 8007ea8:	f000 fc08 	bl	80086bc <__lshift>
 8007eac:	f10a 0301 	add.w	r3, sl, #1
 8007eb0:	9307      	str	r3, [sp, #28]
 8007eb2:	9b00      	ldr	r3, [sp, #0]
 8007eb4:	4453      	add	r3, sl
 8007eb6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007eb8:	9b02      	ldr	r3, [sp, #8]
 8007eba:	f003 0301 	and.w	r3, r3, #1
 8007ebe:	462f      	mov	r7, r5
 8007ec0:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ec2:	4605      	mov	r5, r0
 8007ec4:	9b07      	ldr	r3, [sp, #28]
 8007ec6:	4621      	mov	r1, r4
 8007ec8:	3b01      	subs	r3, #1
 8007eca:	4648      	mov	r0, r9
 8007ecc:	9300      	str	r3, [sp, #0]
 8007ece:	f7ff fa9a 	bl	8007406 <quorem>
 8007ed2:	4639      	mov	r1, r7
 8007ed4:	9002      	str	r0, [sp, #8]
 8007ed6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007eda:	4648      	mov	r0, r9
 8007edc:	f000 fc5a 	bl	8008794 <__mcmp>
 8007ee0:	462a      	mov	r2, r5
 8007ee2:	9008      	str	r0, [sp, #32]
 8007ee4:	4621      	mov	r1, r4
 8007ee6:	4658      	mov	r0, fp
 8007ee8:	f000 fc70 	bl	80087cc <__mdiff>
 8007eec:	68c2      	ldr	r2, [r0, #12]
 8007eee:	4606      	mov	r6, r0
 8007ef0:	bb02      	cbnz	r2, 8007f34 <_dtoa_r+0xa1c>
 8007ef2:	4601      	mov	r1, r0
 8007ef4:	4648      	mov	r0, r9
 8007ef6:	f000 fc4d 	bl	8008794 <__mcmp>
 8007efa:	4602      	mov	r2, r0
 8007efc:	4631      	mov	r1, r6
 8007efe:	4658      	mov	r0, fp
 8007f00:	920e      	str	r2, [sp, #56]	@ 0x38
 8007f02:	f000 fa0d 	bl	8008320 <_Bfree>
 8007f06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f08:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007f0a:	9e07      	ldr	r6, [sp, #28]
 8007f0c:	ea43 0102 	orr.w	r1, r3, r2
 8007f10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f12:	4319      	orrs	r1, r3
 8007f14:	d110      	bne.n	8007f38 <_dtoa_r+0xa20>
 8007f16:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007f1a:	d029      	beq.n	8007f70 <_dtoa_r+0xa58>
 8007f1c:	9b08      	ldr	r3, [sp, #32]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	dd02      	ble.n	8007f28 <_dtoa_r+0xa10>
 8007f22:	9b02      	ldr	r3, [sp, #8]
 8007f24:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007f28:	9b00      	ldr	r3, [sp, #0]
 8007f2a:	f883 8000 	strb.w	r8, [r3]
 8007f2e:	e63f      	b.n	8007bb0 <_dtoa_r+0x698>
 8007f30:	4628      	mov	r0, r5
 8007f32:	e7bb      	b.n	8007eac <_dtoa_r+0x994>
 8007f34:	2201      	movs	r2, #1
 8007f36:	e7e1      	b.n	8007efc <_dtoa_r+0x9e4>
 8007f38:	9b08      	ldr	r3, [sp, #32]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	db04      	blt.n	8007f48 <_dtoa_r+0xa30>
 8007f3e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f40:	430b      	orrs	r3, r1
 8007f42:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007f44:	430b      	orrs	r3, r1
 8007f46:	d120      	bne.n	8007f8a <_dtoa_r+0xa72>
 8007f48:	2a00      	cmp	r2, #0
 8007f4a:	dded      	ble.n	8007f28 <_dtoa_r+0xa10>
 8007f4c:	4649      	mov	r1, r9
 8007f4e:	2201      	movs	r2, #1
 8007f50:	4658      	mov	r0, fp
 8007f52:	f000 fbb3 	bl	80086bc <__lshift>
 8007f56:	4621      	mov	r1, r4
 8007f58:	4681      	mov	r9, r0
 8007f5a:	f000 fc1b 	bl	8008794 <__mcmp>
 8007f5e:	2800      	cmp	r0, #0
 8007f60:	dc03      	bgt.n	8007f6a <_dtoa_r+0xa52>
 8007f62:	d1e1      	bne.n	8007f28 <_dtoa_r+0xa10>
 8007f64:	f018 0f01 	tst.w	r8, #1
 8007f68:	d0de      	beq.n	8007f28 <_dtoa_r+0xa10>
 8007f6a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007f6e:	d1d8      	bne.n	8007f22 <_dtoa_r+0xa0a>
 8007f70:	9a00      	ldr	r2, [sp, #0]
 8007f72:	2339      	movs	r3, #57	@ 0x39
 8007f74:	7013      	strb	r3, [r2, #0]
 8007f76:	4633      	mov	r3, r6
 8007f78:	461e      	mov	r6, r3
 8007f7a:	3b01      	subs	r3, #1
 8007f7c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007f80:	2a39      	cmp	r2, #57	@ 0x39
 8007f82:	d052      	beq.n	800802a <_dtoa_r+0xb12>
 8007f84:	3201      	adds	r2, #1
 8007f86:	701a      	strb	r2, [r3, #0]
 8007f88:	e612      	b.n	8007bb0 <_dtoa_r+0x698>
 8007f8a:	2a00      	cmp	r2, #0
 8007f8c:	dd07      	ble.n	8007f9e <_dtoa_r+0xa86>
 8007f8e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007f92:	d0ed      	beq.n	8007f70 <_dtoa_r+0xa58>
 8007f94:	9a00      	ldr	r2, [sp, #0]
 8007f96:	f108 0301 	add.w	r3, r8, #1
 8007f9a:	7013      	strb	r3, [r2, #0]
 8007f9c:	e608      	b.n	8007bb0 <_dtoa_r+0x698>
 8007f9e:	9b07      	ldr	r3, [sp, #28]
 8007fa0:	9a07      	ldr	r2, [sp, #28]
 8007fa2:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007fa6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	d028      	beq.n	8007ffe <_dtoa_r+0xae6>
 8007fac:	4649      	mov	r1, r9
 8007fae:	2300      	movs	r3, #0
 8007fb0:	220a      	movs	r2, #10
 8007fb2:	4658      	mov	r0, fp
 8007fb4:	f000 f9d6 	bl	8008364 <__multadd>
 8007fb8:	42af      	cmp	r7, r5
 8007fba:	4681      	mov	r9, r0
 8007fbc:	f04f 0300 	mov.w	r3, #0
 8007fc0:	f04f 020a 	mov.w	r2, #10
 8007fc4:	4639      	mov	r1, r7
 8007fc6:	4658      	mov	r0, fp
 8007fc8:	d107      	bne.n	8007fda <_dtoa_r+0xac2>
 8007fca:	f000 f9cb 	bl	8008364 <__multadd>
 8007fce:	4607      	mov	r7, r0
 8007fd0:	4605      	mov	r5, r0
 8007fd2:	9b07      	ldr	r3, [sp, #28]
 8007fd4:	3301      	adds	r3, #1
 8007fd6:	9307      	str	r3, [sp, #28]
 8007fd8:	e774      	b.n	8007ec4 <_dtoa_r+0x9ac>
 8007fda:	f000 f9c3 	bl	8008364 <__multadd>
 8007fde:	4629      	mov	r1, r5
 8007fe0:	4607      	mov	r7, r0
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	220a      	movs	r2, #10
 8007fe6:	4658      	mov	r0, fp
 8007fe8:	f000 f9bc 	bl	8008364 <__multadd>
 8007fec:	4605      	mov	r5, r0
 8007fee:	e7f0      	b.n	8007fd2 <_dtoa_r+0xaba>
 8007ff0:	9b00      	ldr	r3, [sp, #0]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	bfcc      	ite	gt
 8007ff6:	461e      	movgt	r6, r3
 8007ff8:	2601      	movle	r6, #1
 8007ffa:	4456      	add	r6, sl
 8007ffc:	2700      	movs	r7, #0
 8007ffe:	4649      	mov	r1, r9
 8008000:	2201      	movs	r2, #1
 8008002:	4658      	mov	r0, fp
 8008004:	f000 fb5a 	bl	80086bc <__lshift>
 8008008:	4621      	mov	r1, r4
 800800a:	4681      	mov	r9, r0
 800800c:	f000 fbc2 	bl	8008794 <__mcmp>
 8008010:	2800      	cmp	r0, #0
 8008012:	dcb0      	bgt.n	8007f76 <_dtoa_r+0xa5e>
 8008014:	d102      	bne.n	800801c <_dtoa_r+0xb04>
 8008016:	f018 0f01 	tst.w	r8, #1
 800801a:	d1ac      	bne.n	8007f76 <_dtoa_r+0xa5e>
 800801c:	4633      	mov	r3, r6
 800801e:	461e      	mov	r6, r3
 8008020:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008024:	2a30      	cmp	r2, #48	@ 0x30
 8008026:	d0fa      	beq.n	800801e <_dtoa_r+0xb06>
 8008028:	e5c2      	b.n	8007bb0 <_dtoa_r+0x698>
 800802a:	459a      	cmp	sl, r3
 800802c:	d1a4      	bne.n	8007f78 <_dtoa_r+0xa60>
 800802e:	9b04      	ldr	r3, [sp, #16]
 8008030:	3301      	adds	r3, #1
 8008032:	9304      	str	r3, [sp, #16]
 8008034:	2331      	movs	r3, #49	@ 0x31
 8008036:	f88a 3000 	strb.w	r3, [sl]
 800803a:	e5b9      	b.n	8007bb0 <_dtoa_r+0x698>
 800803c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800803e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800809c <_dtoa_r+0xb84>
 8008042:	b11b      	cbz	r3, 800804c <_dtoa_r+0xb34>
 8008044:	f10a 0308 	add.w	r3, sl, #8
 8008048:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800804a:	6013      	str	r3, [r2, #0]
 800804c:	4650      	mov	r0, sl
 800804e:	b019      	add	sp, #100	@ 0x64
 8008050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008054:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008056:	2b01      	cmp	r3, #1
 8008058:	f77f ae37 	ble.w	8007cca <_dtoa_r+0x7b2>
 800805c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800805e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008060:	2001      	movs	r0, #1
 8008062:	e655      	b.n	8007d10 <_dtoa_r+0x7f8>
 8008064:	9b00      	ldr	r3, [sp, #0]
 8008066:	2b00      	cmp	r3, #0
 8008068:	f77f aed6 	ble.w	8007e18 <_dtoa_r+0x900>
 800806c:	4656      	mov	r6, sl
 800806e:	4621      	mov	r1, r4
 8008070:	4648      	mov	r0, r9
 8008072:	f7ff f9c8 	bl	8007406 <quorem>
 8008076:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800807a:	f806 8b01 	strb.w	r8, [r6], #1
 800807e:	9b00      	ldr	r3, [sp, #0]
 8008080:	eba6 020a 	sub.w	r2, r6, sl
 8008084:	4293      	cmp	r3, r2
 8008086:	ddb3      	ble.n	8007ff0 <_dtoa_r+0xad8>
 8008088:	4649      	mov	r1, r9
 800808a:	2300      	movs	r3, #0
 800808c:	220a      	movs	r2, #10
 800808e:	4658      	mov	r0, fp
 8008090:	f000 f968 	bl	8008364 <__multadd>
 8008094:	4681      	mov	r9, r0
 8008096:	e7ea      	b.n	800806e <_dtoa_r+0xb56>
 8008098:	08009654 	.word	0x08009654
 800809c:	080095d8 	.word	0x080095d8

080080a0 <_free_r>:
 80080a0:	b538      	push	{r3, r4, r5, lr}
 80080a2:	4605      	mov	r5, r0
 80080a4:	2900      	cmp	r1, #0
 80080a6:	d041      	beq.n	800812c <_free_r+0x8c>
 80080a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080ac:	1f0c      	subs	r4, r1, #4
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	bfb8      	it	lt
 80080b2:	18e4      	addlt	r4, r4, r3
 80080b4:	f000 f8e8 	bl	8008288 <__malloc_lock>
 80080b8:	4a1d      	ldr	r2, [pc, #116]	@ (8008130 <_free_r+0x90>)
 80080ba:	6813      	ldr	r3, [r2, #0]
 80080bc:	b933      	cbnz	r3, 80080cc <_free_r+0x2c>
 80080be:	6063      	str	r3, [r4, #4]
 80080c0:	6014      	str	r4, [r2, #0]
 80080c2:	4628      	mov	r0, r5
 80080c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80080c8:	f000 b8e4 	b.w	8008294 <__malloc_unlock>
 80080cc:	42a3      	cmp	r3, r4
 80080ce:	d908      	bls.n	80080e2 <_free_r+0x42>
 80080d0:	6820      	ldr	r0, [r4, #0]
 80080d2:	1821      	adds	r1, r4, r0
 80080d4:	428b      	cmp	r3, r1
 80080d6:	bf01      	itttt	eq
 80080d8:	6819      	ldreq	r1, [r3, #0]
 80080da:	685b      	ldreq	r3, [r3, #4]
 80080dc:	1809      	addeq	r1, r1, r0
 80080de:	6021      	streq	r1, [r4, #0]
 80080e0:	e7ed      	b.n	80080be <_free_r+0x1e>
 80080e2:	461a      	mov	r2, r3
 80080e4:	685b      	ldr	r3, [r3, #4]
 80080e6:	b10b      	cbz	r3, 80080ec <_free_r+0x4c>
 80080e8:	42a3      	cmp	r3, r4
 80080ea:	d9fa      	bls.n	80080e2 <_free_r+0x42>
 80080ec:	6811      	ldr	r1, [r2, #0]
 80080ee:	1850      	adds	r0, r2, r1
 80080f0:	42a0      	cmp	r0, r4
 80080f2:	d10b      	bne.n	800810c <_free_r+0x6c>
 80080f4:	6820      	ldr	r0, [r4, #0]
 80080f6:	4401      	add	r1, r0
 80080f8:	1850      	adds	r0, r2, r1
 80080fa:	4283      	cmp	r3, r0
 80080fc:	6011      	str	r1, [r2, #0]
 80080fe:	d1e0      	bne.n	80080c2 <_free_r+0x22>
 8008100:	6818      	ldr	r0, [r3, #0]
 8008102:	685b      	ldr	r3, [r3, #4]
 8008104:	6053      	str	r3, [r2, #4]
 8008106:	4408      	add	r0, r1
 8008108:	6010      	str	r0, [r2, #0]
 800810a:	e7da      	b.n	80080c2 <_free_r+0x22>
 800810c:	d902      	bls.n	8008114 <_free_r+0x74>
 800810e:	230c      	movs	r3, #12
 8008110:	602b      	str	r3, [r5, #0]
 8008112:	e7d6      	b.n	80080c2 <_free_r+0x22>
 8008114:	6820      	ldr	r0, [r4, #0]
 8008116:	1821      	adds	r1, r4, r0
 8008118:	428b      	cmp	r3, r1
 800811a:	bf04      	itt	eq
 800811c:	6819      	ldreq	r1, [r3, #0]
 800811e:	685b      	ldreq	r3, [r3, #4]
 8008120:	6063      	str	r3, [r4, #4]
 8008122:	bf04      	itt	eq
 8008124:	1809      	addeq	r1, r1, r0
 8008126:	6021      	streq	r1, [r4, #0]
 8008128:	6054      	str	r4, [r2, #4]
 800812a:	e7ca      	b.n	80080c2 <_free_r+0x22>
 800812c:	bd38      	pop	{r3, r4, r5, pc}
 800812e:	bf00      	nop
 8008130:	200004e8 	.word	0x200004e8

08008134 <malloc>:
 8008134:	4b02      	ldr	r3, [pc, #8]	@ (8008140 <malloc+0xc>)
 8008136:	4601      	mov	r1, r0
 8008138:	6818      	ldr	r0, [r3, #0]
 800813a:	f000 b825 	b.w	8008188 <_malloc_r>
 800813e:	bf00      	nop
 8008140:	20000018 	.word	0x20000018

08008144 <sbrk_aligned>:
 8008144:	b570      	push	{r4, r5, r6, lr}
 8008146:	4e0f      	ldr	r6, [pc, #60]	@ (8008184 <sbrk_aligned+0x40>)
 8008148:	460c      	mov	r4, r1
 800814a:	6831      	ldr	r1, [r6, #0]
 800814c:	4605      	mov	r5, r0
 800814e:	b911      	cbnz	r1, 8008156 <sbrk_aligned+0x12>
 8008150:	f000 fe46 	bl	8008de0 <_sbrk_r>
 8008154:	6030      	str	r0, [r6, #0]
 8008156:	4621      	mov	r1, r4
 8008158:	4628      	mov	r0, r5
 800815a:	f000 fe41 	bl	8008de0 <_sbrk_r>
 800815e:	1c43      	adds	r3, r0, #1
 8008160:	d103      	bne.n	800816a <sbrk_aligned+0x26>
 8008162:	f04f 34ff 	mov.w	r4, #4294967295
 8008166:	4620      	mov	r0, r4
 8008168:	bd70      	pop	{r4, r5, r6, pc}
 800816a:	1cc4      	adds	r4, r0, #3
 800816c:	f024 0403 	bic.w	r4, r4, #3
 8008170:	42a0      	cmp	r0, r4
 8008172:	d0f8      	beq.n	8008166 <sbrk_aligned+0x22>
 8008174:	1a21      	subs	r1, r4, r0
 8008176:	4628      	mov	r0, r5
 8008178:	f000 fe32 	bl	8008de0 <_sbrk_r>
 800817c:	3001      	adds	r0, #1
 800817e:	d1f2      	bne.n	8008166 <sbrk_aligned+0x22>
 8008180:	e7ef      	b.n	8008162 <sbrk_aligned+0x1e>
 8008182:	bf00      	nop
 8008184:	200004e4 	.word	0x200004e4

08008188 <_malloc_r>:
 8008188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800818c:	1ccd      	adds	r5, r1, #3
 800818e:	f025 0503 	bic.w	r5, r5, #3
 8008192:	3508      	adds	r5, #8
 8008194:	2d0c      	cmp	r5, #12
 8008196:	bf38      	it	cc
 8008198:	250c      	movcc	r5, #12
 800819a:	2d00      	cmp	r5, #0
 800819c:	4606      	mov	r6, r0
 800819e:	db01      	blt.n	80081a4 <_malloc_r+0x1c>
 80081a0:	42a9      	cmp	r1, r5
 80081a2:	d904      	bls.n	80081ae <_malloc_r+0x26>
 80081a4:	230c      	movs	r3, #12
 80081a6:	6033      	str	r3, [r6, #0]
 80081a8:	2000      	movs	r0, #0
 80081aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008284 <_malloc_r+0xfc>
 80081b2:	f000 f869 	bl	8008288 <__malloc_lock>
 80081b6:	f8d8 3000 	ldr.w	r3, [r8]
 80081ba:	461c      	mov	r4, r3
 80081bc:	bb44      	cbnz	r4, 8008210 <_malloc_r+0x88>
 80081be:	4629      	mov	r1, r5
 80081c0:	4630      	mov	r0, r6
 80081c2:	f7ff ffbf 	bl	8008144 <sbrk_aligned>
 80081c6:	1c43      	adds	r3, r0, #1
 80081c8:	4604      	mov	r4, r0
 80081ca:	d158      	bne.n	800827e <_malloc_r+0xf6>
 80081cc:	f8d8 4000 	ldr.w	r4, [r8]
 80081d0:	4627      	mov	r7, r4
 80081d2:	2f00      	cmp	r7, #0
 80081d4:	d143      	bne.n	800825e <_malloc_r+0xd6>
 80081d6:	2c00      	cmp	r4, #0
 80081d8:	d04b      	beq.n	8008272 <_malloc_r+0xea>
 80081da:	6823      	ldr	r3, [r4, #0]
 80081dc:	4639      	mov	r1, r7
 80081de:	4630      	mov	r0, r6
 80081e0:	eb04 0903 	add.w	r9, r4, r3
 80081e4:	f000 fdfc 	bl	8008de0 <_sbrk_r>
 80081e8:	4581      	cmp	r9, r0
 80081ea:	d142      	bne.n	8008272 <_malloc_r+0xea>
 80081ec:	6821      	ldr	r1, [r4, #0]
 80081ee:	1a6d      	subs	r5, r5, r1
 80081f0:	4629      	mov	r1, r5
 80081f2:	4630      	mov	r0, r6
 80081f4:	f7ff ffa6 	bl	8008144 <sbrk_aligned>
 80081f8:	3001      	adds	r0, #1
 80081fa:	d03a      	beq.n	8008272 <_malloc_r+0xea>
 80081fc:	6823      	ldr	r3, [r4, #0]
 80081fe:	442b      	add	r3, r5
 8008200:	6023      	str	r3, [r4, #0]
 8008202:	f8d8 3000 	ldr.w	r3, [r8]
 8008206:	685a      	ldr	r2, [r3, #4]
 8008208:	bb62      	cbnz	r2, 8008264 <_malloc_r+0xdc>
 800820a:	f8c8 7000 	str.w	r7, [r8]
 800820e:	e00f      	b.n	8008230 <_malloc_r+0xa8>
 8008210:	6822      	ldr	r2, [r4, #0]
 8008212:	1b52      	subs	r2, r2, r5
 8008214:	d420      	bmi.n	8008258 <_malloc_r+0xd0>
 8008216:	2a0b      	cmp	r2, #11
 8008218:	d917      	bls.n	800824a <_malloc_r+0xc2>
 800821a:	1961      	adds	r1, r4, r5
 800821c:	42a3      	cmp	r3, r4
 800821e:	6025      	str	r5, [r4, #0]
 8008220:	bf18      	it	ne
 8008222:	6059      	strne	r1, [r3, #4]
 8008224:	6863      	ldr	r3, [r4, #4]
 8008226:	bf08      	it	eq
 8008228:	f8c8 1000 	streq.w	r1, [r8]
 800822c:	5162      	str	r2, [r4, r5]
 800822e:	604b      	str	r3, [r1, #4]
 8008230:	4630      	mov	r0, r6
 8008232:	f000 f82f 	bl	8008294 <__malloc_unlock>
 8008236:	f104 000b 	add.w	r0, r4, #11
 800823a:	1d23      	adds	r3, r4, #4
 800823c:	f020 0007 	bic.w	r0, r0, #7
 8008240:	1ac2      	subs	r2, r0, r3
 8008242:	bf1c      	itt	ne
 8008244:	1a1b      	subne	r3, r3, r0
 8008246:	50a3      	strne	r3, [r4, r2]
 8008248:	e7af      	b.n	80081aa <_malloc_r+0x22>
 800824a:	6862      	ldr	r2, [r4, #4]
 800824c:	42a3      	cmp	r3, r4
 800824e:	bf0c      	ite	eq
 8008250:	f8c8 2000 	streq.w	r2, [r8]
 8008254:	605a      	strne	r2, [r3, #4]
 8008256:	e7eb      	b.n	8008230 <_malloc_r+0xa8>
 8008258:	4623      	mov	r3, r4
 800825a:	6864      	ldr	r4, [r4, #4]
 800825c:	e7ae      	b.n	80081bc <_malloc_r+0x34>
 800825e:	463c      	mov	r4, r7
 8008260:	687f      	ldr	r7, [r7, #4]
 8008262:	e7b6      	b.n	80081d2 <_malloc_r+0x4a>
 8008264:	461a      	mov	r2, r3
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	42a3      	cmp	r3, r4
 800826a:	d1fb      	bne.n	8008264 <_malloc_r+0xdc>
 800826c:	2300      	movs	r3, #0
 800826e:	6053      	str	r3, [r2, #4]
 8008270:	e7de      	b.n	8008230 <_malloc_r+0xa8>
 8008272:	230c      	movs	r3, #12
 8008274:	6033      	str	r3, [r6, #0]
 8008276:	4630      	mov	r0, r6
 8008278:	f000 f80c 	bl	8008294 <__malloc_unlock>
 800827c:	e794      	b.n	80081a8 <_malloc_r+0x20>
 800827e:	6005      	str	r5, [r0, #0]
 8008280:	e7d6      	b.n	8008230 <_malloc_r+0xa8>
 8008282:	bf00      	nop
 8008284:	200004e8 	.word	0x200004e8

08008288 <__malloc_lock>:
 8008288:	4801      	ldr	r0, [pc, #4]	@ (8008290 <__malloc_lock+0x8>)
 800828a:	f7ff b8ba 	b.w	8007402 <__retarget_lock_acquire_recursive>
 800828e:	bf00      	nop
 8008290:	200004e0 	.word	0x200004e0

08008294 <__malloc_unlock>:
 8008294:	4801      	ldr	r0, [pc, #4]	@ (800829c <__malloc_unlock+0x8>)
 8008296:	f7ff b8b5 	b.w	8007404 <__retarget_lock_release_recursive>
 800829a:	bf00      	nop
 800829c:	200004e0 	.word	0x200004e0

080082a0 <_Balloc>:
 80082a0:	b570      	push	{r4, r5, r6, lr}
 80082a2:	69c6      	ldr	r6, [r0, #28]
 80082a4:	4604      	mov	r4, r0
 80082a6:	460d      	mov	r5, r1
 80082a8:	b976      	cbnz	r6, 80082c8 <_Balloc+0x28>
 80082aa:	2010      	movs	r0, #16
 80082ac:	f7ff ff42 	bl	8008134 <malloc>
 80082b0:	4602      	mov	r2, r0
 80082b2:	61e0      	str	r0, [r4, #28]
 80082b4:	b920      	cbnz	r0, 80082c0 <_Balloc+0x20>
 80082b6:	4b18      	ldr	r3, [pc, #96]	@ (8008318 <_Balloc+0x78>)
 80082b8:	4818      	ldr	r0, [pc, #96]	@ (800831c <_Balloc+0x7c>)
 80082ba:	216b      	movs	r1, #107	@ 0x6b
 80082bc:	f000 fdae 	bl	8008e1c <__assert_func>
 80082c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80082c4:	6006      	str	r6, [r0, #0]
 80082c6:	60c6      	str	r6, [r0, #12]
 80082c8:	69e6      	ldr	r6, [r4, #28]
 80082ca:	68f3      	ldr	r3, [r6, #12]
 80082cc:	b183      	cbz	r3, 80082f0 <_Balloc+0x50>
 80082ce:	69e3      	ldr	r3, [r4, #28]
 80082d0:	68db      	ldr	r3, [r3, #12]
 80082d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80082d6:	b9b8      	cbnz	r0, 8008308 <_Balloc+0x68>
 80082d8:	2101      	movs	r1, #1
 80082da:	fa01 f605 	lsl.w	r6, r1, r5
 80082de:	1d72      	adds	r2, r6, #5
 80082e0:	0092      	lsls	r2, r2, #2
 80082e2:	4620      	mov	r0, r4
 80082e4:	f000 fdb8 	bl	8008e58 <_calloc_r>
 80082e8:	b160      	cbz	r0, 8008304 <_Balloc+0x64>
 80082ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80082ee:	e00e      	b.n	800830e <_Balloc+0x6e>
 80082f0:	2221      	movs	r2, #33	@ 0x21
 80082f2:	2104      	movs	r1, #4
 80082f4:	4620      	mov	r0, r4
 80082f6:	f000 fdaf 	bl	8008e58 <_calloc_r>
 80082fa:	69e3      	ldr	r3, [r4, #28]
 80082fc:	60f0      	str	r0, [r6, #12]
 80082fe:	68db      	ldr	r3, [r3, #12]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d1e4      	bne.n	80082ce <_Balloc+0x2e>
 8008304:	2000      	movs	r0, #0
 8008306:	bd70      	pop	{r4, r5, r6, pc}
 8008308:	6802      	ldr	r2, [r0, #0]
 800830a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800830e:	2300      	movs	r3, #0
 8008310:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008314:	e7f7      	b.n	8008306 <_Balloc+0x66>
 8008316:	bf00      	nop
 8008318:	080095e5 	.word	0x080095e5
 800831c:	08009665 	.word	0x08009665

08008320 <_Bfree>:
 8008320:	b570      	push	{r4, r5, r6, lr}
 8008322:	69c6      	ldr	r6, [r0, #28]
 8008324:	4605      	mov	r5, r0
 8008326:	460c      	mov	r4, r1
 8008328:	b976      	cbnz	r6, 8008348 <_Bfree+0x28>
 800832a:	2010      	movs	r0, #16
 800832c:	f7ff ff02 	bl	8008134 <malloc>
 8008330:	4602      	mov	r2, r0
 8008332:	61e8      	str	r0, [r5, #28]
 8008334:	b920      	cbnz	r0, 8008340 <_Bfree+0x20>
 8008336:	4b09      	ldr	r3, [pc, #36]	@ (800835c <_Bfree+0x3c>)
 8008338:	4809      	ldr	r0, [pc, #36]	@ (8008360 <_Bfree+0x40>)
 800833a:	218f      	movs	r1, #143	@ 0x8f
 800833c:	f000 fd6e 	bl	8008e1c <__assert_func>
 8008340:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008344:	6006      	str	r6, [r0, #0]
 8008346:	60c6      	str	r6, [r0, #12]
 8008348:	b13c      	cbz	r4, 800835a <_Bfree+0x3a>
 800834a:	69eb      	ldr	r3, [r5, #28]
 800834c:	6862      	ldr	r2, [r4, #4]
 800834e:	68db      	ldr	r3, [r3, #12]
 8008350:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008354:	6021      	str	r1, [r4, #0]
 8008356:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800835a:	bd70      	pop	{r4, r5, r6, pc}
 800835c:	080095e5 	.word	0x080095e5
 8008360:	08009665 	.word	0x08009665

08008364 <__multadd>:
 8008364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008368:	690d      	ldr	r5, [r1, #16]
 800836a:	4607      	mov	r7, r0
 800836c:	460c      	mov	r4, r1
 800836e:	461e      	mov	r6, r3
 8008370:	f101 0c14 	add.w	ip, r1, #20
 8008374:	2000      	movs	r0, #0
 8008376:	f8dc 3000 	ldr.w	r3, [ip]
 800837a:	b299      	uxth	r1, r3
 800837c:	fb02 6101 	mla	r1, r2, r1, r6
 8008380:	0c1e      	lsrs	r6, r3, #16
 8008382:	0c0b      	lsrs	r3, r1, #16
 8008384:	fb02 3306 	mla	r3, r2, r6, r3
 8008388:	b289      	uxth	r1, r1
 800838a:	3001      	adds	r0, #1
 800838c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008390:	4285      	cmp	r5, r0
 8008392:	f84c 1b04 	str.w	r1, [ip], #4
 8008396:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800839a:	dcec      	bgt.n	8008376 <__multadd+0x12>
 800839c:	b30e      	cbz	r6, 80083e2 <__multadd+0x7e>
 800839e:	68a3      	ldr	r3, [r4, #8]
 80083a0:	42ab      	cmp	r3, r5
 80083a2:	dc19      	bgt.n	80083d8 <__multadd+0x74>
 80083a4:	6861      	ldr	r1, [r4, #4]
 80083a6:	4638      	mov	r0, r7
 80083a8:	3101      	adds	r1, #1
 80083aa:	f7ff ff79 	bl	80082a0 <_Balloc>
 80083ae:	4680      	mov	r8, r0
 80083b0:	b928      	cbnz	r0, 80083be <__multadd+0x5a>
 80083b2:	4602      	mov	r2, r0
 80083b4:	4b0c      	ldr	r3, [pc, #48]	@ (80083e8 <__multadd+0x84>)
 80083b6:	480d      	ldr	r0, [pc, #52]	@ (80083ec <__multadd+0x88>)
 80083b8:	21ba      	movs	r1, #186	@ 0xba
 80083ba:	f000 fd2f 	bl	8008e1c <__assert_func>
 80083be:	6922      	ldr	r2, [r4, #16]
 80083c0:	3202      	adds	r2, #2
 80083c2:	f104 010c 	add.w	r1, r4, #12
 80083c6:	0092      	lsls	r2, r2, #2
 80083c8:	300c      	adds	r0, #12
 80083ca:	f000 fd19 	bl	8008e00 <memcpy>
 80083ce:	4621      	mov	r1, r4
 80083d0:	4638      	mov	r0, r7
 80083d2:	f7ff ffa5 	bl	8008320 <_Bfree>
 80083d6:	4644      	mov	r4, r8
 80083d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80083dc:	3501      	adds	r5, #1
 80083de:	615e      	str	r6, [r3, #20]
 80083e0:	6125      	str	r5, [r4, #16]
 80083e2:	4620      	mov	r0, r4
 80083e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083e8:	08009654 	.word	0x08009654
 80083ec:	08009665 	.word	0x08009665

080083f0 <__hi0bits>:
 80083f0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80083f4:	4603      	mov	r3, r0
 80083f6:	bf36      	itet	cc
 80083f8:	0403      	lslcc	r3, r0, #16
 80083fa:	2000      	movcs	r0, #0
 80083fc:	2010      	movcc	r0, #16
 80083fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008402:	bf3c      	itt	cc
 8008404:	021b      	lslcc	r3, r3, #8
 8008406:	3008      	addcc	r0, #8
 8008408:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800840c:	bf3c      	itt	cc
 800840e:	011b      	lslcc	r3, r3, #4
 8008410:	3004      	addcc	r0, #4
 8008412:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008416:	bf3c      	itt	cc
 8008418:	009b      	lslcc	r3, r3, #2
 800841a:	3002      	addcc	r0, #2
 800841c:	2b00      	cmp	r3, #0
 800841e:	db05      	blt.n	800842c <__hi0bits+0x3c>
 8008420:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008424:	f100 0001 	add.w	r0, r0, #1
 8008428:	bf08      	it	eq
 800842a:	2020      	moveq	r0, #32
 800842c:	4770      	bx	lr

0800842e <__lo0bits>:
 800842e:	6803      	ldr	r3, [r0, #0]
 8008430:	4602      	mov	r2, r0
 8008432:	f013 0007 	ands.w	r0, r3, #7
 8008436:	d00b      	beq.n	8008450 <__lo0bits+0x22>
 8008438:	07d9      	lsls	r1, r3, #31
 800843a:	d421      	bmi.n	8008480 <__lo0bits+0x52>
 800843c:	0798      	lsls	r0, r3, #30
 800843e:	bf49      	itett	mi
 8008440:	085b      	lsrmi	r3, r3, #1
 8008442:	089b      	lsrpl	r3, r3, #2
 8008444:	2001      	movmi	r0, #1
 8008446:	6013      	strmi	r3, [r2, #0]
 8008448:	bf5c      	itt	pl
 800844a:	6013      	strpl	r3, [r2, #0]
 800844c:	2002      	movpl	r0, #2
 800844e:	4770      	bx	lr
 8008450:	b299      	uxth	r1, r3
 8008452:	b909      	cbnz	r1, 8008458 <__lo0bits+0x2a>
 8008454:	0c1b      	lsrs	r3, r3, #16
 8008456:	2010      	movs	r0, #16
 8008458:	b2d9      	uxtb	r1, r3
 800845a:	b909      	cbnz	r1, 8008460 <__lo0bits+0x32>
 800845c:	3008      	adds	r0, #8
 800845e:	0a1b      	lsrs	r3, r3, #8
 8008460:	0719      	lsls	r1, r3, #28
 8008462:	bf04      	itt	eq
 8008464:	091b      	lsreq	r3, r3, #4
 8008466:	3004      	addeq	r0, #4
 8008468:	0799      	lsls	r1, r3, #30
 800846a:	bf04      	itt	eq
 800846c:	089b      	lsreq	r3, r3, #2
 800846e:	3002      	addeq	r0, #2
 8008470:	07d9      	lsls	r1, r3, #31
 8008472:	d403      	bmi.n	800847c <__lo0bits+0x4e>
 8008474:	085b      	lsrs	r3, r3, #1
 8008476:	f100 0001 	add.w	r0, r0, #1
 800847a:	d003      	beq.n	8008484 <__lo0bits+0x56>
 800847c:	6013      	str	r3, [r2, #0]
 800847e:	4770      	bx	lr
 8008480:	2000      	movs	r0, #0
 8008482:	4770      	bx	lr
 8008484:	2020      	movs	r0, #32
 8008486:	4770      	bx	lr

08008488 <__i2b>:
 8008488:	b510      	push	{r4, lr}
 800848a:	460c      	mov	r4, r1
 800848c:	2101      	movs	r1, #1
 800848e:	f7ff ff07 	bl	80082a0 <_Balloc>
 8008492:	4602      	mov	r2, r0
 8008494:	b928      	cbnz	r0, 80084a2 <__i2b+0x1a>
 8008496:	4b05      	ldr	r3, [pc, #20]	@ (80084ac <__i2b+0x24>)
 8008498:	4805      	ldr	r0, [pc, #20]	@ (80084b0 <__i2b+0x28>)
 800849a:	f240 1145 	movw	r1, #325	@ 0x145
 800849e:	f000 fcbd 	bl	8008e1c <__assert_func>
 80084a2:	2301      	movs	r3, #1
 80084a4:	6144      	str	r4, [r0, #20]
 80084a6:	6103      	str	r3, [r0, #16]
 80084a8:	bd10      	pop	{r4, pc}
 80084aa:	bf00      	nop
 80084ac:	08009654 	.word	0x08009654
 80084b0:	08009665 	.word	0x08009665

080084b4 <__multiply>:
 80084b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084b8:	4614      	mov	r4, r2
 80084ba:	690a      	ldr	r2, [r1, #16]
 80084bc:	6923      	ldr	r3, [r4, #16]
 80084be:	429a      	cmp	r2, r3
 80084c0:	bfa8      	it	ge
 80084c2:	4623      	movge	r3, r4
 80084c4:	460f      	mov	r7, r1
 80084c6:	bfa4      	itt	ge
 80084c8:	460c      	movge	r4, r1
 80084ca:	461f      	movge	r7, r3
 80084cc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80084d0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80084d4:	68a3      	ldr	r3, [r4, #8]
 80084d6:	6861      	ldr	r1, [r4, #4]
 80084d8:	eb0a 0609 	add.w	r6, sl, r9
 80084dc:	42b3      	cmp	r3, r6
 80084de:	b085      	sub	sp, #20
 80084e0:	bfb8      	it	lt
 80084e2:	3101      	addlt	r1, #1
 80084e4:	f7ff fedc 	bl	80082a0 <_Balloc>
 80084e8:	b930      	cbnz	r0, 80084f8 <__multiply+0x44>
 80084ea:	4602      	mov	r2, r0
 80084ec:	4b44      	ldr	r3, [pc, #272]	@ (8008600 <__multiply+0x14c>)
 80084ee:	4845      	ldr	r0, [pc, #276]	@ (8008604 <__multiply+0x150>)
 80084f0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80084f4:	f000 fc92 	bl	8008e1c <__assert_func>
 80084f8:	f100 0514 	add.w	r5, r0, #20
 80084fc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008500:	462b      	mov	r3, r5
 8008502:	2200      	movs	r2, #0
 8008504:	4543      	cmp	r3, r8
 8008506:	d321      	bcc.n	800854c <__multiply+0x98>
 8008508:	f107 0114 	add.w	r1, r7, #20
 800850c:	f104 0214 	add.w	r2, r4, #20
 8008510:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008514:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008518:	9302      	str	r3, [sp, #8]
 800851a:	1b13      	subs	r3, r2, r4
 800851c:	3b15      	subs	r3, #21
 800851e:	f023 0303 	bic.w	r3, r3, #3
 8008522:	3304      	adds	r3, #4
 8008524:	f104 0715 	add.w	r7, r4, #21
 8008528:	42ba      	cmp	r2, r7
 800852a:	bf38      	it	cc
 800852c:	2304      	movcc	r3, #4
 800852e:	9301      	str	r3, [sp, #4]
 8008530:	9b02      	ldr	r3, [sp, #8]
 8008532:	9103      	str	r1, [sp, #12]
 8008534:	428b      	cmp	r3, r1
 8008536:	d80c      	bhi.n	8008552 <__multiply+0x9e>
 8008538:	2e00      	cmp	r6, #0
 800853a:	dd03      	ble.n	8008544 <__multiply+0x90>
 800853c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008540:	2b00      	cmp	r3, #0
 8008542:	d05b      	beq.n	80085fc <__multiply+0x148>
 8008544:	6106      	str	r6, [r0, #16]
 8008546:	b005      	add	sp, #20
 8008548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800854c:	f843 2b04 	str.w	r2, [r3], #4
 8008550:	e7d8      	b.n	8008504 <__multiply+0x50>
 8008552:	f8b1 a000 	ldrh.w	sl, [r1]
 8008556:	f1ba 0f00 	cmp.w	sl, #0
 800855a:	d024      	beq.n	80085a6 <__multiply+0xf2>
 800855c:	f104 0e14 	add.w	lr, r4, #20
 8008560:	46a9      	mov	r9, r5
 8008562:	f04f 0c00 	mov.w	ip, #0
 8008566:	f85e 7b04 	ldr.w	r7, [lr], #4
 800856a:	f8d9 3000 	ldr.w	r3, [r9]
 800856e:	fa1f fb87 	uxth.w	fp, r7
 8008572:	b29b      	uxth	r3, r3
 8008574:	fb0a 330b 	mla	r3, sl, fp, r3
 8008578:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800857c:	f8d9 7000 	ldr.w	r7, [r9]
 8008580:	4463      	add	r3, ip
 8008582:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008586:	fb0a c70b 	mla	r7, sl, fp, ip
 800858a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800858e:	b29b      	uxth	r3, r3
 8008590:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008594:	4572      	cmp	r2, lr
 8008596:	f849 3b04 	str.w	r3, [r9], #4
 800859a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800859e:	d8e2      	bhi.n	8008566 <__multiply+0xb2>
 80085a0:	9b01      	ldr	r3, [sp, #4]
 80085a2:	f845 c003 	str.w	ip, [r5, r3]
 80085a6:	9b03      	ldr	r3, [sp, #12]
 80085a8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80085ac:	3104      	adds	r1, #4
 80085ae:	f1b9 0f00 	cmp.w	r9, #0
 80085b2:	d021      	beq.n	80085f8 <__multiply+0x144>
 80085b4:	682b      	ldr	r3, [r5, #0]
 80085b6:	f104 0c14 	add.w	ip, r4, #20
 80085ba:	46ae      	mov	lr, r5
 80085bc:	f04f 0a00 	mov.w	sl, #0
 80085c0:	f8bc b000 	ldrh.w	fp, [ip]
 80085c4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80085c8:	fb09 770b 	mla	r7, r9, fp, r7
 80085cc:	4457      	add	r7, sl
 80085ce:	b29b      	uxth	r3, r3
 80085d0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80085d4:	f84e 3b04 	str.w	r3, [lr], #4
 80085d8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80085dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80085e0:	f8be 3000 	ldrh.w	r3, [lr]
 80085e4:	fb09 330a 	mla	r3, r9, sl, r3
 80085e8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80085ec:	4562      	cmp	r2, ip
 80085ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80085f2:	d8e5      	bhi.n	80085c0 <__multiply+0x10c>
 80085f4:	9f01      	ldr	r7, [sp, #4]
 80085f6:	51eb      	str	r3, [r5, r7]
 80085f8:	3504      	adds	r5, #4
 80085fa:	e799      	b.n	8008530 <__multiply+0x7c>
 80085fc:	3e01      	subs	r6, #1
 80085fe:	e79b      	b.n	8008538 <__multiply+0x84>
 8008600:	08009654 	.word	0x08009654
 8008604:	08009665 	.word	0x08009665

08008608 <__pow5mult>:
 8008608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800860c:	4615      	mov	r5, r2
 800860e:	f012 0203 	ands.w	r2, r2, #3
 8008612:	4607      	mov	r7, r0
 8008614:	460e      	mov	r6, r1
 8008616:	d007      	beq.n	8008628 <__pow5mult+0x20>
 8008618:	4c25      	ldr	r4, [pc, #148]	@ (80086b0 <__pow5mult+0xa8>)
 800861a:	3a01      	subs	r2, #1
 800861c:	2300      	movs	r3, #0
 800861e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008622:	f7ff fe9f 	bl	8008364 <__multadd>
 8008626:	4606      	mov	r6, r0
 8008628:	10ad      	asrs	r5, r5, #2
 800862a:	d03d      	beq.n	80086a8 <__pow5mult+0xa0>
 800862c:	69fc      	ldr	r4, [r7, #28]
 800862e:	b97c      	cbnz	r4, 8008650 <__pow5mult+0x48>
 8008630:	2010      	movs	r0, #16
 8008632:	f7ff fd7f 	bl	8008134 <malloc>
 8008636:	4602      	mov	r2, r0
 8008638:	61f8      	str	r0, [r7, #28]
 800863a:	b928      	cbnz	r0, 8008648 <__pow5mult+0x40>
 800863c:	4b1d      	ldr	r3, [pc, #116]	@ (80086b4 <__pow5mult+0xac>)
 800863e:	481e      	ldr	r0, [pc, #120]	@ (80086b8 <__pow5mult+0xb0>)
 8008640:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008644:	f000 fbea 	bl	8008e1c <__assert_func>
 8008648:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800864c:	6004      	str	r4, [r0, #0]
 800864e:	60c4      	str	r4, [r0, #12]
 8008650:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008654:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008658:	b94c      	cbnz	r4, 800866e <__pow5mult+0x66>
 800865a:	f240 2171 	movw	r1, #625	@ 0x271
 800865e:	4638      	mov	r0, r7
 8008660:	f7ff ff12 	bl	8008488 <__i2b>
 8008664:	2300      	movs	r3, #0
 8008666:	f8c8 0008 	str.w	r0, [r8, #8]
 800866a:	4604      	mov	r4, r0
 800866c:	6003      	str	r3, [r0, #0]
 800866e:	f04f 0900 	mov.w	r9, #0
 8008672:	07eb      	lsls	r3, r5, #31
 8008674:	d50a      	bpl.n	800868c <__pow5mult+0x84>
 8008676:	4631      	mov	r1, r6
 8008678:	4622      	mov	r2, r4
 800867a:	4638      	mov	r0, r7
 800867c:	f7ff ff1a 	bl	80084b4 <__multiply>
 8008680:	4631      	mov	r1, r6
 8008682:	4680      	mov	r8, r0
 8008684:	4638      	mov	r0, r7
 8008686:	f7ff fe4b 	bl	8008320 <_Bfree>
 800868a:	4646      	mov	r6, r8
 800868c:	106d      	asrs	r5, r5, #1
 800868e:	d00b      	beq.n	80086a8 <__pow5mult+0xa0>
 8008690:	6820      	ldr	r0, [r4, #0]
 8008692:	b938      	cbnz	r0, 80086a4 <__pow5mult+0x9c>
 8008694:	4622      	mov	r2, r4
 8008696:	4621      	mov	r1, r4
 8008698:	4638      	mov	r0, r7
 800869a:	f7ff ff0b 	bl	80084b4 <__multiply>
 800869e:	6020      	str	r0, [r4, #0]
 80086a0:	f8c0 9000 	str.w	r9, [r0]
 80086a4:	4604      	mov	r4, r0
 80086a6:	e7e4      	b.n	8008672 <__pow5mult+0x6a>
 80086a8:	4630      	mov	r0, r6
 80086aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086ae:	bf00      	nop
 80086b0:	080096c0 	.word	0x080096c0
 80086b4:	080095e5 	.word	0x080095e5
 80086b8:	08009665 	.word	0x08009665

080086bc <__lshift>:
 80086bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086c0:	460c      	mov	r4, r1
 80086c2:	6849      	ldr	r1, [r1, #4]
 80086c4:	6923      	ldr	r3, [r4, #16]
 80086c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80086ca:	68a3      	ldr	r3, [r4, #8]
 80086cc:	4607      	mov	r7, r0
 80086ce:	4691      	mov	r9, r2
 80086d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80086d4:	f108 0601 	add.w	r6, r8, #1
 80086d8:	42b3      	cmp	r3, r6
 80086da:	db0b      	blt.n	80086f4 <__lshift+0x38>
 80086dc:	4638      	mov	r0, r7
 80086de:	f7ff fddf 	bl	80082a0 <_Balloc>
 80086e2:	4605      	mov	r5, r0
 80086e4:	b948      	cbnz	r0, 80086fa <__lshift+0x3e>
 80086e6:	4602      	mov	r2, r0
 80086e8:	4b28      	ldr	r3, [pc, #160]	@ (800878c <__lshift+0xd0>)
 80086ea:	4829      	ldr	r0, [pc, #164]	@ (8008790 <__lshift+0xd4>)
 80086ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80086f0:	f000 fb94 	bl	8008e1c <__assert_func>
 80086f4:	3101      	adds	r1, #1
 80086f6:	005b      	lsls	r3, r3, #1
 80086f8:	e7ee      	b.n	80086d8 <__lshift+0x1c>
 80086fa:	2300      	movs	r3, #0
 80086fc:	f100 0114 	add.w	r1, r0, #20
 8008700:	f100 0210 	add.w	r2, r0, #16
 8008704:	4618      	mov	r0, r3
 8008706:	4553      	cmp	r3, sl
 8008708:	db33      	blt.n	8008772 <__lshift+0xb6>
 800870a:	6920      	ldr	r0, [r4, #16]
 800870c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008710:	f104 0314 	add.w	r3, r4, #20
 8008714:	f019 091f 	ands.w	r9, r9, #31
 8008718:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800871c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008720:	d02b      	beq.n	800877a <__lshift+0xbe>
 8008722:	f1c9 0e20 	rsb	lr, r9, #32
 8008726:	468a      	mov	sl, r1
 8008728:	2200      	movs	r2, #0
 800872a:	6818      	ldr	r0, [r3, #0]
 800872c:	fa00 f009 	lsl.w	r0, r0, r9
 8008730:	4310      	orrs	r0, r2
 8008732:	f84a 0b04 	str.w	r0, [sl], #4
 8008736:	f853 2b04 	ldr.w	r2, [r3], #4
 800873a:	459c      	cmp	ip, r3
 800873c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008740:	d8f3      	bhi.n	800872a <__lshift+0x6e>
 8008742:	ebac 0304 	sub.w	r3, ip, r4
 8008746:	3b15      	subs	r3, #21
 8008748:	f023 0303 	bic.w	r3, r3, #3
 800874c:	3304      	adds	r3, #4
 800874e:	f104 0015 	add.w	r0, r4, #21
 8008752:	4584      	cmp	ip, r0
 8008754:	bf38      	it	cc
 8008756:	2304      	movcc	r3, #4
 8008758:	50ca      	str	r2, [r1, r3]
 800875a:	b10a      	cbz	r2, 8008760 <__lshift+0xa4>
 800875c:	f108 0602 	add.w	r6, r8, #2
 8008760:	3e01      	subs	r6, #1
 8008762:	4638      	mov	r0, r7
 8008764:	612e      	str	r6, [r5, #16]
 8008766:	4621      	mov	r1, r4
 8008768:	f7ff fdda 	bl	8008320 <_Bfree>
 800876c:	4628      	mov	r0, r5
 800876e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008772:	f842 0f04 	str.w	r0, [r2, #4]!
 8008776:	3301      	adds	r3, #1
 8008778:	e7c5      	b.n	8008706 <__lshift+0x4a>
 800877a:	3904      	subs	r1, #4
 800877c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008780:	f841 2f04 	str.w	r2, [r1, #4]!
 8008784:	459c      	cmp	ip, r3
 8008786:	d8f9      	bhi.n	800877c <__lshift+0xc0>
 8008788:	e7ea      	b.n	8008760 <__lshift+0xa4>
 800878a:	bf00      	nop
 800878c:	08009654 	.word	0x08009654
 8008790:	08009665 	.word	0x08009665

08008794 <__mcmp>:
 8008794:	690a      	ldr	r2, [r1, #16]
 8008796:	4603      	mov	r3, r0
 8008798:	6900      	ldr	r0, [r0, #16]
 800879a:	1a80      	subs	r0, r0, r2
 800879c:	b530      	push	{r4, r5, lr}
 800879e:	d10e      	bne.n	80087be <__mcmp+0x2a>
 80087a0:	3314      	adds	r3, #20
 80087a2:	3114      	adds	r1, #20
 80087a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80087a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80087ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80087b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80087b4:	4295      	cmp	r5, r2
 80087b6:	d003      	beq.n	80087c0 <__mcmp+0x2c>
 80087b8:	d205      	bcs.n	80087c6 <__mcmp+0x32>
 80087ba:	f04f 30ff 	mov.w	r0, #4294967295
 80087be:	bd30      	pop	{r4, r5, pc}
 80087c0:	42a3      	cmp	r3, r4
 80087c2:	d3f3      	bcc.n	80087ac <__mcmp+0x18>
 80087c4:	e7fb      	b.n	80087be <__mcmp+0x2a>
 80087c6:	2001      	movs	r0, #1
 80087c8:	e7f9      	b.n	80087be <__mcmp+0x2a>
	...

080087cc <__mdiff>:
 80087cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087d0:	4689      	mov	r9, r1
 80087d2:	4606      	mov	r6, r0
 80087d4:	4611      	mov	r1, r2
 80087d6:	4648      	mov	r0, r9
 80087d8:	4614      	mov	r4, r2
 80087da:	f7ff ffdb 	bl	8008794 <__mcmp>
 80087de:	1e05      	subs	r5, r0, #0
 80087e0:	d112      	bne.n	8008808 <__mdiff+0x3c>
 80087e2:	4629      	mov	r1, r5
 80087e4:	4630      	mov	r0, r6
 80087e6:	f7ff fd5b 	bl	80082a0 <_Balloc>
 80087ea:	4602      	mov	r2, r0
 80087ec:	b928      	cbnz	r0, 80087fa <__mdiff+0x2e>
 80087ee:	4b3f      	ldr	r3, [pc, #252]	@ (80088ec <__mdiff+0x120>)
 80087f0:	f240 2137 	movw	r1, #567	@ 0x237
 80087f4:	483e      	ldr	r0, [pc, #248]	@ (80088f0 <__mdiff+0x124>)
 80087f6:	f000 fb11 	bl	8008e1c <__assert_func>
 80087fa:	2301      	movs	r3, #1
 80087fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008800:	4610      	mov	r0, r2
 8008802:	b003      	add	sp, #12
 8008804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008808:	bfbc      	itt	lt
 800880a:	464b      	movlt	r3, r9
 800880c:	46a1      	movlt	r9, r4
 800880e:	4630      	mov	r0, r6
 8008810:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008814:	bfba      	itte	lt
 8008816:	461c      	movlt	r4, r3
 8008818:	2501      	movlt	r5, #1
 800881a:	2500      	movge	r5, #0
 800881c:	f7ff fd40 	bl	80082a0 <_Balloc>
 8008820:	4602      	mov	r2, r0
 8008822:	b918      	cbnz	r0, 800882c <__mdiff+0x60>
 8008824:	4b31      	ldr	r3, [pc, #196]	@ (80088ec <__mdiff+0x120>)
 8008826:	f240 2145 	movw	r1, #581	@ 0x245
 800882a:	e7e3      	b.n	80087f4 <__mdiff+0x28>
 800882c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008830:	6926      	ldr	r6, [r4, #16]
 8008832:	60c5      	str	r5, [r0, #12]
 8008834:	f109 0310 	add.w	r3, r9, #16
 8008838:	f109 0514 	add.w	r5, r9, #20
 800883c:	f104 0e14 	add.w	lr, r4, #20
 8008840:	f100 0b14 	add.w	fp, r0, #20
 8008844:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008848:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800884c:	9301      	str	r3, [sp, #4]
 800884e:	46d9      	mov	r9, fp
 8008850:	f04f 0c00 	mov.w	ip, #0
 8008854:	9b01      	ldr	r3, [sp, #4]
 8008856:	f85e 0b04 	ldr.w	r0, [lr], #4
 800885a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800885e:	9301      	str	r3, [sp, #4]
 8008860:	fa1f f38a 	uxth.w	r3, sl
 8008864:	4619      	mov	r1, r3
 8008866:	b283      	uxth	r3, r0
 8008868:	1acb      	subs	r3, r1, r3
 800886a:	0c00      	lsrs	r0, r0, #16
 800886c:	4463      	add	r3, ip
 800886e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008872:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008876:	b29b      	uxth	r3, r3
 8008878:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800887c:	4576      	cmp	r6, lr
 800887e:	f849 3b04 	str.w	r3, [r9], #4
 8008882:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008886:	d8e5      	bhi.n	8008854 <__mdiff+0x88>
 8008888:	1b33      	subs	r3, r6, r4
 800888a:	3b15      	subs	r3, #21
 800888c:	f023 0303 	bic.w	r3, r3, #3
 8008890:	3415      	adds	r4, #21
 8008892:	3304      	adds	r3, #4
 8008894:	42a6      	cmp	r6, r4
 8008896:	bf38      	it	cc
 8008898:	2304      	movcc	r3, #4
 800889a:	441d      	add	r5, r3
 800889c:	445b      	add	r3, fp
 800889e:	461e      	mov	r6, r3
 80088a0:	462c      	mov	r4, r5
 80088a2:	4544      	cmp	r4, r8
 80088a4:	d30e      	bcc.n	80088c4 <__mdiff+0xf8>
 80088a6:	f108 0103 	add.w	r1, r8, #3
 80088aa:	1b49      	subs	r1, r1, r5
 80088ac:	f021 0103 	bic.w	r1, r1, #3
 80088b0:	3d03      	subs	r5, #3
 80088b2:	45a8      	cmp	r8, r5
 80088b4:	bf38      	it	cc
 80088b6:	2100      	movcc	r1, #0
 80088b8:	440b      	add	r3, r1
 80088ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80088be:	b191      	cbz	r1, 80088e6 <__mdiff+0x11a>
 80088c0:	6117      	str	r7, [r2, #16]
 80088c2:	e79d      	b.n	8008800 <__mdiff+0x34>
 80088c4:	f854 1b04 	ldr.w	r1, [r4], #4
 80088c8:	46e6      	mov	lr, ip
 80088ca:	0c08      	lsrs	r0, r1, #16
 80088cc:	fa1c fc81 	uxtah	ip, ip, r1
 80088d0:	4471      	add	r1, lr
 80088d2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80088d6:	b289      	uxth	r1, r1
 80088d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80088dc:	f846 1b04 	str.w	r1, [r6], #4
 80088e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80088e4:	e7dd      	b.n	80088a2 <__mdiff+0xd6>
 80088e6:	3f01      	subs	r7, #1
 80088e8:	e7e7      	b.n	80088ba <__mdiff+0xee>
 80088ea:	bf00      	nop
 80088ec:	08009654 	.word	0x08009654
 80088f0:	08009665 	.word	0x08009665

080088f4 <__d2b>:
 80088f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80088f8:	460f      	mov	r7, r1
 80088fa:	2101      	movs	r1, #1
 80088fc:	ec59 8b10 	vmov	r8, r9, d0
 8008900:	4616      	mov	r6, r2
 8008902:	f7ff fccd 	bl	80082a0 <_Balloc>
 8008906:	4604      	mov	r4, r0
 8008908:	b930      	cbnz	r0, 8008918 <__d2b+0x24>
 800890a:	4602      	mov	r2, r0
 800890c:	4b23      	ldr	r3, [pc, #140]	@ (800899c <__d2b+0xa8>)
 800890e:	4824      	ldr	r0, [pc, #144]	@ (80089a0 <__d2b+0xac>)
 8008910:	f240 310f 	movw	r1, #783	@ 0x30f
 8008914:	f000 fa82 	bl	8008e1c <__assert_func>
 8008918:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800891c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008920:	b10d      	cbz	r5, 8008926 <__d2b+0x32>
 8008922:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008926:	9301      	str	r3, [sp, #4]
 8008928:	f1b8 0300 	subs.w	r3, r8, #0
 800892c:	d023      	beq.n	8008976 <__d2b+0x82>
 800892e:	4668      	mov	r0, sp
 8008930:	9300      	str	r3, [sp, #0]
 8008932:	f7ff fd7c 	bl	800842e <__lo0bits>
 8008936:	e9dd 1200 	ldrd	r1, r2, [sp]
 800893a:	b1d0      	cbz	r0, 8008972 <__d2b+0x7e>
 800893c:	f1c0 0320 	rsb	r3, r0, #32
 8008940:	fa02 f303 	lsl.w	r3, r2, r3
 8008944:	430b      	orrs	r3, r1
 8008946:	40c2      	lsrs	r2, r0
 8008948:	6163      	str	r3, [r4, #20]
 800894a:	9201      	str	r2, [sp, #4]
 800894c:	9b01      	ldr	r3, [sp, #4]
 800894e:	61a3      	str	r3, [r4, #24]
 8008950:	2b00      	cmp	r3, #0
 8008952:	bf0c      	ite	eq
 8008954:	2201      	moveq	r2, #1
 8008956:	2202      	movne	r2, #2
 8008958:	6122      	str	r2, [r4, #16]
 800895a:	b1a5      	cbz	r5, 8008986 <__d2b+0x92>
 800895c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008960:	4405      	add	r5, r0
 8008962:	603d      	str	r5, [r7, #0]
 8008964:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008968:	6030      	str	r0, [r6, #0]
 800896a:	4620      	mov	r0, r4
 800896c:	b003      	add	sp, #12
 800896e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008972:	6161      	str	r1, [r4, #20]
 8008974:	e7ea      	b.n	800894c <__d2b+0x58>
 8008976:	a801      	add	r0, sp, #4
 8008978:	f7ff fd59 	bl	800842e <__lo0bits>
 800897c:	9b01      	ldr	r3, [sp, #4]
 800897e:	6163      	str	r3, [r4, #20]
 8008980:	3020      	adds	r0, #32
 8008982:	2201      	movs	r2, #1
 8008984:	e7e8      	b.n	8008958 <__d2b+0x64>
 8008986:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800898a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800898e:	6038      	str	r0, [r7, #0]
 8008990:	6918      	ldr	r0, [r3, #16]
 8008992:	f7ff fd2d 	bl	80083f0 <__hi0bits>
 8008996:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800899a:	e7e5      	b.n	8008968 <__d2b+0x74>
 800899c:	08009654 	.word	0x08009654
 80089a0:	08009665 	.word	0x08009665

080089a4 <__ssputs_r>:
 80089a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089a8:	688e      	ldr	r6, [r1, #8]
 80089aa:	461f      	mov	r7, r3
 80089ac:	42be      	cmp	r6, r7
 80089ae:	680b      	ldr	r3, [r1, #0]
 80089b0:	4682      	mov	sl, r0
 80089b2:	460c      	mov	r4, r1
 80089b4:	4690      	mov	r8, r2
 80089b6:	d82d      	bhi.n	8008a14 <__ssputs_r+0x70>
 80089b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80089bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80089c0:	d026      	beq.n	8008a10 <__ssputs_r+0x6c>
 80089c2:	6965      	ldr	r5, [r4, #20]
 80089c4:	6909      	ldr	r1, [r1, #16]
 80089c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80089ca:	eba3 0901 	sub.w	r9, r3, r1
 80089ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80089d2:	1c7b      	adds	r3, r7, #1
 80089d4:	444b      	add	r3, r9
 80089d6:	106d      	asrs	r5, r5, #1
 80089d8:	429d      	cmp	r5, r3
 80089da:	bf38      	it	cc
 80089dc:	461d      	movcc	r5, r3
 80089de:	0553      	lsls	r3, r2, #21
 80089e0:	d527      	bpl.n	8008a32 <__ssputs_r+0x8e>
 80089e2:	4629      	mov	r1, r5
 80089e4:	f7ff fbd0 	bl	8008188 <_malloc_r>
 80089e8:	4606      	mov	r6, r0
 80089ea:	b360      	cbz	r0, 8008a46 <__ssputs_r+0xa2>
 80089ec:	6921      	ldr	r1, [r4, #16]
 80089ee:	464a      	mov	r2, r9
 80089f0:	f000 fa06 	bl	8008e00 <memcpy>
 80089f4:	89a3      	ldrh	r3, [r4, #12]
 80089f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80089fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089fe:	81a3      	strh	r3, [r4, #12]
 8008a00:	6126      	str	r6, [r4, #16]
 8008a02:	6165      	str	r5, [r4, #20]
 8008a04:	444e      	add	r6, r9
 8008a06:	eba5 0509 	sub.w	r5, r5, r9
 8008a0a:	6026      	str	r6, [r4, #0]
 8008a0c:	60a5      	str	r5, [r4, #8]
 8008a0e:	463e      	mov	r6, r7
 8008a10:	42be      	cmp	r6, r7
 8008a12:	d900      	bls.n	8008a16 <__ssputs_r+0x72>
 8008a14:	463e      	mov	r6, r7
 8008a16:	6820      	ldr	r0, [r4, #0]
 8008a18:	4632      	mov	r2, r6
 8008a1a:	4641      	mov	r1, r8
 8008a1c:	f000 f9c6 	bl	8008dac <memmove>
 8008a20:	68a3      	ldr	r3, [r4, #8]
 8008a22:	1b9b      	subs	r3, r3, r6
 8008a24:	60a3      	str	r3, [r4, #8]
 8008a26:	6823      	ldr	r3, [r4, #0]
 8008a28:	4433      	add	r3, r6
 8008a2a:	6023      	str	r3, [r4, #0]
 8008a2c:	2000      	movs	r0, #0
 8008a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a32:	462a      	mov	r2, r5
 8008a34:	f000 fa36 	bl	8008ea4 <_realloc_r>
 8008a38:	4606      	mov	r6, r0
 8008a3a:	2800      	cmp	r0, #0
 8008a3c:	d1e0      	bne.n	8008a00 <__ssputs_r+0x5c>
 8008a3e:	6921      	ldr	r1, [r4, #16]
 8008a40:	4650      	mov	r0, sl
 8008a42:	f7ff fb2d 	bl	80080a0 <_free_r>
 8008a46:	230c      	movs	r3, #12
 8008a48:	f8ca 3000 	str.w	r3, [sl]
 8008a4c:	89a3      	ldrh	r3, [r4, #12]
 8008a4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a52:	81a3      	strh	r3, [r4, #12]
 8008a54:	f04f 30ff 	mov.w	r0, #4294967295
 8008a58:	e7e9      	b.n	8008a2e <__ssputs_r+0x8a>
	...

08008a5c <_svfiprintf_r>:
 8008a5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a60:	4698      	mov	r8, r3
 8008a62:	898b      	ldrh	r3, [r1, #12]
 8008a64:	061b      	lsls	r3, r3, #24
 8008a66:	b09d      	sub	sp, #116	@ 0x74
 8008a68:	4607      	mov	r7, r0
 8008a6a:	460d      	mov	r5, r1
 8008a6c:	4614      	mov	r4, r2
 8008a6e:	d510      	bpl.n	8008a92 <_svfiprintf_r+0x36>
 8008a70:	690b      	ldr	r3, [r1, #16]
 8008a72:	b973      	cbnz	r3, 8008a92 <_svfiprintf_r+0x36>
 8008a74:	2140      	movs	r1, #64	@ 0x40
 8008a76:	f7ff fb87 	bl	8008188 <_malloc_r>
 8008a7a:	6028      	str	r0, [r5, #0]
 8008a7c:	6128      	str	r0, [r5, #16]
 8008a7e:	b930      	cbnz	r0, 8008a8e <_svfiprintf_r+0x32>
 8008a80:	230c      	movs	r3, #12
 8008a82:	603b      	str	r3, [r7, #0]
 8008a84:	f04f 30ff 	mov.w	r0, #4294967295
 8008a88:	b01d      	add	sp, #116	@ 0x74
 8008a8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a8e:	2340      	movs	r3, #64	@ 0x40
 8008a90:	616b      	str	r3, [r5, #20]
 8008a92:	2300      	movs	r3, #0
 8008a94:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a96:	2320      	movs	r3, #32
 8008a98:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008aa0:	2330      	movs	r3, #48	@ 0x30
 8008aa2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008c40 <_svfiprintf_r+0x1e4>
 8008aa6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008aaa:	f04f 0901 	mov.w	r9, #1
 8008aae:	4623      	mov	r3, r4
 8008ab0:	469a      	mov	sl, r3
 8008ab2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ab6:	b10a      	cbz	r2, 8008abc <_svfiprintf_r+0x60>
 8008ab8:	2a25      	cmp	r2, #37	@ 0x25
 8008aba:	d1f9      	bne.n	8008ab0 <_svfiprintf_r+0x54>
 8008abc:	ebba 0b04 	subs.w	fp, sl, r4
 8008ac0:	d00b      	beq.n	8008ada <_svfiprintf_r+0x7e>
 8008ac2:	465b      	mov	r3, fp
 8008ac4:	4622      	mov	r2, r4
 8008ac6:	4629      	mov	r1, r5
 8008ac8:	4638      	mov	r0, r7
 8008aca:	f7ff ff6b 	bl	80089a4 <__ssputs_r>
 8008ace:	3001      	adds	r0, #1
 8008ad0:	f000 80a7 	beq.w	8008c22 <_svfiprintf_r+0x1c6>
 8008ad4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ad6:	445a      	add	r2, fp
 8008ad8:	9209      	str	r2, [sp, #36]	@ 0x24
 8008ada:	f89a 3000 	ldrb.w	r3, [sl]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	f000 809f 	beq.w	8008c22 <_svfiprintf_r+0x1c6>
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	f04f 32ff 	mov.w	r2, #4294967295
 8008aea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008aee:	f10a 0a01 	add.w	sl, sl, #1
 8008af2:	9304      	str	r3, [sp, #16]
 8008af4:	9307      	str	r3, [sp, #28]
 8008af6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008afa:	931a      	str	r3, [sp, #104]	@ 0x68
 8008afc:	4654      	mov	r4, sl
 8008afe:	2205      	movs	r2, #5
 8008b00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b04:	484e      	ldr	r0, [pc, #312]	@ (8008c40 <_svfiprintf_r+0x1e4>)
 8008b06:	f7f7 fb83 	bl	8000210 <memchr>
 8008b0a:	9a04      	ldr	r2, [sp, #16]
 8008b0c:	b9d8      	cbnz	r0, 8008b46 <_svfiprintf_r+0xea>
 8008b0e:	06d0      	lsls	r0, r2, #27
 8008b10:	bf44      	itt	mi
 8008b12:	2320      	movmi	r3, #32
 8008b14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b18:	0711      	lsls	r1, r2, #28
 8008b1a:	bf44      	itt	mi
 8008b1c:	232b      	movmi	r3, #43	@ 0x2b
 8008b1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b22:	f89a 3000 	ldrb.w	r3, [sl]
 8008b26:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b28:	d015      	beq.n	8008b56 <_svfiprintf_r+0xfa>
 8008b2a:	9a07      	ldr	r2, [sp, #28]
 8008b2c:	4654      	mov	r4, sl
 8008b2e:	2000      	movs	r0, #0
 8008b30:	f04f 0c0a 	mov.w	ip, #10
 8008b34:	4621      	mov	r1, r4
 8008b36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b3a:	3b30      	subs	r3, #48	@ 0x30
 8008b3c:	2b09      	cmp	r3, #9
 8008b3e:	d94b      	bls.n	8008bd8 <_svfiprintf_r+0x17c>
 8008b40:	b1b0      	cbz	r0, 8008b70 <_svfiprintf_r+0x114>
 8008b42:	9207      	str	r2, [sp, #28]
 8008b44:	e014      	b.n	8008b70 <_svfiprintf_r+0x114>
 8008b46:	eba0 0308 	sub.w	r3, r0, r8
 8008b4a:	fa09 f303 	lsl.w	r3, r9, r3
 8008b4e:	4313      	orrs	r3, r2
 8008b50:	9304      	str	r3, [sp, #16]
 8008b52:	46a2      	mov	sl, r4
 8008b54:	e7d2      	b.n	8008afc <_svfiprintf_r+0xa0>
 8008b56:	9b03      	ldr	r3, [sp, #12]
 8008b58:	1d19      	adds	r1, r3, #4
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	9103      	str	r1, [sp, #12]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	bfbb      	ittet	lt
 8008b62:	425b      	neglt	r3, r3
 8008b64:	f042 0202 	orrlt.w	r2, r2, #2
 8008b68:	9307      	strge	r3, [sp, #28]
 8008b6a:	9307      	strlt	r3, [sp, #28]
 8008b6c:	bfb8      	it	lt
 8008b6e:	9204      	strlt	r2, [sp, #16]
 8008b70:	7823      	ldrb	r3, [r4, #0]
 8008b72:	2b2e      	cmp	r3, #46	@ 0x2e
 8008b74:	d10a      	bne.n	8008b8c <_svfiprintf_r+0x130>
 8008b76:	7863      	ldrb	r3, [r4, #1]
 8008b78:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b7a:	d132      	bne.n	8008be2 <_svfiprintf_r+0x186>
 8008b7c:	9b03      	ldr	r3, [sp, #12]
 8008b7e:	1d1a      	adds	r2, r3, #4
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	9203      	str	r2, [sp, #12]
 8008b84:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008b88:	3402      	adds	r4, #2
 8008b8a:	9305      	str	r3, [sp, #20]
 8008b8c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008c50 <_svfiprintf_r+0x1f4>
 8008b90:	7821      	ldrb	r1, [r4, #0]
 8008b92:	2203      	movs	r2, #3
 8008b94:	4650      	mov	r0, sl
 8008b96:	f7f7 fb3b 	bl	8000210 <memchr>
 8008b9a:	b138      	cbz	r0, 8008bac <_svfiprintf_r+0x150>
 8008b9c:	9b04      	ldr	r3, [sp, #16]
 8008b9e:	eba0 000a 	sub.w	r0, r0, sl
 8008ba2:	2240      	movs	r2, #64	@ 0x40
 8008ba4:	4082      	lsls	r2, r0
 8008ba6:	4313      	orrs	r3, r2
 8008ba8:	3401      	adds	r4, #1
 8008baa:	9304      	str	r3, [sp, #16]
 8008bac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bb0:	4824      	ldr	r0, [pc, #144]	@ (8008c44 <_svfiprintf_r+0x1e8>)
 8008bb2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008bb6:	2206      	movs	r2, #6
 8008bb8:	f7f7 fb2a 	bl	8000210 <memchr>
 8008bbc:	2800      	cmp	r0, #0
 8008bbe:	d036      	beq.n	8008c2e <_svfiprintf_r+0x1d2>
 8008bc0:	4b21      	ldr	r3, [pc, #132]	@ (8008c48 <_svfiprintf_r+0x1ec>)
 8008bc2:	bb1b      	cbnz	r3, 8008c0c <_svfiprintf_r+0x1b0>
 8008bc4:	9b03      	ldr	r3, [sp, #12]
 8008bc6:	3307      	adds	r3, #7
 8008bc8:	f023 0307 	bic.w	r3, r3, #7
 8008bcc:	3308      	adds	r3, #8
 8008bce:	9303      	str	r3, [sp, #12]
 8008bd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bd2:	4433      	add	r3, r6
 8008bd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bd6:	e76a      	b.n	8008aae <_svfiprintf_r+0x52>
 8008bd8:	fb0c 3202 	mla	r2, ip, r2, r3
 8008bdc:	460c      	mov	r4, r1
 8008bde:	2001      	movs	r0, #1
 8008be0:	e7a8      	b.n	8008b34 <_svfiprintf_r+0xd8>
 8008be2:	2300      	movs	r3, #0
 8008be4:	3401      	adds	r4, #1
 8008be6:	9305      	str	r3, [sp, #20]
 8008be8:	4619      	mov	r1, r3
 8008bea:	f04f 0c0a 	mov.w	ip, #10
 8008bee:	4620      	mov	r0, r4
 8008bf0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008bf4:	3a30      	subs	r2, #48	@ 0x30
 8008bf6:	2a09      	cmp	r2, #9
 8008bf8:	d903      	bls.n	8008c02 <_svfiprintf_r+0x1a6>
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d0c6      	beq.n	8008b8c <_svfiprintf_r+0x130>
 8008bfe:	9105      	str	r1, [sp, #20]
 8008c00:	e7c4      	b.n	8008b8c <_svfiprintf_r+0x130>
 8008c02:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c06:	4604      	mov	r4, r0
 8008c08:	2301      	movs	r3, #1
 8008c0a:	e7f0      	b.n	8008bee <_svfiprintf_r+0x192>
 8008c0c:	ab03      	add	r3, sp, #12
 8008c0e:	9300      	str	r3, [sp, #0]
 8008c10:	462a      	mov	r2, r5
 8008c12:	4b0e      	ldr	r3, [pc, #56]	@ (8008c4c <_svfiprintf_r+0x1f0>)
 8008c14:	a904      	add	r1, sp, #16
 8008c16:	4638      	mov	r0, r7
 8008c18:	f7fd fe98 	bl	800694c <_printf_float>
 8008c1c:	1c42      	adds	r2, r0, #1
 8008c1e:	4606      	mov	r6, r0
 8008c20:	d1d6      	bne.n	8008bd0 <_svfiprintf_r+0x174>
 8008c22:	89ab      	ldrh	r3, [r5, #12]
 8008c24:	065b      	lsls	r3, r3, #25
 8008c26:	f53f af2d 	bmi.w	8008a84 <_svfiprintf_r+0x28>
 8008c2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008c2c:	e72c      	b.n	8008a88 <_svfiprintf_r+0x2c>
 8008c2e:	ab03      	add	r3, sp, #12
 8008c30:	9300      	str	r3, [sp, #0]
 8008c32:	462a      	mov	r2, r5
 8008c34:	4b05      	ldr	r3, [pc, #20]	@ (8008c4c <_svfiprintf_r+0x1f0>)
 8008c36:	a904      	add	r1, sp, #16
 8008c38:	4638      	mov	r0, r7
 8008c3a:	f7fe f91f 	bl	8006e7c <_printf_i>
 8008c3e:	e7ed      	b.n	8008c1c <_svfiprintf_r+0x1c0>
 8008c40:	080097c0 	.word	0x080097c0
 8008c44:	080097ca 	.word	0x080097ca
 8008c48:	0800694d 	.word	0x0800694d
 8008c4c:	080089a5 	.word	0x080089a5
 8008c50:	080097c6 	.word	0x080097c6

08008c54 <__sflush_r>:
 8008c54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c5c:	0716      	lsls	r6, r2, #28
 8008c5e:	4605      	mov	r5, r0
 8008c60:	460c      	mov	r4, r1
 8008c62:	d454      	bmi.n	8008d0e <__sflush_r+0xba>
 8008c64:	684b      	ldr	r3, [r1, #4]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	dc02      	bgt.n	8008c70 <__sflush_r+0x1c>
 8008c6a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	dd48      	ble.n	8008d02 <__sflush_r+0xae>
 8008c70:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c72:	2e00      	cmp	r6, #0
 8008c74:	d045      	beq.n	8008d02 <__sflush_r+0xae>
 8008c76:	2300      	movs	r3, #0
 8008c78:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008c7c:	682f      	ldr	r7, [r5, #0]
 8008c7e:	6a21      	ldr	r1, [r4, #32]
 8008c80:	602b      	str	r3, [r5, #0]
 8008c82:	d030      	beq.n	8008ce6 <__sflush_r+0x92>
 8008c84:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008c86:	89a3      	ldrh	r3, [r4, #12]
 8008c88:	0759      	lsls	r1, r3, #29
 8008c8a:	d505      	bpl.n	8008c98 <__sflush_r+0x44>
 8008c8c:	6863      	ldr	r3, [r4, #4]
 8008c8e:	1ad2      	subs	r2, r2, r3
 8008c90:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008c92:	b10b      	cbz	r3, 8008c98 <__sflush_r+0x44>
 8008c94:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008c96:	1ad2      	subs	r2, r2, r3
 8008c98:	2300      	movs	r3, #0
 8008c9a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c9c:	6a21      	ldr	r1, [r4, #32]
 8008c9e:	4628      	mov	r0, r5
 8008ca0:	47b0      	blx	r6
 8008ca2:	1c43      	adds	r3, r0, #1
 8008ca4:	89a3      	ldrh	r3, [r4, #12]
 8008ca6:	d106      	bne.n	8008cb6 <__sflush_r+0x62>
 8008ca8:	6829      	ldr	r1, [r5, #0]
 8008caa:	291d      	cmp	r1, #29
 8008cac:	d82b      	bhi.n	8008d06 <__sflush_r+0xb2>
 8008cae:	4a2a      	ldr	r2, [pc, #168]	@ (8008d58 <__sflush_r+0x104>)
 8008cb0:	410a      	asrs	r2, r1
 8008cb2:	07d6      	lsls	r6, r2, #31
 8008cb4:	d427      	bmi.n	8008d06 <__sflush_r+0xb2>
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	6062      	str	r2, [r4, #4]
 8008cba:	04d9      	lsls	r1, r3, #19
 8008cbc:	6922      	ldr	r2, [r4, #16]
 8008cbe:	6022      	str	r2, [r4, #0]
 8008cc0:	d504      	bpl.n	8008ccc <__sflush_r+0x78>
 8008cc2:	1c42      	adds	r2, r0, #1
 8008cc4:	d101      	bne.n	8008cca <__sflush_r+0x76>
 8008cc6:	682b      	ldr	r3, [r5, #0]
 8008cc8:	b903      	cbnz	r3, 8008ccc <__sflush_r+0x78>
 8008cca:	6560      	str	r0, [r4, #84]	@ 0x54
 8008ccc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008cce:	602f      	str	r7, [r5, #0]
 8008cd0:	b1b9      	cbz	r1, 8008d02 <__sflush_r+0xae>
 8008cd2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008cd6:	4299      	cmp	r1, r3
 8008cd8:	d002      	beq.n	8008ce0 <__sflush_r+0x8c>
 8008cda:	4628      	mov	r0, r5
 8008cdc:	f7ff f9e0 	bl	80080a0 <_free_r>
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	6363      	str	r3, [r4, #52]	@ 0x34
 8008ce4:	e00d      	b.n	8008d02 <__sflush_r+0xae>
 8008ce6:	2301      	movs	r3, #1
 8008ce8:	4628      	mov	r0, r5
 8008cea:	47b0      	blx	r6
 8008cec:	4602      	mov	r2, r0
 8008cee:	1c50      	adds	r0, r2, #1
 8008cf0:	d1c9      	bne.n	8008c86 <__sflush_r+0x32>
 8008cf2:	682b      	ldr	r3, [r5, #0]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d0c6      	beq.n	8008c86 <__sflush_r+0x32>
 8008cf8:	2b1d      	cmp	r3, #29
 8008cfa:	d001      	beq.n	8008d00 <__sflush_r+0xac>
 8008cfc:	2b16      	cmp	r3, #22
 8008cfe:	d11e      	bne.n	8008d3e <__sflush_r+0xea>
 8008d00:	602f      	str	r7, [r5, #0]
 8008d02:	2000      	movs	r0, #0
 8008d04:	e022      	b.n	8008d4c <__sflush_r+0xf8>
 8008d06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d0a:	b21b      	sxth	r3, r3
 8008d0c:	e01b      	b.n	8008d46 <__sflush_r+0xf2>
 8008d0e:	690f      	ldr	r7, [r1, #16]
 8008d10:	2f00      	cmp	r7, #0
 8008d12:	d0f6      	beq.n	8008d02 <__sflush_r+0xae>
 8008d14:	0793      	lsls	r3, r2, #30
 8008d16:	680e      	ldr	r6, [r1, #0]
 8008d18:	bf08      	it	eq
 8008d1a:	694b      	ldreq	r3, [r1, #20]
 8008d1c:	600f      	str	r7, [r1, #0]
 8008d1e:	bf18      	it	ne
 8008d20:	2300      	movne	r3, #0
 8008d22:	eba6 0807 	sub.w	r8, r6, r7
 8008d26:	608b      	str	r3, [r1, #8]
 8008d28:	f1b8 0f00 	cmp.w	r8, #0
 8008d2c:	dde9      	ble.n	8008d02 <__sflush_r+0xae>
 8008d2e:	6a21      	ldr	r1, [r4, #32]
 8008d30:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008d32:	4643      	mov	r3, r8
 8008d34:	463a      	mov	r2, r7
 8008d36:	4628      	mov	r0, r5
 8008d38:	47b0      	blx	r6
 8008d3a:	2800      	cmp	r0, #0
 8008d3c:	dc08      	bgt.n	8008d50 <__sflush_r+0xfc>
 8008d3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d46:	81a3      	strh	r3, [r4, #12]
 8008d48:	f04f 30ff 	mov.w	r0, #4294967295
 8008d4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d50:	4407      	add	r7, r0
 8008d52:	eba8 0800 	sub.w	r8, r8, r0
 8008d56:	e7e7      	b.n	8008d28 <__sflush_r+0xd4>
 8008d58:	dfbffffe 	.word	0xdfbffffe

08008d5c <_fflush_r>:
 8008d5c:	b538      	push	{r3, r4, r5, lr}
 8008d5e:	690b      	ldr	r3, [r1, #16]
 8008d60:	4605      	mov	r5, r0
 8008d62:	460c      	mov	r4, r1
 8008d64:	b913      	cbnz	r3, 8008d6c <_fflush_r+0x10>
 8008d66:	2500      	movs	r5, #0
 8008d68:	4628      	mov	r0, r5
 8008d6a:	bd38      	pop	{r3, r4, r5, pc}
 8008d6c:	b118      	cbz	r0, 8008d76 <_fflush_r+0x1a>
 8008d6e:	6a03      	ldr	r3, [r0, #32]
 8008d70:	b90b      	cbnz	r3, 8008d76 <_fflush_r+0x1a>
 8008d72:	f7fe fa2f 	bl	80071d4 <__sinit>
 8008d76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d0f3      	beq.n	8008d66 <_fflush_r+0xa>
 8008d7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008d80:	07d0      	lsls	r0, r2, #31
 8008d82:	d404      	bmi.n	8008d8e <_fflush_r+0x32>
 8008d84:	0599      	lsls	r1, r3, #22
 8008d86:	d402      	bmi.n	8008d8e <_fflush_r+0x32>
 8008d88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d8a:	f7fe fb3a 	bl	8007402 <__retarget_lock_acquire_recursive>
 8008d8e:	4628      	mov	r0, r5
 8008d90:	4621      	mov	r1, r4
 8008d92:	f7ff ff5f 	bl	8008c54 <__sflush_r>
 8008d96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008d98:	07da      	lsls	r2, r3, #31
 8008d9a:	4605      	mov	r5, r0
 8008d9c:	d4e4      	bmi.n	8008d68 <_fflush_r+0xc>
 8008d9e:	89a3      	ldrh	r3, [r4, #12]
 8008da0:	059b      	lsls	r3, r3, #22
 8008da2:	d4e1      	bmi.n	8008d68 <_fflush_r+0xc>
 8008da4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008da6:	f7fe fb2d 	bl	8007404 <__retarget_lock_release_recursive>
 8008daa:	e7dd      	b.n	8008d68 <_fflush_r+0xc>

08008dac <memmove>:
 8008dac:	4288      	cmp	r0, r1
 8008dae:	b510      	push	{r4, lr}
 8008db0:	eb01 0402 	add.w	r4, r1, r2
 8008db4:	d902      	bls.n	8008dbc <memmove+0x10>
 8008db6:	4284      	cmp	r4, r0
 8008db8:	4623      	mov	r3, r4
 8008dba:	d807      	bhi.n	8008dcc <memmove+0x20>
 8008dbc:	1e43      	subs	r3, r0, #1
 8008dbe:	42a1      	cmp	r1, r4
 8008dc0:	d008      	beq.n	8008dd4 <memmove+0x28>
 8008dc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008dc6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008dca:	e7f8      	b.n	8008dbe <memmove+0x12>
 8008dcc:	4402      	add	r2, r0
 8008dce:	4601      	mov	r1, r0
 8008dd0:	428a      	cmp	r2, r1
 8008dd2:	d100      	bne.n	8008dd6 <memmove+0x2a>
 8008dd4:	bd10      	pop	{r4, pc}
 8008dd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008dda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008dde:	e7f7      	b.n	8008dd0 <memmove+0x24>

08008de0 <_sbrk_r>:
 8008de0:	b538      	push	{r3, r4, r5, lr}
 8008de2:	4d06      	ldr	r5, [pc, #24]	@ (8008dfc <_sbrk_r+0x1c>)
 8008de4:	2300      	movs	r3, #0
 8008de6:	4604      	mov	r4, r0
 8008de8:	4608      	mov	r0, r1
 8008dea:	602b      	str	r3, [r5, #0]
 8008dec:	f7f9 fa88 	bl	8002300 <_sbrk>
 8008df0:	1c43      	adds	r3, r0, #1
 8008df2:	d102      	bne.n	8008dfa <_sbrk_r+0x1a>
 8008df4:	682b      	ldr	r3, [r5, #0]
 8008df6:	b103      	cbz	r3, 8008dfa <_sbrk_r+0x1a>
 8008df8:	6023      	str	r3, [r4, #0]
 8008dfa:	bd38      	pop	{r3, r4, r5, pc}
 8008dfc:	200004dc 	.word	0x200004dc

08008e00 <memcpy>:
 8008e00:	440a      	add	r2, r1
 8008e02:	4291      	cmp	r1, r2
 8008e04:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e08:	d100      	bne.n	8008e0c <memcpy+0xc>
 8008e0a:	4770      	bx	lr
 8008e0c:	b510      	push	{r4, lr}
 8008e0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e16:	4291      	cmp	r1, r2
 8008e18:	d1f9      	bne.n	8008e0e <memcpy+0xe>
 8008e1a:	bd10      	pop	{r4, pc}

08008e1c <__assert_func>:
 8008e1c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e1e:	4614      	mov	r4, r2
 8008e20:	461a      	mov	r2, r3
 8008e22:	4b09      	ldr	r3, [pc, #36]	@ (8008e48 <__assert_func+0x2c>)
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	4605      	mov	r5, r0
 8008e28:	68d8      	ldr	r0, [r3, #12]
 8008e2a:	b954      	cbnz	r4, 8008e42 <__assert_func+0x26>
 8008e2c:	4b07      	ldr	r3, [pc, #28]	@ (8008e4c <__assert_func+0x30>)
 8008e2e:	461c      	mov	r4, r3
 8008e30:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008e34:	9100      	str	r1, [sp, #0]
 8008e36:	462b      	mov	r3, r5
 8008e38:	4905      	ldr	r1, [pc, #20]	@ (8008e50 <__assert_func+0x34>)
 8008e3a:	f000 f86f 	bl	8008f1c <fiprintf>
 8008e3e:	f000 f87f 	bl	8008f40 <abort>
 8008e42:	4b04      	ldr	r3, [pc, #16]	@ (8008e54 <__assert_func+0x38>)
 8008e44:	e7f4      	b.n	8008e30 <__assert_func+0x14>
 8008e46:	bf00      	nop
 8008e48:	20000018 	.word	0x20000018
 8008e4c:	08009816 	.word	0x08009816
 8008e50:	080097e8 	.word	0x080097e8
 8008e54:	080097db 	.word	0x080097db

08008e58 <_calloc_r>:
 8008e58:	b570      	push	{r4, r5, r6, lr}
 8008e5a:	fba1 5402 	umull	r5, r4, r1, r2
 8008e5e:	b93c      	cbnz	r4, 8008e70 <_calloc_r+0x18>
 8008e60:	4629      	mov	r1, r5
 8008e62:	f7ff f991 	bl	8008188 <_malloc_r>
 8008e66:	4606      	mov	r6, r0
 8008e68:	b928      	cbnz	r0, 8008e76 <_calloc_r+0x1e>
 8008e6a:	2600      	movs	r6, #0
 8008e6c:	4630      	mov	r0, r6
 8008e6e:	bd70      	pop	{r4, r5, r6, pc}
 8008e70:	220c      	movs	r2, #12
 8008e72:	6002      	str	r2, [r0, #0]
 8008e74:	e7f9      	b.n	8008e6a <_calloc_r+0x12>
 8008e76:	462a      	mov	r2, r5
 8008e78:	4621      	mov	r1, r4
 8008e7a:	f7fe fa44 	bl	8007306 <memset>
 8008e7e:	e7f5      	b.n	8008e6c <_calloc_r+0x14>

08008e80 <__ascii_mbtowc>:
 8008e80:	b082      	sub	sp, #8
 8008e82:	b901      	cbnz	r1, 8008e86 <__ascii_mbtowc+0x6>
 8008e84:	a901      	add	r1, sp, #4
 8008e86:	b142      	cbz	r2, 8008e9a <__ascii_mbtowc+0x1a>
 8008e88:	b14b      	cbz	r3, 8008e9e <__ascii_mbtowc+0x1e>
 8008e8a:	7813      	ldrb	r3, [r2, #0]
 8008e8c:	600b      	str	r3, [r1, #0]
 8008e8e:	7812      	ldrb	r2, [r2, #0]
 8008e90:	1e10      	subs	r0, r2, #0
 8008e92:	bf18      	it	ne
 8008e94:	2001      	movne	r0, #1
 8008e96:	b002      	add	sp, #8
 8008e98:	4770      	bx	lr
 8008e9a:	4610      	mov	r0, r2
 8008e9c:	e7fb      	b.n	8008e96 <__ascii_mbtowc+0x16>
 8008e9e:	f06f 0001 	mvn.w	r0, #1
 8008ea2:	e7f8      	b.n	8008e96 <__ascii_mbtowc+0x16>

08008ea4 <_realloc_r>:
 8008ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ea8:	4680      	mov	r8, r0
 8008eaa:	4615      	mov	r5, r2
 8008eac:	460c      	mov	r4, r1
 8008eae:	b921      	cbnz	r1, 8008eba <_realloc_r+0x16>
 8008eb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008eb4:	4611      	mov	r1, r2
 8008eb6:	f7ff b967 	b.w	8008188 <_malloc_r>
 8008eba:	b92a      	cbnz	r2, 8008ec8 <_realloc_r+0x24>
 8008ebc:	f7ff f8f0 	bl	80080a0 <_free_r>
 8008ec0:	2400      	movs	r4, #0
 8008ec2:	4620      	mov	r0, r4
 8008ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ec8:	f000 f841 	bl	8008f4e <_malloc_usable_size_r>
 8008ecc:	4285      	cmp	r5, r0
 8008ece:	4606      	mov	r6, r0
 8008ed0:	d802      	bhi.n	8008ed8 <_realloc_r+0x34>
 8008ed2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008ed6:	d8f4      	bhi.n	8008ec2 <_realloc_r+0x1e>
 8008ed8:	4629      	mov	r1, r5
 8008eda:	4640      	mov	r0, r8
 8008edc:	f7ff f954 	bl	8008188 <_malloc_r>
 8008ee0:	4607      	mov	r7, r0
 8008ee2:	2800      	cmp	r0, #0
 8008ee4:	d0ec      	beq.n	8008ec0 <_realloc_r+0x1c>
 8008ee6:	42b5      	cmp	r5, r6
 8008ee8:	462a      	mov	r2, r5
 8008eea:	4621      	mov	r1, r4
 8008eec:	bf28      	it	cs
 8008eee:	4632      	movcs	r2, r6
 8008ef0:	f7ff ff86 	bl	8008e00 <memcpy>
 8008ef4:	4621      	mov	r1, r4
 8008ef6:	4640      	mov	r0, r8
 8008ef8:	f7ff f8d2 	bl	80080a0 <_free_r>
 8008efc:	463c      	mov	r4, r7
 8008efe:	e7e0      	b.n	8008ec2 <_realloc_r+0x1e>

08008f00 <__ascii_wctomb>:
 8008f00:	4603      	mov	r3, r0
 8008f02:	4608      	mov	r0, r1
 8008f04:	b141      	cbz	r1, 8008f18 <__ascii_wctomb+0x18>
 8008f06:	2aff      	cmp	r2, #255	@ 0xff
 8008f08:	d904      	bls.n	8008f14 <__ascii_wctomb+0x14>
 8008f0a:	228a      	movs	r2, #138	@ 0x8a
 8008f0c:	601a      	str	r2, [r3, #0]
 8008f0e:	f04f 30ff 	mov.w	r0, #4294967295
 8008f12:	4770      	bx	lr
 8008f14:	700a      	strb	r2, [r1, #0]
 8008f16:	2001      	movs	r0, #1
 8008f18:	4770      	bx	lr
	...

08008f1c <fiprintf>:
 8008f1c:	b40e      	push	{r1, r2, r3}
 8008f1e:	b503      	push	{r0, r1, lr}
 8008f20:	4601      	mov	r1, r0
 8008f22:	ab03      	add	r3, sp, #12
 8008f24:	4805      	ldr	r0, [pc, #20]	@ (8008f3c <fiprintf+0x20>)
 8008f26:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f2a:	6800      	ldr	r0, [r0, #0]
 8008f2c:	9301      	str	r3, [sp, #4]
 8008f2e:	f000 f83f 	bl	8008fb0 <_vfiprintf_r>
 8008f32:	b002      	add	sp, #8
 8008f34:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f38:	b003      	add	sp, #12
 8008f3a:	4770      	bx	lr
 8008f3c:	20000018 	.word	0x20000018

08008f40 <abort>:
 8008f40:	b508      	push	{r3, lr}
 8008f42:	2006      	movs	r0, #6
 8008f44:	f000 fa08 	bl	8009358 <raise>
 8008f48:	2001      	movs	r0, #1
 8008f4a:	f7f9 f961 	bl	8002210 <_exit>

08008f4e <_malloc_usable_size_r>:
 8008f4e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f52:	1f18      	subs	r0, r3, #4
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	bfbc      	itt	lt
 8008f58:	580b      	ldrlt	r3, [r1, r0]
 8008f5a:	18c0      	addlt	r0, r0, r3
 8008f5c:	4770      	bx	lr

08008f5e <__sfputc_r>:
 8008f5e:	6893      	ldr	r3, [r2, #8]
 8008f60:	3b01      	subs	r3, #1
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	b410      	push	{r4}
 8008f66:	6093      	str	r3, [r2, #8]
 8008f68:	da08      	bge.n	8008f7c <__sfputc_r+0x1e>
 8008f6a:	6994      	ldr	r4, [r2, #24]
 8008f6c:	42a3      	cmp	r3, r4
 8008f6e:	db01      	blt.n	8008f74 <__sfputc_r+0x16>
 8008f70:	290a      	cmp	r1, #10
 8008f72:	d103      	bne.n	8008f7c <__sfputc_r+0x1e>
 8008f74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f78:	f000 b932 	b.w	80091e0 <__swbuf_r>
 8008f7c:	6813      	ldr	r3, [r2, #0]
 8008f7e:	1c58      	adds	r0, r3, #1
 8008f80:	6010      	str	r0, [r2, #0]
 8008f82:	7019      	strb	r1, [r3, #0]
 8008f84:	4608      	mov	r0, r1
 8008f86:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008f8a:	4770      	bx	lr

08008f8c <__sfputs_r>:
 8008f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f8e:	4606      	mov	r6, r0
 8008f90:	460f      	mov	r7, r1
 8008f92:	4614      	mov	r4, r2
 8008f94:	18d5      	adds	r5, r2, r3
 8008f96:	42ac      	cmp	r4, r5
 8008f98:	d101      	bne.n	8008f9e <__sfputs_r+0x12>
 8008f9a:	2000      	movs	r0, #0
 8008f9c:	e007      	b.n	8008fae <__sfputs_r+0x22>
 8008f9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fa2:	463a      	mov	r2, r7
 8008fa4:	4630      	mov	r0, r6
 8008fa6:	f7ff ffda 	bl	8008f5e <__sfputc_r>
 8008faa:	1c43      	adds	r3, r0, #1
 8008fac:	d1f3      	bne.n	8008f96 <__sfputs_r+0xa>
 8008fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008fb0 <_vfiprintf_r>:
 8008fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fb4:	460d      	mov	r5, r1
 8008fb6:	b09d      	sub	sp, #116	@ 0x74
 8008fb8:	4614      	mov	r4, r2
 8008fba:	4698      	mov	r8, r3
 8008fbc:	4606      	mov	r6, r0
 8008fbe:	b118      	cbz	r0, 8008fc8 <_vfiprintf_r+0x18>
 8008fc0:	6a03      	ldr	r3, [r0, #32]
 8008fc2:	b90b      	cbnz	r3, 8008fc8 <_vfiprintf_r+0x18>
 8008fc4:	f7fe f906 	bl	80071d4 <__sinit>
 8008fc8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008fca:	07d9      	lsls	r1, r3, #31
 8008fcc:	d405      	bmi.n	8008fda <_vfiprintf_r+0x2a>
 8008fce:	89ab      	ldrh	r3, [r5, #12]
 8008fd0:	059a      	lsls	r2, r3, #22
 8008fd2:	d402      	bmi.n	8008fda <_vfiprintf_r+0x2a>
 8008fd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008fd6:	f7fe fa14 	bl	8007402 <__retarget_lock_acquire_recursive>
 8008fda:	89ab      	ldrh	r3, [r5, #12]
 8008fdc:	071b      	lsls	r3, r3, #28
 8008fde:	d501      	bpl.n	8008fe4 <_vfiprintf_r+0x34>
 8008fe0:	692b      	ldr	r3, [r5, #16]
 8008fe2:	b99b      	cbnz	r3, 800900c <_vfiprintf_r+0x5c>
 8008fe4:	4629      	mov	r1, r5
 8008fe6:	4630      	mov	r0, r6
 8008fe8:	f000 f938 	bl	800925c <__swsetup_r>
 8008fec:	b170      	cbz	r0, 800900c <_vfiprintf_r+0x5c>
 8008fee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ff0:	07dc      	lsls	r4, r3, #31
 8008ff2:	d504      	bpl.n	8008ffe <_vfiprintf_r+0x4e>
 8008ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ff8:	b01d      	add	sp, #116	@ 0x74
 8008ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ffe:	89ab      	ldrh	r3, [r5, #12]
 8009000:	0598      	lsls	r0, r3, #22
 8009002:	d4f7      	bmi.n	8008ff4 <_vfiprintf_r+0x44>
 8009004:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009006:	f7fe f9fd 	bl	8007404 <__retarget_lock_release_recursive>
 800900a:	e7f3      	b.n	8008ff4 <_vfiprintf_r+0x44>
 800900c:	2300      	movs	r3, #0
 800900e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009010:	2320      	movs	r3, #32
 8009012:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009016:	f8cd 800c 	str.w	r8, [sp, #12]
 800901a:	2330      	movs	r3, #48	@ 0x30
 800901c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80091cc <_vfiprintf_r+0x21c>
 8009020:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009024:	f04f 0901 	mov.w	r9, #1
 8009028:	4623      	mov	r3, r4
 800902a:	469a      	mov	sl, r3
 800902c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009030:	b10a      	cbz	r2, 8009036 <_vfiprintf_r+0x86>
 8009032:	2a25      	cmp	r2, #37	@ 0x25
 8009034:	d1f9      	bne.n	800902a <_vfiprintf_r+0x7a>
 8009036:	ebba 0b04 	subs.w	fp, sl, r4
 800903a:	d00b      	beq.n	8009054 <_vfiprintf_r+0xa4>
 800903c:	465b      	mov	r3, fp
 800903e:	4622      	mov	r2, r4
 8009040:	4629      	mov	r1, r5
 8009042:	4630      	mov	r0, r6
 8009044:	f7ff ffa2 	bl	8008f8c <__sfputs_r>
 8009048:	3001      	adds	r0, #1
 800904a:	f000 80a7 	beq.w	800919c <_vfiprintf_r+0x1ec>
 800904e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009050:	445a      	add	r2, fp
 8009052:	9209      	str	r2, [sp, #36]	@ 0x24
 8009054:	f89a 3000 	ldrb.w	r3, [sl]
 8009058:	2b00      	cmp	r3, #0
 800905a:	f000 809f 	beq.w	800919c <_vfiprintf_r+0x1ec>
 800905e:	2300      	movs	r3, #0
 8009060:	f04f 32ff 	mov.w	r2, #4294967295
 8009064:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009068:	f10a 0a01 	add.w	sl, sl, #1
 800906c:	9304      	str	r3, [sp, #16]
 800906e:	9307      	str	r3, [sp, #28]
 8009070:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009074:	931a      	str	r3, [sp, #104]	@ 0x68
 8009076:	4654      	mov	r4, sl
 8009078:	2205      	movs	r2, #5
 800907a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800907e:	4853      	ldr	r0, [pc, #332]	@ (80091cc <_vfiprintf_r+0x21c>)
 8009080:	f7f7 f8c6 	bl	8000210 <memchr>
 8009084:	9a04      	ldr	r2, [sp, #16]
 8009086:	b9d8      	cbnz	r0, 80090c0 <_vfiprintf_r+0x110>
 8009088:	06d1      	lsls	r1, r2, #27
 800908a:	bf44      	itt	mi
 800908c:	2320      	movmi	r3, #32
 800908e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009092:	0713      	lsls	r3, r2, #28
 8009094:	bf44      	itt	mi
 8009096:	232b      	movmi	r3, #43	@ 0x2b
 8009098:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800909c:	f89a 3000 	ldrb.w	r3, [sl]
 80090a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80090a2:	d015      	beq.n	80090d0 <_vfiprintf_r+0x120>
 80090a4:	9a07      	ldr	r2, [sp, #28]
 80090a6:	4654      	mov	r4, sl
 80090a8:	2000      	movs	r0, #0
 80090aa:	f04f 0c0a 	mov.w	ip, #10
 80090ae:	4621      	mov	r1, r4
 80090b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090b4:	3b30      	subs	r3, #48	@ 0x30
 80090b6:	2b09      	cmp	r3, #9
 80090b8:	d94b      	bls.n	8009152 <_vfiprintf_r+0x1a2>
 80090ba:	b1b0      	cbz	r0, 80090ea <_vfiprintf_r+0x13a>
 80090bc:	9207      	str	r2, [sp, #28]
 80090be:	e014      	b.n	80090ea <_vfiprintf_r+0x13a>
 80090c0:	eba0 0308 	sub.w	r3, r0, r8
 80090c4:	fa09 f303 	lsl.w	r3, r9, r3
 80090c8:	4313      	orrs	r3, r2
 80090ca:	9304      	str	r3, [sp, #16]
 80090cc:	46a2      	mov	sl, r4
 80090ce:	e7d2      	b.n	8009076 <_vfiprintf_r+0xc6>
 80090d0:	9b03      	ldr	r3, [sp, #12]
 80090d2:	1d19      	adds	r1, r3, #4
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	9103      	str	r1, [sp, #12]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	bfbb      	ittet	lt
 80090dc:	425b      	neglt	r3, r3
 80090de:	f042 0202 	orrlt.w	r2, r2, #2
 80090e2:	9307      	strge	r3, [sp, #28]
 80090e4:	9307      	strlt	r3, [sp, #28]
 80090e6:	bfb8      	it	lt
 80090e8:	9204      	strlt	r2, [sp, #16]
 80090ea:	7823      	ldrb	r3, [r4, #0]
 80090ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80090ee:	d10a      	bne.n	8009106 <_vfiprintf_r+0x156>
 80090f0:	7863      	ldrb	r3, [r4, #1]
 80090f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80090f4:	d132      	bne.n	800915c <_vfiprintf_r+0x1ac>
 80090f6:	9b03      	ldr	r3, [sp, #12]
 80090f8:	1d1a      	adds	r2, r3, #4
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	9203      	str	r2, [sp, #12]
 80090fe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009102:	3402      	adds	r4, #2
 8009104:	9305      	str	r3, [sp, #20]
 8009106:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80091dc <_vfiprintf_r+0x22c>
 800910a:	7821      	ldrb	r1, [r4, #0]
 800910c:	2203      	movs	r2, #3
 800910e:	4650      	mov	r0, sl
 8009110:	f7f7 f87e 	bl	8000210 <memchr>
 8009114:	b138      	cbz	r0, 8009126 <_vfiprintf_r+0x176>
 8009116:	9b04      	ldr	r3, [sp, #16]
 8009118:	eba0 000a 	sub.w	r0, r0, sl
 800911c:	2240      	movs	r2, #64	@ 0x40
 800911e:	4082      	lsls	r2, r0
 8009120:	4313      	orrs	r3, r2
 8009122:	3401      	adds	r4, #1
 8009124:	9304      	str	r3, [sp, #16]
 8009126:	f814 1b01 	ldrb.w	r1, [r4], #1
 800912a:	4829      	ldr	r0, [pc, #164]	@ (80091d0 <_vfiprintf_r+0x220>)
 800912c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009130:	2206      	movs	r2, #6
 8009132:	f7f7 f86d 	bl	8000210 <memchr>
 8009136:	2800      	cmp	r0, #0
 8009138:	d03f      	beq.n	80091ba <_vfiprintf_r+0x20a>
 800913a:	4b26      	ldr	r3, [pc, #152]	@ (80091d4 <_vfiprintf_r+0x224>)
 800913c:	bb1b      	cbnz	r3, 8009186 <_vfiprintf_r+0x1d6>
 800913e:	9b03      	ldr	r3, [sp, #12]
 8009140:	3307      	adds	r3, #7
 8009142:	f023 0307 	bic.w	r3, r3, #7
 8009146:	3308      	adds	r3, #8
 8009148:	9303      	str	r3, [sp, #12]
 800914a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800914c:	443b      	add	r3, r7
 800914e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009150:	e76a      	b.n	8009028 <_vfiprintf_r+0x78>
 8009152:	fb0c 3202 	mla	r2, ip, r2, r3
 8009156:	460c      	mov	r4, r1
 8009158:	2001      	movs	r0, #1
 800915a:	e7a8      	b.n	80090ae <_vfiprintf_r+0xfe>
 800915c:	2300      	movs	r3, #0
 800915e:	3401      	adds	r4, #1
 8009160:	9305      	str	r3, [sp, #20]
 8009162:	4619      	mov	r1, r3
 8009164:	f04f 0c0a 	mov.w	ip, #10
 8009168:	4620      	mov	r0, r4
 800916a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800916e:	3a30      	subs	r2, #48	@ 0x30
 8009170:	2a09      	cmp	r2, #9
 8009172:	d903      	bls.n	800917c <_vfiprintf_r+0x1cc>
 8009174:	2b00      	cmp	r3, #0
 8009176:	d0c6      	beq.n	8009106 <_vfiprintf_r+0x156>
 8009178:	9105      	str	r1, [sp, #20]
 800917a:	e7c4      	b.n	8009106 <_vfiprintf_r+0x156>
 800917c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009180:	4604      	mov	r4, r0
 8009182:	2301      	movs	r3, #1
 8009184:	e7f0      	b.n	8009168 <_vfiprintf_r+0x1b8>
 8009186:	ab03      	add	r3, sp, #12
 8009188:	9300      	str	r3, [sp, #0]
 800918a:	462a      	mov	r2, r5
 800918c:	4b12      	ldr	r3, [pc, #72]	@ (80091d8 <_vfiprintf_r+0x228>)
 800918e:	a904      	add	r1, sp, #16
 8009190:	4630      	mov	r0, r6
 8009192:	f7fd fbdb 	bl	800694c <_printf_float>
 8009196:	4607      	mov	r7, r0
 8009198:	1c78      	adds	r0, r7, #1
 800919a:	d1d6      	bne.n	800914a <_vfiprintf_r+0x19a>
 800919c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800919e:	07d9      	lsls	r1, r3, #31
 80091a0:	d405      	bmi.n	80091ae <_vfiprintf_r+0x1fe>
 80091a2:	89ab      	ldrh	r3, [r5, #12]
 80091a4:	059a      	lsls	r2, r3, #22
 80091a6:	d402      	bmi.n	80091ae <_vfiprintf_r+0x1fe>
 80091a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80091aa:	f7fe f92b 	bl	8007404 <__retarget_lock_release_recursive>
 80091ae:	89ab      	ldrh	r3, [r5, #12]
 80091b0:	065b      	lsls	r3, r3, #25
 80091b2:	f53f af1f 	bmi.w	8008ff4 <_vfiprintf_r+0x44>
 80091b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091b8:	e71e      	b.n	8008ff8 <_vfiprintf_r+0x48>
 80091ba:	ab03      	add	r3, sp, #12
 80091bc:	9300      	str	r3, [sp, #0]
 80091be:	462a      	mov	r2, r5
 80091c0:	4b05      	ldr	r3, [pc, #20]	@ (80091d8 <_vfiprintf_r+0x228>)
 80091c2:	a904      	add	r1, sp, #16
 80091c4:	4630      	mov	r0, r6
 80091c6:	f7fd fe59 	bl	8006e7c <_printf_i>
 80091ca:	e7e4      	b.n	8009196 <_vfiprintf_r+0x1e6>
 80091cc:	080097c0 	.word	0x080097c0
 80091d0:	080097ca 	.word	0x080097ca
 80091d4:	0800694d 	.word	0x0800694d
 80091d8:	08008f8d 	.word	0x08008f8d
 80091dc:	080097c6 	.word	0x080097c6

080091e0 <__swbuf_r>:
 80091e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091e2:	460e      	mov	r6, r1
 80091e4:	4614      	mov	r4, r2
 80091e6:	4605      	mov	r5, r0
 80091e8:	b118      	cbz	r0, 80091f2 <__swbuf_r+0x12>
 80091ea:	6a03      	ldr	r3, [r0, #32]
 80091ec:	b90b      	cbnz	r3, 80091f2 <__swbuf_r+0x12>
 80091ee:	f7fd fff1 	bl	80071d4 <__sinit>
 80091f2:	69a3      	ldr	r3, [r4, #24]
 80091f4:	60a3      	str	r3, [r4, #8]
 80091f6:	89a3      	ldrh	r3, [r4, #12]
 80091f8:	071a      	lsls	r2, r3, #28
 80091fa:	d501      	bpl.n	8009200 <__swbuf_r+0x20>
 80091fc:	6923      	ldr	r3, [r4, #16]
 80091fe:	b943      	cbnz	r3, 8009212 <__swbuf_r+0x32>
 8009200:	4621      	mov	r1, r4
 8009202:	4628      	mov	r0, r5
 8009204:	f000 f82a 	bl	800925c <__swsetup_r>
 8009208:	b118      	cbz	r0, 8009212 <__swbuf_r+0x32>
 800920a:	f04f 37ff 	mov.w	r7, #4294967295
 800920e:	4638      	mov	r0, r7
 8009210:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009212:	6823      	ldr	r3, [r4, #0]
 8009214:	6922      	ldr	r2, [r4, #16]
 8009216:	1a98      	subs	r0, r3, r2
 8009218:	6963      	ldr	r3, [r4, #20]
 800921a:	b2f6      	uxtb	r6, r6
 800921c:	4283      	cmp	r3, r0
 800921e:	4637      	mov	r7, r6
 8009220:	dc05      	bgt.n	800922e <__swbuf_r+0x4e>
 8009222:	4621      	mov	r1, r4
 8009224:	4628      	mov	r0, r5
 8009226:	f7ff fd99 	bl	8008d5c <_fflush_r>
 800922a:	2800      	cmp	r0, #0
 800922c:	d1ed      	bne.n	800920a <__swbuf_r+0x2a>
 800922e:	68a3      	ldr	r3, [r4, #8]
 8009230:	3b01      	subs	r3, #1
 8009232:	60a3      	str	r3, [r4, #8]
 8009234:	6823      	ldr	r3, [r4, #0]
 8009236:	1c5a      	adds	r2, r3, #1
 8009238:	6022      	str	r2, [r4, #0]
 800923a:	701e      	strb	r6, [r3, #0]
 800923c:	6962      	ldr	r2, [r4, #20]
 800923e:	1c43      	adds	r3, r0, #1
 8009240:	429a      	cmp	r2, r3
 8009242:	d004      	beq.n	800924e <__swbuf_r+0x6e>
 8009244:	89a3      	ldrh	r3, [r4, #12]
 8009246:	07db      	lsls	r3, r3, #31
 8009248:	d5e1      	bpl.n	800920e <__swbuf_r+0x2e>
 800924a:	2e0a      	cmp	r6, #10
 800924c:	d1df      	bne.n	800920e <__swbuf_r+0x2e>
 800924e:	4621      	mov	r1, r4
 8009250:	4628      	mov	r0, r5
 8009252:	f7ff fd83 	bl	8008d5c <_fflush_r>
 8009256:	2800      	cmp	r0, #0
 8009258:	d0d9      	beq.n	800920e <__swbuf_r+0x2e>
 800925a:	e7d6      	b.n	800920a <__swbuf_r+0x2a>

0800925c <__swsetup_r>:
 800925c:	b538      	push	{r3, r4, r5, lr}
 800925e:	4b29      	ldr	r3, [pc, #164]	@ (8009304 <__swsetup_r+0xa8>)
 8009260:	4605      	mov	r5, r0
 8009262:	6818      	ldr	r0, [r3, #0]
 8009264:	460c      	mov	r4, r1
 8009266:	b118      	cbz	r0, 8009270 <__swsetup_r+0x14>
 8009268:	6a03      	ldr	r3, [r0, #32]
 800926a:	b90b      	cbnz	r3, 8009270 <__swsetup_r+0x14>
 800926c:	f7fd ffb2 	bl	80071d4 <__sinit>
 8009270:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009274:	0719      	lsls	r1, r3, #28
 8009276:	d422      	bmi.n	80092be <__swsetup_r+0x62>
 8009278:	06da      	lsls	r2, r3, #27
 800927a:	d407      	bmi.n	800928c <__swsetup_r+0x30>
 800927c:	2209      	movs	r2, #9
 800927e:	602a      	str	r2, [r5, #0]
 8009280:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009284:	81a3      	strh	r3, [r4, #12]
 8009286:	f04f 30ff 	mov.w	r0, #4294967295
 800928a:	e033      	b.n	80092f4 <__swsetup_r+0x98>
 800928c:	0758      	lsls	r0, r3, #29
 800928e:	d512      	bpl.n	80092b6 <__swsetup_r+0x5a>
 8009290:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009292:	b141      	cbz	r1, 80092a6 <__swsetup_r+0x4a>
 8009294:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009298:	4299      	cmp	r1, r3
 800929a:	d002      	beq.n	80092a2 <__swsetup_r+0x46>
 800929c:	4628      	mov	r0, r5
 800929e:	f7fe feff 	bl	80080a0 <_free_r>
 80092a2:	2300      	movs	r3, #0
 80092a4:	6363      	str	r3, [r4, #52]	@ 0x34
 80092a6:	89a3      	ldrh	r3, [r4, #12]
 80092a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80092ac:	81a3      	strh	r3, [r4, #12]
 80092ae:	2300      	movs	r3, #0
 80092b0:	6063      	str	r3, [r4, #4]
 80092b2:	6923      	ldr	r3, [r4, #16]
 80092b4:	6023      	str	r3, [r4, #0]
 80092b6:	89a3      	ldrh	r3, [r4, #12]
 80092b8:	f043 0308 	orr.w	r3, r3, #8
 80092bc:	81a3      	strh	r3, [r4, #12]
 80092be:	6923      	ldr	r3, [r4, #16]
 80092c0:	b94b      	cbnz	r3, 80092d6 <__swsetup_r+0x7a>
 80092c2:	89a3      	ldrh	r3, [r4, #12]
 80092c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80092c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80092cc:	d003      	beq.n	80092d6 <__swsetup_r+0x7a>
 80092ce:	4621      	mov	r1, r4
 80092d0:	4628      	mov	r0, r5
 80092d2:	f000 f883 	bl	80093dc <__smakebuf_r>
 80092d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092da:	f013 0201 	ands.w	r2, r3, #1
 80092de:	d00a      	beq.n	80092f6 <__swsetup_r+0x9a>
 80092e0:	2200      	movs	r2, #0
 80092e2:	60a2      	str	r2, [r4, #8]
 80092e4:	6962      	ldr	r2, [r4, #20]
 80092e6:	4252      	negs	r2, r2
 80092e8:	61a2      	str	r2, [r4, #24]
 80092ea:	6922      	ldr	r2, [r4, #16]
 80092ec:	b942      	cbnz	r2, 8009300 <__swsetup_r+0xa4>
 80092ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80092f2:	d1c5      	bne.n	8009280 <__swsetup_r+0x24>
 80092f4:	bd38      	pop	{r3, r4, r5, pc}
 80092f6:	0799      	lsls	r1, r3, #30
 80092f8:	bf58      	it	pl
 80092fa:	6962      	ldrpl	r2, [r4, #20]
 80092fc:	60a2      	str	r2, [r4, #8]
 80092fe:	e7f4      	b.n	80092ea <__swsetup_r+0x8e>
 8009300:	2000      	movs	r0, #0
 8009302:	e7f7      	b.n	80092f4 <__swsetup_r+0x98>
 8009304:	20000018 	.word	0x20000018

08009308 <_raise_r>:
 8009308:	291f      	cmp	r1, #31
 800930a:	b538      	push	{r3, r4, r5, lr}
 800930c:	4605      	mov	r5, r0
 800930e:	460c      	mov	r4, r1
 8009310:	d904      	bls.n	800931c <_raise_r+0x14>
 8009312:	2316      	movs	r3, #22
 8009314:	6003      	str	r3, [r0, #0]
 8009316:	f04f 30ff 	mov.w	r0, #4294967295
 800931a:	bd38      	pop	{r3, r4, r5, pc}
 800931c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800931e:	b112      	cbz	r2, 8009326 <_raise_r+0x1e>
 8009320:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009324:	b94b      	cbnz	r3, 800933a <_raise_r+0x32>
 8009326:	4628      	mov	r0, r5
 8009328:	f000 f830 	bl	800938c <_getpid_r>
 800932c:	4622      	mov	r2, r4
 800932e:	4601      	mov	r1, r0
 8009330:	4628      	mov	r0, r5
 8009332:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009336:	f000 b817 	b.w	8009368 <_kill_r>
 800933a:	2b01      	cmp	r3, #1
 800933c:	d00a      	beq.n	8009354 <_raise_r+0x4c>
 800933e:	1c59      	adds	r1, r3, #1
 8009340:	d103      	bne.n	800934a <_raise_r+0x42>
 8009342:	2316      	movs	r3, #22
 8009344:	6003      	str	r3, [r0, #0]
 8009346:	2001      	movs	r0, #1
 8009348:	e7e7      	b.n	800931a <_raise_r+0x12>
 800934a:	2100      	movs	r1, #0
 800934c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009350:	4620      	mov	r0, r4
 8009352:	4798      	blx	r3
 8009354:	2000      	movs	r0, #0
 8009356:	e7e0      	b.n	800931a <_raise_r+0x12>

08009358 <raise>:
 8009358:	4b02      	ldr	r3, [pc, #8]	@ (8009364 <raise+0xc>)
 800935a:	4601      	mov	r1, r0
 800935c:	6818      	ldr	r0, [r3, #0]
 800935e:	f7ff bfd3 	b.w	8009308 <_raise_r>
 8009362:	bf00      	nop
 8009364:	20000018 	.word	0x20000018

08009368 <_kill_r>:
 8009368:	b538      	push	{r3, r4, r5, lr}
 800936a:	4d07      	ldr	r5, [pc, #28]	@ (8009388 <_kill_r+0x20>)
 800936c:	2300      	movs	r3, #0
 800936e:	4604      	mov	r4, r0
 8009370:	4608      	mov	r0, r1
 8009372:	4611      	mov	r1, r2
 8009374:	602b      	str	r3, [r5, #0]
 8009376:	f7f8 ff3b 	bl	80021f0 <_kill>
 800937a:	1c43      	adds	r3, r0, #1
 800937c:	d102      	bne.n	8009384 <_kill_r+0x1c>
 800937e:	682b      	ldr	r3, [r5, #0]
 8009380:	b103      	cbz	r3, 8009384 <_kill_r+0x1c>
 8009382:	6023      	str	r3, [r4, #0]
 8009384:	bd38      	pop	{r3, r4, r5, pc}
 8009386:	bf00      	nop
 8009388:	200004dc 	.word	0x200004dc

0800938c <_getpid_r>:
 800938c:	f7f8 bf28 	b.w	80021e0 <_getpid>

08009390 <__swhatbuf_r>:
 8009390:	b570      	push	{r4, r5, r6, lr}
 8009392:	460c      	mov	r4, r1
 8009394:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009398:	2900      	cmp	r1, #0
 800939a:	b096      	sub	sp, #88	@ 0x58
 800939c:	4615      	mov	r5, r2
 800939e:	461e      	mov	r6, r3
 80093a0:	da0d      	bge.n	80093be <__swhatbuf_r+0x2e>
 80093a2:	89a3      	ldrh	r3, [r4, #12]
 80093a4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80093a8:	f04f 0100 	mov.w	r1, #0
 80093ac:	bf14      	ite	ne
 80093ae:	2340      	movne	r3, #64	@ 0x40
 80093b0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80093b4:	2000      	movs	r0, #0
 80093b6:	6031      	str	r1, [r6, #0]
 80093b8:	602b      	str	r3, [r5, #0]
 80093ba:	b016      	add	sp, #88	@ 0x58
 80093bc:	bd70      	pop	{r4, r5, r6, pc}
 80093be:	466a      	mov	r2, sp
 80093c0:	f000 f848 	bl	8009454 <_fstat_r>
 80093c4:	2800      	cmp	r0, #0
 80093c6:	dbec      	blt.n	80093a2 <__swhatbuf_r+0x12>
 80093c8:	9901      	ldr	r1, [sp, #4]
 80093ca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80093ce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80093d2:	4259      	negs	r1, r3
 80093d4:	4159      	adcs	r1, r3
 80093d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80093da:	e7eb      	b.n	80093b4 <__swhatbuf_r+0x24>

080093dc <__smakebuf_r>:
 80093dc:	898b      	ldrh	r3, [r1, #12]
 80093de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80093e0:	079d      	lsls	r5, r3, #30
 80093e2:	4606      	mov	r6, r0
 80093e4:	460c      	mov	r4, r1
 80093e6:	d507      	bpl.n	80093f8 <__smakebuf_r+0x1c>
 80093e8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80093ec:	6023      	str	r3, [r4, #0]
 80093ee:	6123      	str	r3, [r4, #16]
 80093f0:	2301      	movs	r3, #1
 80093f2:	6163      	str	r3, [r4, #20]
 80093f4:	b003      	add	sp, #12
 80093f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093f8:	ab01      	add	r3, sp, #4
 80093fa:	466a      	mov	r2, sp
 80093fc:	f7ff ffc8 	bl	8009390 <__swhatbuf_r>
 8009400:	9f00      	ldr	r7, [sp, #0]
 8009402:	4605      	mov	r5, r0
 8009404:	4639      	mov	r1, r7
 8009406:	4630      	mov	r0, r6
 8009408:	f7fe febe 	bl	8008188 <_malloc_r>
 800940c:	b948      	cbnz	r0, 8009422 <__smakebuf_r+0x46>
 800940e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009412:	059a      	lsls	r2, r3, #22
 8009414:	d4ee      	bmi.n	80093f4 <__smakebuf_r+0x18>
 8009416:	f023 0303 	bic.w	r3, r3, #3
 800941a:	f043 0302 	orr.w	r3, r3, #2
 800941e:	81a3      	strh	r3, [r4, #12]
 8009420:	e7e2      	b.n	80093e8 <__smakebuf_r+0xc>
 8009422:	89a3      	ldrh	r3, [r4, #12]
 8009424:	6020      	str	r0, [r4, #0]
 8009426:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800942a:	81a3      	strh	r3, [r4, #12]
 800942c:	9b01      	ldr	r3, [sp, #4]
 800942e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009432:	b15b      	cbz	r3, 800944c <__smakebuf_r+0x70>
 8009434:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009438:	4630      	mov	r0, r6
 800943a:	f000 f81d 	bl	8009478 <_isatty_r>
 800943e:	b128      	cbz	r0, 800944c <__smakebuf_r+0x70>
 8009440:	89a3      	ldrh	r3, [r4, #12]
 8009442:	f023 0303 	bic.w	r3, r3, #3
 8009446:	f043 0301 	orr.w	r3, r3, #1
 800944a:	81a3      	strh	r3, [r4, #12]
 800944c:	89a3      	ldrh	r3, [r4, #12]
 800944e:	431d      	orrs	r5, r3
 8009450:	81a5      	strh	r5, [r4, #12]
 8009452:	e7cf      	b.n	80093f4 <__smakebuf_r+0x18>

08009454 <_fstat_r>:
 8009454:	b538      	push	{r3, r4, r5, lr}
 8009456:	4d07      	ldr	r5, [pc, #28]	@ (8009474 <_fstat_r+0x20>)
 8009458:	2300      	movs	r3, #0
 800945a:	4604      	mov	r4, r0
 800945c:	4608      	mov	r0, r1
 800945e:	4611      	mov	r1, r2
 8009460:	602b      	str	r3, [r5, #0]
 8009462:	f7f8 ff25 	bl	80022b0 <_fstat>
 8009466:	1c43      	adds	r3, r0, #1
 8009468:	d102      	bne.n	8009470 <_fstat_r+0x1c>
 800946a:	682b      	ldr	r3, [r5, #0]
 800946c:	b103      	cbz	r3, 8009470 <_fstat_r+0x1c>
 800946e:	6023      	str	r3, [r4, #0]
 8009470:	bd38      	pop	{r3, r4, r5, pc}
 8009472:	bf00      	nop
 8009474:	200004dc 	.word	0x200004dc

08009478 <_isatty_r>:
 8009478:	b538      	push	{r3, r4, r5, lr}
 800947a:	4d06      	ldr	r5, [pc, #24]	@ (8009494 <_isatty_r+0x1c>)
 800947c:	2300      	movs	r3, #0
 800947e:	4604      	mov	r4, r0
 8009480:	4608      	mov	r0, r1
 8009482:	602b      	str	r3, [r5, #0]
 8009484:	f7f8 ff24 	bl	80022d0 <_isatty>
 8009488:	1c43      	adds	r3, r0, #1
 800948a:	d102      	bne.n	8009492 <_isatty_r+0x1a>
 800948c:	682b      	ldr	r3, [r5, #0]
 800948e:	b103      	cbz	r3, 8009492 <_isatty_r+0x1a>
 8009490:	6023      	str	r3, [r4, #0]
 8009492:	bd38      	pop	{r3, r4, r5, pc}
 8009494:	200004dc 	.word	0x200004dc

08009498 <_init>:
 8009498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800949a:	bf00      	nop
 800949c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800949e:	bc08      	pop	{r3}
 80094a0:	469e      	mov	lr, r3
 80094a2:	4770      	bx	lr

080094a4 <_fini>:
 80094a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094a6:	bf00      	nop
 80094a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094aa:	bc08      	pop	{r3}
 80094ac:	469e      	mov	lr, r3
 80094ae:	4770      	bx	lr
