// Seed: 1306062320
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output wand module_0,
    output wor id_3,
    output supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    input supply0 id_7,
    input uwire id_8,
    input tri0 id_9,
    output supply1 id_10
);
  initial begin : LABEL_0
    `define pp_12 0
    `pp_12 <= -1;
  end
  wire id_13;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input tri1 id_2,
    output wire id_3,
    input uwire id_4,
    input wire id_5,
    output tri1 id_6,
    output tri1 id_7,
    input wor id_8,
    input wor id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    output wor id_13
);
  parameter id_15 = 1, id_16 = id_0 !== 1'd0 - id_16, id_17 = id_15, id_18 = 1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_3,
      id_13,
      id_12,
      id_4,
      id_10,
      id_11,
      id_10,
      id_3
  );
  tri0 id_19 = -1;
  wire id_20;
  parameter id_21 = id_16;
  logic \id_22 ;
  assign id_13 = -1 ? 1 == 1 : 1;
  supply1 id_23 = 1'b0;
  id_24 :
  assert property (@(posedge -1) "" < -1 ^ ~1)
  else $unsigned(62);
  ;
endmodule
