Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Nov  6 23:09:13 2016
| Host         : eecs-digital-11 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Oscilloscope_v1_timing_summary_routed.rpt -rpx Oscilloscope_v1_timing_summary_routed.rpx
| Design       : Oscilloscope_v1
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 235 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.242        0.000                      0                  511        0.075        0.000                      0                  511        3.000        0.000                       0                   241  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 4.615}        9.231           108.333         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 4.615}        9.231           108.333         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0          4.242        0.000                      0                  511        0.148        0.000                      0                  511        3.845        0.000                       0                   237  
  clkfbout_clk_wiz_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0_1        4.243        0.000                      0                  511        0.148        0.000                      0                  511        3.845        0.000                       0                   237  
  clkfbout_clk_wiz_0_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          4.242        0.000                      0                  511        0.075        0.000                      0                  511  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        4.242        0.000                      0                  511        0.075        0.000                      0                  511  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 2.841ns (57.741%)  route 2.079ns (42.259%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.720ns = ( 8.511 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.286    -0.331    Buffer/clk_out2
    SLICE_X7Y120         FDRE                                         r  Buffer/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.341     0.010 f  Buffer/dataOut_reg[0]/Q
                         net (fo=7, routed)           0.325     0.335    Buffer/pixelOn_reg
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.097     0.432 r  Buffer/pixelOn2_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.266     0.698    Buffer/p_0_in[0]
    SLICE_X2Y119         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     1.142 r  Buffer/pixelOn2_inferred__0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.142    Buffer/pixelOn2_inferred__0_carry_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.365 r  Buffer/pixelOn2_inferred__0_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.502     1.867    Buffer/dataOut_reg[8]_inv_0[1]
    SLICE_X7Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.628     2.495 r  Buffer/pixelOn1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.495    Buffer/pixelOn1_carry_i_9_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.725 r  Buffer/pixelOn1_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.592     3.316    myXVGA/pixelOn2[9]
    SLICE_X6Y122         LUT3 (Prop_lut3_I0_O)        0.225     3.541 r  myXVGA/pixelOn1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.541    myCurve/dataOut_reg[0]_0[1]
    SLICE_X6Y122         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.430     3.971 r  myCurve/pixelOn1_carry__0/CO[2]
                         net (fo=1, routed)           0.395     4.366    myCurve/pixelOn1
    SLICE_X5Y122         LUT2 (Prop_lut2_I0_O)        0.223     4.589 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     4.589    myCurve/pixelOn0
    SLICE_X5Y122         FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.184     8.511    myCurve/clk_out2
    SLICE_X5Y122         FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.364     8.875    
                         clock uncertainty           -0.073     8.802    
    SLICE_X5Y122         FDRE (Setup_fdre_C_D)        0.030     8.832    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.885ns (21.688%)  route 3.196ns (78.312%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.479 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.288    -0.329    myXVGA/clk_out2
    SLICE_X3Y119         FDRE                                         r  myXVGA/displayY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.341     0.012 r  myXVGA/displayY_reg[5]/Q
                         net (fo=13, routed)          0.954     0.966    myXVGA/Q[5]
    SLICE_X6Y120         LUT3 (Prop_lut3_I0_O)        0.097     1.063 f  myXVGA/drawStarting_i_7/O
                         net (fo=1, routed)           0.492     1.555    myXVGA/drawStarting_i_7_n_0
    SLICE_X6Y120         LUT5 (Prop_lut5_I4_O)        0.100     1.655 r  myXVGA/drawStarting_i_6/O
                         net (fo=3, routed)           0.494     2.149    myXVGA/drawStarting_i_6_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.250     2.399 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.581     2.980    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y121         LUT2 (Prop_lut2_I0_O)        0.097     3.077 r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.675     3.752    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_1
    RAMB18_X0Y50         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.152     8.479    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y50         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346     8.824    
                         clock uncertainty           -0.073     8.751    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.403    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.403    
                         arrival time                          -3.752    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.341ns (31.769%)  route 2.880ns (68.231%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 8.457 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.715     3.824    Buffer/trigger_address1_0
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.130     8.457    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[0]/C
                         clock pessimism              0.346     8.803    
                         clock uncertainty           -0.073     8.730    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.150     8.580    Buffer/trigger_address1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.341ns (31.769%)  route 2.880ns (68.231%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 8.457 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.715     3.824    Buffer/trigger_address1_0
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.130     8.457    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[1]/C
                         clock pessimism              0.346     8.803    
                         clock uncertainty           -0.073     8.730    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.150     8.580    Buffer/trigger_address1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.341ns (31.769%)  route 2.880ns (68.231%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 8.457 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.715     3.824    Buffer/trigger_address1_0
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.130     8.457    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[2]/C
                         clock pessimism              0.346     8.803    
                         clock uncertainty           -0.073     8.730    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.150     8.580    Buffer/trigger_address1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.341ns (31.769%)  route 2.880ns (68.231%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 8.457 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.715     3.824    Buffer/trigger_address1_0
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.130     8.457    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[3]/C
                         clock pessimism              0.346     8.803    
                         clock uncertainty           -0.073     8.730    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.150     8.580    Buffer/trigger_address1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.885ns (22.236%)  route 3.095ns (77.764%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.739ns = ( 8.492 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.288    -0.329    myXVGA/clk_out2
    SLICE_X3Y119         FDRE                                         r  myXVGA/displayY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.341     0.012 r  myXVGA/displayY_reg[5]/Q
                         net (fo=13, routed)          0.954     0.966    myXVGA/Q[5]
    SLICE_X6Y120         LUT3 (Prop_lut3_I0_O)        0.097     1.063 f  myXVGA/drawStarting_i_7/O
                         net (fo=1, routed)           0.492     1.555    myXVGA/drawStarting_i_7_n_0
    SLICE_X6Y120         LUT5 (Prop_lut5_I4_O)        0.100     1.655 r  myXVGA/drawStarting_i_6/O
                         net (fo=3, routed)           0.494     2.149    myXVGA/drawStarting_i_6_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.250     2.399 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.498     2.897    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y118         LUT2 (Prop_lut2_I0_O)        0.097     2.994 r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.657     3.651    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y44         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.165     8.492    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y44         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346     8.837    
                         clock uncertainty           -0.073     8.764    
    RAMB18_X0Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.416    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.341ns (32.712%)  route 2.758ns (67.288%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.458 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.593     3.702    Buffer/trigger_address1_0
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.131     8.458    Buffer/clk_out2
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[4]/C
                         clock pessimism              0.346     8.804    
                         clock uncertainty           -0.073     8.731    
    SLICE_X10Y116        FDRE (Setup_fdre_C_CE)      -0.119     8.612    Buffer/trigger_address1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.341ns (32.712%)  route 2.758ns (67.288%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.458 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.593     3.702    Buffer/trigger_address1_0
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.131     8.458    Buffer/clk_out2
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[5]/C
                         clock pessimism              0.346     8.804    
                         clock uncertainty           -0.073     8.731    
    SLICE_X10Y116        FDRE (Setup_fdre_C_CE)      -0.119     8.612    Buffer/trigger_address1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.341ns (32.712%)  route 2.758ns (67.288%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.458 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.593     3.702    Buffer/trigger_address1_0
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.131     8.458    Buffer/clk_out2
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[6]/C
                         clock pessimism              0.346     8.804    
                         clock uncertainty           -0.073     8.731    
    SLICE_X10Y116        FDRE (Setup_fdre_C_CE)      -0.119     8.612    Buffer/trigger_address1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  4.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 myXVGA/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/spriteHsync_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.540%)  route 0.122ns (46.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.592    -0.572    myXVGA/clk_out2
    SLICE_X3Y117         FDRE                                         r  myXVGA/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  myXVGA/hsync_reg/Q
                         net (fo=2, routed)           0.122    -0.309    mytls/hsync
    SLICE_X2Y117         SRL16E                                       r  mytls/spriteHsync_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.863    -0.810    mytls/clk_out2
    SLICE_X2Y117         SRL16E                                       r  mytls/spriteHsync_reg_srl2/CLK
                         clock pessimism              0.251    -0.559    
    SLICE_X2Y117         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.457    mytls/spriteHsync_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.790%)  route 0.211ns (62.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.560    -0.604    Buffer/clk_out2
    SLICE_X9Y120         FDRE                                         r  Buffer/ram0_addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  Buffer/ram0_addra_reg[2]/Q
                         net (fo=2, routed)           0.211    -0.265    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.860    -0.812    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.558    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.129    -0.429    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Trigger/previousData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Trigger/previousData2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.164ns (73.144%)  route 0.060ns (26.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.559    -0.605    Trigger/clk_out2
    SLICE_X14Y122        FDRE                                         r  Trigger/previousData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Trigger/previousData_reg[11]/Q
                         net (fo=3, routed)           0.060    -0.381    Trigger/Q[11]
    SLICE_X15Y122        FDRE                                         r  Trigger/previousData2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.827    -0.846    Trigger/clk_out2
    SLICE_X15Y122        FDRE                                         r  Trigger/previousData2_reg[11]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X15Y122        FDRE (Hold_fdre_C_D)         0.047    -0.545    Trigger/previousData2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Buffer/ram0_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.440%)  route 0.155ns (48.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.559    -0.605    Buffer/clk_out2
    SLICE_X8Y122         FDRE                                         r  Buffer/ram0_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Buffer/ram0_we_reg/Q
                         net (fo=3, routed)           0.155    -0.286    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.860    -0.812    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.558    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.462    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram1_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.986%)  route 0.079ns (24.014%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Buffer/trigger_address1_reg[3]/Q
                         net (fo=1, routed)           0.079    -0.379    myCurve/trigger_address1[3]
    SLICE_X8Y115         LUT2 (Prop_lut2_I1_O)        0.045    -0.334 r  myCurve/_inferred__0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.334    Buffer/address_reg[3][3]
    SLICE_X8Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.270 r  Buffer/_inferred__0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.270    Buffer/ram1_addrb[3]
    SLICE_X8Y115         FDRE                                         r  Buffer/ram1_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.834    -0.839    Buffer/clk_out2
    SLICE_X8Y115         FDRE                                         r  Buffer/ram1_addrb_reg[3]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.134    -0.452    Buffer/ram1_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.636%)  route 0.272ns (62.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.562    -0.602    Buffer/clk_out2
    SLICE_X10Y118        FDRE                                         r  Buffer/ram0_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  Buffer/ram0_addra_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.166    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.860    -0.812    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.537    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.354    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.940%)  route 0.257ns (61.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X8Y114         FDRE                                         r  Buffer/ram1_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Buffer/ram1_addra_reg[7]/Q
                         net (fo=2, routed)           0.257    -0.178    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.866    -0.806    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.369    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Trigger/previousData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Trigger/previousData2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.823%)  route 0.121ns (46.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.560    -0.604    Trigger/clk_out2
    SLICE_X15Y120        FDRE                                         r  Trigger/previousData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  Trigger/previousData_reg[1]/Q
                         net (fo=3, routed)           0.121    -0.342    Trigger/Q[1]
    SLICE_X15Y120        FDRE                                         r  Trigger/previousData2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.829    -0.844    Trigger/clk_out2
    SLICE_X15Y120        FDRE                                         r  Trigger/previousData2_reg[1]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X15Y120        FDRE (Hold_fdre_C_D)         0.070    -0.534    Trigger/previousData2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram1_addrb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.256ns (74.852%)  route 0.086ns (25.148%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Buffer/trigger_address1_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.372    myCurve/trigger_address1[0]
    SLICE_X8Y115         LUT2 (Prop_lut2_I1_O)        0.045    -0.327 r  myCurve/_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.327    Buffer/address_reg[3][0]
    SLICE_X8Y115         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.257 r  Buffer/_inferred__0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.257    Buffer/ram1_addrb[0]
    SLICE_X8Y115         FDRE                                         r  Buffer/ram1_addrb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.834    -0.839    Buffer/clk_out2
    SLICE_X8Y115         FDRE                                         r  Buffer/ram1_addrb_reg[0]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.134    -0.452    Buffer/ram1_addrb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.393%)  route 0.263ns (61.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X8Y115         FDRE                                         r  Buffer/ram1_addrb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Buffer/ram1_addrb_reg[0]/Q
                         net (fo=2, routed)           0.263    -0.172    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.868    -0.804    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.550    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.367    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.615 }
Period(ns):         9.231
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         9.231       5.231      XADC_X0Y0        XLXI_7/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y50     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y50     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y24     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y24     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y44     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y44     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y23     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y23     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         9.231       7.638      BUFGCTRL_X0Y16   ClockDivider/inst/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.231       204.129    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y125     mytls/spriteVsync_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y117     mytls/spriteHsync_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y125     mytls/spriteVsync_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y117     mytls/spriteHsync_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y120     Buffer/dataOut_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y120     Buffer/dataOut_reg[1]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y120     Buffer/dataOut_reg[2]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y120     Buffer/dataOut_reg[3]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y120     Buffer/dataOut_reg[4]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y120     Buffer/dataOut_reg[5]_inv/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y117     mytls/spriteHsync_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y117     mytls/spriteHsync_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y125     mytls/spriteVsync_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y125     mytls/spriteVsync_reg_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y117     Buffer/pointer0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y117     Buffer/pointer0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y117     Buffer/pointer0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y117     Buffer/pointer0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y117     Buffer/pointer1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y117     Buffer/pointer1_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 2.841ns (57.741%)  route 2.079ns (42.259%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.720ns = ( 8.511 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.286    -0.331    Buffer/clk_out2
    SLICE_X7Y120         FDRE                                         r  Buffer/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.341     0.010 f  Buffer/dataOut_reg[0]/Q
                         net (fo=7, routed)           0.325     0.335    Buffer/pixelOn_reg
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.097     0.432 r  Buffer/pixelOn2_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.266     0.698    Buffer/p_0_in[0]
    SLICE_X2Y119         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     1.142 r  Buffer/pixelOn2_inferred__0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.142    Buffer/pixelOn2_inferred__0_carry_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.365 r  Buffer/pixelOn2_inferred__0_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.502     1.867    Buffer/dataOut_reg[8]_inv_0[1]
    SLICE_X7Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.628     2.495 r  Buffer/pixelOn1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.495    Buffer/pixelOn1_carry_i_9_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.725 r  Buffer/pixelOn1_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.592     3.316    myXVGA/pixelOn2[9]
    SLICE_X6Y122         LUT3 (Prop_lut3_I0_O)        0.225     3.541 r  myXVGA/pixelOn1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.541    myCurve/dataOut_reg[0]_0[1]
    SLICE_X6Y122         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.430     3.971 r  myCurve/pixelOn1_carry__0/CO[2]
                         net (fo=1, routed)           0.395     4.366    myCurve/pixelOn1
    SLICE_X5Y122         LUT2 (Prop_lut2_I0_O)        0.223     4.589 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     4.589    myCurve/pixelOn0
    SLICE_X5Y122         FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.184     8.511    myCurve/clk_out2
    SLICE_X5Y122         FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.364     8.875    
                         clock uncertainty           -0.072     8.802    
    SLICE_X5Y122         FDRE (Setup_fdre_C_D)        0.030     8.832    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.885ns (21.688%)  route 3.196ns (78.312%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.479 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.288    -0.329    myXVGA/clk_out2
    SLICE_X3Y119         FDRE                                         r  myXVGA/displayY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.341     0.012 r  myXVGA/displayY_reg[5]/Q
                         net (fo=13, routed)          0.954     0.966    myXVGA/Q[5]
    SLICE_X6Y120         LUT3 (Prop_lut3_I0_O)        0.097     1.063 f  myXVGA/drawStarting_i_7/O
                         net (fo=1, routed)           0.492     1.555    myXVGA/drawStarting_i_7_n_0
    SLICE_X6Y120         LUT5 (Prop_lut5_I4_O)        0.100     1.655 r  myXVGA/drawStarting_i_6/O
                         net (fo=3, routed)           0.494     2.149    myXVGA/drawStarting_i_6_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.250     2.399 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.581     2.980    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y121         LUT2 (Prop_lut2_I0_O)        0.097     3.077 r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.675     3.752    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_1
    RAMB18_X0Y50         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.152     8.479    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y50         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346     8.824    
                         clock uncertainty           -0.072     8.752    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.404    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.404    
                         arrival time                          -3.752    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.341ns (31.769%)  route 2.880ns (68.231%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 8.457 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.715     3.824    Buffer/trigger_address1_0
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.130     8.457    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[0]/C
                         clock pessimism              0.346     8.803    
                         clock uncertainty           -0.072     8.730    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.150     8.580    Buffer/trigger_address1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.341ns (31.769%)  route 2.880ns (68.231%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 8.457 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.715     3.824    Buffer/trigger_address1_0
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.130     8.457    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[1]/C
                         clock pessimism              0.346     8.803    
                         clock uncertainty           -0.072     8.730    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.150     8.580    Buffer/trigger_address1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.341ns (31.769%)  route 2.880ns (68.231%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 8.457 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.715     3.824    Buffer/trigger_address1_0
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.130     8.457    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[2]/C
                         clock pessimism              0.346     8.803    
                         clock uncertainty           -0.072     8.730    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.150     8.580    Buffer/trigger_address1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.341ns (31.769%)  route 2.880ns (68.231%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 8.457 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.715     3.824    Buffer/trigger_address1_0
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.130     8.457    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[3]/C
                         clock pessimism              0.346     8.803    
                         clock uncertainty           -0.072     8.730    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.150     8.580    Buffer/trigger_address1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.885ns (22.236%)  route 3.095ns (77.764%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.739ns = ( 8.492 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.288    -0.329    myXVGA/clk_out2
    SLICE_X3Y119         FDRE                                         r  myXVGA/displayY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.341     0.012 r  myXVGA/displayY_reg[5]/Q
                         net (fo=13, routed)          0.954     0.966    myXVGA/Q[5]
    SLICE_X6Y120         LUT3 (Prop_lut3_I0_O)        0.097     1.063 f  myXVGA/drawStarting_i_7/O
                         net (fo=1, routed)           0.492     1.555    myXVGA/drawStarting_i_7_n_0
    SLICE_X6Y120         LUT5 (Prop_lut5_I4_O)        0.100     1.655 r  myXVGA/drawStarting_i_6/O
                         net (fo=3, routed)           0.494     2.149    myXVGA/drawStarting_i_6_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.250     2.399 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.498     2.897    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y118         LUT2 (Prop_lut2_I0_O)        0.097     2.994 r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.657     3.651    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y44         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.165     8.492    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y44         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346     8.837    
                         clock uncertainty           -0.072     8.765    
    RAMB18_X0Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.417    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.417    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.341ns (32.712%)  route 2.758ns (67.288%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.458 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.593     3.702    Buffer/trigger_address1_0
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.131     8.458    Buffer/clk_out2
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[4]/C
                         clock pessimism              0.346     8.804    
                         clock uncertainty           -0.072     8.731    
    SLICE_X10Y116        FDRE (Setup_fdre_C_CE)      -0.119     8.612    Buffer/trigger_address1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.341ns (32.712%)  route 2.758ns (67.288%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.458 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.593     3.702    Buffer/trigger_address1_0
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.131     8.458    Buffer/clk_out2
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[5]/C
                         clock pessimism              0.346     8.804    
                         clock uncertainty           -0.072     8.731    
    SLICE_X10Y116        FDRE (Setup_fdre_C_CE)      -0.119     8.612    Buffer/trigger_address1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  4.910    

Slack (MET) :             4.910ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.341ns (32.712%)  route 2.758ns (67.288%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.458 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.593     3.702    Buffer/trigger_address1_0
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.131     8.458    Buffer/clk_out2
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[6]/C
                         clock pessimism              0.346     8.804    
                         clock uncertainty           -0.072     8.731    
    SLICE_X10Y116        FDRE (Setup_fdre_C_CE)      -0.119     8.612    Buffer/trigger_address1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  4.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 myXVGA/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/spriteHsync_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.540%)  route 0.122ns (46.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.592    -0.572    myXVGA/clk_out2
    SLICE_X3Y117         FDRE                                         r  myXVGA/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  myXVGA/hsync_reg/Q
                         net (fo=2, routed)           0.122    -0.309    mytls/hsync
    SLICE_X2Y117         SRL16E                                       r  mytls/spriteHsync_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.863    -0.810    mytls/clk_out2
    SLICE_X2Y117         SRL16E                                       r  mytls/spriteHsync_reg_srl2/CLK
                         clock pessimism              0.251    -0.559    
    SLICE_X2Y117         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.457    mytls/spriteHsync_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.790%)  route 0.211ns (62.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.560    -0.604    Buffer/clk_out2
    SLICE_X9Y120         FDRE                                         r  Buffer/ram0_addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  Buffer/ram0_addra_reg[2]/Q
                         net (fo=2, routed)           0.211    -0.265    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.860    -0.812    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.558    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.129    -0.429    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Trigger/previousData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Trigger/previousData2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.164ns (73.144%)  route 0.060ns (26.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.559    -0.605    Trigger/clk_out2
    SLICE_X14Y122        FDRE                                         r  Trigger/previousData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Trigger/previousData_reg[11]/Q
                         net (fo=3, routed)           0.060    -0.381    Trigger/Q[11]
    SLICE_X15Y122        FDRE                                         r  Trigger/previousData2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.827    -0.846    Trigger/clk_out2
    SLICE_X15Y122        FDRE                                         r  Trigger/previousData2_reg[11]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X15Y122        FDRE (Hold_fdre_C_D)         0.047    -0.545    Trigger/previousData2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Buffer/ram0_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.440%)  route 0.155ns (48.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.559    -0.605    Buffer/clk_out2
    SLICE_X8Y122         FDRE                                         r  Buffer/ram0_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Buffer/ram0_we_reg/Q
                         net (fo=3, routed)           0.155    -0.286    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.860    -0.812    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.558    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.462    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram1_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.986%)  route 0.079ns (24.014%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Buffer/trigger_address1_reg[3]/Q
                         net (fo=1, routed)           0.079    -0.379    myCurve/trigger_address1[3]
    SLICE_X8Y115         LUT2 (Prop_lut2_I1_O)        0.045    -0.334 r  myCurve/_inferred__0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.334    Buffer/address_reg[3][3]
    SLICE_X8Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.270 r  Buffer/_inferred__0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.270    Buffer/ram1_addrb[3]
    SLICE_X8Y115         FDRE                                         r  Buffer/ram1_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.834    -0.839    Buffer/clk_out2
    SLICE_X8Y115         FDRE                                         r  Buffer/ram1_addrb_reg[3]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.134    -0.452    Buffer/ram1_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.636%)  route 0.272ns (62.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.562    -0.602    Buffer/clk_out2
    SLICE_X10Y118        FDRE                                         r  Buffer/ram0_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  Buffer/ram0_addra_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.166    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.860    -0.812    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.537    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.354    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.940%)  route 0.257ns (61.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X8Y114         FDRE                                         r  Buffer/ram1_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Buffer/ram1_addra_reg[7]/Q
                         net (fo=2, routed)           0.257    -0.178    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.866    -0.806    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.552    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.369    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Trigger/previousData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Trigger/previousData2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.823%)  route 0.121ns (46.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.560    -0.604    Trigger/clk_out2
    SLICE_X15Y120        FDRE                                         r  Trigger/previousData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  Trigger/previousData_reg[1]/Q
                         net (fo=3, routed)           0.121    -0.342    Trigger/Q[1]
    SLICE_X15Y120        FDRE                                         r  Trigger/previousData2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.829    -0.844    Trigger/clk_out2
    SLICE_X15Y120        FDRE                                         r  Trigger/previousData2_reg[1]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X15Y120        FDRE (Hold_fdre_C_D)         0.070    -0.534    Trigger/previousData2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram1_addrb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.256ns (74.852%)  route 0.086ns (25.148%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Buffer/trigger_address1_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.372    myCurve/trigger_address1[0]
    SLICE_X8Y115         LUT2 (Prop_lut2_I1_O)        0.045    -0.327 r  myCurve/_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.327    Buffer/address_reg[3][0]
    SLICE_X8Y115         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.257 r  Buffer/_inferred__0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.257    Buffer/ram1_addrb[0]
    SLICE_X8Y115         FDRE                                         r  Buffer/ram1_addrb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.834    -0.839    Buffer/clk_out2
    SLICE_X8Y115         FDRE                                         r  Buffer/ram1_addrb_reg[0]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.134    -0.452    Buffer/ram1_addrb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.393%)  route 0.263ns (61.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X8Y115         FDRE                                         r  Buffer/ram1_addrb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Buffer/ram1_addrb_reg[0]/Q
                         net (fo=2, routed)           0.263    -0.172    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.868    -0.804    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.550    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.367    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 4.615 }
Period(ns):         9.231
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         9.231       5.231      XADC_X0Y0        XLXI_7/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y50     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y50     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y24     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y24     Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y44     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB18_X0Y44     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y23     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         9.231       7.269      RAMB36_X0Y23     Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         9.231       7.638      BUFGCTRL_X0Y16   ClockDivider/inst/clkout2_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.231       204.129    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y125     mytls/spriteVsync_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y117     mytls/spriteHsync_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y125     mytls/spriteVsync_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y117     mytls/spriteHsync_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y120     Buffer/dataOut_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y120     Buffer/dataOut_reg[1]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y120     Buffer/dataOut_reg[2]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y120     Buffer/dataOut_reg[3]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y120     Buffer/dataOut_reg[4]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X8Y120     Buffer/dataOut_reg[5]_inv/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y117     mytls/spriteHsync_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y117     mytls/spriteHsync_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y125     mytls/spriteVsync_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         4.615       3.845      SLICE_X2Y125     mytls/spriteVsync_reg_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y117     Buffer/pointer0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y117     Buffer/pointer0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y117     Buffer/pointer0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X7Y117     Buffer/pointer0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y117     Buffer/pointer1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.615       4.115      SLICE_X6Y117     Buffer/pointer1_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockDivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   ClockDivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockDivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 2.841ns (57.741%)  route 2.079ns (42.259%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.720ns = ( 8.511 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.286    -0.331    Buffer/clk_out2
    SLICE_X7Y120         FDRE                                         r  Buffer/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.341     0.010 f  Buffer/dataOut_reg[0]/Q
                         net (fo=7, routed)           0.325     0.335    Buffer/pixelOn_reg
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.097     0.432 r  Buffer/pixelOn2_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.266     0.698    Buffer/p_0_in[0]
    SLICE_X2Y119         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     1.142 r  Buffer/pixelOn2_inferred__0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.142    Buffer/pixelOn2_inferred__0_carry_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.365 r  Buffer/pixelOn2_inferred__0_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.502     1.867    Buffer/dataOut_reg[8]_inv_0[1]
    SLICE_X7Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.628     2.495 r  Buffer/pixelOn1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.495    Buffer/pixelOn1_carry_i_9_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.725 r  Buffer/pixelOn1_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.592     3.316    myXVGA/pixelOn2[9]
    SLICE_X6Y122         LUT3 (Prop_lut3_I0_O)        0.225     3.541 r  myXVGA/pixelOn1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.541    myCurve/dataOut_reg[0]_0[1]
    SLICE_X6Y122         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.430     3.971 r  myCurve/pixelOn1_carry__0/CO[2]
                         net (fo=1, routed)           0.395     4.366    myCurve/pixelOn1
    SLICE_X5Y122         LUT2 (Prop_lut2_I0_O)        0.223     4.589 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     4.589    myCurve/pixelOn0
    SLICE_X5Y122         FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.184     8.511    myCurve/clk_out2
    SLICE_X5Y122         FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.364     8.875    
                         clock uncertainty           -0.073     8.802    
    SLICE_X5Y122         FDRE (Setup_fdre_C_D)        0.030     8.832    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.885ns (21.688%)  route 3.196ns (78.312%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.479 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.288    -0.329    myXVGA/clk_out2
    SLICE_X3Y119         FDRE                                         r  myXVGA/displayY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.341     0.012 r  myXVGA/displayY_reg[5]/Q
                         net (fo=13, routed)          0.954     0.966    myXVGA/Q[5]
    SLICE_X6Y120         LUT3 (Prop_lut3_I0_O)        0.097     1.063 f  myXVGA/drawStarting_i_7/O
                         net (fo=1, routed)           0.492     1.555    myXVGA/drawStarting_i_7_n_0
    SLICE_X6Y120         LUT5 (Prop_lut5_I4_O)        0.100     1.655 r  myXVGA/drawStarting_i_6/O
                         net (fo=3, routed)           0.494     2.149    myXVGA/drawStarting_i_6_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.250     2.399 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.581     2.980    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y121         LUT2 (Prop_lut2_I0_O)        0.097     3.077 r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.675     3.752    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_1
    RAMB18_X0Y50         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.152     8.479    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y50         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346     8.824    
                         clock uncertainty           -0.073     8.751    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.403    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.403    
                         arrival time                          -3.752    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.341ns (31.769%)  route 2.880ns (68.231%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 8.457 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.715     3.824    Buffer/trigger_address1_0
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.130     8.457    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[0]/C
                         clock pessimism              0.346     8.803    
                         clock uncertainty           -0.073     8.730    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.150     8.580    Buffer/trigger_address1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.341ns (31.769%)  route 2.880ns (68.231%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 8.457 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.715     3.824    Buffer/trigger_address1_0
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.130     8.457    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[1]/C
                         clock pessimism              0.346     8.803    
                         clock uncertainty           -0.073     8.730    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.150     8.580    Buffer/trigger_address1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.341ns (31.769%)  route 2.880ns (68.231%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 8.457 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.715     3.824    Buffer/trigger_address1_0
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.130     8.457    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[2]/C
                         clock pessimism              0.346     8.803    
                         clock uncertainty           -0.073     8.730    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.150     8.580    Buffer/trigger_address1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.341ns (31.769%)  route 2.880ns (68.231%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 8.457 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.715     3.824    Buffer/trigger_address1_0
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.130     8.457    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[3]/C
                         clock pessimism              0.346     8.803    
                         clock uncertainty           -0.073     8.730    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.150     8.580    Buffer/trigger_address1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.885ns (22.236%)  route 3.095ns (77.764%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.739ns = ( 8.492 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.288    -0.329    myXVGA/clk_out2
    SLICE_X3Y119         FDRE                                         r  myXVGA/displayY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.341     0.012 r  myXVGA/displayY_reg[5]/Q
                         net (fo=13, routed)          0.954     0.966    myXVGA/Q[5]
    SLICE_X6Y120         LUT3 (Prop_lut3_I0_O)        0.097     1.063 f  myXVGA/drawStarting_i_7/O
                         net (fo=1, routed)           0.492     1.555    myXVGA/drawStarting_i_7_n_0
    SLICE_X6Y120         LUT5 (Prop_lut5_I4_O)        0.100     1.655 r  myXVGA/drawStarting_i_6/O
                         net (fo=3, routed)           0.494     2.149    myXVGA/drawStarting_i_6_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.250     2.399 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.498     2.897    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y118         LUT2 (Prop_lut2_I0_O)        0.097     2.994 r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.657     3.651    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y44         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.165     8.492    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y44         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346     8.837    
                         clock uncertainty           -0.073     8.764    
    RAMB18_X0Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.416    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.341ns (32.712%)  route 2.758ns (67.288%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.458 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.593     3.702    Buffer/trigger_address1_0
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.131     8.458    Buffer/clk_out2
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[4]/C
                         clock pessimism              0.346     8.804    
                         clock uncertainty           -0.073     8.731    
    SLICE_X10Y116        FDRE (Setup_fdre_C_CE)      -0.119     8.612    Buffer/trigger_address1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.341ns (32.712%)  route 2.758ns (67.288%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.458 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.593     3.702    Buffer/trigger_address1_0
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.131     8.458    Buffer/clk_out2
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[5]/C
                         clock pessimism              0.346     8.804    
                         clock uncertainty           -0.073     8.731    
    SLICE_X10Y116        FDRE (Setup_fdre_C_CE)      -0.119     8.612    Buffer/trigger_address1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0 rise@9.231ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.341ns (32.712%)  route 2.758ns (67.288%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.458 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.593     3.702    Buffer/trigger_address1_0
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.131     8.458    Buffer/clk_out2
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[6]/C
                         clock pessimism              0.346     8.804    
                         clock uncertainty           -0.073     8.731    
    SLICE_X10Y116        FDRE (Setup_fdre_C_CE)      -0.119     8.612    Buffer/trigger_address1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  4.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 myXVGA/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/spriteHsync_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.540%)  route 0.122ns (46.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.592    -0.572    myXVGA/clk_out2
    SLICE_X3Y117         FDRE                                         r  myXVGA/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  myXVGA/hsync_reg/Q
                         net (fo=2, routed)           0.122    -0.309    mytls/hsync
    SLICE_X2Y117         SRL16E                                       r  mytls/spriteHsync_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.863    -0.810    mytls/clk_out2
    SLICE_X2Y117         SRL16E                                       r  mytls/spriteHsync_reg_srl2/CLK
                         clock pessimism              0.251    -0.559    
                         clock uncertainty            0.073    -0.486    
    SLICE_X2Y117         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.384    mytls/spriteHsync_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.790%)  route 0.211ns (62.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.560    -0.604    Buffer/clk_out2
    SLICE_X9Y120         FDRE                                         r  Buffer/ram0_addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  Buffer/ram0_addra_reg[2]/Q
                         net (fo=2, routed)           0.211    -0.265    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.860    -0.812    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.558    
                         clock uncertainty            0.073    -0.485    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.129    -0.356    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Trigger/previousData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Trigger/previousData2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.164ns (73.144%)  route 0.060ns (26.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.559    -0.605    Trigger/clk_out2
    SLICE_X14Y122        FDRE                                         r  Trigger/previousData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Trigger/previousData_reg[11]/Q
                         net (fo=3, routed)           0.060    -0.381    Trigger/Q[11]
    SLICE_X15Y122        FDRE                                         r  Trigger/previousData2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.827    -0.846    Trigger/clk_out2
    SLICE_X15Y122        FDRE                                         r  Trigger/previousData2_reg[11]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.073    -0.519    
    SLICE_X15Y122        FDRE (Hold_fdre_C_D)         0.047    -0.472    Trigger/previousData2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Buffer/ram0_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.440%)  route 0.155ns (48.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.559    -0.605    Buffer/clk_out2
    SLICE_X8Y122         FDRE                                         r  Buffer/ram0_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Buffer/ram0_we_reg/Q
                         net (fo=3, routed)           0.155    -0.286    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.860    -0.812    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.558    
                         clock uncertainty            0.073    -0.485    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.389    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram1_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.986%)  route 0.079ns (24.014%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Buffer/trigger_address1_reg[3]/Q
                         net (fo=1, routed)           0.079    -0.379    myCurve/trigger_address1[3]
    SLICE_X8Y115         LUT2 (Prop_lut2_I1_O)        0.045    -0.334 r  myCurve/_inferred__0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.334    Buffer/address_reg[3][3]
    SLICE_X8Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.270 r  Buffer/_inferred__0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.270    Buffer/ram1_addrb[3]
    SLICE_X8Y115         FDRE                                         r  Buffer/ram1_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.834    -0.839    Buffer/clk_out2
    SLICE_X8Y115         FDRE                                         r  Buffer/ram1_addrb_reg[3]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.073    -0.513    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.134    -0.379    Buffer/ram1_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.636%)  route 0.272ns (62.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.562    -0.602    Buffer/clk_out2
    SLICE_X10Y118        FDRE                                         r  Buffer/ram0_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  Buffer/ram0_addra_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.166    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.860    -0.812    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.537    
                         clock uncertainty            0.073    -0.464    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.281    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.940%)  route 0.257ns (61.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X8Y114         FDRE                                         r  Buffer/ram1_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Buffer/ram1_addra_reg[7]/Q
                         net (fo=2, routed)           0.257    -0.178    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.866    -0.806    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.073    -0.479    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.296    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Trigger/previousData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Trigger/previousData2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.823%)  route 0.121ns (46.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.560    -0.604    Trigger/clk_out2
    SLICE_X15Y120        FDRE                                         r  Trigger/previousData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  Trigger/previousData_reg[1]/Q
                         net (fo=3, routed)           0.121    -0.342    Trigger/Q[1]
    SLICE_X15Y120        FDRE                                         r  Trigger/previousData2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.829    -0.844    Trigger/clk_out2
    SLICE_X15Y120        FDRE                                         r  Trigger/previousData2_reg[1]/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.073    -0.531    
    SLICE_X15Y120        FDRE (Hold_fdre_C_D)         0.070    -0.461    Trigger/previousData2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram1_addrb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.256ns (74.852%)  route 0.086ns (25.148%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Buffer/trigger_address1_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.372    myCurve/trigger_address1[0]
    SLICE_X8Y115         LUT2 (Prop_lut2_I1_O)        0.045    -0.327 r  myCurve/_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.327    Buffer/address_reg[3][0]
    SLICE_X8Y115         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.257 r  Buffer/_inferred__0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.257    Buffer/ram1_addrb[0]
    SLICE_X8Y115         FDRE                                         r  Buffer/ram1_addrb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.834    -0.839    Buffer/clk_out2
    SLICE_X8Y115         FDRE                                         r  Buffer/ram1_addrb_reg[0]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.073    -0.513    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.134    -0.379    Buffer/ram1_addrb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.393%)  route 0.263ns (61.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X8Y115         FDRE                                         r  Buffer/ram1_addrb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Buffer/ram1_addrb_reg[0]/Q
                         net (fo=2, routed)           0.263    -0.172    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.868    -0.804    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.073    -0.477    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.294    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 Buffer/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            myCurve/pixelOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 2.841ns (57.741%)  route 2.079ns (42.259%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.720ns = ( 8.511 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.286    -0.331    Buffer/clk_out2
    SLICE_X7Y120         FDRE                                         r  Buffer/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.341     0.010 f  Buffer/dataOut_reg[0]/Q
                         net (fo=7, routed)           0.325     0.335    Buffer/pixelOn_reg
    SLICE_X3Y119         LUT1 (Prop_lut1_I0_O)        0.097     0.432 r  Buffer/pixelOn2_inferred__0_carry_i_6/O
                         net (fo=1, routed)           0.266     0.698    Buffer/p_0_in[0]
    SLICE_X2Y119         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     1.142 r  Buffer/pixelOn2_inferred__0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.142    Buffer/pixelOn2_inferred__0_carry_i_1_n_0
    SLICE_X2Y120         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     1.365 r  Buffer/pixelOn2_inferred__0_carry__0_i_1/O[1]
                         net (fo=3, routed)           0.502     1.867    Buffer/dataOut_reg[8]_inv_0[1]
    SLICE_X7Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.628     2.495 r  Buffer/pixelOn1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.495    Buffer/pixelOn1_carry_i_9_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.725 r  Buffer/pixelOn1_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.592     3.316    myXVGA/pixelOn2[9]
    SLICE_X6Y122         LUT3 (Prop_lut3_I0_O)        0.225     3.541 r  myXVGA/pixelOn1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.541    myCurve/dataOut_reg[0]_0[1]
    SLICE_X6Y122         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.430     3.971 r  myCurve/pixelOn1_carry__0/CO[2]
                         net (fo=1, routed)           0.395     4.366    myCurve/pixelOn1
    SLICE_X5Y122         LUT2 (Prop_lut2_I0_O)        0.223     4.589 r  myCurve/pixelOn_i_1/O
                         net (fo=1, routed)           0.000     4.589    myCurve/pixelOn0
    SLICE_X5Y122         FDRE                                         r  myCurve/pixelOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.184     8.511    myCurve/clk_out2
    SLICE_X5Y122         FDRE                                         r  myCurve/pixelOn_reg/C
                         clock pessimism              0.364     8.875    
                         clock uncertainty           -0.073     8.802    
    SLICE_X5Y122         FDRE (Setup_fdre_C_D)        0.030     8.832    myCurve/pixelOn_reg
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.885ns (21.688%)  route 3.196ns (78.312%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 8.479 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.288    -0.329    myXVGA/clk_out2
    SLICE_X3Y119         FDRE                                         r  myXVGA/displayY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.341     0.012 r  myXVGA/displayY_reg[5]/Q
                         net (fo=13, routed)          0.954     0.966    myXVGA/Q[5]
    SLICE_X6Y120         LUT3 (Prop_lut3_I0_O)        0.097     1.063 f  myXVGA/drawStarting_i_7/O
                         net (fo=1, routed)           0.492     1.555    myXVGA/drawStarting_i_7_n_0
    SLICE_X6Y120         LUT5 (Prop_lut5_I4_O)        0.100     1.655 r  myXVGA/drawStarting_i_6/O
                         net (fo=3, routed)           0.494     2.149    myXVGA/drawStarting_i_6_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.250     2.399 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.581     2.980    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y121         LUT2 (Prop_lut2_I0_O)        0.097     3.077 r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.675     3.752    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_1
    RAMB18_X0Y50         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.152     8.479    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y50         RAMB18E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346     8.824    
                         clock uncertainty           -0.073     8.751    
    RAMB18_X0Y50         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.403    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.403    
                         arrival time                          -3.752    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.341ns (31.769%)  route 2.880ns (68.231%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 8.457 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.715     3.824    Buffer/trigger_address1_0
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.130     8.457    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[0]/C
                         clock pessimism              0.346     8.803    
                         clock uncertainty           -0.073     8.730    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.150     8.580    Buffer/trigger_address1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.341ns (31.769%)  route 2.880ns (68.231%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 8.457 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.715     3.824    Buffer/trigger_address1_0
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.130     8.457    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[1]/C
                         clock pessimism              0.346     8.803    
                         clock uncertainty           -0.073     8.730    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.150     8.580    Buffer/trigger_address1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.341ns (31.769%)  route 2.880ns (68.231%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 8.457 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.715     3.824    Buffer/trigger_address1_0
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.130     8.457    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[2]/C
                         clock pessimism              0.346     8.803    
                         clock uncertainty           -0.073     8.730    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.150     8.580    Buffer/trigger_address1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.341ns (31.769%)  route 2.880ns (68.231%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 8.457 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.715     3.824    Buffer/trigger_address1_0
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.130     8.457    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[3]/C
                         clock pessimism              0.346     8.803    
                         clock uncertainty           -0.073     8.730    
    SLICE_X9Y115         FDRE (Setup_fdre_C_CE)      -0.150     8.580    Buffer/trigger_address1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -3.824    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 myXVGA/displayY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.885ns (22.236%)  route 3.095ns (77.764%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.739ns = ( 8.492 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.329ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.288    -0.329    myXVGA/clk_out2
    SLICE_X3Y119         FDRE                                         r  myXVGA/displayY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.341     0.012 r  myXVGA/displayY_reg[5]/Q
                         net (fo=13, routed)          0.954     0.966    myXVGA/Q[5]
    SLICE_X6Y120         LUT3 (Prop_lut3_I0_O)        0.097     1.063 f  myXVGA/drawStarting_i_7/O
                         net (fo=1, routed)           0.492     1.555    myXVGA/drawStarting_i_7_n_0
    SLICE_X6Y120         LUT5 (Prop_lut5_I4_O)        0.100     1.655 r  myXVGA/drawStarting_i_6/O
                         net (fo=3, routed)           0.494     2.149    myXVGA/drawStarting_i_6_n_0
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.250     2.399 r  myXVGA/drawStarting_i_1/O
                         net (fo=5, routed)           0.498     2.897    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y118         LUT2 (Prop_lut2_I0_O)        0.097     2.994 r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.657     3.651    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y44         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.165     8.492    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y44         RAMB18E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.346     8.837    
                         clock uncertainty           -0.073     8.764    
    RAMB18_X0Y44         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.348     8.416    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -3.651    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.341ns (32.712%)  route 2.758ns (67.288%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.458 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.593     3.702    Buffer/trigger_address1_0
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.131     8.458    Buffer/clk_out2
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[4]/C
                         clock pessimism              0.346     8.804    
                         clock uncertainty           -0.073     8.731    
    SLICE_X10Y116        FDRE (Setup_fdre_C_CE)      -0.119     8.612    Buffer/trigger_address1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.341ns (32.712%)  route 2.758ns (67.288%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.458 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.593     3.702    Buffer/trigger_address1_0
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.131     8.458    Buffer/clk_out2
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[5]/C
                         clock pessimism              0.346     8.804    
                         clock uncertainty           -0.073     8.731    
    SLICE_X10Y116        FDRE (Setup_fdre_C_CE)      -0.119     8.612    Buffer/trigger_address1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 adcc/dataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/trigger_address1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.231ns  (clk_out2_clk_wiz_0_1 rise@9.231ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.341ns (32.712%)  route 2.758ns (67.288%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.773ns = ( 8.458 - 9.231 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.220    -0.397    adcc/clk_out2
    SLICE_X14Y125        FDRE                                         r  adcc/dataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.361    -0.036 r  adcc/dataOut_reg[2]/Q
                         net (fo=4, routed)           1.333     1.297    myss/D[2]
    SLICE_X13Y122        LUT4 (Prop_lut4_I2_O)        0.199     1.496 r  myss/isTriggered2_carry_i_7/O
                         net (fo=1, routed)           0.000     1.496    Trigger/triggerThreshold_1[1]
    SLICE_X13Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.908 r  Trigger/isTriggered2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.908    Trigger/isTriggered2_carry_n_0
    SLICE_X13Y123        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     2.028 r  Trigger/isTriggered2_carry__0/CO[1]
                         net (fo=3, routed)           0.832     2.860    Trigger/isTriggered2_carry__0_n_2
    SLICE_X11Y122        LUT6 (Prop_lut6_I4_O)        0.249     3.109 r  Trigger/trigger_address1[11]_i_1/O
                         net (fo=12, routed)          0.593     3.702    Buffer/trigger_address1_0
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      9.231     9.231 r  
    E3                                                0.000     9.231 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.231    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    10.494 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    11.410    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.020 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     7.255    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     7.327 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         1.131     8.458    Buffer/clk_out2
    SLICE_X10Y116        FDRE                                         r  Buffer/trigger_address1_reg[6]/C
                         clock pessimism              0.346     8.804    
                         clock uncertainty           -0.073     8.731    
    SLICE_X10Y116        FDRE (Setup_fdre_C_CE)      -0.119     8.612    Buffer/trigger_address1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  4.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 myXVGA/hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            mytls/spriteHsync_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.540%)  route 0.122ns (46.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.592    -0.572    myXVGA/clk_out2
    SLICE_X3Y117         FDRE                                         r  myXVGA/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  myXVGA/hsync_reg/Q
                         net (fo=2, routed)           0.122    -0.309    mytls/hsync
    SLICE_X2Y117         SRL16E                                       r  mytls/spriteHsync_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.863    -0.810    mytls/clk_out2
    SLICE_X2Y117         SRL16E                                       r  mytls/spriteHsync_reg_srl2/CLK
                         clock pessimism              0.251    -0.559    
                         clock uncertainty            0.073    -0.486    
    SLICE_X2Y117         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.384    mytls/spriteHsync_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.790%)  route 0.211ns (62.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.560    -0.604    Buffer/clk_out2
    SLICE_X9Y120         FDRE                                         r  Buffer/ram0_addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  Buffer/ram0_addra_reg[2]/Q
                         net (fo=2, routed)           0.211    -0.265    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.860    -0.812    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.558    
                         clock uncertainty            0.073    -0.485    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.129    -0.356    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Trigger/previousData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Trigger/previousData2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.164ns (73.144%)  route 0.060ns (26.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.559    -0.605    Trigger/clk_out2
    SLICE_X14Y122        FDRE                                         r  Trigger/previousData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Trigger/previousData_reg[11]/Q
                         net (fo=3, routed)           0.060    -0.381    Trigger/Q[11]
    SLICE_X15Y122        FDRE                                         r  Trigger/previousData2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.827    -0.846    Trigger/clk_out2
    SLICE_X15Y122        FDRE                                         r  Trigger/previousData2_reg[11]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.073    -0.519    
    SLICE_X15Y122        FDRE (Hold_fdre_C_D)         0.047    -0.472    Trigger/previousData2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Buffer/ram0_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.440%)  route 0.155ns (48.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.559    -0.605    Buffer/clk_out2
    SLICE_X8Y122         FDRE                                         r  Buffer/ram0_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y122         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  Buffer/ram0_we_reg/Q
                         net (fo=3, routed)           0.155    -0.286    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.860    -0.812    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.558    
                         clock uncertainty            0.073    -0.485    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.389    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram1_addrb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.986%)  route 0.079ns (24.014%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Buffer/trigger_address1_reg[3]/Q
                         net (fo=1, routed)           0.079    -0.379    myCurve/trigger_address1[3]
    SLICE_X8Y115         LUT2 (Prop_lut2_I1_O)        0.045    -0.334 r  myCurve/_inferred__0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.334    Buffer/address_reg[3][3]
    SLICE_X8Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.270 r  Buffer/_inferred__0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.270    Buffer/ram1_addrb[3]
    SLICE_X8Y115         FDRE                                         r  Buffer/ram1_addrb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.834    -0.839    Buffer/clk_out2
    SLICE_X8Y115         FDRE                                         r  Buffer/ram1_addrb_reg[3]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.073    -0.513    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.134    -0.379    Buffer/ram1_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Buffer/ram0_addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.636%)  route 0.272ns (62.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.562    -0.602    Buffer/clk_out2
    SLICE_X10Y118        FDRE                                         r  Buffer/ram0_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  Buffer/ram0_addra_reg[7]/Q
                         net (fo=2, routed)           0.272    -0.166    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.860    -0.812    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.537    
                         clock uncertainty            0.073    -0.464    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.281    Buffer/bram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Buffer/ram1_addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.940%)  route 0.257ns (61.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X8Y114         FDRE                                         r  Buffer/ram1_addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Buffer/ram1_addra_reg[7]/Q
                         net (fo=2, routed)           0.257    -0.178    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.866    -0.806    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.552    
                         clock uncertainty            0.073    -0.479    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.296    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Trigger/previousData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Trigger/previousData2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.823%)  route 0.121ns (46.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.560    -0.604    Trigger/clk_out2
    SLICE_X15Y120        FDRE                                         r  Trigger/previousData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  Trigger/previousData_reg[1]/Q
                         net (fo=3, routed)           0.121    -0.342    Trigger/Q[1]
    SLICE_X15Y120        FDRE                                         r  Trigger/previousData2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.829    -0.844    Trigger/clk_out2
    SLICE_X15Y120        FDRE                                         r  Trigger/previousData2_reg[1]/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.073    -0.531    
    SLICE_X15Y120        FDRE (Hold_fdre_C_D)         0.070    -0.461    Trigger/previousData2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Buffer/trigger_address1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/ram1_addrb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.256ns (74.852%)  route 0.086ns (25.148%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X9Y115         FDRE                                         r  Buffer/trigger_address1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Buffer/trigger_address1_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.372    myCurve/trigger_address1[0]
    SLICE_X8Y115         LUT2 (Prop_lut2_I1_O)        0.045    -0.327 r  myCurve/_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.327    Buffer/address_reg[3][0]
    SLICE_X8Y115         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.257 r  Buffer/_inferred__0_carry/O[0]
                         net (fo=1, routed)           0.000    -0.257    Buffer/ram1_addrb[0]
    SLICE_X8Y115         FDRE                                         r  Buffer/ram1_addrb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.834    -0.839    Buffer/clk_out2
    SLICE_X8Y115         FDRE                                         r  Buffer/ram1_addrb_reg[0]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.073    -0.513    
    SLICE_X8Y115         FDRE (Hold_fdre_C_D)         0.134    -0.379    Buffer/ram1_addrb_reg[0]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Buffer/ram1_addrb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.615ns period=9.231ns})
  Destination:            Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.615ns period=9.231ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.393%)  route 0.263ns (61.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.565    -0.599    Buffer/clk_out2
    SLICE_X8Y115         FDRE                                         r  Buffer/ram1_addrb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  Buffer/ram1_addrb_reg[0]/Q
                         net (fo=2, routed)           0.263    -0.172    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ClockDivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClockDivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ClockDivider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ClockDivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ClockDivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ClockDivider/inst/clkout2_buf/O
                         net (fo=235, routed)         0.868    -0.804    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y23         RAMB36E1                                     r  Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.073    -0.477    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.294    Buffer/bram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.122    





