library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 8;
    stages: integer := 2
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n1729_o : std_logic;
  signal n1730_o : std_logic;
  signal n1731_o : std_logic;
  signal n1732_o : std_logic;
  signal n1733_o : std_logic;
  signal n1734_o : std_logic;
  signal n1735_o : std_logic;
  signal n1736_o : std_logic;
  signal n1737_o : std_logic;
  signal n1738_o : std_logic_vector (2 downto 0);
begin
  o <= n1738_o;
  -- vhdl_source/peres.vhdl:13:17
  n1729_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n1730_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n1731_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n1732_o <= n1730_o xor n1731_o;
  -- vhdl_source/peres.vhdl:15:17
  n1733_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n1734_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n1735_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n1736_o <= n1734_o and n1735_o;
  -- vhdl_source/peres.vhdl:15:21
  n1737_o <= n1733_o xor n1736_o;
  n1738_o <= n1729_o & n1732_o & n1737_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_in_place_9;

architecture rtl of add_in_place_9 is
  signal s1_a : std_logic_vector (8 downto 0);
  signal s1_b : std_logic_vector (8 downto 0);
  signal s2_mid : std_logic_vector (8 downto 0);
  signal s2_a : std_logic_vector (8 downto 0);
  signal s2_b : std_logic_vector (8 downto 0);
  signal s3_mid : std_logic_vector (8 downto 0);
  signal s3_a : std_logic_vector (8 downto 0);
  signal s3_b : std_logic_vector (8 downto 0);
  signal s4_mid : std_logic_vector (8 downto 0);
  signal s4_a : std_logic_vector (8 downto 0);
  signal s4_b : std_logic_vector (8 downto 0);
  signal s5_mid : std_logic_vector (8 downto 0);
  signal s5_a : std_logic_vector (8 downto 0);
  signal s5_b : std_logic_vector (8 downto 0);
  signal s6_a : std_logic_vector (8 downto 0);
  signal s6_b : std_logic_vector (8 downto 0);
  signal n1276_o : std_logic;
  signal n1277_o : std_logic;
  signal n1278_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1279 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1282_o : std_logic;
  signal n1283_o : std_logic;
  signal n1284_o : std_logic;
  signal n1285_o : std_logic;
  signal n1286_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1287 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1290_o : std_logic;
  signal n1291_o : std_logic;
  signal n1292_o : std_logic;
  signal n1293_o : std_logic;
  signal n1294_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1295 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1298_o : std_logic;
  signal n1299_o : std_logic;
  signal n1300_o : std_logic;
  signal n1301_o : std_logic;
  signal n1302_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1303 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1306_o : std_logic;
  signal n1307_o : std_logic;
  signal n1308_o : std_logic;
  signal n1309_o : std_logic;
  signal n1310_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1311 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1314_o : std_logic;
  signal n1315_o : std_logic;
  signal n1316_o : std_logic;
  signal n1317_o : std_logic;
  signal n1318_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1319 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1322_o : std_logic;
  signal n1323_o : std_logic;
  signal n1324_o : std_logic;
  signal n1325_o : std_logic;
  signal n1326_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1327 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1330_o : std_logic;
  signal n1331_o : std_logic;
  signal n1332_o : std_logic;
  signal n1333_o : std_logic;
  signal n1334_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1335 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1338_o : std_logic;
  signal n1339_o : std_logic;
  signal n1340_o : std_logic;
  signal n1341_o : std_logic;
  signal n1342_o : std_logic;
  signal n1343_o : std_logic;
  signal n1344_o : std_logic;
  signal n1345_o : std_logic;
  signal n1346_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1347 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1350_o : std_logic;
  signal n1351_o : std_logic;
  signal n1352_o : std_logic;
  signal n1353_o : std_logic;
  signal n1354_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1355 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1358_o : std_logic;
  signal n1359_o : std_logic;
  signal n1360_o : std_logic;
  signal n1361_o : std_logic;
  signal n1362_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1363 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1366_o : std_logic;
  signal n1367_o : std_logic;
  signal n1368_o : std_logic;
  signal n1369_o : std_logic;
  signal n1370_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1371 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1374_o : std_logic;
  signal n1375_o : std_logic;
  signal n1376_o : std_logic;
  signal n1377_o : std_logic;
  signal n1378_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1379 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1382_o : std_logic;
  signal n1383_o : std_logic;
  signal n1384_o : std_logic;
  signal n1385_o : std_logic;
  signal n1386_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1387 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1390_o : std_logic;
  signal n1391_o : std_logic;
  signal n1392_o : std_logic;
  signal n1393_o : std_logic;
  signal n1394_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1395 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1398_o : std_logic;
  signal n1399_o : std_logic;
  signal n1400_o : std_logic_vector (1 downto 0);
  signal n1401_o : std_logic;
  signal n1402_o : std_logic;
  signal n1403_o : std_logic;
  signal n1404_o : std_logic_vector (1 downto 0);
  signal n1405_o : std_logic;
  signal n1406_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1407 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1410_o : std_logic;
  signal n1411_o : std_logic;
  signal n1412_o : std_logic;
  signal n1413_o : std_logic;
  signal n1414_o : std_logic;
  signal n1415_o : std_logic_vector (1 downto 0);
  signal n1416_o : std_logic;
  signal n1417_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1418 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1421_o : std_logic;
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal n1426_o : std_logic_vector (1 downto 0);
  signal n1427_o : std_logic;
  signal n1428_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1429 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1432_o : std_logic;
  signal n1433_o : std_logic;
  signal n1434_o : std_logic;
  signal n1435_o : std_logic;
  signal n1436_o : std_logic;
  signal n1437_o : std_logic_vector (1 downto 0);
  signal n1438_o : std_logic;
  signal n1439_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1440 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1443_o : std_logic;
  signal n1444_o : std_logic;
  signal n1445_o : std_logic;
  signal n1446_o : std_logic;
  signal n1447_o : std_logic;
  signal n1448_o : std_logic_vector (1 downto 0);
  signal n1449_o : std_logic;
  signal n1450_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1451 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal n1456_o : std_logic;
  signal n1457_o : std_logic;
  signal n1458_o : std_logic;
  signal n1459_o : std_logic_vector (1 downto 0);
  signal n1460_o : std_logic;
  signal n1461_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1462 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1465_o : std_logic;
  signal n1466_o : std_logic;
  signal n1467_o : std_logic;
  signal n1468_o : std_logic;
  signal n1469_o : std_logic;
  signal n1470_o : std_logic_vector (1 downto 0);
  signal n1471_o : std_logic;
  signal n1472_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1473 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1476_o : std_logic;
  signal n1477_o : std_logic;
  signal n1478_o : std_logic;
  signal n1479_o : std_logic;
  signal n1480_o : std_logic;
  signal n1481_o : std_logic_vector (1 downto 0);
  signal n1482_o : std_logic;
  signal n1483_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1484 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1487_o : std_logic;
  signal n1488_o : std_logic;
  signal n1489_o : std_logic;
  signal n1490_o : std_logic;
  signal n1491_o : std_logic;
  signal n1492_o : std_logic;
  signal n1493_o : std_logic;
  signal n1494_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1495 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1498_o : std_logic;
  signal n1499_o : std_logic;
  signal n1500_o : std_logic;
  signal n1501_o : std_logic;
  signal n1502_o : std_logic_vector (1 downto 0);
  signal n1503_o : std_logic;
  signal n1504_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n1505 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1508_o : std_logic;
  signal n1509_o : std_logic;
  signal n1510_o : std_logic;
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic_vector (1 downto 0);
  signal n1514_o : std_logic;
  signal n1515_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n1516 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1519_o : std_logic;
  signal n1520_o : std_logic;
  signal n1521_o : std_logic;
  signal n1522_o : std_logic;
  signal n1523_o : std_logic;
  signal n1524_o : std_logic_vector (1 downto 0);
  signal n1525_o : std_logic;
  signal n1526_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1527 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1530_o : std_logic;
  signal n1531_o : std_logic;
  signal n1532_o : std_logic;
  signal n1533_o : std_logic;
  signal n1534_o : std_logic;
  signal n1535_o : std_logic_vector (1 downto 0);
  signal n1536_o : std_logic;
  signal n1537_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1538 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1541_o : std_logic;
  signal n1542_o : std_logic;
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic_vector (1 downto 0);
  signal n1547_o : std_logic;
  signal n1548_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1549 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal n1554_o : std_logic;
  signal n1555_o : std_logic;
  signal n1556_o : std_logic;
  signal n1557_o : std_logic_vector (1 downto 0);
  signal n1558_o : std_logic;
  signal n1559_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1560 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1563_o : std_logic;
  signal n1564_o : std_logic;
  signal n1565_o : std_logic;
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal n1568_o : std_logic_vector (1 downto 0);
  signal n1569_o : std_logic;
  signal n1570_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1571 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1574_o : std_logic;
  signal n1575_o : std_logic;
  signal n1576_o : std_logic;
  signal n1577_o : std_logic;
  signal n1578_o : std_logic;
  signal n1579_o : std_logic_vector (1 downto 0);
  signal n1580_o : std_logic;
  signal n1581_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1582 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1585_o : std_logic;
  signal n1586_o : std_logic;
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic_vector (1 downto 0);
  signal n1590_o : std_logic;
  signal n1591_o : std_logic;
  signal n1592_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1593 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic;
  signal n1599_o : std_logic;
  signal n1600_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1601 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1604_o : std_logic;
  signal n1605_o : std_logic;
  signal n1606_o : std_logic;
  signal n1607_o : std_logic;
  signal n1608_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1609 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1612_o : std_logic;
  signal n1613_o : std_logic;
  signal n1614_o : std_logic;
  signal n1615_o : std_logic;
  signal n1616_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1617 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1620_o : std_logic;
  signal n1621_o : std_logic;
  signal n1622_o : std_logic;
  signal n1623_o : std_logic;
  signal n1624_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1625 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1628_o : std_logic;
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n1633 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1636_o : std_logic;
  signal n1637_o : std_logic;
  signal n1638_o : std_logic;
  signal n1639_o : std_logic;
  signal n1640_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n1641 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1644_o : std_logic;
  signal n1645_o : std_logic;
  signal n1646_o : std_logic;
  signal n1647_o : std_logic;
  signal n1648_o : std_logic;
  signal n1649_o : std_logic;
  signal n1650_o : std_logic;
  signal n1651_o : std_logic;
  signal n1652_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1653 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1656_o : std_logic;
  signal n1657_o : std_logic;
  signal n1658_o : std_logic;
  signal n1659_o : std_logic;
  signal n1660_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1661 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1664_o : std_logic;
  signal n1665_o : std_logic;
  signal n1666_o : std_logic;
  signal n1667_o : std_logic;
  signal n1668_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1669 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic;
  signal n1676_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1677 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1680_o : std_logic;
  signal n1681_o : std_logic;
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1685 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1688_o : std_logic;
  signal n1689_o : std_logic;
  signal n1690_o : std_logic;
  signal n1691_o : std_logic;
  signal n1692_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1693 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1696_o : std_logic;
  signal n1697_o : std_logic;
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n1701 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1704_o : std_logic;
  signal n1705_o : std_logic;
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n1709 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1712_o : std_logic;
  signal n1713_o : std_logic;
  signal n1714_o : std_logic_vector (8 downto 0);
  signal n1715_o : std_logic_vector (8 downto 0);
  signal n1716_o : std_logic_vector (8 downto 0);
  signal n1717_o : std_logic_vector (8 downto 0);
  signal n1718_o : std_logic_vector (8 downto 0);
  signal n1719_o : std_logic_vector (8 downto 0);
  signal n1720_o : std_logic_vector (8 downto 0);
  signal n1721_o : std_logic_vector (8 downto 0);
  signal n1722_o : std_logic_vector (8 downto 0);
  signal n1723_o : std_logic_vector (8 downto 0);
  signal n1724_o : std_logic_vector (8 downto 0);
  signal n1725_o : std_logic_vector (8 downto 0);
  signal n1726_o : std_logic_vector (8 downto 0);
  signal n1727_o : std_logic_vector (8 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1714_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1715_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1716_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1717_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1718_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1719_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1720_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1721_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1722_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1723_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1724_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1725_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1726_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1727_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1276_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1277_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1278_o <= n1276_o & n1277_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1279 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1278_o,
    o => gen1_n1_cnot1_j_o);
  n1282_o <= gen1_n1_cnot1_j_n1279 (1);
  n1283_o <= gen1_n1_cnot1_j_n1279 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1284_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1285_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1286_o <= n1284_o & n1285_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1287 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1286_o,
    o => gen1_n2_cnot1_j_o);
  n1290_o <= gen1_n2_cnot1_j_n1287 (1);
  n1291_o <= gen1_n2_cnot1_j_n1287 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1292_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1293_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1294_o <= n1292_o & n1293_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1295 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1294_o,
    o => gen1_n3_cnot1_j_o);
  n1298_o <= gen1_n3_cnot1_j_n1295 (1);
  n1299_o <= gen1_n3_cnot1_j_n1295 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1300_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1301_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1302_o <= n1300_o & n1301_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1303 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1302_o,
    o => gen1_n4_cnot1_j_o);
  n1306_o <= gen1_n4_cnot1_j_n1303 (1);
  n1307_o <= gen1_n4_cnot1_j_n1303 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1308_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1309_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1310_o <= n1308_o & n1309_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1311 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1310_o,
    o => gen1_n5_cnot1_j_o);
  n1314_o <= gen1_n5_cnot1_j_n1311 (1);
  n1315_o <= gen1_n5_cnot1_j_n1311 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1316_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1317_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1318_o <= n1316_o & n1317_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1319 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1318_o,
    o => gen1_n6_cnot1_j_o);
  n1322_o <= gen1_n6_cnot1_j_n1319 (1);
  n1323_o <= gen1_n6_cnot1_j_n1319 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1324_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1325_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1326_o <= n1324_o & n1325_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1327 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1326_o,
    o => gen1_n7_cnot1_j_o);
  n1330_o <= gen1_n7_cnot1_j_n1327 (1);
  n1331_o <= gen1_n7_cnot1_j_n1327 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1332_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1333_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1334_o <= n1332_o & n1333_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1335 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1334_o,
    o => gen1_n8_cnot1_j_o);
  n1338_o <= gen1_n8_cnot1_j_n1335 (1);
  n1339_o <= gen1_n8_cnot1_j_n1335 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1340_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1341_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1342_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1343_o <= s1_a (8);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1344_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1345_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1346_o <= n1344_o & n1345_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1347 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1346_o,
    o => gen2_n8_cnot2_j_o);
  n1350_o <= gen2_n8_cnot2_j_n1347 (1);
  n1351_o <= gen2_n8_cnot2_j_n1347 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1352_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1353_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1354_o <= n1352_o & n1353_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1355 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1354_o,
    o => gen2_n7_cnot2_j_o);
  n1358_o <= gen2_n7_cnot2_j_n1355 (1);
  n1359_o <= gen2_n7_cnot2_j_n1355 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1360_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1361_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1362_o <= n1360_o & n1361_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1363 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1362_o,
    o => gen2_n6_cnot2_j_o);
  n1366_o <= gen2_n6_cnot2_j_n1363 (1);
  n1367_o <= gen2_n6_cnot2_j_n1363 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1368_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1369_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1370_o <= n1368_o & n1369_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1371 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1370_o,
    o => gen2_n5_cnot2_j_o);
  n1374_o <= gen2_n5_cnot2_j_n1371 (1);
  n1375_o <= gen2_n5_cnot2_j_n1371 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1376_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1377_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1378_o <= n1376_o & n1377_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1379 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1378_o,
    o => gen2_n4_cnot2_j_o);
  n1382_o <= gen2_n4_cnot2_j_n1379 (1);
  n1383_o <= gen2_n4_cnot2_j_n1379 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1384_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1385_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1386_o <= n1384_o & n1385_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1387 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1386_o,
    o => gen2_n3_cnot2_j_o);
  n1390_o <= gen2_n3_cnot2_j_n1387 (1);
  n1391_o <= gen2_n3_cnot2_j_n1387 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1392_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1393_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1394_o <= n1392_o & n1393_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1395 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1394_o,
    o => gen2_n2_cnot2_j_o);
  n1398_o <= gen2_n2_cnot2_j_n1395 (1);
  n1399_o <= gen2_n2_cnot2_j_n1395 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1400_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1401_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1402_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1403_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1404_o <= n1402_o & n1403_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1405_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1406_o <= n1404_o & n1405_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1407 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1406_o,
    o => gen3_n1_ccnot3_j_o);
  n1410_o <= gen3_n1_ccnot3_j_n1407 (2);
  n1411_o <= gen3_n1_ccnot3_j_n1407 (1);
  n1412_o <= gen3_n1_ccnot3_j_n1407 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1413_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1414_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1415_o <= n1413_o & n1414_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1416_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1417_o <= n1415_o & n1416_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1418 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1417_o,
    o => gen3_n2_ccnot3_j_o);
  n1421_o <= gen3_n2_ccnot3_j_n1418 (2);
  n1422_o <= gen3_n2_ccnot3_j_n1418 (1);
  n1423_o <= gen3_n2_ccnot3_j_n1418 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1424_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1425_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1426_o <= n1424_o & n1425_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1427_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1428_o <= n1426_o & n1427_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1429 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1428_o,
    o => gen3_n3_ccnot3_j_o);
  n1432_o <= gen3_n3_ccnot3_j_n1429 (2);
  n1433_o <= gen3_n3_ccnot3_j_n1429 (1);
  n1434_o <= gen3_n3_ccnot3_j_n1429 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1435_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1436_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1437_o <= n1435_o & n1436_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1438_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1439_o <= n1437_o & n1438_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1440 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1439_o,
    o => gen3_n4_ccnot3_j_o);
  n1443_o <= gen3_n4_ccnot3_j_n1440 (2);
  n1444_o <= gen3_n4_ccnot3_j_n1440 (1);
  n1445_o <= gen3_n4_ccnot3_j_n1440 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1446_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1447_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1448_o <= n1446_o & n1447_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1449_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1450_o <= n1448_o & n1449_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1451 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1450_o,
    o => gen3_n5_ccnot3_j_o);
  n1454_o <= gen3_n5_ccnot3_j_n1451 (2);
  n1455_o <= gen3_n5_ccnot3_j_n1451 (1);
  n1456_o <= gen3_n5_ccnot3_j_n1451 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1457_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1458_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1459_o <= n1457_o & n1458_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1460_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1461_o <= n1459_o & n1460_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1462 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1461_o,
    o => gen3_n6_ccnot3_j_o);
  n1465_o <= gen3_n6_ccnot3_j_n1462 (2);
  n1466_o <= gen3_n6_ccnot3_j_n1462 (1);
  n1467_o <= gen3_n6_ccnot3_j_n1462 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1468_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1469_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1470_o <= n1468_o & n1469_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1471_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1472_o <= n1470_o & n1471_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1473 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1472_o,
    o => gen3_n7_ccnot3_j_o);
  n1476_o <= gen3_n7_ccnot3_j_n1473 (2);
  n1477_o <= gen3_n7_ccnot3_j_n1473 (1);
  n1478_o <= gen3_n7_ccnot3_j_n1473 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1479_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1480_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1481_o <= n1479_o & n1480_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1482_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1483_o <= n1481_o & n1482_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1484 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1483_o,
    o => gen3_n8_ccnot3_j_o);
  n1487_o <= gen3_n8_ccnot3_j_n1484 (2);
  n1488_o <= gen3_n8_ccnot3_j_n1484 (1);
  n1489_o <= gen3_n8_ccnot3_j_n1484 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1490_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1491_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1492_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1493_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1494_o <= n1492_o & n1493_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1495 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1494_o,
    o => cnot_4_o);
  n1498_o <= cnot_4_n1495 (1);
  n1499_o <= cnot_4_n1495 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1500_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1501_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1502_o <= n1500_o & n1501_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1503_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1504_o <= n1502_o & n1503_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n1505 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n1504_o,
    o => gen4_n7_peres4_j_o);
  n1508_o <= gen4_n7_peres4_j_n1505 (2);
  n1509_o <= gen4_n7_peres4_j_n1505 (1);
  n1510_o <= gen4_n7_peres4_j_n1505 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1511_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1512_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1513_o <= n1511_o & n1512_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1514_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1515_o <= n1513_o & n1514_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n1516 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n1515_o,
    o => gen4_n6_peres4_j_o);
  n1519_o <= gen4_n6_peres4_j_n1516 (2);
  n1520_o <= gen4_n6_peres4_j_n1516 (1);
  n1521_o <= gen4_n6_peres4_j_n1516 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1522_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1523_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1524_o <= n1522_o & n1523_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1525_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1526_o <= n1524_o & n1525_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1527 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1526_o,
    o => gen4_n5_peres4_j_o);
  n1530_o <= gen4_n5_peres4_j_n1527 (2);
  n1531_o <= gen4_n5_peres4_j_n1527 (1);
  n1532_o <= gen4_n5_peres4_j_n1527 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1533_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1534_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1535_o <= n1533_o & n1534_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1536_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1537_o <= n1535_o & n1536_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1538 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1537_o,
    o => gen4_n4_peres4_j_o);
  n1541_o <= gen4_n4_peres4_j_n1538 (2);
  n1542_o <= gen4_n4_peres4_j_n1538 (1);
  n1543_o <= gen4_n4_peres4_j_n1538 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1544_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1545_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1546_o <= n1544_o & n1545_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1547_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1548_o <= n1546_o & n1547_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1549 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1548_o,
    o => gen4_n3_peres4_j_o);
  n1552_o <= gen4_n3_peres4_j_n1549 (2);
  n1553_o <= gen4_n3_peres4_j_n1549 (1);
  n1554_o <= gen4_n3_peres4_j_n1549 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1555_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1556_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1557_o <= n1555_o & n1556_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1558_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1559_o <= n1557_o & n1558_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1560 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1559_o,
    o => gen4_n2_peres4_j_o);
  n1563_o <= gen4_n2_peres4_j_n1560 (2);
  n1564_o <= gen4_n2_peres4_j_n1560 (1);
  n1565_o <= gen4_n2_peres4_j_n1560 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1566_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1567_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1568_o <= n1566_o & n1567_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1569_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1570_o <= n1568_o & n1569_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1571 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1570_o,
    o => gen4_n1_peres4_j_o);
  n1574_o <= gen4_n1_peres4_j_n1571 (2);
  n1575_o <= gen4_n1_peres4_j_n1571 (1);
  n1576_o <= gen4_n1_peres4_j_n1571 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1577_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1578_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1579_o <= n1577_o & n1578_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1580_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1581_o <= n1579_o & n1580_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1582 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1581_o,
    o => gen4_n0_peres4_j_o);
  n1585_o <= gen4_n0_peres4_j_n1582 (2);
  n1586_o <= gen4_n0_peres4_j_n1582 (1);
  n1587_o <= gen4_n0_peres4_j_n1582 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1588_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1589_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1590_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1591_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1592_o <= n1590_o & n1591_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1593 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1592_o,
    o => gen5_n1_cnot5_j_o);
  n1596_o <= gen5_n1_cnot5_j_n1593 (1);
  n1597_o <= gen5_n1_cnot5_j_n1593 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1598_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1599_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1600_o <= n1598_o & n1599_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1601 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1600_o,
    o => gen5_n2_cnot5_j_o);
  n1604_o <= gen5_n2_cnot5_j_n1601 (1);
  n1605_o <= gen5_n2_cnot5_j_n1601 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1606_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1607_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1608_o <= n1606_o & n1607_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1609 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1608_o,
    o => gen5_n3_cnot5_j_o);
  n1612_o <= gen5_n3_cnot5_j_n1609 (1);
  n1613_o <= gen5_n3_cnot5_j_n1609 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1614_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1615_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1616_o <= n1614_o & n1615_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1617 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1616_o,
    o => gen5_n4_cnot5_j_o);
  n1620_o <= gen5_n4_cnot5_j_n1617 (1);
  n1621_o <= gen5_n4_cnot5_j_n1617 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1622_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1623_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1624_o <= n1622_o & n1623_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1625 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1624_o,
    o => gen5_n5_cnot5_j_o);
  n1628_o <= gen5_n5_cnot5_j_n1625 (1);
  n1629_o <= gen5_n5_cnot5_j_n1625 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1630_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1631_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1632_o <= n1630_o & n1631_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n1633 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n1632_o,
    o => gen5_n6_cnot5_j_o);
  n1636_o <= gen5_n6_cnot5_j_n1633 (1);
  n1637_o <= gen5_n6_cnot5_j_n1633 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1638_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1639_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1640_o <= n1638_o & n1639_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n1641 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n1640_o,
    o => gen5_n7_cnot5_j_o);
  n1644_o <= gen5_n7_cnot5_j_n1641 (1);
  n1645_o <= gen5_n7_cnot5_j_n1641 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1646_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1647_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1648_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1649_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1650_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1651_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1652_o <= n1650_o & n1651_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1653 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1652_o,
    o => gen6_n1_cnot1_j_o);
  n1656_o <= gen6_n1_cnot1_j_n1653 (1);
  n1657_o <= gen6_n1_cnot1_j_n1653 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1658_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1659_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1660_o <= n1658_o & n1659_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1661 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1660_o,
    o => gen6_n2_cnot1_j_o);
  n1664_o <= gen6_n2_cnot1_j_n1661 (1);
  n1665_o <= gen6_n2_cnot1_j_n1661 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1666_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1667_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1668_o <= n1666_o & n1667_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1669 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1668_o,
    o => gen6_n3_cnot1_j_o);
  n1672_o <= gen6_n3_cnot1_j_n1669 (1);
  n1673_o <= gen6_n3_cnot1_j_n1669 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1674_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1675_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1676_o <= n1674_o & n1675_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1677 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1676_o,
    o => gen6_n4_cnot1_j_o);
  n1680_o <= gen6_n4_cnot1_j_n1677 (1);
  n1681_o <= gen6_n4_cnot1_j_n1677 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1682_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1683_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1684_o <= n1682_o & n1683_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1685 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1684_o,
    o => gen6_n5_cnot1_j_o);
  n1688_o <= gen6_n5_cnot1_j_n1685 (1);
  n1689_o <= gen6_n5_cnot1_j_n1685 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1690_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1691_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1692_o <= n1690_o & n1691_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1693 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1692_o,
    o => gen6_n6_cnot1_j_o);
  n1696_o <= gen6_n6_cnot1_j_n1693 (1);
  n1697_o <= gen6_n6_cnot1_j_n1693 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1698_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1699_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1700_o <= n1698_o & n1699_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n1701 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n1700_o,
    o => gen6_n7_cnot1_j_o);
  n1704_o <= gen6_n7_cnot1_j_n1701 (1);
  n1705_o <= gen6_n7_cnot1_j_n1701 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1706_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1707_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1708_o <= n1706_o & n1707_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n1709 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n1708_o,
    o => gen6_n8_cnot1_j_o);
  n1712_o <= gen6_n8_cnot1_j_n1709 (1);
  n1713_o <= gen6_n8_cnot1_j_n1709 (0);
  n1714_o <= n1338_o & n1330_o & n1322_o & n1314_o & n1306_o & n1298_o & n1290_o & n1282_o & n1340_o;
  n1715_o <= n1339_o & n1331_o & n1323_o & n1315_o & n1307_o & n1299_o & n1291_o & n1283_o & n1341_o;
  n1716_o <= n1343_o & n1350_o & n1358_o & n1366_o & n1374_o & n1382_o & n1390_o & n1398_o & n1342_o;
  n1717_o <= n1351_o & n1359_o & n1367_o & n1375_o & n1383_o & n1391_o & n1399_o & n1400_o;
  n1718_o <= n1489_o & n1478_o & n1467_o & n1456_o & n1445_o & n1434_o & n1423_o & n1412_o & n1401_o;
  n1719_o <= n1490_o & n1488_o & n1477_o & n1466_o & n1455_o & n1444_o & n1433_o & n1422_o & n1411_o;
  n1720_o <= n1491_o & n1487_o & n1476_o & n1465_o & n1454_o & n1443_o & n1432_o & n1421_o & n1410_o;
  n1721_o <= n1498_o & n1508_o & n1519_o & n1530_o & n1541_o & n1552_o & n1563_o & n1574_o & n1585_o;
  n1722_o <= n1510_o & n1521_o & n1532_o & n1543_o & n1554_o & n1565_o & n1576_o & n1587_o & n1588_o;
  n1723_o <= n1499_o & n1509_o & n1520_o & n1531_o & n1542_o & n1553_o & n1564_o & n1575_o & n1586_o;
  n1724_o <= n1645_o & n1637_o & n1629_o & n1621_o & n1613_o & n1605_o & n1597_o & n1589_o;
  n1725_o <= n1647_o & n1644_o & n1636_o & n1628_o & n1620_o & n1612_o & n1604_o & n1596_o & n1646_o;
  n1726_o <= n1712_o & n1704_o & n1696_o & n1688_o & n1680_o & n1672_o & n1664_o & n1656_o & n1648_o;
  n1727_o <= n1713_o & n1705_o & n1697_o & n1689_o & n1681_o & n1673_o & n1665_o & n1657_o & n1649_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n1267_o : std_logic_vector (1 downto 0);
  signal n1268_o : std_logic;
  signal n1269_o : std_logic;
  signal n1270_o : std_logic;
  signal n1271_o : std_logic;
  signal n1272_o : std_logic;
  signal n1273_o : std_logic_vector (2 downto 0);
begin
  o <= n1273_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n1267_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n1268_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n1269_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n1270_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n1271_o <= n1269_o and n1270_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n1272_o <= n1268_o xor n1271_o;
  n1273_o <= n1267_o & n1272_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_1 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_1;

architecture rtl of angle_lookup_7_1 is
  signal n1256_o : std_logic;
  signal n1257_o : std_logic;
  signal n1258_o : std_logic;
  signal n1259_o : std_logic;
  signal n1260_o : std_logic;
  signal n1261_o : std_logic;
  signal n1262_o : std_logic;
  signal n1263_o : std_logic;
  signal n1264_o : std_logic;
  signal n1265_o : std_logic_vector (6 downto 0);
begin
  o <= n1265_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1256_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1257_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1258_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1259_o <= not n1258_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1260_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1261_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1262_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1263_o <= not n1262_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1264_o <= i (0);
  n1265_o <= n1256_o & n1257_o & n1259_o & n1260_o & n1261_o & n1263_o & n1264_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1246_o : std_logic;
  signal n1247_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1248 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal n1253_o : std_logic;
  signal n1254_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1253_o;
  o <= n1252_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1254_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1246_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1247_o <= n1246_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1248 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1247_o,
    o => gen1_n0_cnot0_o);
  n1251_o <= gen1_n0_cnot0_n1248 (1);
  n1252_o <= gen1_n0_cnot0_n1248 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1253_o <= ctrl_prop (1);
  n1254_o <= n1251_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_0 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_0;

architecture rtl of angle_lookup_7_0 is
  signal n1235_o : std_logic;
  signal n1236_o : std_logic;
  signal n1237_o : std_logic;
  signal n1238_o : std_logic;
  signal n1239_o : std_logic;
  signal n1240_o : std_logic;
  signal n1241_o : std_logic;
  signal n1242_o : std_logic;
  signal n1243_o : std_logic_vector (6 downto 0);
begin
  o <= n1243_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1235_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1236_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1237_o <= not n1236_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1238_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1239_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1240_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1241_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1242_o <= i (0);
  n1243_o <= n1235_o & n1237_o & n1238_o & n1239_o & n1240_o & n1241_o & n1242_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n1175_o : std_logic;
  signal n1176_o : std_logic;
  signal n1177_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1178 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1181_o : std_logic;
  signal n1182_o : std_logic;
  signal n1183_o : std_logic;
  signal n1184_o : std_logic;
  signal n1185_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1186 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1189_o : std_logic;
  signal n1190_o : std_logic;
  signal n1191_o : std_logic;
  signal n1192_o : std_logic;
  signal n1193_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1194 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1197_o : std_logic;
  signal n1198_o : std_logic;
  signal n1199_o : std_logic;
  signal n1200_o : std_logic;
  signal n1201_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1202 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1205_o : std_logic;
  signal n1206_o : std_logic;
  signal n1207_o : std_logic;
  signal n1208_o : std_logic;
  signal n1209_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1210 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1213_o : std_logic;
  signal n1214_o : std_logic;
  signal n1215_o : std_logic;
  signal n1216_o : std_logic;
  signal n1217_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1218 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal n1224_o : std_logic;
  signal n1225_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1226 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1229_o : std_logic;
  signal n1230_o : std_logic;
  signal n1231_o : std_logic;
  signal n1232_o : std_logic_vector (6 downto 0);
  signal n1233_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n1231_o;
  o <= n1232_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1233_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1175_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1176_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1177_o <= n1175_o & n1176_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1178 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1177_o,
    o => gen1_n0_cnot0_o);
  n1181_o <= gen1_n0_cnot0_n1178 (1);
  n1182_o <= gen1_n0_cnot0_n1178 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1183_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1184_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1185_o <= n1183_o & n1184_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1186 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1185_o,
    o => gen1_n1_cnot0_o);
  n1189_o <= gen1_n1_cnot0_n1186 (1);
  n1190_o <= gen1_n1_cnot0_n1186 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1191_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1192_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1193_o <= n1191_o & n1192_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1194 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1193_o,
    o => gen1_n2_cnot0_o);
  n1197_o <= gen1_n2_cnot0_n1194 (1);
  n1198_o <= gen1_n2_cnot0_n1194 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1199_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1200_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1201_o <= n1199_o & n1200_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1202 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1201_o,
    o => gen1_n3_cnot0_o);
  n1205_o <= gen1_n3_cnot0_n1202 (1);
  n1206_o <= gen1_n3_cnot0_n1202 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1207_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1208_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1209_o <= n1207_o & n1208_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1210 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1209_o,
    o => gen1_n4_cnot0_o);
  n1213_o <= gen1_n4_cnot0_n1210 (1);
  n1214_o <= gen1_n4_cnot0_n1210 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1215_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1216_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1217_o <= n1215_o & n1216_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1218 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1217_o,
    o => gen1_n5_cnot0_o);
  n1221_o <= gen1_n5_cnot0_n1218 (1);
  n1222_o <= gen1_n5_cnot0_n1218 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1223_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1224_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1225_o <= n1223_o & n1224_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1226 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1225_o,
    o => gen1_n6_cnot0_o);
  n1229_o <= gen1_n6_cnot0_n1226 (1);
  n1230_o <= gen1_n6_cnot0_n1226 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1231_o <= ctrl_prop (7);
  n1232_o <= n1230_o & n1222_o & n1214_o & n1206_o & n1198_o & n1190_o & n1182_o;
  n1233_o <= n1229_o & n1221_o & n1213_o & n1205_o & n1197_o & n1189_o & n1181_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_7 is
  port (
    a : in std_logic_vector (6 downto 0);
    b : in std_logic_vector (6 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    s : out std_logic_vector (6 downto 0));
end entity add_in_place_7;

architecture rtl of add_in_place_7 is
  signal s1_a : std_logic_vector (6 downto 0);
  signal s1_b : std_logic_vector (6 downto 0);
  signal s2_mid : std_logic_vector (6 downto 0);
  signal s2_a : std_logic_vector (6 downto 0);
  signal s2_b : std_logic_vector (6 downto 0);
  signal s3_mid : std_logic_vector (6 downto 0);
  signal s3_a : std_logic_vector (6 downto 0);
  signal s3_b : std_logic_vector (6 downto 0);
  signal s4_mid : std_logic_vector (6 downto 0);
  signal s4_a : std_logic_vector (6 downto 0);
  signal s4_b : std_logic_vector (6 downto 0);
  signal s5_mid : std_logic_vector (6 downto 0);
  signal s5_a : std_logic_vector (6 downto 0);
  signal s5_b : std_logic_vector (6 downto 0);
  signal s6_a : std_logic_vector (6 downto 0);
  signal s6_b : std_logic_vector (6 downto 0);
  signal n829_o : std_logic;
  signal n830_o : std_logic;
  signal n831_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n832 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n835_o : std_logic;
  signal n836_o : std_logic;
  signal n837_o : std_logic;
  signal n838_o : std_logic;
  signal n839_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n840 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n843_o : std_logic;
  signal n844_o : std_logic;
  signal n845_o : std_logic;
  signal n846_o : std_logic;
  signal n847_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n848 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n851_o : std_logic;
  signal n852_o : std_logic;
  signal n853_o : std_logic;
  signal n854_o : std_logic;
  signal n855_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n856 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n859_o : std_logic;
  signal n860_o : std_logic;
  signal n861_o : std_logic;
  signal n862_o : std_logic;
  signal n863_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n864 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n867_o : std_logic;
  signal n868_o : std_logic;
  signal n869_o : std_logic;
  signal n870_o : std_logic;
  signal n871_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n872 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n875_o : std_logic;
  signal n876_o : std_logic;
  signal n877_o : std_logic;
  signal n878_o : std_logic;
  signal n879_o : std_logic;
  signal n880_o : std_logic;
  signal n881_o : std_logic;
  signal n882_o : std_logic;
  signal n883_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n884 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n887_o : std_logic;
  signal n888_o : std_logic;
  signal n889_o : std_logic;
  signal n890_o : std_logic;
  signal n891_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n892 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n895_o : std_logic;
  signal n896_o : std_logic;
  signal n897_o : std_logic;
  signal n898_o : std_logic;
  signal n899_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n900 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n903_o : std_logic;
  signal n904_o : std_logic;
  signal n905_o : std_logic;
  signal n906_o : std_logic;
  signal n907_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n908 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n911_o : std_logic;
  signal n912_o : std_logic;
  signal n913_o : std_logic;
  signal n914_o : std_logic;
  signal n915_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n916 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n919_o : std_logic;
  signal n920_o : std_logic;
  signal n921_o : std_logic_vector (1 downto 0);
  signal n922_o : std_logic;
  signal n923_o : std_logic;
  signal n924_o : std_logic;
  signal n925_o : std_logic_vector (1 downto 0);
  signal n926_o : std_logic;
  signal n927_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n928 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n931_o : std_logic;
  signal n932_o : std_logic;
  signal n933_o : std_logic;
  signal n934_o : std_logic;
  signal n935_o : std_logic;
  signal n936_o : std_logic_vector (1 downto 0);
  signal n937_o : std_logic;
  signal n938_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n939 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n942_o : std_logic;
  signal n943_o : std_logic;
  signal n944_o : std_logic;
  signal n945_o : std_logic;
  signal n946_o : std_logic;
  signal n947_o : std_logic_vector (1 downto 0);
  signal n948_o : std_logic;
  signal n949_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n950 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n953_o : std_logic;
  signal n954_o : std_logic;
  signal n955_o : std_logic;
  signal n956_o : std_logic;
  signal n957_o : std_logic;
  signal n958_o : std_logic_vector (1 downto 0);
  signal n959_o : std_logic;
  signal n960_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n961 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n964_o : std_logic;
  signal n965_o : std_logic;
  signal n966_o : std_logic;
  signal n967_o : std_logic;
  signal n968_o : std_logic;
  signal n969_o : std_logic_vector (1 downto 0);
  signal n970_o : std_logic;
  signal n971_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n972 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n975_o : std_logic;
  signal n976_o : std_logic;
  signal n977_o : std_logic;
  signal n978_o : std_logic;
  signal n979_o : std_logic;
  signal n980_o : std_logic_vector (1 downto 0);
  signal n981_o : std_logic;
  signal n982_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n983 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n986_o : std_logic;
  signal n987_o : std_logic;
  signal n988_o : std_logic;
  signal n989_o : std_logic;
  signal n990_o : std_logic;
  signal n991_o : std_logic;
  signal n992_o : std_logic;
  signal n993_o : std_logic_vector (1 downto 0);
  signal cnot_4_n994 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n997_o : std_logic;
  signal n998_o : std_logic;
  signal n999_o : std_logic;
  signal n1000_o : std_logic;
  signal n1001_o : std_logic_vector (1 downto 0);
  signal n1002_o : std_logic;
  signal n1003_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1004 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1007_o : std_logic;
  signal n1008_o : std_logic;
  signal n1009_o : std_logic;
  signal n1010_o : std_logic;
  signal n1011_o : std_logic;
  signal n1012_o : std_logic_vector (1 downto 0);
  signal n1013_o : std_logic;
  signal n1014_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1015 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1018_o : std_logic;
  signal n1019_o : std_logic;
  signal n1020_o : std_logic;
  signal n1021_o : std_logic;
  signal n1022_o : std_logic;
  signal n1023_o : std_logic_vector (1 downto 0);
  signal n1024_o : std_logic;
  signal n1025_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1026 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1029_o : std_logic;
  signal n1030_o : std_logic;
  signal n1031_o : std_logic;
  signal n1032_o : std_logic;
  signal n1033_o : std_logic;
  signal n1034_o : std_logic_vector (1 downto 0);
  signal n1035_o : std_logic;
  signal n1036_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1037 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1040_o : std_logic;
  signal n1041_o : std_logic;
  signal n1042_o : std_logic;
  signal n1043_o : std_logic;
  signal n1044_o : std_logic;
  signal n1045_o : std_logic_vector (1 downto 0);
  signal n1046_o : std_logic;
  signal n1047_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1048 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1051_o : std_logic;
  signal n1052_o : std_logic;
  signal n1053_o : std_logic;
  signal n1054_o : std_logic;
  signal n1055_o : std_logic;
  signal n1056_o : std_logic_vector (1 downto 0);
  signal n1057_o : std_logic;
  signal n1058_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1059 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1062_o : std_logic;
  signal n1063_o : std_logic;
  signal n1064_o : std_logic;
  signal n1065_o : std_logic;
  signal n1066_o : std_logic_vector (1 downto 0);
  signal n1067_o : std_logic;
  signal n1068_o : std_logic;
  signal n1069_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1070 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1073_o : std_logic;
  signal n1074_o : std_logic;
  signal n1075_o : std_logic;
  signal n1076_o : std_logic;
  signal n1077_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1078 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1081_o : std_logic;
  signal n1082_o : std_logic;
  signal n1083_o : std_logic;
  signal n1084_o : std_logic;
  signal n1085_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1086 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1089_o : std_logic;
  signal n1090_o : std_logic;
  signal n1091_o : std_logic;
  signal n1092_o : std_logic;
  signal n1093_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1094 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1097_o : std_logic;
  signal n1098_o : std_logic;
  signal n1099_o : std_logic;
  signal n1100_o : std_logic;
  signal n1101_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1102 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1105_o : std_logic;
  signal n1106_o : std_logic;
  signal n1107_o : std_logic;
  signal n1108_o : std_logic;
  signal n1109_o : std_logic;
  signal n1110_o : std_logic;
  signal n1111_o : std_logic;
  signal n1112_o : std_logic;
  signal n1113_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1114 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1117_o : std_logic;
  signal n1118_o : std_logic;
  signal n1119_o : std_logic;
  signal n1120_o : std_logic;
  signal n1121_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1122 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1125_o : std_logic;
  signal n1126_o : std_logic;
  signal n1127_o : std_logic;
  signal n1128_o : std_logic;
  signal n1129_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1130 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic;
  signal n1136_o : std_logic;
  signal n1137_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1138 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1141_o : std_logic;
  signal n1142_o : std_logic;
  signal n1143_o : std_logic;
  signal n1144_o : std_logic;
  signal n1145_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1146 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1149_o : std_logic;
  signal n1150_o : std_logic;
  signal n1151_o : std_logic;
  signal n1152_o : std_logic;
  signal n1153_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1154 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1157_o : std_logic;
  signal n1158_o : std_logic;
  signal n1159_o : std_logic_vector (6 downto 0);
  signal n1160_o : std_logic_vector (6 downto 0);
  signal n1161_o : std_logic_vector (6 downto 0);
  signal n1162_o : std_logic_vector (6 downto 0);
  signal n1163_o : std_logic_vector (6 downto 0);
  signal n1164_o : std_logic_vector (6 downto 0);
  signal n1165_o : std_logic_vector (6 downto 0);
  signal n1166_o : std_logic_vector (6 downto 0);
  signal n1167_o : std_logic_vector (6 downto 0);
  signal n1168_o : std_logic_vector (6 downto 0);
  signal n1169_o : std_logic_vector (6 downto 0);
  signal n1170_o : std_logic_vector (6 downto 0);
  signal n1171_o : std_logic_vector (6 downto 0);
  signal n1172_o : std_logic_vector (6 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1159_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1160_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1161_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1162_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1163_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1164_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1165_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1166_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1167_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1168_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1169_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1170_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1171_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1172_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n829_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n830_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n831_o <= n829_o & n830_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n832 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n831_o,
    o => gen1_n1_cnot1_j_o);
  n835_o <= gen1_n1_cnot1_j_n832 (1);
  n836_o <= gen1_n1_cnot1_j_n832 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n837_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n838_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n839_o <= n837_o & n838_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n840 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n839_o,
    o => gen1_n2_cnot1_j_o);
  n843_o <= gen1_n2_cnot1_j_n840 (1);
  n844_o <= gen1_n2_cnot1_j_n840 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n845_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n846_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n847_o <= n845_o & n846_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n848 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n847_o,
    o => gen1_n3_cnot1_j_o);
  n851_o <= gen1_n3_cnot1_j_n848 (1);
  n852_o <= gen1_n3_cnot1_j_n848 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n853_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n854_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n855_o <= n853_o & n854_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n856 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n855_o,
    o => gen1_n4_cnot1_j_o);
  n859_o <= gen1_n4_cnot1_j_n856 (1);
  n860_o <= gen1_n4_cnot1_j_n856 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n861_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n862_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n863_o <= n861_o & n862_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n864 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n863_o,
    o => gen1_n5_cnot1_j_o);
  n867_o <= gen1_n5_cnot1_j_n864 (1);
  n868_o <= gen1_n5_cnot1_j_n864 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n869_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n870_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n871_o <= n869_o & n870_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n872 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n871_o,
    o => gen1_n6_cnot1_j_o);
  n875_o <= gen1_n6_cnot1_j_n872 (1);
  n876_o <= gen1_n6_cnot1_j_n872 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n877_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n878_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n879_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n880_o <= s1_a (6);
  -- vhdl_source/add_in_place.vhdl:101:47
  n881_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n882_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n883_o <= n881_o & n882_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n884 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n883_o,
    o => gen2_n6_cnot2_j_o);
  n887_o <= gen2_n6_cnot2_j_n884 (1);
  n888_o <= gen2_n6_cnot2_j_n884 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n889_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n890_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n891_o <= n889_o & n890_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n892 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n891_o,
    o => gen2_n5_cnot2_j_o);
  n895_o <= gen2_n5_cnot2_j_n892 (1);
  n896_o <= gen2_n5_cnot2_j_n892 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n897_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n898_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n899_o <= n897_o & n898_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n900 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n899_o,
    o => gen2_n4_cnot2_j_o);
  n903_o <= gen2_n4_cnot2_j_n900 (1);
  n904_o <= gen2_n4_cnot2_j_n900 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n905_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n906_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n907_o <= n905_o & n906_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n908 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n907_o,
    o => gen2_n3_cnot2_j_o);
  n911_o <= gen2_n3_cnot2_j_n908 (1);
  n912_o <= gen2_n3_cnot2_j_n908 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n913_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n914_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n915_o <= n913_o & n914_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n916 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n915_o,
    o => gen2_n2_cnot2_j_o);
  n919_o <= gen2_n2_cnot2_j_n916 (1);
  n920_o <= gen2_n2_cnot2_j_n916 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n921_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n922_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n923_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n924_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n925_o <= n923_o & n924_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n926_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n927_o <= n925_o & n926_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n928 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n927_o,
    o => gen3_n1_ccnot3_j_o);
  n931_o <= gen3_n1_ccnot3_j_n928 (2);
  n932_o <= gen3_n1_ccnot3_j_n928 (1);
  n933_o <= gen3_n1_ccnot3_j_n928 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n934_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n935_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n936_o <= n934_o & n935_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n937_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n938_o <= n936_o & n937_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n939 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n938_o,
    o => gen3_n2_ccnot3_j_o);
  n942_o <= gen3_n2_ccnot3_j_n939 (2);
  n943_o <= gen3_n2_ccnot3_j_n939 (1);
  n944_o <= gen3_n2_ccnot3_j_n939 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n945_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n946_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n947_o <= n945_o & n946_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n948_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n949_o <= n947_o & n948_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n950 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n949_o,
    o => gen3_n3_ccnot3_j_o);
  n953_o <= gen3_n3_ccnot3_j_n950 (2);
  n954_o <= gen3_n3_ccnot3_j_n950 (1);
  n955_o <= gen3_n3_ccnot3_j_n950 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n956_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n957_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n958_o <= n956_o & n957_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n959_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n960_o <= n958_o & n959_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n961 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n960_o,
    o => gen3_n4_ccnot3_j_o);
  n964_o <= gen3_n4_ccnot3_j_n961 (2);
  n965_o <= gen3_n4_ccnot3_j_n961 (1);
  n966_o <= gen3_n4_ccnot3_j_n961 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n967_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n968_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n969_o <= n967_o & n968_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n970_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n971_o <= n969_o & n970_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n972 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n971_o,
    o => gen3_n5_ccnot3_j_o);
  n975_o <= gen3_n5_ccnot3_j_n972 (2);
  n976_o <= gen3_n5_ccnot3_j_n972 (1);
  n977_o <= gen3_n5_ccnot3_j_n972 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n978_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n979_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n980_o <= n978_o & n979_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n981_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n982_o <= n980_o & n981_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n983 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n982_o,
    o => gen3_n6_ccnot3_j_o);
  n986_o <= gen3_n6_ccnot3_j_n983 (2);
  n987_o <= gen3_n6_ccnot3_j_n983 (1);
  n988_o <= gen3_n6_ccnot3_j_n983 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n989_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:116:25
  n990_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:119:41
  n991_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:119:53
  n992_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:119:47
  n993_o <= n991_o & n992_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n994 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n993_o,
    o => cnot_4_o);
  n997_o <= cnot_4_n994 (1);
  n998_o <= cnot_4_n994 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n999_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1000_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1001_o <= n999_o & n1000_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1002_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1003_o <= n1001_o & n1002_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1004 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1003_o,
    o => gen4_n5_peres4_j_o);
  n1007_o <= gen4_n5_peres4_j_n1004 (2);
  n1008_o <= gen4_n5_peres4_j_n1004 (1);
  n1009_o <= gen4_n5_peres4_j_n1004 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1010_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1011_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1012_o <= n1010_o & n1011_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1013_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1014_o <= n1012_o & n1013_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1015 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1014_o,
    o => gen4_n4_peres4_j_o);
  n1018_o <= gen4_n4_peres4_j_n1015 (2);
  n1019_o <= gen4_n4_peres4_j_n1015 (1);
  n1020_o <= gen4_n4_peres4_j_n1015 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1021_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1022_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1023_o <= n1021_o & n1022_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1024_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1025_o <= n1023_o & n1024_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1026 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1025_o,
    o => gen4_n3_peres4_j_o);
  n1029_o <= gen4_n3_peres4_j_n1026 (2);
  n1030_o <= gen4_n3_peres4_j_n1026 (1);
  n1031_o <= gen4_n3_peres4_j_n1026 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1032_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1033_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1034_o <= n1032_o & n1033_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1035_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1036_o <= n1034_o & n1035_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1037 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1036_o,
    o => gen4_n2_peres4_j_o);
  n1040_o <= gen4_n2_peres4_j_n1037 (2);
  n1041_o <= gen4_n2_peres4_j_n1037 (1);
  n1042_o <= gen4_n2_peres4_j_n1037 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1043_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1044_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1045_o <= n1043_o & n1044_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1046_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1047_o <= n1045_o & n1046_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1048 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1047_o,
    o => gen4_n1_peres4_j_o);
  n1051_o <= gen4_n1_peres4_j_n1048 (2);
  n1052_o <= gen4_n1_peres4_j_n1048 (1);
  n1053_o <= gen4_n1_peres4_j_n1048 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1054_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1055_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1056_o <= n1054_o & n1055_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1057_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1058_o <= n1056_o & n1057_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1059 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1058_o,
    o => gen4_n0_peres4_j_o);
  n1062_o <= gen4_n0_peres4_j_n1059 (2);
  n1063_o <= gen4_n0_peres4_j_n1059 (1);
  n1064_o <= gen4_n0_peres4_j_n1059 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1065_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1066_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1067_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1068_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1069_o <= n1067_o & n1068_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1070 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1069_o,
    o => gen5_n1_cnot5_j_o);
  n1073_o <= gen5_n1_cnot5_j_n1070 (1);
  n1074_o <= gen5_n1_cnot5_j_n1070 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1075_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1076_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1077_o <= n1075_o & n1076_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1078 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1077_o,
    o => gen5_n2_cnot5_j_o);
  n1081_o <= gen5_n2_cnot5_j_n1078 (1);
  n1082_o <= gen5_n2_cnot5_j_n1078 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1083_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1084_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1085_o <= n1083_o & n1084_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1086 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1085_o,
    o => gen5_n3_cnot5_j_o);
  n1089_o <= gen5_n3_cnot5_j_n1086 (1);
  n1090_o <= gen5_n3_cnot5_j_n1086 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1091_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1092_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1093_o <= n1091_o & n1092_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1094 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1093_o,
    o => gen5_n4_cnot5_j_o);
  n1097_o <= gen5_n4_cnot5_j_n1094 (1);
  n1098_o <= gen5_n4_cnot5_j_n1094 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1099_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1100_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1101_o <= n1099_o & n1100_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1102 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1101_o,
    o => gen5_n5_cnot5_j_o);
  n1105_o <= gen5_n5_cnot5_j_n1102 (1);
  n1106_o <= gen5_n5_cnot5_j_n1102 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1107_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1108_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1109_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1110_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1111_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1112_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1113_o <= n1111_o & n1112_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1114 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1113_o,
    o => gen6_n1_cnot1_j_o);
  n1117_o <= gen6_n1_cnot1_j_n1114 (1);
  n1118_o <= gen6_n1_cnot1_j_n1114 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1119_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1120_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1121_o <= n1119_o & n1120_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1122 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1121_o,
    o => gen6_n2_cnot1_j_o);
  n1125_o <= gen6_n2_cnot1_j_n1122 (1);
  n1126_o <= gen6_n2_cnot1_j_n1122 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1127_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1128_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1129_o <= n1127_o & n1128_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1130 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1129_o,
    o => gen6_n3_cnot1_j_o);
  n1133_o <= gen6_n3_cnot1_j_n1130 (1);
  n1134_o <= gen6_n3_cnot1_j_n1130 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1135_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1136_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1137_o <= n1135_o & n1136_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1138 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1137_o,
    o => gen6_n4_cnot1_j_o);
  n1141_o <= gen6_n4_cnot1_j_n1138 (1);
  n1142_o <= gen6_n4_cnot1_j_n1138 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1143_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1144_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1145_o <= n1143_o & n1144_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1146 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1145_o,
    o => gen6_n5_cnot1_j_o);
  n1149_o <= gen6_n5_cnot1_j_n1146 (1);
  n1150_o <= gen6_n5_cnot1_j_n1146 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1151_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1152_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1153_o <= n1151_o & n1152_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1154 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1153_o,
    o => gen6_n6_cnot1_j_o);
  n1157_o <= gen6_n6_cnot1_j_n1154 (1);
  n1158_o <= gen6_n6_cnot1_j_n1154 (0);
  n1159_o <= n875_o & n867_o & n859_o & n851_o & n843_o & n835_o & n877_o;
  n1160_o <= n876_o & n868_o & n860_o & n852_o & n844_o & n836_o & n878_o;
  n1161_o <= n880_o & n887_o & n895_o & n903_o & n911_o & n919_o & n879_o;
  n1162_o <= n888_o & n896_o & n904_o & n912_o & n920_o & n921_o;
  n1163_o <= n988_o & n977_o & n966_o & n955_o & n944_o & n933_o & n922_o;
  n1164_o <= n989_o & n987_o & n976_o & n965_o & n954_o & n943_o & n932_o;
  n1165_o <= n990_o & n986_o & n975_o & n964_o & n953_o & n942_o & n931_o;
  n1166_o <= n997_o & n1007_o & n1018_o & n1029_o & n1040_o & n1051_o & n1062_o;
  n1167_o <= n1009_o & n1020_o & n1031_o & n1042_o & n1053_o & n1064_o & n1065_o;
  n1168_o <= n998_o & n1008_o & n1019_o & n1030_o & n1041_o & n1052_o & n1063_o;
  n1169_o <= n1106_o & n1098_o & n1090_o & n1082_o & n1074_o & n1066_o;
  n1170_o <= n1108_o & n1105_o & n1097_o & n1089_o & n1081_o & n1073_o & n1107_o;
  n1171_o <= n1157_o & n1149_o & n1141_o & n1133_o & n1125_o & n1117_o & n1109_o;
  n1172_o <= n1158_o & n1150_o & n1142_o & n1134_o & n1126_o & n1118_o & n1110_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_9 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_sub_in_place_9;

architecture rtl of add_sub_in_place_9 is
  signal b_cnot : std_logic_vector (8 downto 0);
  signal cnotr_n815 : std_logic;
  signal cnotr_n816 : std_logic_vector (8 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (8 downto 0);
  signal add_n821 : std_logic_vector (8 downto 0);
  signal add_n822 : std_logic_vector (8 downto 0);
  signal add_a_out : std_logic_vector (8 downto 0);
  signal add_s : std_logic_vector (8 downto 0);
begin
  ctrl_out <= cnotr_n815;
  a_out <= add_n821;
  s <= add_n822;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n816; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n815 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n816 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_9 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n821 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n822 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_9 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    w : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    b_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_scratch_9;

architecture rtl of add_scratch_9 is
  signal a_s : std_logic_vector (7 downto 0);
  signal b_s : std_logic_vector (7 downto 0);
  signal s_s : std_logic_vector (7 downto 0);
  signal c_s : std_logic_vector (7 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n437_o : std_logic;
  signal n438_o : std_logic;
  signal n439_o : std_logic_vector (1 downto 0);
  signal cnota_n440 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n443_o : std_logic;
  signal n444_o : std_logic;
  signal n445_o : std_logic;
  signal n446_o : std_logic_vector (1 downto 0);
  signal cnotb_n447 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n450_o : std_logic;
  signal n451_o : std_logic;
  signal n452_o : std_logic_vector (1 downto 0);
  signal n453_o : std_logic;
  signal n454_o : std_logic_vector (2 downto 0);
  signal ccnotc_n455 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n458_o : std_logic;
  signal n459_o : std_logic;
  signal n460_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n461_o : std_logic;
  signal n462_o : std_logic;
  signal n463_o : std_logic_vector (1 downto 0);
  signal n464_o : std_logic;
  signal n465_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n466 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n469_o : std_logic;
  signal n470_o : std_logic;
  signal n471_o : std_logic;
  signal n472_o : std_logic;
  signal n473_o : std_logic;
  signal n474_o : std_logic;
  signal n475_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n476 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n479_o : std_logic;
  signal n480_o : std_logic;
  signal n481_o : std_logic;
  signal n482_o : std_logic;
  signal n483_o : std_logic;
  signal n484_o : std_logic;
  signal n485_o : std_logic_vector (1 downto 0);
  signal n486_o : std_logic;
  signal n487_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n488 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n491_o : std_logic;
  signal n492_o : std_logic;
  signal n493_o : std_logic;
  signal n494_o : std_logic;
  signal n495_o : std_logic;
  signal n496_o : std_logic;
  signal n497_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n498 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n501_o : std_logic;
  signal n502_o : std_logic;
  signal n503_o : std_logic;
  signal n504_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n505_o : std_logic;
  signal n506_o : std_logic;
  signal n507_o : std_logic_vector (1 downto 0);
  signal n508_o : std_logic;
  signal n509_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n510 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n513_o : std_logic;
  signal n514_o : std_logic;
  signal n515_o : std_logic;
  signal n516_o : std_logic;
  signal n517_o : std_logic;
  signal n518_o : std_logic;
  signal n519_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n520 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n523_o : std_logic;
  signal n524_o : std_logic;
  signal n525_o : std_logic;
  signal n526_o : std_logic;
  signal n527_o : std_logic;
  signal n528_o : std_logic;
  signal n529_o : std_logic_vector (1 downto 0);
  signal n530_o : std_logic;
  signal n531_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n532 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n535_o : std_logic;
  signal n536_o : std_logic;
  signal n537_o : std_logic;
  signal n538_o : std_logic;
  signal n539_o : std_logic;
  signal n540_o : std_logic;
  signal n541_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n542 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n545_o : std_logic;
  signal n546_o : std_logic;
  signal n547_o : std_logic;
  signal n548_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n549_o : std_logic;
  signal n550_o : std_logic;
  signal n551_o : std_logic_vector (1 downto 0);
  signal n552_o : std_logic;
  signal n553_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n554 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n557_o : std_logic;
  signal n558_o : std_logic;
  signal n559_o : std_logic;
  signal n560_o : std_logic;
  signal n561_o : std_logic;
  signal n562_o : std_logic;
  signal n563_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n564 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n567_o : std_logic;
  signal n568_o : std_logic;
  signal n569_o : std_logic;
  signal n570_o : std_logic;
  signal n571_o : std_logic;
  signal n572_o : std_logic;
  signal n573_o : std_logic_vector (1 downto 0);
  signal n574_o : std_logic;
  signal n575_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n576 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n579_o : std_logic;
  signal n580_o : std_logic;
  signal n581_o : std_logic;
  signal n582_o : std_logic;
  signal n583_o : std_logic;
  signal n584_o : std_logic;
  signal n585_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n586 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n589_o : std_logic;
  signal n590_o : std_logic;
  signal n591_o : std_logic;
  signal n592_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n593_o : std_logic;
  signal n594_o : std_logic;
  signal n595_o : std_logic_vector (1 downto 0);
  signal n596_o : std_logic;
  signal n597_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n598 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n601_o : std_logic;
  signal n602_o : std_logic;
  signal n603_o : std_logic;
  signal n604_o : std_logic;
  signal n605_o : std_logic;
  signal n606_o : std_logic;
  signal n607_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n608 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n611_o : std_logic;
  signal n612_o : std_logic;
  signal n613_o : std_logic;
  signal n614_o : std_logic;
  signal n615_o : std_logic;
  signal n616_o : std_logic;
  signal n617_o : std_logic_vector (1 downto 0);
  signal n618_o : std_logic;
  signal n619_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n620 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n623_o : std_logic;
  signal n624_o : std_logic;
  signal n625_o : std_logic;
  signal n626_o : std_logic;
  signal n627_o : std_logic;
  signal n628_o : std_logic;
  signal n629_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n630 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n633_o : std_logic;
  signal n634_o : std_logic;
  signal n635_o : std_logic;
  signal n636_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n637_o : std_logic;
  signal n638_o : std_logic;
  signal n639_o : std_logic_vector (1 downto 0);
  signal n640_o : std_logic;
  signal n641_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n642 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n645_o : std_logic;
  signal n646_o : std_logic;
  signal n647_o : std_logic;
  signal n648_o : std_logic;
  signal n649_o : std_logic;
  signal n650_o : std_logic;
  signal n651_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n652 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n655_o : std_logic;
  signal n656_o : std_logic;
  signal n657_o : std_logic;
  signal n658_o : std_logic;
  signal n659_o : std_logic;
  signal n660_o : std_logic;
  signal n661_o : std_logic_vector (1 downto 0);
  signal n662_o : std_logic;
  signal n663_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n664 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n667_o : std_logic;
  signal n668_o : std_logic;
  signal n669_o : std_logic;
  signal n670_o : std_logic;
  signal n671_o : std_logic;
  signal n672_o : std_logic;
  signal n673_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n674 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n677_o : std_logic;
  signal n678_o : std_logic;
  signal n679_o : std_logic;
  signal n680_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n681_o : std_logic;
  signal n682_o : std_logic;
  signal n683_o : std_logic_vector (1 downto 0);
  signal n684_o : std_logic;
  signal n685_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n686 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n689_o : std_logic;
  signal n690_o : std_logic;
  signal n691_o : std_logic;
  signal n692_o : std_logic;
  signal n693_o : std_logic;
  signal n694_o : std_logic;
  signal n695_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n696 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n699_o : std_logic;
  signal n700_o : std_logic;
  signal n701_o : std_logic;
  signal n702_o : std_logic;
  signal n703_o : std_logic;
  signal n704_o : std_logic;
  signal n705_o : std_logic_vector (1 downto 0);
  signal n706_o : std_logic;
  signal n707_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n708 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n711_o : std_logic;
  signal n712_o : std_logic;
  signal n713_o : std_logic;
  signal n714_o : std_logic;
  signal n715_o : std_logic;
  signal n716_o : std_logic;
  signal n717_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n718 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n721_o : std_logic;
  signal n722_o : std_logic;
  signal n723_o : std_logic;
  signal n724_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n725_o : std_logic;
  signal n726_o : std_logic;
  signal n727_o : std_logic_vector (1 downto 0);
  signal n728_o : std_logic;
  signal n729_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n730 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n733_o : std_logic;
  signal n734_o : std_logic;
  signal n735_o : std_logic;
  signal n736_o : std_logic;
  signal n737_o : std_logic;
  signal n738_o : std_logic;
  signal n739_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n740 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n743_o : std_logic;
  signal n744_o : std_logic;
  signal n745_o : std_logic;
  signal n746_o : std_logic;
  signal n747_o : std_logic;
  signal n748_o : std_logic;
  signal n749_o : std_logic_vector (1 downto 0);
  signal n750_o : std_logic;
  signal n751_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n752 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n755_o : std_logic;
  signal n756_o : std_logic;
  signal n757_o : std_logic;
  signal n758_o : std_logic;
  signal n759_o : std_logic;
  signal n760_o : std_logic;
  signal n761_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n762 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n765_o : std_logic;
  signal n766_o : std_logic;
  signal n767_o : std_logic;
  signal n768_o : std_logic;
  signal n769_o : std_logic;
  signal n770_o : std_logic;
  signal n771_o : std_logic_vector (1 downto 0);
  signal cnoteb_n772 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n775_o : std_logic;
  signal n776_o : std_logic;
  signal n777_o : std_logic;
  signal n778_o : std_logic_vector (1 downto 0);
  signal cnotea_n779 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n782_o : std_logic;
  signal n783_o : std_logic;
  signal n784_o : std_logic_vector (8 downto 0);
  signal n785_o : std_logic_vector (8 downto 0);
  signal n786_o : std_logic_vector (8 downto 0);
  signal n787_o : std_logic_vector (7 downto 0);
  signal n788_o : std_logic_vector (7 downto 0);
  signal n789_o : std_logic_vector (7 downto 0);
  signal n790_o : std_logic_vector (7 downto 0);
  signal n791_o : std_logic_vector (3 downto 0);
  signal n792_o : std_logic_vector (3 downto 0);
  signal n793_o : std_logic_vector (3 downto 0);
  signal n794_o : std_logic_vector (3 downto 0);
  signal n795_o : std_logic_vector (3 downto 0);
  signal n796_o : std_logic_vector (3 downto 0);
  signal n797_o : std_logic_vector (3 downto 0);
  signal n798_o : std_logic_vector (3 downto 0);
  signal n799_o : std_logic_vector (3 downto 0);
  signal n800_o : std_logic_vector (3 downto 0);
  signal n801_o : std_logic_vector (3 downto 0);
  signal n802_o : std_logic_vector (3 downto 0);
  signal n803_o : std_logic_vector (3 downto 0);
  signal n804_o : std_logic_vector (3 downto 0);
  signal n805_o : std_logic_vector (3 downto 0);
  signal n806_o : std_logic_vector (3 downto 0);
  signal n807_o : std_logic_vector (3 downto 0);
  signal n808_o : std_logic_vector (3 downto 0);
  signal n809_o : std_logic_vector (3 downto 0);
  signal n810_o : std_logic_vector (3 downto 0);
  signal n811_o : std_logic_vector (3 downto 0);
begin
  a_out <= n784_o;
  b_out <= n785_o;
  s <= n786_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n787_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n788_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n789_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n790_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n443_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n450_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n444_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n776_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n437_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n438_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n439_o <= n437_o & n438_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n440 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n439_o,
    o => cnota_o);
  n443_o <= cnota_n440 (1);
  n444_o <= cnota_n440 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n445_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n446_o <= n445_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n447 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n446_o,
    o => cnotb_o);
  n450_o <= cnotb_n447 (1);
  n451_o <= cnotb_n447 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n452_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n453_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n454_o <= n452_o & n453_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n455 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n454_o,
    o => ccnotc_o);
  n458_o <= ccnotc_n455 (2);
  n459_o <= ccnotc_n455 (1);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n460_o <= ccnotc_n455 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n791_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n792_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n793_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n461_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n462_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n463_o <= n461_o & n462_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n464_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n465_o <= n463_o & n464_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n466 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n465_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n469_o <= gen1_n1_ccnot1_n466 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n470_o <= gen1_n1_ccnot1_n466 (1);
  n471_o <= gen1_n1_ccnot1_n466 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n472_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n473_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n474_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n475_o <= n473_o & n474_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n476 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n475_o,
    o => gen1_n1_cnot1_o);
  n479_o <= gen1_n1_cnot1_n476 (1);
  n480_o <= gen1_n1_cnot1_n476 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n481_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n482_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n483_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n484_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n485_o <= n483_o & n484_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n486_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n487_o <= n485_o & n486_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n488 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n487_o,
    o => gen1_n1_ccnot2_o);
  n491_o <= gen1_n1_ccnot2_n488 (2);
  n492_o <= gen1_n1_ccnot2_n488 (1);
  n493_o <= gen1_n1_ccnot2_n488 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n494_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n495_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n496_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n497_o <= n495_o & n496_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n498 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n497_o,
    o => gen1_n1_cnot2_o);
  n501_o <= gen1_n1_cnot2_n498 (1);
  n502_o <= gen1_n1_cnot2_n498 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n503_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n504_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n794_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n795_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n796_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n505_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n506_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n507_o <= n505_o & n506_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n508_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n509_o <= n507_o & n508_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n510 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n509_o,
    o => gen1_n2_ccnot1_o);
  n513_o <= gen1_n2_ccnot1_n510 (2);
  n514_o <= gen1_n2_ccnot1_n510 (1);
  n515_o <= gen1_n2_ccnot1_n510 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n516_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n517_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n518_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n519_o <= n517_o & n518_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n520 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n519_o,
    o => gen1_n2_cnot1_o);
  n523_o <= gen1_n2_cnot1_n520 (1);
  n524_o <= gen1_n2_cnot1_n520 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n525_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n526_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n527_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n528_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n529_o <= n527_o & n528_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n530_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n531_o <= n529_o & n530_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n532 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n531_o,
    o => gen1_n2_ccnot2_o);
  n535_o <= gen1_n2_ccnot2_n532 (2);
  n536_o <= gen1_n2_ccnot2_n532 (1);
  n537_o <= gen1_n2_ccnot2_n532 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n538_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n539_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n540_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n541_o <= n539_o & n540_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n542 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n541_o,
    o => gen1_n2_cnot2_o);
  n545_o <= gen1_n2_cnot2_n542 (1);
  n546_o <= gen1_n2_cnot2_n542 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n547_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n548_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n797_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n798_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n799_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n549_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n550_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n551_o <= n549_o & n550_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n552_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n553_o <= n551_o & n552_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n554 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n553_o,
    o => gen1_n3_ccnot1_o);
  n557_o <= gen1_n3_ccnot1_n554 (2);
  n558_o <= gen1_n3_ccnot1_n554 (1);
  n559_o <= gen1_n3_ccnot1_n554 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n560_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n561_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n562_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n563_o <= n561_o & n562_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n564 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n563_o,
    o => gen1_n3_cnot1_o);
  n567_o <= gen1_n3_cnot1_n564 (1);
  n568_o <= gen1_n3_cnot1_n564 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n569_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n570_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n571_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n572_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n573_o <= n571_o & n572_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n574_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n575_o <= n573_o & n574_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n576 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n575_o,
    o => gen1_n3_ccnot2_o);
  n579_o <= gen1_n3_ccnot2_n576 (2);
  n580_o <= gen1_n3_ccnot2_n576 (1);
  n581_o <= gen1_n3_ccnot2_n576 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n582_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n583_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n584_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n585_o <= n583_o & n584_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n586 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n585_o,
    o => gen1_n3_cnot2_o);
  n589_o <= gen1_n3_cnot2_n586 (1);
  n590_o <= gen1_n3_cnot2_n586 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n591_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n592_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n800_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n801_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n802_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n593_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n594_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n595_o <= n593_o & n594_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n596_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n597_o <= n595_o & n596_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n598 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n597_o,
    o => gen1_n4_ccnot1_o);
  n601_o <= gen1_n4_ccnot1_n598 (2);
  n602_o <= gen1_n4_ccnot1_n598 (1);
  n603_o <= gen1_n4_ccnot1_n598 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n604_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n605_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n606_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n607_o <= n605_o & n606_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n608 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n607_o,
    o => gen1_n4_cnot1_o);
  n611_o <= gen1_n4_cnot1_n608 (1);
  n612_o <= gen1_n4_cnot1_n608 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n613_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n614_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n615_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n616_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n617_o <= n615_o & n616_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n618_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n619_o <= n617_o & n618_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n620 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n619_o,
    o => gen1_n4_ccnot2_o);
  n623_o <= gen1_n4_ccnot2_n620 (2);
  n624_o <= gen1_n4_ccnot2_n620 (1);
  n625_o <= gen1_n4_ccnot2_n620 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n626_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n627_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n628_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n629_o <= n627_o & n628_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n630 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n629_o,
    o => gen1_n4_cnot2_o);
  n633_o <= gen1_n4_cnot2_n630 (1);
  n634_o <= gen1_n4_cnot2_n630 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n635_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n636_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n803_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n804_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n805_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n637_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n638_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n639_o <= n637_o & n638_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n640_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n641_o <= n639_o & n640_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n642 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n641_o,
    o => gen1_n5_ccnot1_o);
  n645_o <= gen1_n5_ccnot1_n642 (2);
  n646_o <= gen1_n5_ccnot1_n642 (1);
  n647_o <= gen1_n5_ccnot1_n642 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n648_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n649_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n650_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n651_o <= n649_o & n650_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n652 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n651_o,
    o => gen1_n5_cnot1_o);
  n655_o <= gen1_n5_cnot1_n652 (1);
  n656_o <= gen1_n5_cnot1_n652 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n657_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n658_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n659_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n660_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n661_o <= n659_o & n660_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n662_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n663_o <= n661_o & n662_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n664 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n663_o,
    o => gen1_n5_ccnot2_o);
  n667_o <= gen1_n5_ccnot2_n664 (2);
  n668_o <= gen1_n5_ccnot2_n664 (1);
  n669_o <= gen1_n5_ccnot2_n664 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n670_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n671_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n672_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n673_o <= n671_o & n672_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n674 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n673_o,
    o => gen1_n5_cnot2_o);
  n677_o <= gen1_n5_cnot2_n674 (1);
  n678_o <= gen1_n5_cnot2_n674 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n679_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n680_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n806_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n807_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n808_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n681_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n682_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n683_o <= n681_o & n682_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n684_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n685_o <= n683_o & n684_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n686 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n685_o,
    o => gen1_n6_ccnot1_o);
  n689_o <= gen1_n6_ccnot1_n686 (2);
  n690_o <= gen1_n6_ccnot1_n686 (1);
  n691_o <= gen1_n6_ccnot1_n686 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n692_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n693_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n694_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n695_o <= n693_o & n694_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n696 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n695_o,
    o => gen1_n6_cnot1_o);
  n699_o <= gen1_n6_cnot1_n696 (1);
  n700_o <= gen1_n6_cnot1_n696 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n701_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n702_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n703_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n704_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n705_o <= n703_o & n704_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n706_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n707_o <= n705_o & n706_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n708 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n707_o,
    o => gen1_n6_ccnot2_o);
  n711_o <= gen1_n6_ccnot2_n708 (2);
  n712_o <= gen1_n6_ccnot2_n708 (1);
  n713_o <= gen1_n6_ccnot2_n708 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n714_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n715_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n716_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n717_o <= n715_o & n716_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n718 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n717_o,
    o => gen1_n6_cnot2_o);
  n721_o <= gen1_n6_cnot2_n718 (1);
  n722_o <= gen1_n6_cnot2_n718 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n723_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n724_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n809_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n810_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n811_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n725_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n726_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n727_o <= n725_o & n726_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n728_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n729_o <= n727_o & n728_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n730 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n729_o,
    o => gen1_n7_ccnot1_o);
  n733_o <= gen1_n7_ccnot1_n730 (2);
  n734_o <= gen1_n7_ccnot1_n730 (1);
  n735_o <= gen1_n7_ccnot1_n730 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n736_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n737_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n738_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n739_o <= n737_o & n738_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n740 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n739_o,
    o => gen1_n7_cnot1_o);
  n743_o <= gen1_n7_cnot1_n740 (1);
  n744_o <= gen1_n7_cnot1_n740 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n745_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n746_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n747_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n748_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n749_o <= n747_o & n748_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n750_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n751_o <= n749_o & n750_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n752 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n751_o,
    o => gen1_n7_ccnot2_o);
  n755_o <= gen1_n7_ccnot2_n752 (2);
  n756_o <= gen1_n7_ccnot2_n752 (1);
  n757_o <= gen1_n7_ccnot2_n752 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n758_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n759_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n760_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n761_o <= n759_o & n760_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n762 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n761_o,
    o => gen1_n7_cnot2_o);
  n765_o <= gen1_n7_cnot2_n762 (1);
  n766_o <= gen1_n7_cnot2_n762 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n767_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n768_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n769_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:101:49
  n770_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:101:44
  n771_o <= n769_o & n770_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n772 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n771_o,
    o => cnoteb_o);
  n775_o <= cnoteb_n772 (1);
  n776_o <= cnoteb_n772 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n777_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:105:44
  n778_o <= n777_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n779 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n778_o,
    o => cnotea_o);
  n782_o <= cnotea_n779 (1);
  n783_o <= cnotea_n779 (0);
  n784_o <= n782_o & a_s;
  n785_o <= n775_o & b_s;
  n786_o <= n783_o & s_s;
  n787_o <= n765_o & n721_o & n677_o & n633_o & n589_o & n545_o & n501_o & n458_o;
  n788_o <= n767_o & n723_o & n679_o & n635_o & n591_o & n547_o & n503_o & n459_o;
  n789_o <= n766_o & n722_o & n678_o & n634_o & n590_o & n546_o & n502_o & n451_o;
  n790_o <= n768_o & n724_o & n680_o & n636_o & n592_o & n548_o & n504_o & n460_o;
  n791_o <= n471_o & n470_o & n469_o & n472_o;
  n792_o <= n482_o & n480_o & n479_o & n481_o;
  n793_o <= n493_o & n492_o & n494_o & n491_o;
  n794_o <= n515_o & n514_o & n513_o & n516_o;
  n795_o <= n526_o & n524_o & n523_o & n525_o;
  n796_o <= n537_o & n536_o & n538_o & n535_o;
  n797_o <= n559_o & n558_o & n557_o & n560_o;
  n798_o <= n570_o & n568_o & n567_o & n569_o;
  n799_o <= n581_o & n580_o & n582_o & n579_o;
  n800_o <= n603_o & n602_o & n601_o & n604_o;
  n801_o <= n614_o & n612_o & n611_o & n613_o;
  n802_o <= n625_o & n624_o & n626_o & n623_o;
  n803_o <= n647_o & n646_o & n645_o & n648_o;
  n804_o <= n658_o & n656_o & n655_o & n657_o;
  n805_o <= n669_o & n668_o & n670_o & n667_o;
  n806_o <= n691_o & n690_o & n689_o & n692_o;
  n807_o <= n702_o & n700_o & n699_o & n701_o;
  n808_o <= n713_o & n712_o & n714_o & n711_o;
  n809_o <= n735_o & n734_o & n733_o & n736_o;
  n810_o <= n746_o & n744_o & n743_o & n745_o;
  n811_o <= n757_o & n756_o & n758_o & n755_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_1 is
  port (
    w : in std_logic_vector (10 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (10 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_1;

architecture rtl of cordic_stage_8_1 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n329_o : std_logic_vector (8 downto 0);
  signal add1_n330 : std_logic_vector (8 downto 0);
  signal add1_n331 : std_logic_vector (8 downto 0);
  signal add1_n332 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n339_o : std_logic;
  signal addsub_n340 : std_logic;
  signal addsub_n341 : std_logic_vector (8 downto 0);
  signal addsub_n342 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n349_o : std_logic;
  signal cnotr1_n350 : std_logic;
  signal cnotr1_n351 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n356_o : std_logic;
  signal cnotr2_n357 : std_logic;
  signal cnotr2_n358 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n363_o : std_logic;
  signal n364_o : std_logic;
  signal gen0_cnotr3_n365 : std_logic;
  signal gen0_cnotr3_n366 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n371_o : std_logic_vector (6 downto 0);
  signal n372_o : std_logic;
  signal n373_o : std_logic;
  signal gen0_cnotr4_n374 : std_logic;
  signal gen0_cnotr4_n375 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n380_o : std_logic_vector (6 downto 0);
  signal n381_o : std_logic;
  signal n382_o : std_logic_vector (7 downto 0);
  signal n383_o : std_logic;
  signal gen0_cnotr5_n384 : std_logic;
  signal gen0_cnotr5_n385 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n390_o : std_logic_vector (6 downto 0);
  signal n391_o : std_logic;
  signal n392_o : std_logic;
  signal n393_o : std_logic_vector (5 downto 0);
  signal n394_o : std_logic_vector (6 downto 0);
  signal add2_n395 : std_logic_vector (6 downto 0);
  signal add2_n396 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n401_o : std_logic;
  signal n402_o : std_logic;
  signal n403_o : std_logic;
  signal n404_o : std_logic;
  signal n405_o : std_logic;
  signal cnotr6_n406 : std_logic;
  signal cnotr6_n407 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n412_o : std_logic;
  signal n413_o : std_logic_vector (5 downto 0);
  signal cnotr7_n414 : std_logic;
  signal cnotr7_n415 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n420_o : std_logic;
  signal alut1_n421 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n424 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n427_o : std_logic_vector (10 downto 0);
  signal n428_o : std_logic_vector (6 downto 0);
  signal n429_o : std_logic_vector (8 downto 0);
  signal n430_o : std_logic_vector (8 downto 0);
  signal n431_o : std_logic_vector (8 downto 0);
  signal n432_o : std_logic_vector (5 downto 0);
begin
  g <= n427_o;
  a_out <= add2_n396;
  c_out <= n428_o;
  x_out <= add1_n332;
  y_out <= addsub_n342;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n330; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n429_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n430_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n351; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n331; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n358; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n431_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n432_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n421; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n407; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n395; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n424; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n375; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n394_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n329_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n330 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n331 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n332 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n329_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n339_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n340 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n341 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n342 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n339_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n349_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n350 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n351 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n349_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n356_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n357 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n358 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n356_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n363_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n364_o <= w (10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n365 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n366 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n363_o,
    i => n364_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n371_o <= y (7 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n372_o <= y_4 (7);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n373_o <= y_4 (8);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n374 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n375 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n372_o,
    i => n373_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n380_o <= y_4 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n381_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n382_o <= n380_o & n381_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n383_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n384 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n385 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n383_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n390_o <= x_1 (7 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n391_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n392_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n393_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n394_o <= n392_o & n393_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n395 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n396 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n401_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n402_o <= not n401_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n403_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n404_o <= not n403_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n405_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n406 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n407 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n405_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n412_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n413_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n414 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n415 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n412_o,
    i => n413_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n420_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n421 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n424 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_1 port map (
    i => c_3,
    o => alut2_o);
  n427_o <= n391_o & addsub_n341 & cnotr7_n414;
  n428_o <= cnotr7_n415 & n420_o;
  n429_o <= gen0_cnotr5_n385 & gen0_cnotr5_n384 & n390_o;
  n430_o <= gen0_cnotr3_n366 & gen0_cnotr3_n365 & n371_o;
  n431_o <= gen0_cnotr4_n374 & n382_o;
  n432_o <= n404_o & addsub_n340 & cnotr6_n406 & n402_o & cnotr2_n357 & cnotr1_n350;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_0 is
  port (
    w : in std_logic_vector (9 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_0;

architecture rtl of cordic_stage_8_0 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n250_o : std_logic_vector (8 downto 0);
  signal add1_n251 : std_logic_vector (8 downto 0);
  signal add1_n252 : std_logic_vector (8 downto 0);
  signal add1_n253 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n260_o : std_logic;
  signal addsub_n261 : std_logic;
  signal addsub_n262 : std_logic_vector (8 downto 0);
  signal addsub_n263 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n270_o : std_logic;
  signal cnotr1_n271 : std_logic;
  signal cnotr1_n272 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n277_o : std_logic;
  signal cnotr2_n278 : std_logic;
  signal cnotr2_n279 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n284_o : std_logic;
  signal n285_o : std_logic_vector (5 downto 0);
  signal n286_o : std_logic_vector (6 downto 0);
  signal add2_n287 : std_logic_vector (6 downto 0);
  signal add2_n288 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n293_o : std_logic;
  signal n294_o : std_logic;
  signal n295_o : std_logic;
  signal n296_o : std_logic;
  signal n297_o : std_logic;
  signal cnotr6_n298 : std_logic;
  signal cnotr6_n299 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n304_o : std_logic;
  signal n305_o : std_logic_vector (5 downto 0);
  signal cnotr7_n306 : std_logic;
  signal cnotr7_n307 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n312_o : std_logic;
  signal alut1_n313 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n316 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n319_o : std_logic_vector (9 downto 0);
  signal n320_o : std_logic_vector (6 downto 0);
  signal n321_o : std_logic_vector (5 downto 0);
begin
  g <= n319_o;
  a_out <= add2_n288;
  c_out <= n320_o;
  x_out <= add1_n253;
  y_out <= addsub_n263;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n251; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n272; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n252; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n279; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n321_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n313; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n299; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n287; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n316; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n286_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n250_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n251 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n252 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n253 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n250_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n260_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n261 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n262 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n263 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n260_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n270_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n271 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n272 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n270_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n277_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n278 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n279 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n277_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n284_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n285_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n286_o <= n284_o & n285_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n287 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n288 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n293_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n294_o <= not n293_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n295_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n296_o <= not n295_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n297_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n298 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n299 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n297_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n304_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n305_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n306 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n307 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n304_o,
    i => n305_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n312_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n313 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n316 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_0 port map (
    i => c_3,
    o => alut2_o);
  n319_o <= addsub_n262 & cnotr7_n306;
  n320_o <= cnotr7_n307 & n312_o;
  n321_o <= n296_o & addsub_n261 & cnotr6_n298 & n294_o & cnotr2_n278 & cnotr1_n271;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n240_o : std_logic;
  signal n241_o : std_logic;
  signal n242_o : std_logic;
  signal n243_o : std_logic;
  signal n244_o : std_logic_vector (1 downto 0);
begin
  o <= n244_o;
  -- vhdl_source/cnot.vhdl:24:17
  n240_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n241_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n242_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n243_o <= n241_o xor n242_o;
  n244_o <= n240_o & n243_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n164_o : std_logic;
  signal n165_o : std_logic;
  signal n166_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n167 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n170_o : std_logic;
  signal n171_o : std_logic;
  signal n172_o : std_logic;
  signal n173_o : std_logic;
  signal n174_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n175 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n178_o : std_logic;
  signal n179_o : std_logic;
  signal n180_o : std_logic;
  signal n181_o : std_logic;
  signal n182_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n183 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n186_o : std_logic;
  signal n187_o : std_logic;
  signal n188_o : std_logic;
  signal n189_o : std_logic;
  signal n190_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n191 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n194_o : std_logic;
  signal n195_o : std_logic;
  signal n196_o : std_logic;
  signal n197_o : std_logic;
  signal n198_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n199 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n202_o : std_logic;
  signal n203_o : std_logic;
  signal n204_o : std_logic;
  signal n205_o : std_logic;
  signal n206_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n207 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n210_o : std_logic;
  signal n211_o : std_logic;
  signal n212_o : std_logic;
  signal n213_o : std_logic;
  signal n214_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n215 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n218_o : std_logic;
  signal n219_o : std_logic;
  signal n220_o : std_logic;
  signal n221_o : std_logic;
  signal n222_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n223 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n226_o : std_logic;
  signal n227_o : std_logic;
  signal n228_o : std_logic;
  signal n229_o : std_logic;
  signal n230_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n231 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n234_o : std_logic;
  signal n235_o : std_logic;
  signal n236_o : std_logic;
  signal n237_o : std_logic_vector (8 downto 0);
  signal n238_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n236_o;
  o <= n237_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n238_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n164_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n165_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n166_o <= n164_o & n165_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n167 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n166_o,
    o => gen1_n0_cnot0_o);
  n170_o <= gen1_n0_cnot0_n167 (1);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n171_o <= gen1_n0_cnot0_n167 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n172_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n173_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n174_o <= n172_o & n173_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n175 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n174_o,
    o => gen1_n1_cnot0_o);
  n178_o <= gen1_n1_cnot0_n175 (1);
  n179_o <= gen1_n1_cnot0_n175 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n180_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n181_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n182_o <= n180_o & n181_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n183 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n182_o,
    o => gen1_n2_cnot0_o);
  n186_o <= gen1_n2_cnot0_n183 (1);
  n187_o <= gen1_n2_cnot0_n183 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n188_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n189_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n190_o <= n188_o & n189_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n191 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n190_o,
    o => gen1_n3_cnot0_o);
  n194_o <= gen1_n3_cnot0_n191 (1);
  n195_o <= gen1_n3_cnot0_n191 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n196_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n197_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n198_o <= n196_o & n197_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n199 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n198_o,
    o => gen1_n4_cnot0_o);
  n202_o <= gen1_n4_cnot0_n199 (1);
  n203_o <= gen1_n4_cnot0_n199 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n204_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n205_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n206_o <= n204_o & n205_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n207 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n206_o,
    o => gen1_n5_cnot0_o);
  n210_o <= gen1_n5_cnot0_n207 (1);
  n211_o <= gen1_n5_cnot0_n207 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n212_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n213_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n214_o <= n212_o & n213_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n215 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n214_o,
    o => gen1_n6_cnot0_o);
  n218_o <= gen1_n6_cnot0_n215 (1);
  n219_o <= gen1_n6_cnot0_n215 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n220_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n221_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n222_o <= n220_o & n221_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n223 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n222_o,
    o => gen1_n7_cnot0_o);
  n226_o <= gen1_n7_cnot0_n223 (1);
  n227_o <= gen1_n7_cnot0_n223 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n228_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n229_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n230_o <= n228_o & n229_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n231 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n230_o,
    o => gen1_n8_cnot0_o);
  n234_o <= gen1_n8_cnot0_n231 (1);
  n235_o <= gen1_n8_cnot0_n231 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n236_o <= ctrl_prop (9);
  n237_o <= n235_o & n227_o & n219_o & n211_o & n203_o & n195_o & n187_o & n179_o & n171_o;
  n238_o <= n234_o & n226_o & n218_o & n210_o & n202_o & n194_o & n186_o & n178_o & n170_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n111_o : std_logic;
  signal n112_o : std_logic;
  signal n113_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n114 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n117_o : std_logic;
  signal n118_o : std_logic;
  signal n119_o : std_logic;
  signal n120_o : std_logic;
  signal n121_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n122 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n125_o : std_logic;
  signal n126_o : std_logic;
  signal n127_o : std_logic;
  signal n128_o : std_logic;
  signal n129_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n130 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n133_o : std_logic;
  signal n134_o : std_logic;
  signal n135_o : std_logic;
  signal n136_o : std_logic;
  signal n137_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n138 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n141_o : std_logic;
  signal n142_o : std_logic;
  signal n143_o : std_logic;
  signal n144_o : std_logic;
  signal n145_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n146 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n149_o : std_logic;
  signal n150_o : std_logic;
  signal n151_o : std_logic;
  signal n152_o : std_logic;
  signal n153_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n154 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n157_o : std_logic;
  signal n158_o : std_logic;
  signal n159_o : std_logic;
  signal n160_o : std_logic_vector (5 downto 0);
  signal n161_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n159_o;
  o <= n160_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n161_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n111_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n112_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n113_o <= n111_o & n112_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n114 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n113_o,
    o => gen1_n0_cnot0_o);
  n117_o <= gen1_n0_cnot0_n114 (1);
  n118_o <= gen1_n0_cnot0_n114 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n119_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n120_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n121_o <= n119_o & n120_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n122 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n121_o,
    o => gen1_n1_cnot0_o);
  n125_o <= gen1_n1_cnot0_n122 (1);
  -- vhdl_source/cordic.vhdl:23:23
  n126_o <= gen1_n1_cnot0_n122 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n127_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n128_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n129_o <= n127_o & n128_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n130 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n129_o,
    o => gen1_n2_cnot0_o);
  n133_o <= gen1_n2_cnot0_n130 (1);
  n134_o <= gen1_n2_cnot0_n130 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n135_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n136_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n137_o <= n135_o & n136_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n138 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n137_o,
    o => gen1_n3_cnot0_o);
  n141_o <= gen1_n3_cnot0_n138 (1);
  n142_o <= gen1_n3_cnot0_n138 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n143_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n144_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n145_o <= n143_o & n144_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n146 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n145_o,
    o => gen1_n4_cnot0_o);
  n149_o <= gen1_n4_cnot0_n146 (1);
  n150_o <= gen1_n4_cnot0_n146 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n151_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n152_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n153_o <= n151_o & n152_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n154 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n153_o,
    o => gen1_n5_cnot0_o);
  n157_o <= gen1_n5_cnot0_n154 (1);
  n158_o <= gen1_n5_cnot0_n154 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n159_o <= ctrl_prop (6);
  n160_o <= n158_o & n150_o & n142_o & n134_o & n126_o & n118_o;
  n161_o <= n157_o & n149_o & n141_o & n133_o & n125_o & n117_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_8_2 is
  port (
    i : in std_logic_vector (7 downto 0);
    o : out std_logic_vector (7 downto 0));
end entity init_lookup_8_2;

architecture rtl of init_lookup_8_2 is
  signal n95_o : std_logic;
  signal n96_o : std_logic;
  signal n97_o : std_logic;
  signal n98_o : std_logic;
  signal n99_o : std_logic;
  signal n100_o : std_logic;
  signal n101_o : std_logic;
  signal n102_o : std_logic;
  signal n103_o : std_logic;
  signal n104_o : std_logic;
  signal n105_o : std_logic;
  signal n106_o : std_logic;
  signal n107_o : std_logic;
  signal n108_o : std_logic_vector (7 downto 0);
begin
  o <= n108_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n95_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:51:44
  n96_o <= not n95_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n97_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:53:45
  n98_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:51:49
  n99_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:51:44
  n100_o <= not n99_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n101_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:51:44
  n102_o <= not n101_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n103_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:51:44
  n104_o <= not n103_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n105_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:51:49
  n106_o <= i (0);
  -- vhdl_source/init_lookup.vhdl:51:44
  n107_o <= not n106_o;
  n108_o <= n96_o & n97_o & n98_o & n100_o & n102_o & n104_o & n105_o & n107_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (21 downto 0);
  signal wrap_A: std_logic_vector (8 downto 0);
  signal wrap_C: std_logic_vector (6 downto 0);
  signal wrap_X: std_logic_vector (8 downto 0);
  signal wrap_Y: std_logic_vector (8 downto 0);
  signal wrap_G: std_logic_vector (21 downto 0);
  signal wrap_A_OUT: std_logic_vector (8 downto 0);
  signal wrap_C_OUT: std_logic_vector (6 downto 0);
  signal wrap_X_OUT: std_logic_vector (8 downto 0);
  signal wrap_Y_OUT: std_logic_vector (8 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (20 downto 0);
  signal as : std_logic_vector (20 downto 0);
  signal a_map : std_logic_vector (6 downto 0);
  signal xs : std_logic_vector (26 downto 0);
  signal ys : std_logic_vector (26 downto 0);
  signal n5_o : std_logic_vector (7 downto 0);
  signal init_n6 : std_logic_vector (7 downto 0);
  signal init_o : std_logic_vector (7 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (5 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (5 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (5 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (8 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (8 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (8 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (8 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (8 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (8 downto 0);
  signal n41_o : std_logic_vector (6 downto 0);
  signal n42_o : std_logic_vector (9 downto 0);
  signal n43_o : std_logic_vector (6 downto 0);
  signal n44_o : std_logic_vector (6 downto 0);
  signal n45_o : std_logic_vector (8 downto 0);
  signal n46_o : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (8 downto 0);
  signal n62_o : std_logic_vector (10 downto 0);
  signal n63_o : std_logic_vector (6 downto 0);
  signal n64_o : std_logic_vector (6 downto 0);
  signal n65_o : std_logic_vector (8 downto 0);
  signal n66_o : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (10 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (10 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (8 downto 0);
  signal n83_o : std_logic_vector (21 downto 0);
  signal n85_o : std_logic_vector (8 downto 0);
  constant n86_o : std_logic_vector (6 downto 0) := "ZZZZZZZ";
  signal n88_o : std_logic_vector (3 downto 0);
  signal n89_o : std_logic_vector (20 downto 0);
  signal n90_o : std_logic_vector (20 downto 0);
  signal n91_o : std_logic_vector (6 downto 0);
  signal n92_o : std_logic_vector (26 downto 0);
  signal n93_o : std_logic_vector (26 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n83_o;
  wrap_A_OUT <= n85_o;
  wrap_C_OUT <= n86_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n88_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n89_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n90_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n91_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n92_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n93_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (7 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_8_2 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (8);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (6);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (5 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_6 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (8);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (7);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (26 downto 18);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_9 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (26 downto 18);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_9 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (10 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (6 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (6 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (8 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (8 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_8_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (21 downto 11);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (13 downto 7);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (13 downto 7);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (17 downto 9);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (17 downto 9);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_8_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  n83_o <= gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n85_o <= n31_o & cnotrx_n35 & "ZZZZZZZ";
  n88_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n89_o <= gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n90_o <= gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n91_o <= n18_o & cnotr1_n13;
  n92_o <= gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n93_o <= gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
