#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Oct 23 14:50:21 2021
# Process ID: 16408
# Current directory: D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/CODES/vivado/IPcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6208 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 366.984 ; gain = 100.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_andgate_0_0' [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_andgate_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_andgate_0_0' (1#1) [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_andgate_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_andgate_1_0' [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_andgate_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_andgate_1_0' (2#1) [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_andgate_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_andgate_1_1' [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_andgate_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_andgate_1_1' (3#1) [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_andgate_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_andgate_0_1' [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_andgate_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_andgate_0_1' (4#1) [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_andgate_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_andgate_0_2' [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_andgate_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_andgate_0_2' (5#1) [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_andgate_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_andgate_0_3' [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_andgate_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_andgate_0_3' (6#1) [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_andgate_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_andgate_2_0' [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_andgate_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_andgate_2_0' (7#1) [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_andgate_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_andgate_2_1' [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_andgate_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_andgate_2_1' (8#1) [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_andgate_2_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_notgate_0_0' [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_notgate_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_notgate_0_0' (9#1) [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_notgate_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_notgate_1_0' [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_notgate_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_notgate_1_0' (10#1) [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_notgate_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_orgate_0_0' [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_orgate_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_orgate_0_0' (11#1) [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_orgate_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_orgate_1_0' [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_orgate_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_orgate_1_0' (12#1) [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_orgate_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_orgate_2_0' [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_orgate_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_orgate_2_0' (13#1) [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/.Xil/Vivado-16408-LAPTOP-2P04PJLI/realtime/design_1_orgate_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (14#1) [D:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (15#1) [D:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 422.785 ; gain = 156.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 422.785 ; gain = 156.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 422.785 ; gain = 156.141
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_andgate_0_0/design_1_andgate_0_0/design_1_andgate_0_0_in_context.xdc] for cell 'design_1_i/andgate_0'
Finished Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_andgate_0_0/design_1_andgate_0_0/design_1_andgate_0_0_in_context.xdc] for cell 'design_1_i/andgate_0'
Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_notgate_0_0/design_1_notgate_0_0/design_1_notgate_1_0_in_context.xdc] for cell 'design_1_i/notgate_0'
Finished Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_notgate_0_0/design_1_notgate_0_0/design_1_notgate_1_0_in_context.xdc] for cell 'design_1_i/notgate_0'
Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_notgate_1_0/design_1_notgate_1_0/design_1_notgate_1_0_in_context.xdc] for cell 'design_1_i/notgate_1'
Finished Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_notgate_1_0/design_1_notgate_1_0/design_1_notgate_1_0_in_context.xdc] for cell 'design_1_i/notgate_1'
Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_orgate_0_0/design_1_orgate_0_0/design_1_orgate_0_0_in_context.xdc] for cell 'design_1_i/orgate_0'
Finished Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_orgate_0_0/design_1_orgate_0_0/design_1_orgate_0_0_in_context.xdc] for cell 'design_1_i/orgate_0'
Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_andgate_1_0/design_1_andgate_1_0/design_1_andgate_0_0_in_context.xdc] for cell 'design_1_i/andgate_1'
Finished Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_andgate_1_0/design_1_andgate_1_0/design_1_andgate_0_0_in_context.xdc] for cell 'design_1_i/andgate_1'
Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_orgate_1_0/design_1_orgate_1_0/design_1_orgate_0_0_in_context.xdc] for cell 'design_1_i/orgate_1'
Finished Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_orgate_1_0/design_1_orgate_1_0/design_1_orgate_0_0_in_context.xdc] for cell 'design_1_i/orgate_1'
Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_orgate_2_0/design_1_orgate_2_0/design_1_orgate_0_0_in_context.xdc] for cell 'design_1_i/orgate_2'
Finished Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_orgate_2_0/design_1_orgate_2_0/design_1_orgate_0_0_in_context.xdc] for cell 'design_1_i/orgate_2'
Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_andgate_1_1/design_1_andgate_1_1/design_1_andgate_0_0_in_context.xdc] for cell 'design_1_i/andgate_2'
Finished Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_andgate_1_1/design_1_andgate_1_1/design_1_andgate_0_0_in_context.xdc] for cell 'design_1_i/andgate_2'
Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_andgate_0_1/design_1_andgate_0_1/design_1_andgate_0_0_in_context.xdc] for cell 'design_1_i/andgate_3'
Finished Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_andgate_0_1/design_1_andgate_0_1/design_1_andgate_0_0_in_context.xdc] for cell 'design_1_i/andgate_3'
Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_andgate_0_2/design_1_andgate_0_2/design_1_andgate_0_0_in_context.xdc] for cell 'design_1_i/andgate_4'
Finished Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_andgate_0_2/design_1_andgate_0_2/design_1_andgate_0_0_in_context.xdc] for cell 'design_1_i/andgate_4'
Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_andgate_0_3/design_1_andgate_0_3/design_1_andgate_0_0_in_context.xdc] for cell 'design_1_i/andgate_5'
Finished Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_andgate_0_3/design_1_andgate_0_3/design_1_andgate_0_0_in_context.xdc] for cell 'design_1_i/andgate_5'
Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_andgate_2_0/design_1_andgate_2_0/design_1_andgate_0_0_in_context.xdc] for cell 'design_1_i/andgate_6'
Finished Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_andgate_2_0/design_1_andgate_2_0/design_1_andgate_0_0_in_context.xdc] for cell 'design_1_i/andgate_6'
Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_andgate_2_1/design_1_andgate_2_1/design_1_andgate_0_0_in_context.xdc] for cell 'design_1_i/andgate_7'
Finished Parsing XDC File [d:/CODES/vivado/Project3-1/Project3-1.srcs/sources_1/bd/design_1/ip/design_1_andgate_2_1/design_1_andgate_2_1/design_1_andgate_0_0_in_context.xdc] for cell 'design_1_i/andgate_7'
Parsing XDC File [D:/CODES/vivado/Project3-1/Project3-1.srcs/constrs_1/new/design_1_xdc.xdc]
Finished Parsing XDC File [D:/CODES/vivado/Project3-1/Project3-1.srcs/constrs_1/new/design_1_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/CODES/vivado/Project3-1/Project3-1.srcs/constrs_1/new/design_1_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 726.430 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 726.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 726.430 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 726.430 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 726.430 ; gain = 459.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 726.430 ; gain = 459.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/andgate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/notgate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/notgate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/orgate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/andgate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/orgate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/orgate_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/andgate_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/andgate_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/andgate_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/andgate_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/andgate_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/andgate_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 726.430 ; gain = 459.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 726.430 ; gain = 459.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 726.430 ; gain = 459.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 728.500 ; gain = 461.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 728.500 ; gain = 461.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 738.090 ; gain = 471.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 738.090 ; gain = 471.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 738.090 ; gain = 471.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 738.090 ; gain = 471.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 738.090 ; gain = 471.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 738.090 ; gain = 471.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 738.090 ; gain = 471.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |design_1_andgate_0_0 |         1|
|2     |design_1_andgate_1_0 |         1|
|3     |design_1_andgate_1_1 |         1|
|4     |design_1_andgate_0_1 |         1|
|5     |design_1_andgate_0_2 |         1|
|6     |design_1_andgate_0_3 |         1|
|7     |design_1_andgate_2_0 |         1|
|8     |design_1_andgate_2_1 |         1|
|9     |design_1_notgate_0_0 |         1|
|10    |design_1_notgate_1_0 |         1|
|11    |design_1_orgate_0_0  |         1|
|12    |design_1_orgate_1_0  |         1|
|13    |design_1_orgate_2_0  |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |design_1_andgate_0_0 |     1|
|2     |design_1_andgate_0_1 |     1|
|3     |design_1_andgate_0_2 |     1|
|4     |design_1_andgate_0_3 |     1|
|5     |design_1_andgate_1_0 |     1|
|6     |design_1_andgate_1_1 |     1|
|7     |design_1_andgate_2_0 |     1|
|8     |design_1_andgate_2_1 |     1|
|9     |design_1_notgate_0_0 |     1|
|10    |design_1_notgate_1_0 |     1|
|11    |design_1_orgate_0_0  |     1|
|12    |design_1_orgate_1_0  |     1|
|13    |design_1_orgate_2_0  |     1|
|14    |IBUF                 |     6|
|15    |OBUF                 |     1|
+------+---------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    20|
|2     |  design_1_i |design_1 |    13|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 738.090 ; gain = 471.445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 738.090 ; gain = 167.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 738.090 ; gain = 471.445
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 747.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 747.465 ; gain = 492.328
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 747.465 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/CODES/vivado/Project3-1/Project3-1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 23 14:50:39 2021...
