# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../project_6_extended.2.2.srcs/sources_1/new/double_dabble_16bit.sv" \
"../../../../project_6_extended.2.2.srcs/sim_1/new/double_dabble_testbench.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
