Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2.qsys --block-symbol-file --output-directory=/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2 --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading Lab2_FPGA_NIOS/niosLab2.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 19.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 19.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 19.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosLab2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: niosLab2.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2.qsys --synthesis=VERILOG --output-directory=/home/victor/Documents/embarcados-avancados/Lab2_FPGA_NIOS/niosLab2/synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading Lab2_FPGA_NIOS/niosLab2.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 19.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 19.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 19.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 19.1]
Progress: Parameterizing module pio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: niosLab2.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: niosLab2.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: niosLab2: Generating niosLab2 "niosLab2" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'niosLab2_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/victor/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/victor/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/victor/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/victor/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/victor/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/victor/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=niosLab2_jtag_uart_0 --dir=/tmp/alt8869_2889200717685410334.dir/0003_jtag_uart_0_gen/ --quartus_dir=/home/victor/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8869_2889200717685410334.dir/0003_jtag_uart_0_gen//niosLab2_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Can't locate Getopt/Long.pm in @INC (you may need to install the Getopt::Long module) (@INC contains: /home/victor/intelFPGA/19.1/quartus/sopc_builder/bin/europa /home/victor/intelFPGA/19.1/quartus/sopc_builder/bin /home/victor/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common /home/victor/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1 /tools/perl/5.28.1/linux64/lib/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/5.28.1) at /home/victor/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl line 18.
Info: jtag_uart_0: BEGIN failed--compilation aborted at /home/victor/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl line 18.
Info: jtag_uart_0: Done RTL generation for module 'niosLab2_jtag_uart_0'
Error: jtag_uart_0: Failed to find module niosLab2_jtag_uart_0
Info: jtag_uart_0: "niosLab2" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Error: Generation stopped, 6 or more modules remaining
Info: niosLab2: Done "niosLab2" with 8 modules, 1 files
Error: qsys-generate failed with exit code 1: 2 Errors, 1 Warning
Info: Finished: Create HDL design files for synthesis
