
build/simBrd.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000014  00800100  00000232  000002c6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000232  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000007  00800114  00800114  000002da  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000002da  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000030c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000148  00000000  00000000  0000034c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000013ff  00000000  00000000  00000494  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000009b7  00000000  00000000  00001893  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000006b7  00000000  00000000  0000224a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000260  00000000  00000000  00002904  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000867  00000000  00000000  00002b64  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000021f  00000000  00000000  000033cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000108  00000000  00000000  000035ea  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e2 e3       	ldi	r30, 0x32	; 50
  7c:	f2 e0       	ldi	r31, 0x02	; 2
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a4 31       	cpi	r26, 0x14	; 20
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a4 e1       	ldi	r26, 0x14	; 20
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	ab 31       	cpi	r26, 0x1B	; 27
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 0c 01 	call	0x218	; 0x218 <main>
  9e:	0c 94 17 01 	jmp	0x22e	; 0x22e <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <SetBit>:
    *port ^= (1<<bit);
}

bool BitIsSet(uint8_t volatile * const port, uint8_t const bit) {
    return *port & (1<<bit);
}
  a6:	fc 01       	movw	r30, r24
  a8:	40 81       	ld	r20, Z
  aa:	21 e0       	ldi	r18, 0x01	; 1
  ac:	30 e0       	ldi	r19, 0x00	; 0
  ae:	02 c0       	rjmp	.+4      	; 0xb4 <SetBit+0xe>
  b0:	22 0f       	add	r18, r18
  b2:	33 1f       	adc	r19, r19
  b4:	6a 95       	dec	r22
  b6:	e2 f7       	brpl	.-8      	; 0xb0 <SetBit+0xa>
  b8:	24 2b       	or	r18, r20
  ba:	20 83       	st	Z, r18
  bc:	08 95       	ret

000000be <ClearBit>:
  be:	fc 01       	movw	r30, r24
  c0:	90 81       	ld	r25, Z
  c2:	21 e0       	ldi	r18, 0x01	; 1
  c4:	30 e0       	ldi	r19, 0x00	; 0
  c6:	02 c0       	rjmp	.+4      	; 0xcc <ClearBit+0xe>
  c8:	22 0f       	add	r18, r18
  ca:	33 1f       	adc	r19, r19
  cc:	6a 95       	dec	r22
  ce:	e2 f7       	brpl	.-8      	; 0xc8 <ClearBit+0xa>
  d0:	20 95       	com	r18
  d2:	29 23       	and	r18, r25
  d4:	20 83       	st	Z, r18
  d6:	08 95       	ret

000000d8 <BitIsClear>:

bool BitIsClear(uint8_t volatile * const port, uint8_t const bit) {
    return !(*port & (1<<bit));
  d8:	fc 01       	movw	r30, r24
  da:	80 81       	ld	r24, Z
  dc:	90 e0       	ldi	r25, 0x00	; 0
  de:	02 c0       	rjmp	.+4      	; 0xe4 <BitIsClear+0xc>
  e0:	95 95       	asr	r25
  e2:	87 95       	ror	r24
  e4:	6a 95       	dec	r22
  e6:	e2 f7       	brpl	.-8      	; 0xe0 <BitIsClear+0x8>
  e8:	f1 e0       	ldi	r31, 0x01	; 1
  ea:	8f 27       	eor	r24, r31
}
  ec:	81 70       	andi	r24, 0x01	; 1
  ee:	08 95       	ret

000000f0 <DebugLedTurnOn_Implementation>:
    DebugLedTurnGreen();
}

static void DebugLedTurnOn_Implementation(void)
{
    SetBit(ddr_register_, debug_led_);
  f0:	60 91 14 01 	lds	r22, 0x0114	; 0x800114 <__data_end>
  f4:	80 91 19 01 	lds	r24, 0x0119	; 0x800119 <ddr_register_>
  f8:	90 91 1a 01 	lds	r25, 0x011A	; 0x80011a <ddr_register_+0x1>
  fc:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 100:	08 95       	ret

00000102 <DebugLedTurnRed>:
}
void (*DebugLedTurnGreen)(void) = DebugLedTurnGreen_Implementation;

void DebugLedTurnRed(void)
{
    SetBit(port_register_, debug_led_);
 102:	60 91 14 01 	lds	r22, 0x0114	; 0x800114 <__data_end>
 106:	80 91 17 01 	lds	r24, 0x0117	; 0x800117 <port_register_>
 10a:	90 91 18 01 	lds	r25, 0x0118	; 0x800118 <port_register_+0x1>
 10e:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 112:	08 95       	ret

00000114 <DebugLedTurnGreen_Implementation>:
    ClearBit(ddr_register_, debug_led_);
}

static void DebugLedTurnGreen_Implementation(void)
{
    ClearBit(port_register_, debug_led_);
 114:	60 91 14 01 	lds	r22, 0x0114	; 0x800114 <__data_end>
 118:	80 91 17 01 	lds	r24, 0x0117	; 0x800117 <port_register_>
 11c:	90 91 18 01 	lds	r25, 0x0118	; 0x800118 <port_register_+0x1>
 120:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
 124:	08 95       	ret

00000126 <DebugLedInit>:
    uint8_t volatile * const ddr_register,
    uint8_t volatile * const port_register,
    uint8_t volatile * const pin_register,
    uint8_t const debug_led)
{
    ddr_register_ = ddr_register;
 126:	90 93 1a 01 	sts	0x011A, r25	; 0x80011a <ddr_register_+0x1>
 12a:	80 93 19 01 	sts	0x0119, r24	; 0x800119 <ddr_register_>
    port_register_ = port_register;
 12e:	70 93 18 01 	sts	0x0118, r23	; 0x800118 <port_register_+0x1>
 132:	60 93 17 01 	sts	0x0117, r22	; 0x800117 <port_register_>
    pin_register_ = pin_register;
 136:	50 93 16 01 	sts	0x0116, r21	; 0x800116 <pin_register_+0x1>
 13a:	40 93 15 01 	sts	0x0115, r20	; 0x800115 <pin_register_>
    debug_led_ = debug_led;
 13e:	20 93 14 01 	sts	0x0114, r18	; 0x800114 <__data_end>
    DebugLedTurnOn();
 142:	e0 91 02 01 	lds	r30, 0x0102	; 0x800102 <DebugLedTurnOn>
 146:	f0 91 03 01 	lds	r31, 0x0103	; 0x800103 <DebugLedTurnOn+0x1>
 14a:	09 95       	icall
    DebugLedTurnGreen();
 14c:	e0 91 00 01 	lds	r30, 0x0100	; 0x800100 <DebugLedTurnGreen>
 150:	f0 91 01 01 	lds	r31, 0x0101	; 0x800101 <DebugLedTurnGreen+0x1>
 154:	09 95       	icall
 156:	08 95       	ret

00000158 <SpiMasterInit>:
#include "SpiMaster.h"
#include "ReadWriteBits.h"

void SpiMasterInit(void)
{
 158:	1f 93       	push	r17
 15a:	cf 93       	push	r28
 15c:	df 93       	push	r29
    /* =====[ Configure user-defined pins in software. ]===== */
    // Spi_Ss idles high.
    SetBit(Spi_port, Spi_Ss);
 15e:	10 91 0b 01 	lds	r17, 0x010B	; 0x80010b <Spi_Ss>
 162:	61 2f       	mov	r22, r17
 164:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <Spi_port>
 168:	90 91 11 01 	lds	r25, 0x0111	; 0x800111 <Spi_port+0x1>
 16c:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
    // Make Spi_Ss an output pin.
    SetBit(Spi_ddr, Spi_Ss);
 170:	c0 91 12 01 	lds	r28, 0x0112	; 0x800112 <Spi_ddr>
 174:	d0 91 13 01 	lds	r29, 0x0113	; 0x800113 <Spi_ddr+0x1>
 178:	61 2f       	mov	r22, r17
 17a:	ce 01       	movw	r24, r28
 17c:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
    //
    // Make Spi_Mosi an output pin.
    SetBit(Spi_ddr, Spi_Mosi);
 180:	60 91 0a 01 	lds	r22, 0x010A	; 0x80010a <Spi_Mosi>
 184:	ce 01       	movw	r24, r28
 186:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
    //
    // Make Spi_Sck an output pin.
    SetBit(Spi_ddr, Spi_Sck);
 18a:	60 91 09 01 	lds	r22, 0x0109	; 0x800109 <Spi_Sck>
 18e:	ce 01       	movw	r24, r28
 190:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>

    // Make this the master.
    SetBit(Spi_spcr, Spi_MasterSlaveSelect);
 194:	c0 91 0e 01 	lds	r28, 0x010E	; 0x80010e <Spi_spcr>
 198:	d0 91 0f 01 	lds	r29, 0x010F	; 0x80010f <Spi_spcr+0x1>
 19c:	60 91 08 01 	lds	r22, 0x0108	; 0x800108 <Spi_MasterSlaveSelect>
 1a0:	ce 01       	movw	r24, r28
 1a2:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>

    /* =====[ Hardcode the clock rate for this project. ]===== */
    // SPI master and slave are both an ATmega328P with a 10MHz oscillator.
    // Use SCK = fosc/8 = 1.25MHz.
    SetBit  (Spi_spcr, Spi_ClockRateBit0);
 1a6:	60 91 07 01 	lds	r22, 0x0107	; 0x800107 <Spi_ClockRateBit0>
 1aa:	ce 01       	movw	r24, r28
 1ac:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
    ClearBit(Spi_spcr, Spi_ClockRateBit1);
 1b0:	60 91 06 01 	lds	r22, 0x0106	; 0x800106 <Spi_ClockRateBit1>
 1b4:	ce 01       	movw	r24, r28
 1b6:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
    SetBit(Spi_spsr, Spi_DoubleClockRate);
 1ba:	60 91 04 01 	lds	r22, 0x0104	; 0x800104 <Spi_DoubleClockRate>
 1be:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <Spi_spsr>
 1c2:	90 91 0d 01 	lds	r25, 0x010D	; 0x80010d <Spi_spsr+0x1>
 1c6:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>

    // Enable SPI.
    SetBit(Spi_spcr, Spi_Enable);
 1ca:	60 91 05 01 	lds	r22, 0x0105	; 0x800105 <Spi_Enable>
 1ce:	ce 01       	movw	r24, r28
 1d0:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
}
 1d4:	df 91       	pop	r29
 1d6:	cf 91       	pop	r28
 1d8:	1f 91       	pop	r17
 1da:	08 95       	ret

000001dc <SetupDebugLed>:
    // Load SPI tx buffer with a byte to send.
    *Spi_spdr = 0x01;
    // Wait for SPI tranmission to complete. Version without interrupts.
    while( BitIsClear(Spi_spsr, Spi_InterruptFlag) );
    // End the transmission by de-selecting the slave.
    SetBit(Spi_port, Spi_Ss);
 1dc:	23 e0       	ldi	r18, 0x03	; 3
 1de:	46 e2       	ldi	r20, 0x26	; 38
 1e0:	50 e0       	ldi	r21, 0x00	; 0
 1e2:	68 e2       	ldi	r22, 0x28	; 40
 1e4:	70 e0       	ldi	r23, 0x00	; 0
 1e6:	87 e2       	ldi	r24, 0x27	; 39
 1e8:	90 e0       	ldi	r25, 0x00	; 0
 1ea:	0e 94 93 00 	call	0x126	; 0x126 <DebugLedInit>
 1ee:	08 95       	ret

000001f0 <SpiMaster_sends_byte_0x06>:
void SpiMaster_sends_byte_0x06(void)
{
    /* Call this function on the SPI Master */
    /* when running this test on the SPI slave. */
    // Start a transmission by selecting the slave.
    ClearBit(Spi_port, Spi_Ss);
 1f0:	62 e0       	ldi	r22, 0x02	; 2
 1f2:	85 e2       	ldi	r24, 0x25	; 37
 1f4:	90 e0       	ldi	r25, 0x00	; 0
 1f6:	0e 94 5f 00 	call	0xbe	; 0xbe <ClearBit>
    // Load SPI tx buffer with a byte to send.
    *Spi_spdr = 0x06;
 1fa:	86 e0       	ldi	r24, 0x06	; 6
 1fc:	8e bd       	out	0x2e, r24	; 46
    // Wait for SPI tranmission to complete. Version without interrupts.
    while( BitIsClear(Spi_spsr, Spi_InterruptFlag) );
 1fe:	67 e0       	ldi	r22, 0x07	; 7
 200:	8d e4       	ldi	r24, 0x4D	; 77
 202:	90 e0       	ldi	r25, 0x00	; 0
 204:	0e 94 6c 00 	call	0xd8	; 0xd8 <BitIsClear>
 208:	81 11       	cpse	r24, r1
 20a:	f9 cf       	rjmp	.-14     	; 0x1fe <SpiMaster_sends_byte_0x06+0xe>
    // End the transmission by de-selecting the slave.
    SetBit(Spi_port, Spi_Ss);
 20c:	62 e0       	ldi	r22, 0x02	; 2
 20e:	85 e2       	ldi	r24, 0x25	; 37
 210:	90 e0       	ldi	r25, 0x00	; 0
 212:	0e 94 53 00 	call	0xa6	; 0xa6 <SetBit>
 216:	08 95       	ret

00000218 <main>:
    //
    // Pick one test group to run.
    // Uncomment that test group.
    // Leave the other test groups commented out.
    //
    SetupDebugLed();
 218:	0e 94 ee 00 	call	0x1dc	; 0x1dc <SetupDebugLed>
    /* test_UsbRead(); // All test pass 2018-07-28 */
    /* test_UsbWrite();   // All tests pass 2018-07-28 */
    /* test_EchoByte(); // All tests pass 2018-07-30 */
    /* =====[ test SpiMaster ]===== */
    SpiMasterInit();
 21c:	0e 94 ac 00 	call	0x158	; 0x158 <SpiMasterInit>
    /* SpiMaster_sends_byte_0x01(); // PASS 2018-07-30 */
    SpiMaster_sends_byte_0x06();
 220:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <SpiMaster_sends_byte_0x06>
    DebugLedTurnRed();
 224:	0e 94 81 00 	call	0x102	; 0x102 <DebugLedTurnRed>
}
 228:	80 e0       	ldi	r24, 0x00	; 0
 22a:	90 e0       	ldi	r25, 0x00	; 0
 22c:	08 95       	ret

0000022e <_exit>:
 22e:	f8 94       	cli

00000230 <__stop_program>:
 230:	ff cf       	rjmp	.-2      	; 0x230 <__stop_program>
