INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/ip/Driver_SK6805_0/sim/Driver_SK6805.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_SK6805
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/ip/Driver_SK6805_0/sim/Driver_SK6805_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_SK6805_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/ip/Clk_Division_0/sim/Clk_Division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_Division
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/ip/Clk_Division_0/sim/Clk_Division_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_Division_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/ip/RAM_Line/sim/RAM_Line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_Line
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/ip/AXIS_Data_RAM/sim/AXIS_Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/ip/clk_wiz_1_1/clk_wiz_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/ip/clk_wiz_1_1/clk_wiz_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/new/Driver_Bayer_To_RGB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_Bayer_To_RGB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/new/Driver_Csi_To_Dvp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_Csi_To_Dvp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/new/Driver_IIC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_IIC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/new/Driver_MIPI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_MIPI
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/new/Num_Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Num_Display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/new/OV5647_Init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OV5647_Init
INFO: [VRFC 10-311] analyzing module ROM_OV5647
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/new/RGB2Binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RGB2Binary
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/new/Rgb_Led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rgb_Led
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/new/Trigger_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Trigger_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/new/num2digital.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num2digital
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/new/posedge_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module posedge_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/new/pre_recognize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_recognize
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/new/recognize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recognize
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinix_lab/number_recognize/number_recognize.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinix_lab/number_recognize/number_recognize.ip_user_files/ipstatic/src/SyncAsyncReset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ResetBridge'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinix_lab/number_recognize/number_recognize.ip_user_files/ipstatic/src/TMDS_Encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TMDS_Encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinix_lab/number_recognize/number_recognize.ip_user_files/ipstatic/src/rgb2dvi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb2dvi'
