Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri May  9 16:42:51 2025
| Host         : lapdune2 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
| Design       : top_level
| Device       : xc7a200tfbg676-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 757
+-----------+------------------+--------------------------------------------------------+------------+
| Rule      | Severity         | Description                                            | Violations |
+-----------+------------------+--------------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks         | 4          |
| TIMING-7  | Critical Warning | No common node between related clocks                  | 4          |
| LUTAR-1   | Warning          | LUT drives async reset alert                           | 3          |
| PDRC-190  | Warning          | Suboptimally placed synchronized register chain        | 8          |
| SYNTH-16  | Warning          | Address collision                                      | 51         |
| TIMING-16 | Warning          | Large setup violation                                  | 686        |
| XDCC-7    | Warning          | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+------------------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out6_clk_wiz_1_1 and clkout0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out6_clk_wiz_1_1] -to [get_clocks clkout0]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clkout0 and clk_out1_clk_wiz_1_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clkout0] -to [get_clocks clk_out1_clk_wiz_1_1]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks clkout0 and clk_out2_clk_wiz_1_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clkout0] -to [get_clocks clk_out2_clk_wiz_1_1]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks clkout0 and clk_out6_clk_wiz_1_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clkout0] -to [get_clocks clk_out6_clk_wiz_1_1]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_out6_clk_wiz_1_1 and clkout0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out6_clk_wiz_1_1] -to [get_clocks clkout0]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks clkout0 and clk_out1_clk_wiz_1_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clkout0] -to [get_clocks clk_out1_clk_wiz_1_1]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks clkout0 and clk_out2_clk_wiz_1_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clkout0] -to [get_clocks clk_out2_clk_wiz_1_1]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks clkout0 and clk_out6_clk_wiz_1_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clkout0] -to [get_clocks clk_out6_clk_wiz_1_1]
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell gigabit_ehternet_inst/eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST,
gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST,
gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell gigabit_ehternet_inst/eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST,
gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST,
gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDPE cell gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync5 in site SLICE_X43Y118 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDPE cell gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5 in site SLICE_X52Y166 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDPE cell gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5 in site SLICE_X51Y161 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDPE cell gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5 in site SLICE_X39Y80 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDPE cell gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5 in site SLICE_X46Y145 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDPE cell gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5 in site SLICE_X48Y154 is part of a synchronized register chain that is suboptimally placed as the load FDPE cell gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SRESET_PIPE_reg in site SLICE_X40Y120 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SRESET_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2 in site SLICE_X44Y114 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg3 is not placed in the same (SLICE) site.
Related violations: <none>

SYNTH-16#1 Warning
Address collision  
Block RAM AFE_0/FIFO_BOT/storage_reg_0_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#2 Warning
Address collision  
Block RAM AFE_0/FIFO_BOT/storage_reg_0_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#3 Warning
Address collision  
Block RAM AFE_0/FIFO_BOT/storage_reg_0_10 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#4 Warning
Address collision  
Block RAM AFE_0/FIFO_BOT/storage_reg_0_11 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#5 Warning
Address collision  
Block RAM AFE_0/FIFO_BOT/storage_reg_0_12 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#6 Warning
Address collision  
Block RAM AFE_0/FIFO_BOT/storage_reg_0_13 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#7 Warning
Address collision  
Block RAM AFE_0/FIFO_BOT/storage_reg_0_14 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#8 Warning
Address collision  
Block RAM AFE_0/FIFO_BOT/storage_reg_0_15 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#9 Warning
Address collision  
Block RAM AFE_0/FIFO_BOT/storage_reg_0_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#10 Warning
Address collision  
Block RAM AFE_0/FIFO_BOT/storage_reg_0_3 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#11 Warning
Address collision  
Block RAM AFE_0/FIFO_BOT/storage_reg_0_4 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#12 Warning
Address collision  
Block RAM AFE_0/FIFO_BOT/storage_reg_0_5 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#13 Warning
Address collision  
Block RAM AFE_0/FIFO_BOT/storage_reg_0_6 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#14 Warning
Address collision  
Block RAM AFE_0/FIFO_BOT/storage_reg_0_7 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#15 Warning
Address collision  
Block RAM AFE_0/FIFO_BOT/storage_reg_0_8 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#16 Warning
Address collision  
Block RAM AFE_0/FIFO_BOT/storage_reg_0_9 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#17 Warning
Address collision  
Block RAM AFE_0/FIFO_MID/storage_reg_0_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#18 Warning
Address collision  
Block RAM AFE_0/FIFO_MID/storage_reg_0_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#19 Warning
Address collision  
Block RAM AFE_0/FIFO_MID/storage_reg_0_10 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#20 Warning
Address collision  
Block RAM AFE_0/FIFO_MID/storage_reg_0_11 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#21 Warning
Address collision  
Block RAM AFE_0/FIFO_MID/storage_reg_0_12 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#22 Warning
Address collision  
Block RAM AFE_0/FIFO_MID/storage_reg_0_13 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#23 Warning
Address collision  
Block RAM AFE_0/FIFO_MID/storage_reg_0_14 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#24 Warning
Address collision  
Block RAM AFE_0/FIFO_MID/storage_reg_0_15 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#25 Warning
Address collision  
Block RAM AFE_0/FIFO_MID/storage_reg_0_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#26 Warning
Address collision  
Block RAM AFE_0/FIFO_MID/storage_reg_0_3 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#27 Warning
Address collision  
Block RAM AFE_0/FIFO_MID/storage_reg_0_4 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#28 Warning
Address collision  
Block RAM AFE_0/FIFO_MID/storage_reg_0_5 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#29 Warning
Address collision  
Block RAM AFE_0/FIFO_MID/storage_reg_0_6 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#30 Warning
Address collision  
Block RAM AFE_0/FIFO_MID/storage_reg_0_7 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#31 Warning
Address collision  
Block RAM AFE_0/FIFO_MID/storage_reg_0_8 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#32 Warning
Address collision  
Block RAM AFE_0/FIFO_MID/storage_reg_0_9 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#33 Warning
Address collision  
Block RAM AFE_0/FIFO_TOP/storage_reg_0_0 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#34 Warning
Address collision  
Block RAM AFE_0/FIFO_TOP/storage_reg_0_1 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#35 Warning
Address collision  
Block RAM AFE_0/FIFO_TOP/storage_reg_0_10 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#36 Warning
Address collision  
Block RAM AFE_0/FIFO_TOP/storage_reg_0_11 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#37 Warning
Address collision  
Block RAM AFE_0/FIFO_TOP/storage_reg_0_12 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#38 Warning
Address collision  
Block RAM AFE_0/FIFO_TOP/storage_reg_0_13 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#39 Warning
Address collision  
Block RAM AFE_0/FIFO_TOP/storage_reg_0_14 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#40 Warning
Address collision  
Block RAM AFE_0/FIFO_TOP/storage_reg_0_15 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#41 Warning
Address collision  
Block RAM AFE_0/FIFO_TOP/storage_reg_0_2 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#42 Warning
Address collision  
Block RAM AFE_0/FIFO_TOP/storage_reg_0_3 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#43 Warning
Address collision  
Block RAM AFE_0/FIFO_TOP/storage_reg_0_4 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#44 Warning
Address collision  
Block RAM AFE_0/FIFO_TOP/storage_reg_0_5 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#45 Warning
Address collision  
Block RAM AFE_0/FIFO_TOP/storage_reg_0_6 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#46 Warning
Address collision  
Block RAM AFE_0/FIFO_TOP/storage_reg_0_7 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#47 Warning
Address collision  
Block RAM AFE_0/FIFO_TOP/storage_reg_0_8 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#48 Warning
Address collision  
Block RAM AFE_0/FIFO_TOP/storage_reg_0_9 may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#49 Warning
Address collision  
Block RAM AFE_0/FIFO_TS_BOT/storage_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#50 Warning
Address collision  
Block RAM AFE_0/FIFO_TS_MID/storage_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

SYNTH-16#51 Warning
Address collision  
Block RAM AFE_0/FIFO_TS_TOP/storage_reg may get memory collision error if read and write address collide. Use of address collision resolution circuitry is recommended.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between AFE_0/FIFO_BOT/graycounter1_q_reg[14]/C (clocked by clkout0) and AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[14]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between gen_eth_mux/trig_gbe2_reg_reg/C (clocked by clkout0) and gen_eth_mux/trig_sync_reg/D (clocked by clk_out2_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between AFE_0/FIFO_BOT/graycounter1_q_reg[10]/C (clocked by clkout0) and AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[10]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between AFE_0/FIFO_TS_BOT/graycounter1_q_reg[0]/C (clocked by clkout0) and AFE_0/FIFO_TS_BOT/multiregimpl1_regs0_reg[0]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between AFE_0/FIFO_TS_BOT/graycounter1_q_reg[3]/C (clocked by clkout0) and AFE_0/FIFO_TS_BOT/multiregimpl1_regs0_reg[3]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.054 ns between gen_eth_mux/trig_gbe0_reg_2_reg/C (clocked by clkout0) and gen_eth_mux/trig_sync_2_reg/D (clocked by clk_out2_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.076 ns between AFE_0/FIFO_MID/graycounter1_q_reg[12]/C (clocked by clkout0) and AFE_0/FIFO_MID/multiregimpl1_regs0_reg[12]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.090 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[14]/C (clocked by clkout0) and AFE_0/FIFO_TOP/multiregimpl1_regs0_reg[14]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.097 ns between AFE_0/FIFO_MID/graycounter1_q_reg[4]/C (clocked by clkout0) and AFE_0/FIFO_MID/multiregimpl1_regs0_reg[4]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.104 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[6]/C (clocked by clkout0) and AFE_0/FIFO_TOP/multiregimpl1_regs0_reg[6]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.106 ns between AFE_0/FIFO_MID/graycounter1_q_reg[0]/C (clocked by clkout0) and AFE_0/FIFO_MID/multiregimpl1_regs0_reg[0]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.109 ns between AFE_0/FIFO_TS_BOT/graycounter1_q_reg[8]/C (clocked by clkout0) and AFE_0/FIFO_TS_BOT/multiregimpl1_regs0_reg[8]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.173 ns between AFE_0/FIFO_BOT/graycounter1_q_reg[15]/C (clocked by clkout0) and AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[15]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.177 ns between AFE_0/FIFO_MID/graycounter1_q_reg[7]/C (clocked by clkout0) and AFE_0/FIFO_MID/multiregimpl1_regs0_reg[7]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.193 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[5]/C (clocked by clkout0) and AFE_0/FIFO_TOP/multiregimpl1_regs0_reg[5]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.207 ns between AFE_0/FIFO_MID/graycounter1_q_reg[13]/C (clocked by clkout0) and AFE_0/FIFO_MID/multiregimpl1_regs0_reg[13]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.208 ns between AFE_0/FIFO_MID/graycounter1_q_reg[5]/C (clocked by clkout0) and AFE_0/FIFO_MID/multiregimpl1_regs0_reg[5]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.224 ns between AFE_0/FIFO_BOT/graycounter1_q_reg[3]/C (clocked by clkout0) and AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[3]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.226 ns between AFE_0/FIFO_MID/graycounter1_q_reg[15]/C (clocked by clkout0) and AFE_0/FIFO_MID/multiregimpl1_regs0_reg[15]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.226 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[11]/C (clocked by clkout0) and AFE_0/FIFO_TOP/multiregimpl1_regs0_reg[11]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.243 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[13]/C (clocked by clkout0) and AFE_0/FIFO_TOP/multiregimpl1_regs0_reg[13]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.262 ns between AFE_0/FIFO_MID/graycounter1_q_reg[14]/C (clocked by clkout0) and AFE_0/FIFO_MID/multiregimpl1_regs0_reg[14]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.291 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/FIFO_TOP/multiregimpl1_regs0_reg[1]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.310 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[7]/C (clocked by clkout0) and AFE_0/FIFO_TOP/multiregimpl1_regs0_reg[7]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.408 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[12]/C (clocked by clkout0) and AFE_0/FIFO_TOP/multiregimpl1_regs0_reg[12]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.445 ns between AFE_0/FIFO_MID/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/FIFO_MID/multiregimpl1_regs0_reg[1]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.518 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[15]/C (clocked by clkout0) and AFE_0/FIFO_TOP/multiregimpl1_regs0_reg[15]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -2.612 ns between AFE_0/FIFO_BOT/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/FSM_sequential_state_read_reg[1]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -2.646 ns between gen_eth_mux/threshold_array_reg[1][2]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/trig_sig_reg[1]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -2.672 ns between AFE_0/FIFO_BOT/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/readable_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -2.692 ns between gen_eth_mux/threshold_array_reg[0][2]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/trig_sig_reg[0]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -2.706 ns between AFE_0/FIFO_BOT/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/FSM_sequential_state_read_reg[0]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -2.727 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/readable_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -2.761 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/FSM_sequential_state_read_reg[0]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -2.771 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/FSM_sequential_state_read_reg[1]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -2.780 ns between gen_eth_mux/rx_addr_reg_int_reg[26]/C (clocked by clkout0) and gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[12] (clocked by clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -2.814 ns between gen_eth_mux/threshold_array_reg[2][9]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/trig_sig_reg[2]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -2.930 ns between gen_eth_mux/rx_addr_reg_int_reg[21]/C (clocked by clkout0) and gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[8] (clocked by clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -2.985 ns between gen_eth_mux/rx_addr_reg_int_reg[21]/C (clocked by clkout0) and gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[2] (clocked by clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -2.986 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -2.996 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[0].hpf/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -3.005 ns between AFE_0/FIFO_MID/multiregimpl0_regs1_reg[2]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/FSM_sequential_state_read_reg[1]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -3.032 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[6].filter_trigger/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -3.097 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[1].lpf/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -3.106 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[4].filter_trigger/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -3.116 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[0].filter_trigger/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -3.117 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -3.126 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[3].filter_trigger/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -3.137 ns between gen_eth_mux/rx_addr_reg_int_reg[21]/C (clocked by clkout0) and gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[7] (clocked by clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -3.142 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -3.151 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer_reg[0]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -3.151 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer_reg[4]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -3.151 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer_reg[5]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -3.151 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer_reg[7]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -3.151 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer_reg[8]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -3.151 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[1].filter_trigger/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -3.165 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[0].lpf/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -3.180 ns between AFE_0/FIFO_BOT/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer_reg[1]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -3.180 ns between AFE_0/FIFO_BOT/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer_reg[2]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -3.180 ns between AFE_0/FIFO_BOT/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer_reg[3]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -3.180 ns between AFE_0/FIFO_BOT/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer_reg[6]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -3.180 ns between AFE_0/FIFO_BOT/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer_reg[7]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -3.180 ns between AFE_0/FIFO_BOT/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer_reg[8]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -3.183 ns between gen_eth_mux/rx_addr_reg_int_reg[21]/C (clocked by clkout0) and gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[11] (clocked by clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -3.223 ns between AFE_0/FIFO_MID/multiregimpl0_regs1_reg[2]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/readable_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -3.228 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -3.228 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[3].lpf/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -3.228 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[5].hpf/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -3.237 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[5].filter_trigger/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -3.237 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[7].filter_trigger/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -3.252 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -3.257 ns between AFE_0/FIFO_MID/multiregimpl0_regs1_reg[2]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/FSM_sequential_state_read_reg[0]/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -3.261 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[2].filter_trigger/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -3.266 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[4].hpf/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -3.284 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer_reg[9]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -3.287 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[6].hpf/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -3.288 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -3.322 ns between AFE_0/FIFO_BOT/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer_reg[4]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -3.322 ns between AFE_0/FIFO_BOT/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer_reg[5]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -3.322 ns between AFE_0/FIFO_BOT/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer_reg[9]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -3.351 ns between AFE_0/FIFO_BOT/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer_reg[0]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -3.365 ns between AFE_0/FIFO_MID/multiregimpl0_regs1_reg[2]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer_reg[4]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -3.365 ns between AFE_0/FIFO_MID/multiregimpl0_regs1_reg[2]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer_reg[5]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -3.381 ns between gen_eth_mux/rx_addr_reg_int_reg[21]/C (clocked by clkout0) and gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[13] (clocked by clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -3.396 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[6].lpf/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -3.406 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[2].lpf/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -3.407 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[16]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[4].lpf/reset_reg_reg/D (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -3.464 ns between AFE_0/FIFO_MID/multiregimpl0_regs1_reg[2]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer_reg[0]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -3.464 ns between AFE_0/FIFO_MID/multiregimpl0_regs1_reg[2]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer_reg[1]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -3.464 ns between AFE_0/FIFO_MID/multiregimpl0_regs1_reg[2]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer_reg[2]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -3.464 ns between AFE_0/FIFO_MID/multiregimpl0_regs1_reg[2]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer_reg[3]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -3.464 ns between AFE_0/FIFO_MID/multiregimpl0_regs1_reg[2]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer_reg[6]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -3.464 ns between AFE_0/FIFO_MID/multiregimpl0_regs1_reg[2]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer_reg[7]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -3.464 ns between AFE_0/FIFO_MID/multiregimpl0_regs1_reg[2]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer_reg[8]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -3.464 ns between AFE_0/FIFO_MID/multiregimpl0_regs1_reg[2]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer_reg[9]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -3.467 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer_reg[1]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -3.467 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer_reg[2]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -3.467 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer_reg[3]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -3.467 ns between AFE_0/FIFO_TOP/graycounter1_q_reg[1]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer_reg[6]/CE (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -3.772 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/fe_inst/reset_mclk_reg_reg/D (clocked by clk_out2_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -3.861 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -3.861 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -3.861 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -3.865 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -3.865 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -3.865 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -3.865 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -3.865 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -3.865 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -3.874 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/dia_reg_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -3.874 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/dia_reg_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -3.874 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/dia_reg_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -3.874 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/dia_reg_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -3.874 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -3.874 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -3.874 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -3.874 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -3.878 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/addr_reg_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -3.879 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_reg[12]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -3.879 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_reg[13]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -3.879 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_BOT/graycounter0_q_binary_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -3.879 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_BOT/graycounter0_q_binary_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -3.879 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_BOT/graycounter0_q_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -3.879 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_BOT/graycounter0_q_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -3.879 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/FSM_sequential_state_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -3.879 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/dia_reg_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -3.883 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/dia_reg_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -3.883 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/dia_reg_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -3.883 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -3.883 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/dia_reg_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -3.944 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/addr_reg_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -3.944 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/addr_reg_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -3.944 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/addr_reg_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -3.944 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/addr_reg_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -3.978 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[0].filter_trigger/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -3.978 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[2].filter_trigger/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -3.978 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -3.978 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[3].lpf/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -3.978 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[5].filter_trigger/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -3.978 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[7].filter_trigger/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -3.978 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -3.994 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/dia_reg_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -3.994 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/dia_reg_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -3.994 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/dia_reg_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -3.994 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -3.994 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[12]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -3.994 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[13]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -3.994 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[14]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -3.994 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[15]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -3.996 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/dia_reg_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -3.996 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/dia_reg_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -3.996 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -3.996 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/dia_reg_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -3.996 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -3.996 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -3.996 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -3.996 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -3.997 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[15]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -3.997 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/dia_reg_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -3.997 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/dia_reg_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -3.997 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/dia_reg_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -4.011 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_reg[14]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -4.011 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_MID/graycounter0_q_binary_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -4.011 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_MID/graycounter0_q_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -4.011 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_TOP/graycounter0_q_binary_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -4.011 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_TOP/graycounter0_q_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -4.011 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/dia_reg_reg[15]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -4.011 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/dia_reg_reg[14]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -4.011 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/FSM_sequential_state_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -4.015 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -4.015 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/dia_reg_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -4.015 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/dia_reg_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -4.015 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/dia_reg_reg[12]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -4.022 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/wave_count_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -4.022 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/wave_count_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -4.022 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/wave_count_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -4.022 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/wave_count_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -4.022 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/wave_count_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -4.026 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -4.026 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -4.029 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_binary_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -4.029 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_binary_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -4.029 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_binary_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -4.029 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_binary_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -4.029 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/dia_reg_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -4.029 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/dia_reg_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -4.029 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/dia_reg_reg[12]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -4.029 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/dia_reg_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -4.033 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/wave_count_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -4.033 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/wave_count_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -4.039 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/addr_reg_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -4.039 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/addr_reg_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -4.039 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/addr_reg_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -4.039 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/addr_reg_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -4.042 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/dia_reg_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -4.042 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[13]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -4.042 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -4.042 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/dia_reg_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -4.042 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -4.042 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -4.042 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -4.042 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -4.043 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/addr_reg_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -4.043 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/addr_reg_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -4.043 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/addr_reg_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -4.043 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/addr_reg_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -4.043 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/addr_reg_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -4.043 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/addr_reg_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -4.043 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/addr_reg_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -4.043 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/addr_reg_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -4.046 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -4.046 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/dia_reg_reg[15]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -4.046 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -4.046 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/dia_reg_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -4.055 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_reg[14]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -4.055 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -4.055 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -4.055 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_reg[14]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -4.055 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_BOT/graycounter0_q_binary_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -4.055 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_BOT/graycounter0_q_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -4.055 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/dia_reg_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -4.055 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/dia_reg_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -4.057 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/addr_reg_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -4.057 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/addr_reg_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -4.059 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/wave_count_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -4.059 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/wave_count_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -4.068 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -4.068 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -4.068 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -4.068 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -4.068 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -4.068 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -4.068 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_TOP/graycounter0_q_binary_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -4.068 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_TOP/graycounter0_q_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -4.072 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -4.072 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -4.072 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -4.072 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -4.073 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/we_sig_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -4.073 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/we_sig_reg_rep/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -4.073 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/dia_reg_reg[12]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -4.073 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/dia_reg_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -4.073 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/dia_reg_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -4.073 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/dia_reg_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -4.073 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/dia_reg_reg[15]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -4.073 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/dia_reg_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -4.077 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_TOP/graycounter0_q_binary_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -4.077 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_TOP/graycounter0_q_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -4.077 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/FSM_sequential_state_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -4.077 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/dia_reg_reg[12]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -4.077 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/dia_reg_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -4.077 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -4.077 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/dia_reg_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -4.077 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/dia_reg_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -4.091 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -4.091 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -4.092 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[0].hpf/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -4.092 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[1].filter_trigger/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -4.092 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -4.092 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[1].lpf/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -4.092 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[3].filter_trigger/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -4.092 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -4.092 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[4].filter_trigger/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -4.092 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -4.098 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -4.098 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -4.098 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_BOT/graycounter0_q_binary_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -4.098 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_BOT/graycounter0_q_binary_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -4.098 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_BOT/graycounter0_q_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -4.098 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_BOT/graycounter0_q_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -4.098 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/dia_reg_reg[13]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -4.098 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/dia_reg_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -4.101 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/dt_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -4.102 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -4.102 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -4.102 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/dia_reg_reg[14]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -4.102 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/dia_reg_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -4.102 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/dia_reg_reg[14]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -4.102 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/FSM_sequential_state_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -4.102 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/we_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -4.102 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/dia_reg_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -4.116 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/dia_reg_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -4.116 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[15]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -4.116 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/dia_reg_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -4.116 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/dia_reg_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -4.116 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[16]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -4.116 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[17]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -4.116 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[18]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -4.116 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[19]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -4.117 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_binary_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -4.117 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_binary_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -4.117 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_binary_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -4.117 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_binary_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -4.117 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_reg[15]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -4.117 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/dia_reg_reg[14]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -4.117 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/dia_reg_reg[13]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -4.117 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/dia_reg_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -4.121 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/addr_reg_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -4.121 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/addr_reg_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -4.121 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/addr_reg_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -4.121 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/addr_reg_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -4.121 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/addr_reg_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -4.123 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_MID/graycounter0_q_binary_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -4.123 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_MID/graycounter0_q_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -4.123 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -4.123 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/dia_reg_reg[15]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -4.123 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[20]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -4.123 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[21]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -4.123 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[22]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -4.123 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[23]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -4.124 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/wave_count_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -4.139 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -4.139 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -4.139 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/dt_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -4.139 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/FSM_sequential_state_read_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -4.139 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/dia_reg_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -4.139 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/dia_reg_reg[15]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -4.139 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/dia_reg_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -4.139 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/dia_reg_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -4.145 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -4.145 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -4.145 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_binary_reg[12]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -4.145 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_binary_reg[13]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -4.145 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/FSM_sequential_state_read_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -4.145 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/FSM_sequential_state_read_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -4.145 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/readable_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -4.145 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/dia_reg_reg[14]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -4.149 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -4.149 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -4.149 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -4.149 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -4.149 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -4.149 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -4.149 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/FSM_sequential_state_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -4.149 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/we_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -4.152 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/addr_reg_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -4.152 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/addr_reg_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -4.152 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/addr_reg_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -4.152 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/addr_reg_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -4.152 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/addr_reg_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -4.152 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/addr_reg_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -4.153 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -4.153 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -4.153 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -4.153 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -4.153 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -4.156 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -4.156 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -4.156 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/FSM_sequential_state_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -4.156 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/we_sig_reg_rep/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -4.156 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/FSM_sequential_state_read_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -4.156 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/readable_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -4.157 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/wave_count_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -4.157 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/wave_count_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -4.157 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/wave_count_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -4.158 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_binary_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -4.158 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_binary_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -4.158 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_binary_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -4.158 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_binary_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -4.158 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/dia_reg_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -4.158 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -4.158 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/dia_reg_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -4.158 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/dia_reg_reg[12]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -4.159 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/wave_count_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -4.159 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/wave_count_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -4.161 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_MID/graycounter0_q_binary_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -4.161 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_MID/graycounter0_q_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -4.161 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/FSM_sequential_state_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -4.161 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/FSM_sequential_state_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -4.161 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/we_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -4.161 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/dia_reg_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -4.161 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[12]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -4.161 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/dia_reg_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -4.164 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/addr_reg_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -4.164 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/addr_reg_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -4.164 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/addr_reg_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -4.164 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/addr_reg_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -4.164 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/addr_reg_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -4.164 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/addr_reg_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -4.166 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/wave_count_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -4.166 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/wave_count_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -4.166 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/wave_count_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -4.168 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/dia_reg_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -4.168 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -4.168 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -4.168 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/dia_reg_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -4.170 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/addr_reg_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -4.172 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -4.172 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -4.172 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -4.172 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -4.172 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -4.172 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -4.172 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -4.172 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -4.173 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -4.173 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -4.173 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/FSM_sequential_state_read_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -4.173 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/FSM_sequential_state_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -4.173 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/FSM_sequential_state_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -4.173 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/we_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -4.174 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_reg[12]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -4.174 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_reg[13]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -4.174 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_TOP/graycounter0_q_binary_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -4.174 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_TOP/graycounter0_q_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -4.174 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/addr_reg_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -4.174 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/addr_reg_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -4.175 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[0].lpf/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -4.175 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[4].hpf/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -4.175 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[5].hpf/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -4.179 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/addr_reg_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -4.179 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/addr_reg_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -4.179 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/addr_reg_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -4.179 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/addr_reg_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -4.180 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -4.180 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -4.180 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_MID/graycounter0_q_binary_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -4.180 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_MID/graycounter0_q_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -4.180 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/FSM_sequential_state_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -4.180 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/FSM_sequential_state_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -4.187 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -4.187 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -4.187 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/FSM_sequential_state_read_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -4.187 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/readable_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -4.187 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/FSM_sequential_state_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -4.187 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/we_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -4.187 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/FSM_sequential_state_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -4.187 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/we_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -4.188 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -4.188 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -4.188 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_MID/graycounter0_q_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -4.188 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/addr_reg_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -4.188 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/addr_reg_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -4.188 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/addr_reg_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -4.188 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/addr_reg_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -4.188 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/addr_reg_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -4.188 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/addr_reg_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -4.188 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/FSM_sequential_state_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -4.188 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/addr_reg_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -4.188 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/addr_reg_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -4.188 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/addr_reg_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -4.188 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/addr_reg_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -4.188 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[32]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -4.188 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[33]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -4.188 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[34]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -4.188 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[35]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -4.192 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_BOT/graycounter0_q_binary_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -4.192 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_BOT/graycounter0_q_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -4.192 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/dia_reg_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -4.192 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/dia_reg_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -4.192 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/dia_reg_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -4.192 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/dia_reg_reg[13]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -4.192 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/dia_reg_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -4.196 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_reg[15]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -4.196 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/FSM_sequential_state_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -4.196 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/FSM_sequential_state_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -4.196 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[14]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -4.197 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_reg[12]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -4.197 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_reg[13]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -4.200 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_binary_reg[12]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -4.200 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_binary_reg[13]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -4.200 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_binary_reg[14]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -4.200 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_binary_reg[15]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -4.200 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/we_sig_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -4.200 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/we_sig_reg_rep/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -4.200 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/FSM_sequential_state_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -4.205 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[2].lpf/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -4.205 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[4].lpf/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -4.205 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -4.205 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[6].hpf/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -4.205 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[6].lpf/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -4.207 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_binary_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -4.207 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_binary_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -4.207 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_binary_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -4.207 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_binary_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -4.213 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/dia_reg_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -4.224 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/dia_reg_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -4.228 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_binary_reg[14]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -4.228 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_binary_reg[15]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -4.228 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/dia_reg_reg[14]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -4.228 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/dia_reg_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -4.228 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[24]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -4.228 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[25]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -4.228 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[26]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -4.228 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[27]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -4.229 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -4.229 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -4.229 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_TOP/graycounter0_q_binary_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -4.229 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_TOP/graycounter0_q_binary_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -4.229 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_TOP/graycounter0_q_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -4.229 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_TOP/graycounter0_q_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -4.229 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/FSM_sequential_state_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -4.233 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/addr_reg_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -4.234 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/addr_reg_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -4.234 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/addr_reg_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -4.234 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/addr_reg_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -4.234 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/addr_reg_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -4.234 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/addr_reg_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -4.234 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/addr_reg_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -4.235 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_MID/graycounter0_q_binary_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -4.235 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_MID/graycounter0_q_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -4.235 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/filter_inst/i_instance[0].j_instance[6].filter_trigger/reset_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -4.235 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/FSM_sequential_state_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -4.235 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/we_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -4.239 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/addr_reg_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -4.239 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/addr_reg_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -4.239 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/addr_reg_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -4.239 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/addr_reg_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -4.239 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/addr_reg_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -4.239 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/addr_reg_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -4.239 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/addr_reg_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -4.244 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/addr_reg_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -4.246 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -4.246 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -4.246 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -4.246 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -4.247 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/wave_count_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -4.247 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/wave_count_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -4.249 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/addr_reg_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -4.249 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/addr_reg_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -4.250 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/addr_reg_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -4.250 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/addr_reg_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -4.251 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/dia_reg_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -4.251 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/dia_reg_reg[15]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -4.251 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/dia_reg_reg[12]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -4.251 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/dia_reg_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -4.251 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/dia_reg_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -4.262 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/wave_count_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -4.262 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/wave_count_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -4.262 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/wave_count_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -4.263 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/dia_reg_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -4.266 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/dia_reg_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -4.266 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -4.266 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -4.266 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/dia_reg_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -4.270 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_reg[15]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -4.277 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_binary_reg[12]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -4.277 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_binary_reg[13]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -4.277 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_binary_reg[14]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -4.277 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_MID/graycounter0_q_binary_reg[15]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -4.281 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -4.283 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/dia_reg_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -4.283 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/FSM_sequential_state_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -4.285 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_BOT/graycounter0_q_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -4.285 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/addr_reg_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -4.285 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/addr_reg_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -4.285 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/addr_reg_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -4.285 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/addr_reg_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -4.285 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/addr_reg_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -4.285 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/addr_reg_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -4.285 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/addr_reg_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -4.285 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/addr_reg_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -4.286 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/dia_reg_reg[13]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -4.287 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/addr_reg_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -4.287 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/addr_reg_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -4.289 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/dia_reg_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -4.299 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[36]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -4.299 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[37]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -4.299 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[38]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -4.299 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[39]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -4.301 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[28]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -4.301 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[29]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -4.301 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[30]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -4.301 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/timestamp_reg_reg[31]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -4.307 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_BOT/graycounter0_q_binary_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -4.308 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/addr_reg_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -4.310 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_BOT/graycounter0_q_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -4.310 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_BOT/graycounter0_q_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -4.315 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_binary_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -4.315 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_binary_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -4.315 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_binary_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -4.315 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_binary_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -4.316 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -4.320 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/dia_reg_reg[13]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -4.321 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/dia_reg_reg[13]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -4.321 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -4.324 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/addr_reg_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -4.324 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/addr_reg_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -4.329 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_binary_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -4.329 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_binary_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -4.329 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_binary_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -4.329 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_binary_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -4.330 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -4.330 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_BOT/graycounter0_q_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -4.335 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_TOP/graycounter0_q_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -4.335 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_TOP/graycounter0_q_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -4.335 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/FSM_sequential_state_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -4.335 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/we_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -4.336 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/addr_reg_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -4.338 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_binary_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -4.338 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_binary_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -4.338 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_binary_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -4.338 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_binary_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -4.338 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/dia_reg_reg[13]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -4.341 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_MID/graycounter0_q_binary_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -4.341 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_MID/graycounter0_q_binary_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -4.341 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_MID/graycounter0_q_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -4.341 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_MID/graycounter0_q_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -4.344 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/dia_reg_reg[12]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -4.351 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/dia_reg_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -4.353 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/dt_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -4.353 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/dt_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -4.353 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/we_sig_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -4.363 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -4.368 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/addr_reg_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -4.368 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/addr_reg_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -4.372 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/FSM_sequential_state_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -4.374 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -4.374 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -4.378 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/dia_reg_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -4.381 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/dia_reg_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -4.383 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_BOT/graycounter0_q_binary_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -4.384 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/wave_count_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -4.384 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/wave_count_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -4.384 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/wave_count_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -4.384 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/wave_count_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -4.384 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/wave_count_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -4.385 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -4.387 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/dia_reg_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -4.387 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -4.387 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -4.387 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/addr_reg_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -4.387 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/addr_reg_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -4.387 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/addr_reg_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -4.387 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/addr_reg_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -4.387 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/addr_reg_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -4.387 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/addr_reg_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -4.387 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/addr_reg_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -4.387 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/addr_reg_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -4.397 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/dia_reg_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -4.398 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/dia_reg_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -4.399 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/dia_reg_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -4.400 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/dia_reg_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -4.424 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[13]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -4.427 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_MID/graycounter0_q_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -4.427 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_TOP/graycounter0_q_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -4.427 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/dia_reg_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -4.428 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_TOP/graycounter0_q_binary_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -4.428 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_TOP/graycounter0_q_binary_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -4.429 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TS_MID/graycounter0_q_binary_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -4.432 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/wave_count_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -4.432 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/dia_reg_reg[4]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -4.443 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/dia_reg_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -4.444 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -4.448 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/dia_reg_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -4.452 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_binary_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -4.452 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_binary_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -4.452 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_binary_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -4.452 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_binary_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -4.452 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/wave_count_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -4.453 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/dia_reg_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -4.454 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/dia_reg_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -4.458 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/dia_reg_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -4.468 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[12]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -4.468 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -4.470 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/dia_reg_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -4.473 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_binary_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -4.473 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_binary_reg[11]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -4.473 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_binary_reg[8]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -4.473 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/FIFO_TOP/graycounter0_q_binary_reg[9]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -4.473 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/dia_reg_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -4.475 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/dia_reg_reg[6]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -4.483 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[5]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -4.501 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -4.507 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[10]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -4.520 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg_reg[2]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -4.520 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg_reg[3]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -4.547 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/FSM_sequential_state_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -4.549 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/dt_reg[0]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#670 Warning
Large setup violation  
There is a large setup violation of -4.549 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/dt_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#671 Warning
Large setup violation  
There is a large setup violation of -4.551 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/we_reg_reg/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#672 Warning
Large setup violation  
There is a large setup violation of -4.561 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/dia_reg_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#673 Warning
Large setup violation  
There is a large setup violation of -4.583 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[14]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#674 Warning
Large setup violation  
There is a large setup violation of -4.588 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[1]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#675 Warning
Large setup violation  
There is a large setup violation of -4.600 ns between gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C (clocked by clkout0) and AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[7]/R (clocked by clk_out6_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#676 Warning
Large setup violation  
There is a large setup violation of -5.101 ns between AFE_0/FIFO_TS_BOT/storage_reg/CLKARDCLK (clocked by clkout0) and gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[1] (clocked by clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#677 Warning
Large setup violation  
There is a large setup violation of -5.171 ns between AFE_0/FIFO_TS_BOT/storage_reg/CLKARDCLK (clocked by clkout0) and gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[5] (clocked by clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#678 Warning
Large setup violation  
There is a large setup violation of -5.398 ns between AFE_0/FIFO_TS_BOT/storage_reg/CLKARDCLK (clocked by clkout0) and gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[6] (clocked by clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#679 Warning
Large setup violation  
There is a large setup violation of -5.526 ns between gen_eth_mux/rx_addr_reg_int_reg[26]/C (clocked by clkout0) and gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[3] (clocked by clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#680 Warning
Large setup violation  
There is a large setup violation of -5.736 ns between gen_eth_mux/rx_addr_reg_int_reg[21]/C (clocked by clkout0) and gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[4] (clocked by clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#681 Warning
Large setup violation  
There is a large setup violation of -5.766 ns between AFE_0/FIFO_TS_BOT/storage_reg/CLKARDCLK (clocked by clkout0) and gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[9] (clocked by clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#682 Warning
Large setup violation  
There is a large setup violation of -5.836 ns between AFE_0/FIFO_TS_BOT/storage_reg/CLKARDCLK (clocked by clkout0) and gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[10] (clocked by clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#683 Warning
Large setup violation  
There is a large setup violation of -6.449 ns between AFE_0/FIFO_TS_BOT/storage_reg/CLKARDCLK (clocked by clkout0) and gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[0] (clocked by clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#684 Warning
Large setup violation  
There is a large setup violation of -6.520 ns between AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/genbuffer[3].ramb_inst/CLKBWRCLK (clocked by clkout0) and gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[14] (clocked by clkout0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#685 Warning
Large setup violation  
There is a large setup violation of -7.585 ns between gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[0]/C (clocked by clkout0) and leds_controller_inst/led0_reg_reg[2]/D (clocked by clk_out1_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#686 Warning
Large setup violation  
There is a large setup violation of -7.689 ns between gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_DV_reg/C (clocked by clkout0) and leds_controller_inst/led0_reg_reg[4]/D (clocked by clk_out1_clk_wiz_1_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name sysclk [get_ports sysclk_p] (Source: /home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.srcs/constrs_1/imports/Xilinx/constraints.xdc (Line: 13))
Previous: create_clock -period 10.000 [get_ports sysclk_p] (Source: /home/cbenitez/Downloads/DAPHNE/DAPHNE_Massibo_TS_5bytes/DAPHNE_Massibo.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc (Line: 56))
Related violations: <none>


