<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Smart Car Parking Managment System: I2C CR1 Register Bit Definitions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Smart Car Parking Managment System
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">I2C CR1 Register Bit Definitions<div class="ingroups"><a class="el" href="group__STM32F401XX__HEADER.html">STM32F401xx MCU Header File</a> &raquo; <a class="el" href="group__I2C__Registers.html">I2C Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Bit definitions for the I2C Control Register 1 (CR1).  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for I2C CR1 Register Bit Definitions:</div>
<div class="dyncontent">
<div class="center"><img src="group__I2C__CR1__Register__Bit__Definitions.png" border="0" usemap="#agroup____I2C____CR1____Register____Bit____Definitions" alt=""/></div>
<map name="agroup____I2C____CR1____Register____Bit____Definitions" id="agroup____I2C____CR1____Register____Bit____Definitions">
<area shape="rect" title="Bit definitions for the I2C Control Register 1 (CR1)." alt="" coords="161,5,315,45"/>
<area shape="rect" href="group__I2C__Registers.html" title="Bit definitions for the I2C peripheral registers." alt="" coords="5,13,113,38"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7954738eae12426137b23733f12c7c14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga7954738eae12426137b23733f12c7c14">I2C_CR1_PE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga7954738eae12426137b23733f12c7c14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Peripheral Enable bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#ga7954738eae12426137b23733f12c7c14">More...</a><br /></td></tr>
<tr class="separator:ga7954738eae12426137b23733f12c7c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641d1563a97f92a4c5e20dcdd0756986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga7954738eae12426137b23733f12c7c14">I2C_CR1_PE_Pos</a>)</td></tr>
<tr class="separator:ga641d1563a97f92a4c5e20dcdd0756986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953b0d38414808db79da116842ed3262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</a></td></tr>
<tr class="separator:ga953b0d38414808db79da116842ed3262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26dbc9f9c06eb552db052b0603430c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gae26dbc9f9c06eb552db052b0603430c0">I2C_CR1_SMBUS_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:gae26dbc9f9c06eb552db052b0603430c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the SMBus Mode bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#gae26dbc9f9c06eb552db052b0603430c0">More...</a><br /></td></tr>
<tr class="separator:gae26dbc9f9c06eb552db052b0603430c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf62afbb725efae2aa5a18c7841cfc51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gadf62afbb725efae2aa5a18c7841cfc51">I2C_CR1_SMBUS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gae26dbc9f9c06eb552db052b0603430c0">I2C_CR1_SMBUS_Pos</a>)</td></tr>
<tr class="separator:gadf62afbb725efae2aa5a18c7841cfc51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cfee7b020a49bd037fa7cf27c796abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gadf62afbb725efae2aa5a18c7841cfc51">I2C_CR1_SMBUS_Msk</a></td></tr>
<tr class="separator:ga4cfee7b020a49bd037fa7cf27c796abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03323d716d67da6242e4da7431cd1ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gaf03323d716d67da6242e4da7431cd1ea">I2C_CR1_SMBTYPE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:gaf03323d716d67da6242e4da7431cd1ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the SMBus Type bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#gaf03323d716d67da6242e4da7431cd1ea">More...</a><br /></td></tr>
<tr class="separator:gaf03323d716d67da6242e4da7431cd1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a812813bce3b9996dec37eff310945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga67a812813bce3b9996dec37eff310945">I2C_CR1_SMBTYPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gaf03323d716d67da6242e4da7431cd1ea">I2C_CR1_SMBTYPE_Pos</a>)</td></tr>
<tr class="separator:ga67a812813bce3b9996dec37eff310945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001198ff898802888edf58f56d5371c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga67a812813bce3b9996dec37eff310945">I2C_CR1_SMBTYPE_Msk</a></td></tr>
<tr class="separator:ga001198ff898802888edf58f56d5371c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183847901bff6ed293ac42cedcd0a00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga183847901bff6ed293ac42cedcd0a00f">I2C_CR1_ENARP_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ga183847901bff6ed293ac42cedcd0a00f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the ARP Enable bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#ga183847901bff6ed293ac42cedcd0a00f">More...</a><br /></td></tr>
<tr class="separator:ga183847901bff6ed293ac42cedcd0a00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608ec88f391d4617d8d196acf88ae4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga608ec88f391d4617d8d196acf88ae4c3">I2C_CR1_ENARP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga183847901bff6ed293ac42cedcd0a00f">I2C_CR1_ENARP_Pos</a>)</td></tr>
<tr class="separator:ga608ec88f391d4617d8d196acf88ae4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4598185d9092edfbf943464bcbb342ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga608ec88f391d4617d8d196acf88ae4c3">I2C_CR1_ENARP_Msk</a></td></tr>
<tr class="separator:ga4598185d9092edfbf943464bcbb342ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6320b277f4eb5ad80869cf46509ab63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gad6320b277f4eb5ad80869cf46509ab63">I2C_CR1_ENPEC_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:gad6320b277f4eb5ad80869cf46509ab63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the PEC Enable bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#gad6320b277f4eb5ad80869cf46509ab63">More...</a><br /></td></tr>
<tr class="separator:gad6320b277f4eb5ad80869cf46509ab63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047dbff196b5cc2e0ca679cf09daad7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga047dbff196b5cc2e0ca679cf09daad7d">I2C_CR1_ENPEC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gad6320b277f4eb5ad80869cf46509ab63">I2C_CR1_ENPEC_Pos</a>)</td></tr>
<tr class="separator:ga047dbff196b5cc2e0ca679cf09daad7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d2eb849f9d55e6298035b61e84ca42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga40d2eb849f9d55e6298035b61e84ca42">I2C_CR1_ENPEC</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga047dbff196b5cc2e0ca679cf09daad7d">I2C_CR1_ENPEC_Msk</a></td></tr>
<tr class="separator:ga40d2eb849f9d55e6298035b61e84ca42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ffd903ba1ddb087e7166a83b30d145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga54ffd903ba1ddb087e7166a83b30d145">I2C_CR1_ENGC_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:ga54ffd903ba1ddb087e7166a83b30d145"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the General Call Enable bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#ga54ffd903ba1ddb087e7166a83b30d145">More...</a><br /></td></tr>
<tr class="separator:ga54ffd903ba1ddb087e7166a83b30d145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eff07d7a774d45f0c0b853be70b1a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga7eff07d7a774d45f0c0b853be70b1a06">I2C_CR1_ENGC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga54ffd903ba1ddb087e7166a83b30d145">I2C_CR1_ENGC_Pos</a>)</td></tr>
<tr class="separator:ga7eff07d7a774d45f0c0b853be70b1a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8c219193b11f8507d7b85831d14912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1d8c219193b11f8507d7b85831d14912">I2C_CR1_ENGC</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga7eff07d7a774d45f0c0b853be70b1a06">I2C_CR1_ENGC_Msk</a></td></tr>
<tr class="separator:ga1d8c219193b11f8507d7b85831d14912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57955bf36ff5f4cd6a753e01817bf3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga57955bf36ff5f4cd6a753e01817bf3b2">I2C_CR1_NOSTRETCH_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memdesc:ga57955bf36ff5f4cd6a753e01817bf3b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Clock Stretching Disable bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#ga57955bf36ff5f4cd6a753e01817bf3b2">More...</a><br /></td></tr>
<tr class="separator:ga57955bf36ff5f4cd6a753e01817bf3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4eb2525f0444cc6320f96cc6c01804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga57955bf36ff5f4cd6a753e01817bf3b2">I2C_CR1_NOSTRETCH_Pos</a>)</td></tr>
<tr class="separator:ga1e4eb2525f0444cc6320f96cc6c01804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</a></td></tr>
<tr class="separator:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26478428c37301f88c8fe5a27ab7cff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga26478428c37301f88c8fe5a27ab7cff0">I2C_CR1_START_Pos</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memdesc:ga26478428c37301f88c8fe5a27ab7cff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Start Generation bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#ga26478428c37301f88c8fe5a27ab7cff0">More...</a><br /></td></tr>
<tr class="separator:ga26478428c37301f88c8fe5a27ab7cff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20183fa72a3acfb6eb7cd333569af62b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga20183fa72a3acfb6eb7cd333569af62b">I2C_CR1_START_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga26478428c37301f88c8fe5a27ab7cff0">I2C_CR1_START_Pos</a>)</td></tr>
<tr class="separator:ga20183fa72a3acfb6eb7cd333569af62b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga2ca7f18dd5bc1130dbefae4ff8736143">I2C_CR1_START</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga20183fa72a3acfb6eb7cd333569af62b">I2C_CR1_START_Msk</a></td></tr>
<tr class="separator:ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1acc4153373e71ad85766145727d751f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1acc4153373e71ad85766145727d751f">I2C_CR1_STOP_Pos</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memdesc:ga1acc4153373e71ad85766145727d751f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Stop Generation bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#ga1acc4153373e71ad85766145727d751f">More...</a><br /></td></tr>
<tr class="separator:ga1acc4153373e71ad85766145727d751f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac560445dddd085e2ec78b6c38d290893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gac560445dddd085e2ec78b6c38d290893">I2C_CR1_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1acc4153373e71ad85766145727d751f">I2C_CR1_STOP_Pos</a>)</td></tr>
<tr class="separator:gac560445dddd085e2ec78b6c38d290893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace70293f3dfa24d448b600fc58e45223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gace70293f3dfa24d448b600fc58e45223">I2C_CR1_STOP</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gac560445dddd085e2ec78b6c38d290893">I2C_CR1_STOP_Msk</a></td></tr>
<tr class="separator:gace70293f3dfa24d448b600fc58e45223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d488ef9214c8e156aa5789193b1af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gac4d488ef9214c8e156aa5789193b1af2">I2C_CR1_ACK_Pos</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memdesc:gac4d488ef9214c8e156aa5789193b1af2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Acknowledge Enable bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#gac4d488ef9214c8e156aa5789193b1af2">More...</a><br /></td></tr>
<tr class="separator:gac4d488ef9214c8e156aa5789193b1af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901752f0d8d57314c1bf5841b4d15927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga901752f0d8d57314c1bf5841b4d15927">I2C_CR1_ACK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gac4d488ef9214c8e156aa5789193b1af2">I2C_CR1_ACK_Pos</a>)</td></tr>
<tr class="separator:ga901752f0d8d57314c1bf5841b4d15927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf933b105259a4bc46a957576adb8d96d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga901752f0d8d57314c1bf5841b4d15927">I2C_CR1_ACK_Msk</a></td></tr>
<tr class="separator:gaf933b105259a4bc46a957576adb8d96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8ebf2be75a57d79c3963cbb73299e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1c8ebf2be75a57d79c3963cbb73299e5">I2C_CR1_POS_Pos</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memdesc:ga1c8ebf2be75a57d79c3963cbb73299e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Acknowledge/PEC Position bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#ga1c8ebf2be75a57d79c3963cbb73299e5">More...</a><br /></td></tr>
<tr class="separator:ga1c8ebf2be75a57d79c3963cbb73299e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44cbb4dfe0bace0e0f63516352cdd686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga44cbb4dfe0bace0e0f63516352cdd686">I2C_CR1_POS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1c8ebf2be75a57d79c3963cbb73299e5">I2C_CR1_POS_Pos</a>)</td></tr>
<tr class="separator:ga44cbb4dfe0bace0e0f63516352cdd686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34721958229a5983f2e95dfeaa8e55c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga34721958229a5983f2e95dfeaa8e55c3">I2C_CR1_POS</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga44cbb4dfe0bace0e0f63516352cdd686">I2C_CR1_POS_Msk</a></td></tr>
<tr class="separator:ga34721958229a5983f2e95dfeaa8e55c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27ac08c854b421c8bbef0f91cb02e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gae27ac08c854b421c8bbef0f91cb02e77">I2C_CR1_PEC_Pos</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memdesc:gae27ac08c854b421c8bbef0f91cb02e77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Packet Error Checking bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#gae27ac08c854b421c8bbef0f91cb02e77">More...</a><br /></td></tr>
<tr class="separator:gae27ac08c854b421c8bbef0f91cb02e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad603ba46a4c90d87755bc21032343a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gad603ba46a4c90d87755bc21032343a8e">I2C_CR1_PEC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gae27ac08c854b421c8bbef0f91cb02e77">I2C_CR1_PEC_Pos</a>)</td></tr>
<tr class="separator:gad603ba46a4c90d87755bc21032343a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d0119253d93a106b5ca704e5020c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gab4d0119253d93a106b5ca704e5020c12">I2C_CR1_PEC</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gad603ba46a4c90d87755bc21032343a8e">I2C_CR1_PEC_Msk</a></td></tr>
<tr class="separator:gab4d0119253d93a106b5ca704e5020c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbad0729b1263ee12efe299c460c7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga2cbad0729b1263ee12efe299c460c7a9">I2C_CR1_ALERT_Pos</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memdesc:ga2cbad0729b1263ee12efe299c460c7a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the SMBus Alert bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#ga2cbad0729b1263ee12efe299c460c7a9">More...</a><br /></td></tr>
<tr class="separator:ga2cbad0729b1263ee12efe299c460c7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1f4432707ef457508aa265173d3ce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga2c1f4432707ef457508aa265173d3ce6">I2C_CR1_ALERT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga2cbad0729b1263ee12efe299c460c7a9">I2C_CR1_ALERT_Pos</a>)</td></tr>
<tr class="separator:ga2c1f4432707ef457508aa265173d3ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga56729ccf93c5d9f5b5b05002e3a2323c">I2C_CR1_ALERT</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga2c1f4432707ef457508aa265173d3ce6">I2C_CR1_ALERT_Msk</a></td></tr>
<tr class="separator:ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f26e1407449ae64fade6b92a5e85bc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga5f26e1407449ae64fade6b92a5e85bc9">I2C_CR1_SWRST_Pos</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memdesc:ga5f26e1407449ae64fade6b92a5e85bc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Position and mask for the Software Reset bit in the I2C_CR1 register.  <a href="group__I2C__CR1__Register__Bit__Definitions.html#ga5f26e1407449ae64fade6b92a5e85bc9">More...</a><br /></td></tr>
<tr class="separator:ga5f26e1407449ae64fade6b92a5e85bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f58f075ab791157d5a7f73d61ea4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga87f58f075ab791157d5a7f73d61ea4a0">I2C_CR1_SWRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga5f26e1407449ae64fade6b92a5e85bc9">I2C_CR1_SWRST_Pos</a>)</td></tr>
<tr class="separator:ga87f58f075ab791157d5a7f73d61ea4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</a>&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga87f58f075ab791157d5a7f73d61ea4a0">I2C_CR1_SWRST_Msk</a></td></tr>
<tr class="separator:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Bit definitions for the I2C Control Register 1 (CR1). </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaf933b105259a4bc46a957576adb8d96d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf933b105259a4bc46a957576adb8d96d">&#9670;&nbsp;</a></span>I2C_CR1_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ACK&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga901752f0d8d57314c1bf5841b4d15927">I2C_CR1_ACK_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Acknowledge Enable </p>

</div>
</div>
<a id="ga901752f0d8d57314c1bf5841b4d15927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga901752f0d8d57314c1bf5841b4d15927">&#9670;&nbsp;</a></span>I2C_CR1_ACK_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ACK_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gac4d488ef9214c8e156aa5789193b1af2">I2C_CR1_ACK_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for Acknowledge Enable </p>

</div>
</div>
<a id="gac4d488ef9214c8e156aa5789193b1af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4d488ef9214c8e156aa5789193b1af2">&#9670;&nbsp;</a></span>I2C_CR1_ACK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ACK_Pos&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position and mask for the Acknowledge Enable bit in the I2C_CR1 register. </p>
<p>Position of Acknowledge Enable bit </p>

</div>
</div>
<a id="ga56729ccf93c5d9f5b5b05002e3a2323c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56729ccf93c5d9f5b5b05002e3a2323c">&#9670;&nbsp;</a></span>I2C_CR1_ALERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ALERT&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga2c1f4432707ef457508aa265173d3ce6">I2C_CR1_ALERT_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Alert </p>

</div>
</div>
<a id="ga2c1f4432707ef457508aa265173d3ce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c1f4432707ef457508aa265173d3ce6">&#9670;&nbsp;</a></span>I2C_CR1_ALERT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ALERT_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga2cbad0729b1263ee12efe299c460c7a9">I2C_CR1_ALERT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for SMBus Alert </p>

</div>
</div>
<a id="ga2cbad0729b1263ee12efe299c460c7a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cbad0729b1263ee12efe299c460c7a9">&#9670;&nbsp;</a></span>I2C_CR1_ALERT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ALERT_Pos&#160;&#160;&#160;(13U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position and mask for the SMBus Alert bit in the I2C_CR1 register. </p>
<p>Position of SMBus Alert bit </p>

</div>
</div>
<a id="ga4598185d9092edfbf943464bcbb342ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4598185d9092edfbf943464bcbb342ac">&#9670;&nbsp;</a></span>I2C_CR1_ENARP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ENARP&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga608ec88f391d4617d8d196acf88ae4c3">I2C_CR1_ENARP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ARP Enable </p>

</div>
</div>
<a id="ga608ec88f391d4617d8d196acf88ae4c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga608ec88f391d4617d8d196acf88ae4c3">&#9670;&nbsp;</a></span>I2C_CR1_ENARP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ENARP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga183847901bff6ed293ac42cedcd0a00f">I2C_CR1_ENARP_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for ARP Enable </p>

</div>
</div>
<a id="ga183847901bff6ed293ac42cedcd0a00f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga183847901bff6ed293ac42cedcd0a00f">&#9670;&nbsp;</a></span>I2C_CR1_ENARP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ENARP_Pos&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position and mask for the ARP Enable bit in the I2C_CR1 register. </p>
<p>Position of ARP Enable bit </p>

</div>
</div>
<a id="ga1d8c219193b11f8507d7b85831d14912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d8c219193b11f8507d7b85831d14912">&#9670;&nbsp;</a></span>I2C_CR1_ENGC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ENGC&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga7eff07d7a774d45f0c0b853be70b1a06">I2C_CR1_ENGC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>General Call Enable </p>

</div>
</div>
<a id="ga7eff07d7a774d45f0c0b853be70b1a06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7eff07d7a774d45f0c0b853be70b1a06">&#9670;&nbsp;</a></span>I2C_CR1_ENGC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ENGC_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga54ffd903ba1ddb087e7166a83b30d145">I2C_CR1_ENGC_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for General Call Enable </p>

</div>
</div>
<a id="ga54ffd903ba1ddb087e7166a83b30d145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54ffd903ba1ddb087e7166a83b30d145">&#9670;&nbsp;</a></span>I2C_CR1_ENGC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ENGC_Pos&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position and mask for the General Call Enable bit in the I2C_CR1 register. </p>
<p>Position of General Call Enable bit </p>

</div>
</div>
<a id="ga40d2eb849f9d55e6298035b61e84ca42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40d2eb849f9d55e6298035b61e84ca42">&#9670;&nbsp;</a></span>I2C_CR1_ENPEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ENPEC&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga047dbff196b5cc2e0ca679cf09daad7d">I2C_CR1_ENPEC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PEC Enable </p>

</div>
</div>
<a id="ga047dbff196b5cc2e0ca679cf09daad7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga047dbff196b5cc2e0ca679cf09daad7d">&#9670;&nbsp;</a></span>I2C_CR1_ENPEC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ENPEC_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gad6320b277f4eb5ad80869cf46509ab63">I2C_CR1_ENPEC_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for PEC Enable </p>

</div>
</div>
<a id="gad6320b277f4eb5ad80869cf46509ab63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6320b277f4eb5ad80869cf46509ab63">&#9670;&nbsp;</a></span>I2C_CR1_ENPEC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_ENPEC_Pos&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position and mask for the PEC Enable bit in the I2C_CR1 register. </p>
<p>Position of PEC Enable bit </p>

</div>
</div>
<a id="ga197aaca79f64e832af3a0a0864c2a08c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga197aaca79f64e832af3a0a0864c2a08c">&#9670;&nbsp;</a></span>I2C_CR1_NOSTRETCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_NOSTRETCH&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Stretching Disable (Slave mode) </p>

</div>
</div>
<a id="ga1e4eb2525f0444cc6320f96cc6c01804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e4eb2525f0444cc6320f96cc6c01804">&#9670;&nbsp;</a></span>I2C_CR1_NOSTRETCH_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_NOSTRETCH_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga57955bf36ff5f4cd6a753e01817bf3b2">I2C_CR1_NOSTRETCH_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for Clock Stretching Disable </p>

</div>
</div>
<a id="ga57955bf36ff5f4cd6a753e01817bf3b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57955bf36ff5f4cd6a753e01817bf3b2">&#9670;&nbsp;</a></span>I2C_CR1_NOSTRETCH_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_NOSTRETCH_Pos&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position and mask for the Clock Stretching Disable bit in the I2C_CR1 register. </p>
<p>Position of Clock Stretching Disable bit </p>

</div>
</div>
<a id="ga953b0d38414808db79da116842ed3262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga953b0d38414808db79da116842ed3262">&#9670;&nbsp;</a></span>I2C_CR1_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_PE&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Enable </p>

</div>
</div>
<a id="ga641d1563a97f92a4c5e20dcdd0756986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga641d1563a97f92a4c5e20dcdd0756986">&#9670;&nbsp;</a></span>I2C_CR1_PE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_PE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga7954738eae12426137b23733f12c7c14">I2C_CR1_PE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for Peripheral Enable </p>

</div>
</div>
<a id="ga7954738eae12426137b23733f12c7c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7954738eae12426137b23733f12c7c14">&#9670;&nbsp;</a></span>I2C_CR1_PE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_PE_Pos&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position and mask for the Peripheral Enable bit in the I2C_CR1 register. </p>
<p>Position of Peripheral Enable bit </p>

</div>
</div>
<a id="gab4d0119253d93a106b5ca704e5020c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4d0119253d93a106b5ca704e5020c12">&#9670;&nbsp;</a></span>I2C_CR1_PEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_PEC&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gad603ba46a4c90d87755bc21032343a8e">I2C_CR1_PEC_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Packet Error Checking </p>

</div>
</div>
<a id="gad603ba46a4c90d87755bc21032343a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad603ba46a4c90d87755bc21032343a8e">&#9670;&nbsp;</a></span>I2C_CR1_PEC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_PEC_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gae27ac08c854b421c8bbef0f91cb02e77">I2C_CR1_PEC_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for Packet Error Checking </p>

</div>
</div>
<a id="gae27ac08c854b421c8bbef0f91cb02e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae27ac08c854b421c8bbef0f91cb02e77">&#9670;&nbsp;</a></span>I2C_CR1_PEC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_PEC_Pos&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position and mask for the Packet Error Checking bit in the I2C_CR1 register. </p>
<p>Position of Packet Error Checking bit </p>

</div>
</div>
<a id="ga34721958229a5983f2e95dfeaa8e55c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34721958229a5983f2e95dfeaa8e55c3">&#9670;&nbsp;</a></span>I2C_CR1_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_POS&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga44cbb4dfe0bace0e0f63516352cdd686">I2C_CR1_POS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Acknowledge/PEC Position (for data reception) </p>

</div>
</div>
<a id="ga44cbb4dfe0bace0e0f63516352cdd686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44cbb4dfe0bace0e0f63516352cdd686">&#9670;&nbsp;</a></span>I2C_CR1_POS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_POS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1c8ebf2be75a57d79c3963cbb73299e5">I2C_CR1_POS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for Acknowledge/PEC Position </p>

</div>
</div>
<a id="ga1c8ebf2be75a57d79c3963cbb73299e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c8ebf2be75a57d79c3963cbb73299e5">&#9670;&nbsp;</a></span>I2C_CR1_POS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_POS_Pos&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position and mask for the Acknowledge/PEC Position bit in the I2C_CR1 register. </p>
<p>Position of Acknowledge/PEC Position bit </p>

</div>
</div>
<a id="ga001198ff898802888edf58f56d5371c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga001198ff898802888edf58f56d5371c9">&#9670;&nbsp;</a></span>I2C_CR1_SMBTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SMBTYPE&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga67a812813bce3b9996dec37eff310945">I2C_CR1_SMBTYPE_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Type </p>

</div>
</div>
<a id="ga67a812813bce3b9996dec37eff310945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67a812813bce3b9996dec37eff310945">&#9670;&nbsp;</a></span>I2C_CR1_SMBTYPE_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SMBTYPE_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gaf03323d716d67da6242e4da7431cd1ea">I2C_CR1_SMBTYPE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for SMBus Type </p>

</div>
</div>
<a id="gaf03323d716d67da6242e4da7431cd1ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf03323d716d67da6242e4da7431cd1ea">&#9670;&nbsp;</a></span>I2C_CR1_SMBTYPE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SMBTYPE_Pos&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position and mask for the SMBus Type bit in the I2C_CR1 register. </p>
<p>Position of SMBus Type bit </p>

</div>
</div>
<a id="ga4cfee7b020a49bd037fa7cf27c796abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cfee7b020a49bd037fa7cf27c796abc">&#9670;&nbsp;</a></span>I2C_CR1_SMBUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SMBUS&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gadf62afbb725efae2aa5a18c7841cfc51">I2C_CR1_SMBUS_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMBus Mode </p>

</div>
</div>
<a id="gadf62afbb725efae2aa5a18c7841cfc51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf62afbb725efae2aa5a18c7841cfc51">&#9670;&nbsp;</a></span>I2C_CR1_SMBUS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SMBUS_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gae26dbc9f9c06eb552db052b0603430c0">I2C_CR1_SMBUS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for SMBus Mode </p>

</div>
</div>
<a id="gae26dbc9f9c06eb552db052b0603430c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae26dbc9f9c06eb552db052b0603430c0">&#9670;&nbsp;</a></span>I2C_CR1_SMBUS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SMBUS_Pos&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position and mask for the SMBus Mode bit in the I2C_CR1 register. </p>
<p>Position of SMBus Mode bit </p>

</div>
</div>
<a id="ga2ca7f18dd5bc1130dbefae4ff8736143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ca7f18dd5bc1130dbefae4ff8736143">&#9670;&nbsp;</a></span>I2C_CR1_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_START&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga20183fa72a3acfb6eb7cd333569af62b">I2C_CR1_START_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Start Generation </p>

</div>
</div>
<a id="ga20183fa72a3acfb6eb7cd333569af62b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20183fa72a3acfb6eb7cd333569af62b">&#9670;&nbsp;</a></span>I2C_CR1_START_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_START_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga26478428c37301f88c8fe5a27ab7cff0">I2C_CR1_START_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for Start Generation </p>

</div>
</div>
<a id="ga26478428c37301f88c8fe5a27ab7cff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26478428c37301f88c8fe5a27ab7cff0">&#9670;&nbsp;</a></span>I2C_CR1_START_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_START_Pos&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position and mask for the Start Generation bit in the I2C_CR1 register. </p>
<p>Position of Start Generation bit </p>

</div>
</div>
<a id="gace70293f3dfa24d448b600fc58e45223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace70293f3dfa24d448b600fc58e45223">&#9670;&nbsp;</a></span>I2C_CR1_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_STOP&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#gac560445dddd085e2ec78b6c38d290893">I2C_CR1_STOP_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stop Generation </p>

</div>
</div>
<a id="gac560445dddd085e2ec78b6c38d290893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac560445dddd085e2ec78b6c38d290893">&#9670;&nbsp;</a></span>I2C_CR1_STOP_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_STOP_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga1acc4153373e71ad85766145727d751f">I2C_CR1_STOP_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for Stop Generation </p>

</div>
</div>
<a id="ga1acc4153373e71ad85766145727d751f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1acc4153373e71ad85766145727d751f">&#9670;&nbsp;</a></span>I2C_CR1_STOP_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_STOP_Pos&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position and mask for the Stop Generation bit in the I2C_CR1 register. </p>
<p>Position of Stop Generation bit </p>

</div>
</div>
<a id="ga8dc661ef13da02e5bcb943f2003d576d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dc661ef13da02e5bcb943f2003d576d">&#9670;&nbsp;</a></span>I2C_CR1_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SWRST&#160;&#160;&#160;<a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga87f58f075ab791157d5a7f73d61ea4a0">I2C_CR1_SWRST_Msk</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Software Reset </p>

</div>
</div>
<a id="ga87f58f075ab791157d5a7f73d61ea4a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87f58f075ab791157d5a7f73d61ea4a0">&#9670;&nbsp;</a></span>I2C_CR1_SWRST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SWRST_Msk&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group__I2C__CR1__Register__Bit__Definitions.html#ga5f26e1407449ae64fade6b92a5e85bc9">I2C_CR1_SWRST_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for Software Reset </p>

</div>
</div>
<a id="ga5f26e1407449ae64fade6b92a5e85bc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f26e1407449ae64fade6b92a5e85bc9">&#9670;&nbsp;</a></span>I2C_CR1_SWRST_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_CR1_SWRST_Pos&#160;&#160;&#160;(15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Position and mask for the Software Reset bit in the I2C_CR1 register. </p>
<p>Position of Software Reset bit </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
