TimeQuest Timing Analyzer report for top
Wed Jun 28 13:14:44 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 12. Setup: 'clk'
 13. Setup: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 14. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 15. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 16. Hold: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 17. Hold: 'clk'
 18. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 19. Hold: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 20. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 21. Recovery: 'clk'
 22. Recovery: 'rs232_rx'
 23. Recovery: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 24. Recovery: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 25. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 26. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 27. Removal: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 28. Removal: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 29. Removal: 'clk'
 30. Removal: 'rs232_rx'
 31. Minimum Pulse Width: 'clk'
 32. Minimum Pulse Width: 'rs232_rx'
 33. Minimum Pulse Width: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'
 34. Minimum Pulse Width: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'
 35. Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 36. Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Propagation Delay
 42. Minimum Propagation Delay
 43. Output Enable Times
 44. Minimum Output Enable Times
 45. Output Disable Times
 46. Minimum Output Disable Times
 47. Setup Transfers
 48. Hold Transfers
 49. Recovery Transfers
 50. Removal Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; top                                                ;
; Device Family      ; MAX II                                             ;
; Device Name        ; EPM570T100C5                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow Model                                         ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+
; Clock Name                                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                       ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+
; clk                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                       ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack } ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { I2C_MASTER:I2C_MASTER_instance|scl_clk }                    ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }                       ;
; rs232_rx                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                                  ;
; speed_select:speed_select|buad_clk_rx_reg                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg }                 ;
+-----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                    ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 62.96 MHz  ; 62.96 MHz       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ;      ;
; 87.97 MHz  ; 87.97 MHz       ; speed_select:speed_select|buad_clk_rx_reg                 ;      ;
; 99.08 MHz  ; 99.08 MHz       ; clk                                                       ;      ;
; 135.03 MHz ; 135.03 MHz      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ;      ;
; 446.03 MHz ; 446.03 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg                       ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Setup Summary                                                                       ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; -11.779 ; -591.733      ;
; clk                                                       ; -9.858  ; -1148.126     ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; -6.406  ; -72.103       ;
; speed_select:speed_select|buad_clk_rx_reg                 ; -5.184  ; -94.333       ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; -1.242  ; -1.242        ;
+-----------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------+
; Hold Summary                                                                       ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; -2.918 ; -2.918        ;
; clk                                                       ; -1.819 ; -1.819        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; -1.350 ; -10.873       ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; -0.596 ; -1.293        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; 1.688  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Recovery Summary                                                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk                                                       ; -4.499 ; -409.297      ;
; rs232_rx                                                  ; -3.910 ; -3.910        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; -3.473 ; -144.237      ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; -1.163 ; -9.304        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; 1.101  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Removal Summary                                                                    ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg                 ; -1.155 ; -1.155        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.609  ; 0.000         ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 2.391  ; 0.000         ;
; clk                                                       ; 2.953  ; 0.000         ;
; rs232_rx                                                  ; 4.356  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                        ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clk                                                       ; -2.289 ; -2.289        ;
; rs232_rx                                                  ; -2.289 ; -2.289        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.234  ; 0.000         ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 0.234  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg                 ; 0.234  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                                                                                                                       ;
+---------+--------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                          ; To Node                                                                     ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -11.779 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.446     ;
; -11.650 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.317     ;
; -11.360 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 12.027     ;
; -11.295 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.962     ;
; -11.273 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.940     ;
; -11.273 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.940     ;
; -11.273 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.940     ;
; -11.273 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.940     ;
; -11.273 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.940     ;
; -11.273 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.940     ;
; -11.249 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.916     ;
; -11.231 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.898     ;
; -11.166 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.833     ;
; -11.144 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.811     ;
; -11.144 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.811     ;
; -11.144 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.811     ;
; -11.144 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.811     ;
; -11.144 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.811     ;
; -11.144 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.811     ;
; -11.091 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.758     ;
; -11.027 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.694     ;
; -11.027 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.694     ;
; -11.015 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.682     ;
; -10.980 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.647     ;
; -10.898 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.565     ;
; -10.898 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.565     ;
; -10.885 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.552     ;
; -10.772 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.439     ;
; -10.771 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.438     ;
; -10.759 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.426     ;
; -10.745 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda              ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.412     ;
; -10.684 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.351     ;
; -10.674 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.341     ;
; -10.663 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.330     ;
; -10.643 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.310     ;
; -10.642 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.309     ;
; -10.630 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.297     ;
; -10.619 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.286     ;
; -10.616 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda              ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.283     ;
; -10.597 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.264     ;
; -10.597 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.264     ;
; -10.597 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.264     ;
; -10.597 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.264     ;
; -10.597 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.264     ;
; -10.597 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.264     ;
; -10.561 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.228     ;
; -10.545 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.212     ;
; -10.534 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.201     ;
; -10.496 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.163     ;
; -10.482 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.149     ;
; -10.474 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.141     ;
; -10.474 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.141     ;
; -10.474 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.141     ;
; -10.474 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.141     ;
; -10.474 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.141     ;
; -10.474 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.141     ;
; -10.466 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.133     ;
; -10.463 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.130     ;
; -10.451 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.118     ;
; -10.427 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.094     ;
; -10.404 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.071     ;
; -10.401 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.068     ;
; -10.398 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.065     ;
; -10.383 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.050     ;
; -10.379 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.046     ;
; -10.379 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.046     ;
; -10.379 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.046     ;
; -10.379 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.046     ;
; -10.379 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.046     ;
; -10.379 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.046     ;
; -10.377 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.044     ;
; -10.376 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.043     ;
; -10.376 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.043     ;
; -10.376 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.043     ;
; -10.376 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.043     ;
; -10.376 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.043     ;
; -10.376 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.043     ;
; -10.351 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.018     ;
; -10.351 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.018     ;
; -10.351 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.018     ;
; -10.351 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.018     ;
; -10.351 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.018     ;
; -10.351 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.018     ;
; -10.333 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 11.000     ;
; -10.310 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.977     ;
; -10.310 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.977     ;
; -10.310 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.977     ;
; -10.310 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.977     ;
; -10.310 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.977     ;
; -10.310 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.977     ;
; -10.298 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.965     ;
; -10.267 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.934     ;
; -10.254 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7     ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.921     ;
; -10.248 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.915     ;
; -10.248 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.915     ;
; -10.238 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.905     ;
; -10.228 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.895     ;
; -10.228 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.895     ;
; -10.226 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.893     ;
; -10.222 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 0.000      ; 10.889     ;
+---------+--------------------------------------------------------------------+-----------------------------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                                                                          ;
+--------+----------------------------------------------+--------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                    ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+--------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; -9.858 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|data_reg[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.857      ;
; -9.714 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|data_reg[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.713      ;
; -9.619 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|WR          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.618      ;
; -9.617 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|RD          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.616      ;
; -9.591 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|data_reg[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.590      ;
; -9.571 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|data_reg[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.570      ;
; -9.533 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|data_reg[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.532      ;
; -9.475 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|WR          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.474      ;
; -9.473 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|RD          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.472      ;
; -9.352 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|WR          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.351      ;
; -9.350 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|RD          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.349      ;
; -9.332 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|WR          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.331      ;
; -9.330 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|RD          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.329      ;
; -9.294 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|WR          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.293      ;
; -9.292 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|RD          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.291      ;
; -9.284 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|data_reg[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.283      ;
; -9.284 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|data_reg[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.283      ;
; -9.204 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|data_reg[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.203      ;
; -9.140 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|data_reg[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.139      ;
; -9.140 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|data_reg[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.139      ;
; -9.093 ; Rx_cmd[13]                                   ; linkICW                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.760      ;
; -9.091 ; Rx_cmd[13]                                   ; linkICR                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.758      ;
; -9.046 ; Rx_cmd[19]                                   ; linkICW                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.713      ;
; -9.044 ; Rx_cmd[19]                                   ; linkICR                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.711      ;
; -9.017 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|data_reg[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.016      ;
; -9.017 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|data_reg[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 7.016      ;
; -8.997 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|data_reg[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.996      ;
; -8.997 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|data_reg[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.996      ;
; -8.965 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|WR          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.964      ;
; -8.963 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|RD          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.962      ;
; -8.959 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|data_reg[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.958      ;
; -8.959 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|data_reg[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.958      ;
; -8.947 ; Rx_cmd[13]                                   ; i2c_rst                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.614      ;
; -8.911 ; Rx_cmd[17]                                   ; linkICW                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.578      ;
; -8.909 ; Rx_cmd[17]                                   ; linkICR                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.576      ;
; -8.905 ; Rx_cmd[11]                                   ; linkICW                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.572      ;
; -8.903 ; Rx_cmd[11]                                   ; linkICR                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.570      ;
; -8.900 ; Rx_cmd[19]                                   ; i2c_rst                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.567      ;
; -8.765 ; Rx_cmd[17]                                   ; i2c_rst                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.432      ;
; -8.759 ; Rx_cmd[11]                                   ; i2c_rst                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.426      ;
; -8.726 ; Rx_cmd[10]                                   ; linkICW                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.393      ;
; -8.724 ; Rx_cmd[10]                                   ; linkICR                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.391      ;
; -8.673 ; Rx_cmd[21]                                   ; linkICW                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.340      ;
; -8.671 ; Rx_cmd[21]                                   ; linkICR                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.338      ;
; -8.642 ; Rx_cmd[13]                                   ; RD_EN                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.309      ;
; -8.630 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|data_reg[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.629      ;
; -8.630 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|data_reg[0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.629      ;
; -8.624 ; Rx_cmd[13]                                   ; led~reg0                                   ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.291      ;
; -8.602 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|data_reg[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.601      ;
; -8.595 ; Rx_cmd[19]                                   ; RD_EN                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.262      ;
; -8.583 ; Rx_cmd[13]                                   ; WR_EN                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.250      ;
; -8.580 ; Rx_cmd[10]                                   ; i2c_rst                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.247      ;
; -8.577 ; Rx_cmd[19]                                   ; led~reg0                                   ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.244      ;
; -8.536 ; Rx_cmd[19]                                   ; WR_EN                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.203      ;
; -8.527 ; Rx_cmd[21]                                   ; i2c_rst                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.194      ;
; -8.503 ; Rx_cmd[18]                                   ; linkICW                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.170      ;
; -8.501 ; Rx_cmd[18]                                   ; linkICR                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.168      ;
; -8.482 ; Rx_cmd[5]                                    ; linkICW                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.149      ;
; -8.480 ; Rx_cmd[5]                                    ; linkICR                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.147      ;
; -8.460 ; Rx_cmd[17]                                   ; RD_EN                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.127      ;
; -8.454 ; Rx_cmd[11]                                   ; RD_EN                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.121      ;
; -8.442 ; Rx_cmd[17]                                   ; led~reg0                                   ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.109      ;
; -8.439 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|data_reg[1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.438      ;
; -8.436 ; Rx_cmd[11]                                   ; led~reg0                                   ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.103      ;
; -8.401 ; Rx_cmd[17]                                   ; WR_EN                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.068      ;
; -8.395 ; Rx_cmd[11]                                   ; WR_EN                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.062      ;
; -8.383 ; Rx_cmd[20]                                   ; linkICW                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.050      ;
; -8.382 ; Rx_cmd[15]                                   ; linkICW                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.049      ;
; -8.381 ; Rx_cmd[20]                                   ; linkICR                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.048      ;
; -8.380 ; Rx_cmd[15]                                   ; linkICR                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.047      ;
; -8.367 ; Rx_cmd[23]                                   ; linkICW                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.034      ;
; -8.365 ; Rx_cmd[23]                                   ; linkICR                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.032      ;
; -8.363 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|WR          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.362      ;
; -8.361 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|RD          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.360      ;
; -8.357 ; Rx_cmd[18]                                   ; i2c_rst                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.024      ;
; -8.336 ; Rx_cmd[5]                                    ; i2c_rst                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 9.003      ;
; -8.297 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|data_reg[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.296      ;
; -8.297 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|data_reg[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.296      ;
; -8.275 ; Rx_cmd[10]                                   ; RD_EN                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.942      ;
; -8.257 ; Rx_cmd[10]                                   ; led~reg0                                   ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.924      ;
; -8.237 ; Rx_cmd[20]                                   ; i2c_rst                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.904      ;
; -8.236 ; Rx_cmd[15]                                   ; i2c_rst                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.903      ;
; -8.222 ; Rx_cmd[21]                                   ; RD_EN                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.889      ;
; -8.221 ; Rx_cmd[23]                                   ; i2c_rst                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.888      ;
; -8.216 ; Rx_cmd[10]                                   ; WR_EN                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.883      ;
; -8.204 ; Rx_cmd[21]                                   ; led~reg0                                   ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.871      ;
; -8.200 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|WR          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.199      ;
; -8.198 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|RD          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.197      ;
; -8.197 ; Rx_cmd[7]                                    ; linkICW                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.864      ;
; -8.195 ; Rx_cmd[7]                                    ; linkICR                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.862      ;
; -8.163 ; Rx_cmd[21]                                   ; WR_EN                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.830      ;
; -8.153 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|data_reg[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.152      ;
; -8.153 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|data_reg[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.152      ;
; -8.052 ; Rx_cmd[18]                                   ; RD_EN                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.719      ;
; -8.051 ; Rx_cmd[7]                                    ; i2c_rst                                    ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.718      ;
; -8.034 ; Rx_cmd[18]                                   ; led~reg0                                   ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.701      ;
; -8.031 ; Rx_cmd[5]                                    ; RD_EN                                      ; clk                                                       ; clk         ; 1.000        ; 0.000      ; 8.698      ;
; -8.030 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|data_reg[3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.029      ;
; -8.030 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|data_reg[2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.029      ;
; -8.028 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|data_reg[4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk         ; 1.000        ; -2.668     ; 6.027      ;
+--------+----------------------------------------------+--------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                                                                                                                            ;
+--------+----------------------------------------------+------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -6.406 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 7.073      ;
; -6.286 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.953      ;
; -6.281 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.948      ;
; -6.235 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.902      ;
; -6.207 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.874      ;
; -6.052 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.719      ;
; -5.802 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.469      ;
; -5.802 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.469      ;
; -5.682 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.349      ;
; -5.682 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.349      ;
; -5.677 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.344      ;
; -5.677 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.344      ;
; -5.631 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.298      ;
; -5.631 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.298      ;
; -5.603 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.270      ;
; -5.603 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.270      ;
; -5.544 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.211      ;
; -5.448 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.115      ;
; -5.448 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.115      ;
; -5.384 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.051      ;
; -5.384 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.051      ;
; -5.384 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.051      ;
; -5.384 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.051      ;
; -5.384 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 6.051      ;
; -5.298 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.965      ;
; -5.264 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.931      ;
; -5.264 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.931      ;
; -5.264 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.931      ;
; -5.264 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.931      ;
; -5.264 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.931      ;
; -5.259 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.926      ;
; -5.259 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.926      ;
; -5.259 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.926      ;
; -5.259 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.926      ;
; -5.259 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.926      ;
; -5.213 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.880      ;
; -5.213 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.880      ;
; -5.213 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.880      ;
; -5.213 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.880      ;
; -5.213 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.880      ;
; -5.185 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.852      ;
; -5.185 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.852      ;
; -5.185 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.852      ;
; -5.185 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.852      ;
; -5.185 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.852      ;
; -5.030 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.697      ;
; -5.030 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.697      ;
; -5.030 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.697      ;
; -5.030 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.697      ;
; -5.030 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.697      ;
; -4.940 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.607      ;
; -4.940 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.607      ;
; -4.694 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.361      ;
; -4.694 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.361      ;
; -4.522 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.189      ;
; -4.522 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.189      ;
; -4.522 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.189      ;
; -4.522 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.189      ;
; -4.522 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 5.189      ;
; -4.276 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.943      ;
; -4.276 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.943      ;
; -4.276 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.943      ;
; -4.276 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.943      ;
; -4.276 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.943      ;
; -3.735 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.402      ;
; -3.735 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.402      ;
; -3.735 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.402      ;
; -3.480 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.147      ;
; -3.480 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.147      ;
; -3.480 ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 4.147      ;
; -3.322 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.989      ;
; -3.322 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.989      ;
; -3.322 ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.989      ;
; -3.314 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.981      ;
; -3.304 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.971      ;
; -3.304 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.971      ;
; -3.304 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.971      ;
; -3.304 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.971      ;
; -3.304 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.971      ;
; -3.304 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.971      ;
; -3.304 ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.971      ;
; -3.268 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.935      ;
; -3.230 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.897      ;
; -3.230 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.897      ;
; -3.230 ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.897      ;
; -3.227 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.894      ;
; -3.227 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.894      ;
; -3.227 ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.894      ;
; -3.191 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.858      ;
; -3.179 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.846      ;
; -3.179 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.846      ;
; -3.179 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.846      ;
; -3.179 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.846      ;
; -3.179 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.846      ;
; -3.179 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.846      ;
; -3.179 ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.846      ;
; -3.145 ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.812      ;
; -3.105 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.772      ;
; -3.105 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.772      ;
; -3.105 ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 0.000      ; 3.772      ;
+--------+----------------------------------------------+------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -5.184 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.351      ;
; -5.184 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.351      ;
; -5.184 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.351      ;
; -5.184 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.351      ;
; -5.184 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.351      ;
; -5.184 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.351      ;
; -5.184 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.351      ;
; -5.184 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.351      ;
; -4.987 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.154      ;
; -4.967 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.134      ;
; -4.967 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.134      ;
; -4.821 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.988      ;
; -4.816 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.983      ;
; -4.772 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.939      ;
; -4.772 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.939      ;
; -4.687 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.854      ;
; -4.682 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.849      ;
; -4.682 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.849      ;
; -4.680 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.847      ;
; -4.678 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.845      ;
; -4.678 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.845      ;
; -4.647 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.814      ;
; -4.504 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.671      ;
; -4.504 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.671      ;
; -4.504 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.671      ;
; -4.504 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.671      ;
; -4.504 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.671      ;
; -4.504 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.671      ;
; -4.504 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.671      ;
; -4.504 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.671      ;
; -4.402 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.569      ;
; -4.401 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.568      ;
; -4.375 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.542      ;
; -4.367 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.534      ;
; -4.345 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.512      ;
; -4.298 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.465      ;
; -4.298 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.465      ;
; -4.284 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.451      ;
; -4.284 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.451      ;
; -4.197 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.364      ;
; -4.197 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.364      ;
; -4.197 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.364      ;
; -4.197 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.364      ;
; -4.197 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.364      ;
; -4.197 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.364      ;
; -4.197 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.364      ;
; -4.197 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.364      ;
; -4.160 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.327      ;
; -4.160 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.327      ;
; -4.160 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.327      ;
; -4.160 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.327      ;
; -4.160 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.327      ;
; -4.160 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.327      ;
; -4.160 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.327      ;
; -4.160 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.327      ;
; -3.980 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.147      ;
; -3.835 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.002      ;
; -3.739 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.906      ;
; -3.673 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.840      ;
; -3.664 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.831      ;
; -3.636 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.803      ;
; -3.586 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.753      ;
; -3.581 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.748      ;
; -3.575 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.742      ;
; -3.570 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.737      ;
; -3.375 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.542      ;
; -3.062 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.229      ;
; -2.705 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.872      ;
; -2.604 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.271      ;
; -2.566 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.233      ;
; -2.533 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.200      ;
; -2.512 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.179      ;
; -2.511 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.178      ;
; -2.510 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.177      ;
; -2.509 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.176      ;
; -2.320 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.987      ;
; -2.310 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.977      ;
; -2.306 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.973      ;
; -2.212 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.879      ;
; -2.166 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.833      ;
; -2.121 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.788      ;
; -2.101 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.768      ;
; -2.100 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.767      ;
; -2.099 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.766      ;
; -2.032 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.699      ;
; -1.991 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.658      ;
; -1.955 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.622      ;
; -1.954 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.621      ;
; -1.950 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.617      ;
; -1.867 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.534      ;
; -1.840 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.507      ;
; -1.840 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.507      ;
; -1.839 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.506      ;
; -1.785 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.452      ;
; -1.735 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.402      ;
; -1.603 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.270      ;
; -1.221 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.888      ;
; -1.212 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.879      ;
; -1.211 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.878      ;
; -1.203 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.870      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.242 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.909      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                      ; Launch Clock                                              ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+--------------+------------+------------+
; -2.918 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 4.693      ; 2.372      ;
; -2.418 ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; -0.500       ; 4.693      ; 2.372      ;
; 1.152  ; I2C_MASTER:I2C_MASTER_instance|WR                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 2.385      ;
; 1.161  ; I2C_MASTER:I2C_MASTER_instance|WR                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 2.394      ;
; 1.195  ; I2C_MASTER:I2C_MASTER_instance|WR                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 2.428      ;
; 1.253  ; I2C_MASTER:I2C_MASTER_instance|RD                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 2.486      ;
; 1.362  ; I2C_MASTER:I2C_MASTER_instance|WR                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 2.595      ;
; 1.374  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.595      ;
; 1.378  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit6  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.599      ;
; 1.544  ; I2C_MASTER:I2C_MASTER_instance|RD                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 2.777      ;
; 1.653  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.874      ;
; 1.742  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 1.963      ;
; 1.803  ; I2C_MASTER:I2C_MASTER_instance|RD                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 3.036      ;
; 1.803  ; I2C_MASTER:I2C_MASTER_instance|RD                                            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 3.036      ;
; 1.909  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.130      ;
; 1.925  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.146      ;
; 1.928  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.149      ;
; 1.956  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.177      ;
; 1.976  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.197      ;
; 1.977  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.198      ;
; 1.980  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.201      ;
; 1.993  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.214      ;
; 2.065  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.286      ;
; 2.107  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.328      ;
; 2.142  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.363      ;
; 2.143  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.364      ;
; 2.144  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.365      ;
; 2.150  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.371      ;
; 2.161  ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 3.394      ;
; 2.163  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.384      ;
; 2.190  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.411      ;
; 2.231  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.232  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.453      ;
; 2.232  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.453      ;
; 2.234  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.455      ;
; 2.237  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.458      ;
; 2.238  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.459      ;
; 2.239  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.460      ;
; 2.240  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.461      ;
; 2.241  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.462      ;
; 2.242  ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 3.475      ;
; 2.324  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.545      ;
; 2.447  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.668      ;
; 2.508  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.729      ;
; 2.539  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.760      ;
; 2.548  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.769      ;
; 2.603  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.824      ;
; 2.646  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.867      ;
; 2.666  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.887      ;
; 2.679  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.900      ;
; 2.693  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.914      ;
; 2.702  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.923      ;
; 2.702  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.923      ;
; 2.714  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.935      ;
; 2.720  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state               ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state               ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 2.941      ;
; 2.723  ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 3.956      ;
; 2.842  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.063      ;
; 2.843  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.064      ;
; 2.843  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.064      ;
; 2.849  ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.082      ;
; 2.858  ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                                   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.091      ;
; 2.878  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.099      ;
; 2.946  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.167      ;
; 3.089  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.310      ;
; 3.113  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.334      ;
; 3.115  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.336      ;
; 3.141  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.374      ;
; 3.144  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.365      ;
; 3.168  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.401      ;
; 3.201  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.422      ;
; 3.203  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.424      ;
; 3.245  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7]        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.466      ;
; 3.294  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.515      ;
; 3.294  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.515      ;
; 3.301  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.522      ;
; 3.301  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.522      ;
; 3.386  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.607      ;
; 3.395  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.616      ;
; 3.396  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]            ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.617      ;
; 3.482  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.715      ;
; 3.489  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state               ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.710      ;
; 3.498  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.719      ;
; 3.521  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.742      ;
; 3.546  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.767      ;
; 3.553  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.774      ;
; 3.562  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.783      ;
; 3.572  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.793      ;
; 3.606  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.827      ;
; 3.607  ; i2c_rst                                                                      ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|wr_state               ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.840      ;
; 3.621  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.842      ;
; 3.641  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.862      ;
; 3.671  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.892      ;
; 3.680  ; WR_EN                                                                        ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.913      ;
; 3.708  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.929      ;
; 3.751  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.972      ;
; 3.752  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 0.000      ; 3.973      ;
; 3.792  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; -0.500       ; 0.000      ; 3.513      ;
+--------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                              ; Launch Clock                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+
; -1.819 ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                               ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; clk         ; 0.000        ; 3.681      ; 2.459      ;
; -1.319 ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                  ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                               ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; clk         ; -0.500       ; 3.681      ; 2.459      ;
; 1.333  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|buad_clk_rx_reg                                            ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; 0.000        ; 3.681      ; 5.611      ;
; 1.404  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out1    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out0 ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.625      ;
; 1.412  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out6    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out5 ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.633      ;
; 1.421  ; Buff_temp[10]                                                                           ; Rx_cmd[10]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.642      ;
; 1.422  ; Buff_temp[17]                                                                           ; Rx_cmd[17]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.643      ;
; 1.422  ; Buff_temp[2]                                                                            ; Rx_cmd[2]                                                                            ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.643      ;
; 1.422  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out2    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out1 ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.643      ;
; 1.432  ; Buff_temp[13]                                                                           ; Rx_cmd[13]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.653      ;
; 1.645  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in2      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[2]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.866      ;
; 1.646  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out_end ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out2                 ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.867      ;
; 1.650  ; Buff_temp[19]                                                                           ; Buff_temp[19]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.871      ;
; 1.658  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[6]              ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[6]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.879      ;
; 1.662  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.10                ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.00             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.883      ;
; 1.666  ; Buff_temp[16]                                                                           ; Buff_temp[16]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.887      ;
; 1.668  ; Flag_temp                                                                               ; Current.WAIT                                                                         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.889      ;
; 1.668  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[0]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[0]         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.889      ;
; 1.669  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out7    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out7 ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.890      ;
; 1.669  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[4]              ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[4]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.890      ;
; 1.670  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read                  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read               ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.891      ;
; 1.672  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out7    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out6 ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.893      ;
; 1.676  ; Buff_temp[23]                                                                           ; Buff_temp[23]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.897      ;
; 1.676  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]              ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.897      ;
; 1.677  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.11                ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.11             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.898      ;
; 1.678  ; Buff_temp[14]                                                                           ; Buff_temp[14]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.899      ;
; 1.678  ; Buff_temp[9]                                                                            ; Buff_temp[9]                                                                         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.899      ;
; 1.678  ; Buff_temp[8]                                                                            ; Buff_temp[8]                                                                         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.899      ;
; 1.681  ; Buff_temp[14]                                                                           ; Buff_temp[22]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.902      ;
; 1.682  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.idle             ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.903      ;
; 1.684  ; Buff_temp[9]                                                                            ; Buff_temp[17]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.905      ;
; 1.686  ; Buff_temp[23]                                                                           ; Rx_cmd[23]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.907      ;
; 1.690  ; Buff_temp[11]                                                                           ; Rx_cmd[11]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.911      ;
; 1.692  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_write       ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_end   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.913      ;
; 1.693  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_in_ack      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_in_ack   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.914      ;
; 1.694  ; Buff_temp[7]                                                                            ; Rx_cmd[7]                                                                            ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.915      ;
; 1.696  ; Buff_temp[7]                                                                            ; Buff_temp[15]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.917      ;
; 1.764  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi                    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi0                ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.985      ;
; 1.770  ; Buff_temp[19]                                                                           ; Rx_cmd[19]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 1.991      ;
; 1.795  ; Buff_temp[4]                                                                            ; Rx_cmd[4]                                                                            ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.016      ;
; 1.801  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[2]               ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[2]          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.022      ;
; 1.811  ; Buff_temp[3]                                                                            ; Rx_cmd[3]                                                                            ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.032      ;
; 1.821  ; Buff_temp[16]                                                                           ; Rx_cmd[16]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.042      ;
; 1.825  ; Buff_temp[18]                                                                           ; Rx_cmd[18]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.046      ;
; 1.833  ; my_uart_rx:my_uart_rx|rx_enable_reg                                                     ; speed_select:speed_select|buad_clk_rx_reg                                            ; my_uart_rx:my_uart_rx|rx_enable_reg    ; clk         ; -0.500       ; 3.681      ; 5.611      ;
; 1.853  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[6]               ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[6]          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.074      ;
; 1.855  ; Buff_temp[20]                                                                           ; Rx_cmd[20]                                                                           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.076      ;
; 1.907  ; Current.IDLE                                                                            ; Current.IDLE                                                                         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.128      ;
; 1.916  ; Buff_temp[12]                                                                           ; Buff_temp[12]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.137      ;
; 1.918  ; linkSPI                                                                                 ; linkSPI                                                                              ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.139      ;
; 1.918  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[1]              ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[1]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.139      ;
; 1.921  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_ack         ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_ack      ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.142      ;
; 1.925  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[5]              ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[5]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.146      ;
; 1.926  ; Buff_temp[20]                                                                           ; Buff_temp[20]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.147      ;
; 1.933  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.01                ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.01             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.154      ;
; 1.934  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[0]           ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[0]        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.155      ;
; 1.935  ; Buff_temp[10]                                                                           ; Buff_temp[10]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.156      ;
; 1.936  ; Buff_temp[21]                                                                           ; Buff_temp[21]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.157      ;
; 1.940  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|start_bus_reg               ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.161      ;
; 1.941  ; Buff_temp[3]                                                                            ; Buff_temp[3]                                                                         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.162      ;
; 1.943  ; Buff_temp[17]                                                                           ; Buff_temp[17]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.164      ;
; 1.943  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in3      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in3   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.164      ;
; 1.944  ; Buff_temp[2]                                                                            ; Buff_temp[2]                                                                         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.165      ;
; 1.945  ; Buff_temp[5]                                                                            ; Buff_temp[5]                                                                         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.166      ;
; 1.946  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|flag                        ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|flag                     ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.167      ;
; 1.946  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.167      ;
; 1.947  ; Buff_temp[5]                                                                            ; Buff_temp[13]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.168      ;
; 1.947  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.00                ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.10             ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.168      ;
; 1.948  ; Buff_temp[10]                                                                           ; Buff_temp[18]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.169      ;
; 1.949  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[4]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.170      ;
; 1.951  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in3      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[3]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.172      ;
; 1.951  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in6      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in6   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.172      ;
; 1.955  ; Buff_temp[3]                                                                            ; Buff_temp[11]                                                                        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.176      ;
; 1.960  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in6      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in6   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.181      ;
; 1.963  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in6      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in5   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.184      ;
; 1.965  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in6      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[6]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.186      ;
; 1.966  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in5      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in4   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.187      ;
; 1.967  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in0      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in0   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.188      ;
; 1.968  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in5      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.189      ;
; 1.972  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in0      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[0]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.193      ;
; 1.972  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in6      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in5   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.193      ;
; 1.973  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in2      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in2   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.194      ;
; 1.989  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in2      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in1   ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.210      ;
; 1.991  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in2      ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[2]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.212      ;
; 2.048  ; speed_select:speed_select|cnt_rx[12]                                                    ; speed_select:speed_select|cnt_rx[12]                                                 ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.269      ;
; 2.073  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out3    ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out2 ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.294      ;
; 2.107  ; speed_select:speed_select|cnt_rx[5]                                                     ; speed_select:speed_select|cnt_rx[5]                                                  ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.114  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[5]               ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[5]          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.335      ;
; 2.117  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[0]              ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[0]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[1]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[1]         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[2]            ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[2]         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.126  ; Current.SAVE                                                                            ; Current.SAVE                                                                         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[0]               ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[0]            ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[2]           ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[2]        ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.128  ; WR_EN                                                                                   ; WR_EN                                                                                ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.349      ;
; 2.133  ; speed_select:speed_select|cnt_rx[6]                                                     ; speed_select:speed_select|cnt_rx[6]                                                  ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.354      ;
; 2.133  ; i2c_rst_slv                                                                             ; i2c_rst_slv                                                                          ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.354      ;
; 2.135  ; Buff_temp[1]                                                                            ; Buff_temp[1]                                                                         ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_rx[8]                                                     ; speed_select:speed_select|cnt_rx[8]                                                  ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[2]              ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[2]           ; clk                                    ; clk         ; 0.000        ; 0.000      ; 2.356      ;
+--------+-----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.350 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.264      ; 4.511      ;
; -1.350 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.264      ; 4.511      ;
; -1.350 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.264      ; 4.511      ;
; -1.350 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.264      ; 4.511      ;
; -1.350 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.264      ; 4.511      ;
; -1.350 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.264      ; 4.511      ;
; -1.350 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.264      ; 4.511      ;
; -1.350 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.264      ; 4.511      ;
; -0.850 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.264      ; 4.511      ;
; -0.850 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.264      ; 4.511      ;
; -0.850 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.264      ; 4.511      ;
; -0.850 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.264      ; 4.511      ;
; -0.850 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.264      ; 4.511      ;
; -0.850 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.264      ; 4.511      ;
; -0.850 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.264      ; 4.511      ;
; -0.850 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.264      ; 4.511      ;
; -0.073 ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.264      ; 5.412      ;
; 0.185  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.264      ; 5.670      ;
; 0.186  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.264      ; 5.671      ;
; 0.309  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.264      ; 5.794      ;
; 0.398  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.264      ; 5.883      ;
; 0.403  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.264      ; 5.888      ;
; 0.427  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.264      ; 5.412      ;
; 0.429  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.264      ; 5.914      ;
; 0.434  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.264      ; 5.919      ;
; 0.685  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.264      ; 5.670      ;
; 0.686  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.264      ; 5.671      ;
; 0.809  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.264      ; 5.794      ;
; 0.898  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.264      ; 5.883      ;
; 0.903  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.264      ; 5.888      ;
; 0.929  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.264      ; 5.914      ;
; 0.934  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.264      ; 5.919      ;
; 1.649  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.870      ;
; 1.657  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.878      ;
; 1.658  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.879      ;
; 1.667  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.888      ;
; 2.049  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.270      ;
; 2.181  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.402      ;
; 2.231  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.452      ;
; 2.285  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.506      ;
; 2.286  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.507      ;
; 2.286  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.507      ;
; 2.313  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.534      ;
; 2.396  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.617      ;
; 2.400  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.621      ;
; 2.401  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.622      ;
; 2.437  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.658      ;
; 2.478  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.699      ;
; 2.545  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.766      ;
; 2.546  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.767      ;
; 2.547  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.768      ;
; 2.567  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.788      ;
; 2.612  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.833      ;
; 2.658  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.879      ;
; 2.752  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.973      ;
; 2.756  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.977      ;
; 2.766  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.987      ;
; 2.955  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.176      ;
; 2.956  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.177      ;
; 2.957  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.178      ;
; 2.958  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.179      ;
; 2.979  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.200      ;
; 3.012  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.233      ;
; 3.050  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.271      ;
; 3.151  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.872      ;
; 3.457  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.178      ;
; 3.471  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.192      ;
; 3.491  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.212      ;
; 3.491  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.212      ;
; 3.496  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.217      ;
; 3.508  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.229      ;
; 3.632  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.353      ;
; 3.789  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.510      ;
; 3.796  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.517      ;
; 3.811  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.532      ;
; 3.821  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.542      ;
; 3.834  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.555      ;
; 3.837  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.558      ;
; 4.016  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.737      ;
; 4.082  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.803      ;
; 4.110  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.831      ;
; 4.119  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.840      ;
; 4.185  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.906      ;
; 4.248  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.969      ;
; 4.382  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.103      ;
; 4.426  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.147      ;
; 4.606  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.327      ;
; 4.606  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.327      ;
; 4.606  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.327      ;
; 4.606  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.327      ;
; 4.606  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.327      ;
; 4.606  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.327      ;
; 4.606  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.327      ;
; 4.606  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.327      ;
; 4.610  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.331      ;
; 4.643  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.364      ;
; 4.643  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.364      ;
; 4.643  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.364      ;
; 4.643  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.364      ;
; 4.643  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.364      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.596 ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                            ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 2.293      ;
; -0.354 ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                            ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 2.535      ;
; -0.343 ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                            ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 2.546      ;
; 0.035  ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 2.924      ;
; 0.245  ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 3.134      ;
; 0.399  ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 3.288      ;
; 0.399  ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 3.288      ;
; 0.469  ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                            ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 3.358      ;
; 0.509  ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                            ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 3.398      ;
; 0.756  ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 3.645      ;
; 0.809  ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 3.698      ;
; 0.815  ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 3.704      ;
; 0.817  ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 3.706      ;
; 0.818  ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 3.707      ;
; 0.825  ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 3.714      ;
; 0.826  ; RD_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 3.715      ;
; 1.111  ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 4.000      ;
; 1.276  ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 4.165      ;
; 1.443  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.656      ; 3.320      ;
; 1.455  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.656      ; 3.332      ;
; 1.455  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.656      ; 3.332      ;
; 1.516  ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 4.405      ;
; 1.648  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.656      ; 3.525      ;
; 1.702  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.656      ; 3.579      ;
; 1.889  ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 4.778      ;
; 1.889  ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 4.778      ;
; 1.889  ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 4.778      ;
; 1.889  ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 4.778      ;
; 1.889  ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 4.778      ;
; 1.910  ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[0]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.131      ;
; 2.101  ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[0]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.322      ;
; 2.116  ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.337      ;
; 2.135  ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.356      ;
; 2.250  ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.471      ;
; 2.254  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.656      ; 4.131      ;
; 2.257  ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.478      ;
; 2.307  ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 5.196      ;
; 2.307  ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 5.196      ;
; 2.508  ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.729      ;
; 2.514  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.656      ; 4.391      ;
; 2.528  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.656      ; 4.405      ;
; 2.548  ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.769      ;
; 2.612  ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 5.501      ;
; 2.635  ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.856      ;
; 2.658  ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[0]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.879      ;
; 2.681  ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 2.902      ;
; 2.727  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.656      ; 4.604      ;
; 2.745  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.656      ; 4.622      ;
; 2.755  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.656      ; 4.632      ;
; 2.813  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.656      ; 4.690      ;
; 2.876  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6] ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.656      ; 4.753      ;
; 2.911  ; i2c_rst                                                               ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 5.800      ;
; 2.923  ; WR_EN                                                                 ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 5.812      ;
; 2.948  ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.169      ;
; 3.046  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.656      ; 4.923      ;
; 3.056  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.656      ; 4.933      ;
; 3.059  ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.280      ;
; 3.092  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 1.656      ; 4.969      ;
; 3.170  ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.391      ;
; 3.190  ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.411      ;
; 3.197  ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.418      ;
; 3.198  ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[0]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.419      ;
; 3.308  ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.529      ;
; 3.380  ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.601      ;
; 3.419  ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.640      ;
; 3.551  ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.772      ;
; 3.551  ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.772      ;
; 3.551  ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.772      ;
; 3.551  ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.772      ;
; 3.551  ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.772      ;
; 3.551  ; I2C_MASTER:I2C_MASTER_instance|send_count[5]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.772      ;
; 3.575  ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.796      ;
; 3.625  ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.846      ;
; 3.625  ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.846      ;
; 3.625  ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.846      ;
; 3.625  ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.846      ;
; 3.625  ; I2C_MASTER:I2C_MASTER_instance|send_count[6]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.846      ;
; 3.639  ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.860      ;
; 3.639  ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.860      ;
; 3.639  ; I2C_MASTER:I2C_MASTER_instance|send_count[1]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.860      ;
; 3.659  ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.880      ;
; 3.659  ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.880      ;
; 3.659  ; I2C_MASTER:I2C_MASTER_instance|send_count[3]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.880      ;
; 3.686  ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.907      ;
; 3.750  ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.971      ;
; 3.750  ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.971      ;
; 3.750  ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.971      ;
; 3.750  ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.971      ;
; 3.750  ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.971      ;
; 3.750  ; I2C_MASTER:I2C_MASTER_instance|send_count[7]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.971      ;
; 3.768  ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.989      ;
; 3.768  ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.989      ;
; 3.768  ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 3.989      ;
; 3.888  ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.109      ;
; 3.888  ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.109      ;
; 3.888  ; I2C_MASTER:I2C_MASTER_instance|send_count[0]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.109      ;
; 4.155  ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.376      ;
; 4.155  ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.376      ;
; 4.155  ; I2C_MASTER:I2C_MASTER_instance|send_count[2]                          ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.376      ;
; 4.722  ; I2C_MASTER:I2C_MASTER_instance|send_count[4]                          ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 0.000      ; 4.943      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.688 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.909      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.499 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]                                             ; clk          ; clk         ; 1.000        ; 0.000      ; 5.166      ;
; -4.499 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]                                             ; clk          ; clk         ; 1.000        ; 0.000      ; 5.166      ;
; -4.403 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|receive_status                                          ; clk          ; clk         ; 1.000        ; 0.000      ; 5.070      ;
; -4.386 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[5]             ; clk          ; clk         ; 1.000        ; 0.000      ; 5.053      ;
; -4.386 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in5     ; clk          ; clk         ; 1.000        ; 0.000      ; 5.053      ;
; -4.386 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in4     ; clk          ; clk         ; 1.000        ; 0.000      ; 5.053      ;
; -4.386 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[4]             ; clk          ; clk         ; 1.000        ; 0.000      ; 5.053      ;
; -4.386 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[7]             ; clk          ; clk         ; 1.000        ; 0.000      ; 5.053      ;
; -4.386 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in6     ; clk          ; clk         ; 1.000        ; 0.000      ; 5.053      ;
; -4.386 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[6]             ; clk          ; clk         ; 1.000        ; 0.000      ; 5.053      ;
; -4.261 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]                                             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.928      ;
; -4.249 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.916      ;
; -4.249 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[4]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.916      ;
; -4.249 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[6]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.916      ;
; -4.249 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[7]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.916      ;
; -4.249 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[0]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.916      ;
; -4.249 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[1]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.916      ;
; -4.249 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[2]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.916      ;
; -4.249 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[3]           ; clk          ; clk         ; 1.000        ; 0.000      ; 4.916      ;
; -3.905 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.572      ;
; -3.905 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.572      ;
; -3.801 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_ack        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.468      ;
; -3.801 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.468      ;
; -3.801 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|stop_bus_reg               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.468      ;
; -3.801 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.write_read_flag ; clk          ; clk         ; 1.000        ; 0.000      ; 4.468      ;
; -3.801 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi0                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.468      ;
; -3.801 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|start_bus_reg              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.468      ;
; -3.801 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.idle            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.468      ;
; -3.759 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[2]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.426      ;
; -3.759 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[1]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.426      ;
; -3.759 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in2     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.426      ;
; -3.759 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in1     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.426      ;
; -3.759 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in0     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.426      ;
; -3.709 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[5]          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.376      ;
; -3.709 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[4]          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.376      ;
; -3.709 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[6]          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.376      ;
; -3.709 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[7]          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.376      ;
; -3.709 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[0]          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.376      ;
; -3.709 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.376      ;
; -3.709 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[2]          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.376      ;
; -3.709 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[3]          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.376      ;
; -3.707 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[3]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.374      ;
; -3.707 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[7]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.374      ;
; -3.700 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.367      ;
; -3.700 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi0                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.367      ;
; -3.700 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.367      ;
; -3.691 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|flag                       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.358      ;
; -3.691 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_en                     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.358      ;
; -3.691 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.10               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.358      ;
; -3.691 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.00               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.358      ;
; -3.676 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out1                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.343      ;
; -3.676 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.11               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.343      ;
; -3.676 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.01               ; clk          ; clk         ; 1.000        ; 0.000      ; 4.343      ;
; -3.668 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[0]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.335      ;
; -3.668 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[2]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.335      ;
; -3.668 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[5]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.335      ;
; -3.668 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out4   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.335      ;
; -3.668 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[4]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.335      ;
; -3.668 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[6]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.335      ;
; -3.665 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.332      ;
; -3.665 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[4]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.332      ;
; -3.665 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.332      ;
; -3.665 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[2]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.332      ;
; -3.665 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.332      ;
; -3.665 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[5]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.332      ;
; -3.665 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[6]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.332      ;
; -3.665 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[7]              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.332      ;
; -3.644 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_in_ack     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[0]             ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]                                              ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.if_rep_start    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_end     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read                 ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_write      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.644 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_end     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.311      ;
; -3.630 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                 ; clk          ; clk         ; 1.000        ; 0.000      ; 4.297      ;
; -3.630 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|RD                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.297      ;
; -3.630 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|WR                                                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.297      ;
; -3.021 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[1]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.688      ;
; -3.021 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[6]             ; clk          ; clk         ; 1.000        ; 0.000      ; 3.688      ;
; -3.021 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[5]             ; clk          ; clk         ; 1.000        ; 0.000      ; 3.688      ;
; -3.021 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[4]             ; clk          ; clk         ; 1.000        ; 0.000      ; 3.688      ;
; -3.021 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[3]             ; clk          ; clk         ; 1.000        ; 0.000      ; 3.688      ;
; -3.021 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in6     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.688      ;
; -3.021 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in5     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.688      ;
; -3.021 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.688      ;
; -3.021 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in3     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.688      ;
; -3.021 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_out_ack    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.688      ;
; -3.010 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out2                   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.677      ;
; -3.010 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out1   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.677      ;
; -3.010 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out2   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.677      ;
; -3.010 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out3   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.677      ;
; -3.010 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out5   ; clk          ; clk         ; 1.000        ; 0.000      ; 3.677      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -3.910 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; -0.638     ; 3.939      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                                 ;
+--------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                      ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; -3.473 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 5.152      ;
; -3.473 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 5.152      ;
; -3.473 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 5.152      ;
; -3.405 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 5.084      ;
; -3.405 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 5.084      ;
; -3.401 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 5.080      ;
; -3.326 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 5.005      ;
; -3.326 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 5.005      ;
; -3.326 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 5.005      ;
; -3.315 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.500        ; 1.012      ; 4.494      ;
; -3.252 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.931      ;
; -3.252 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.931      ;
; -3.252 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.931      ;
; -3.252 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.931      ;
; -3.252 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.931      ;
; -3.252 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.931      ;
; -3.194 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.873      ;
; -3.194 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.873      ;
; -3.194 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.873      ;
; -3.194 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.873      ;
; -3.194 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.873      ;
; -3.194 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.873      ;
; -2.793 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.472      ;
; -2.793 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.472      ;
; -2.792 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.471      ;
; -2.792 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.471      ;
; -2.792 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit6  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.471      ;
; -2.792 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.471      ;
; -2.792 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.471      ;
; -2.792 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.471      ;
; -2.792 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.471      ;
; -2.726 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.405      ;
; -2.726 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.405      ;
; -2.726 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.405      ;
; -2.726 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.405      ;
; -2.702 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.381      ;
; -2.702 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.381      ;
; -2.702 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.381      ;
; -2.702 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.381      ;
; -2.654 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.333      ;
; -2.618 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.297      ;
; -2.618 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.297      ;
; -2.618 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.297      ;
; -2.618 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 4.297      ;
; -1.945 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 3.624      ;
; -1.945 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 3.624      ;
; -1.945 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 3.624      ;
; -1.945 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 3.624      ;
; -1.945 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 3.624      ;
; -1.945 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 1.000        ; 1.012      ; 3.624      ;
+--------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                                 ;
+--------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                      ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.163 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 2.668      ; 4.498      ;
; -1.163 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 2.668      ; 4.498      ;
; -1.163 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 2.668      ; 4.498      ;
; -1.163 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 2.668      ; 4.498      ;
; -1.163 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 2.668      ; 4.498      ;
; -1.163 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 2.668      ; 4.498      ;
; -1.163 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 2.668      ; 4.498      ;
; -1.163 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 1.000        ; 2.668      ; 4.498      ;
+--------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.101 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.264      ; 4.706      ;
; 1.601 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 5.264      ; 4.706      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.155 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.264      ; 4.706      ;
; -0.655 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.264      ; 4.706      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                                 ;
+-------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                      ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.609 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[3] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 4.498      ;
; 1.609 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[2] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 4.498      ;
; 1.609 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[1] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 4.498      ;
; 1.609 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[0] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 4.498      ;
; 1.609 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[7] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 4.498      ;
; 1.609 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[5] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 4.498      ;
; 1.609 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[6] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 4.498      ;
; 1.609 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|send_count[4] ; clk          ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 0.000        ; 2.668      ; 4.498      ;
+-------+-----------+----------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                                 ;
+-------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                      ; Launch Clock ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+
; 2.391 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 3.624      ;
; 2.391 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit7  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 3.624      ;
; 2.391 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 3.624      ;
; 2.391 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 3.624      ;
; 2.391 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 3.624      ;
; 2.391 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 3.624      ;
; 3.064 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.297      ;
; 3.064 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.297      ;
; 3.064 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.297      ;
; 3.064 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.297      ;
; 3.100 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.333      ;
; 3.148 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.381      ;
; 3.148 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit2  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.381      ;
; 3.148 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit3  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.381      ;
; 3.148 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.381      ;
; 3.172 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.405      ;
; 3.172 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.405      ;
; 3.172 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.405      ;
; 3.172 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|stop_state             ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.405      ;
; 3.238 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit4  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.471      ;
; 3.238 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit5  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.471      ;
; 3.238 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit6  ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.471      ;
; 3.238 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.471      ;
; 3.238 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.471      ;
; 3.238 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.471      ;
; 3.238 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.471      ;
; 3.239 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.472      ;
; 3.239 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.472      ;
; 3.640 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.873      ;
; 3.640 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.873      ;
; 3.640 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.873      ;
; 3.640 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.873      ;
; 3.640 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.873      ;
; 3.640 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.873      ;
; 3.698 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit6      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.931      ;
; 3.698 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit5      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.931      ;
; 3.698 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit4      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.931      ;
; 3.698 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit3      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.931      ;
; 3.698 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit2      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.931      ;
; 3.698 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit7      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 4.931      ;
; 3.761 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; -0.500       ; 1.012      ; 4.494      ;
; 3.772 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 5.005      ;
; 3.772 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 5.005      ;
; 3.772 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_end   ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 5.005      ;
; 3.847 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 5.080      ;
; 3.851 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 5.084      ;
; 3.851 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 5.084      ;
; 3.919 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit1      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 5.152      ;
; 3.919 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bit0      ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 5.152      ;
; 3.919 ; i2c_rst   ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8out_state.bitend    ; clk          ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 0.000        ; 1.012      ; 5.152      ;
+-------+-----------+------------------------------------------------------------------------------+--------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.953 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_read        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.174      ;
; 2.953 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[3]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.174      ;
; 2.953 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[2]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.174      ;
; 2.953 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.174      ;
; 2.953 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in3      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.174      ;
; 2.953 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in2      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.174      ;
; 2.953 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in1      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.174      ;
; 2.953 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in0      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.174      ;
; 2.953 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_reg[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.174      ;
; 3.456 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out2                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.677      ;
; 3.456 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out1    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.677      ;
; 3.456 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out2    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.677      ;
; 3.456 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out3    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.677      ;
; 3.456 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out5    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.677      ;
; 3.456 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out6    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.677      ;
; 3.456 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out7    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.677      ;
; 3.456 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out0    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.677      ;
; 3.456 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out_end ; clk          ; clk         ; 0.000        ; 0.000      ; 3.677      ;
; 3.456 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_in7      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.677      ;
; 3.467 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[1]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.688      ;
; 3.467 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[6]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.688      ;
; 3.467 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[5]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.688      ;
; 3.467 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[4]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.688      ;
; 3.467 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[3]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.688      ;
; 3.467 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in6      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.688      ;
; 3.467 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in5      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.688      ;
; 3.467 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in4      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.688      ;
; 3.467 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in3      ; clk          ; clk         ; 0.000        ; 0.000      ; 3.688      ;
; 3.467 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_out_ack     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.688      ;
; 4.076 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|scl_clk                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.297      ;
; 4.076 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|RD                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.297      ;
; 4.076 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|WR                                                       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.297      ;
; 4.090 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_in_ack      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]                                               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.if_rep_start     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_end      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|write_read                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.data_write       ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.090 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_in_state.data_end      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.311      ;
; 4.111 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[0]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.332      ;
; 4.111 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[4]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.332      ;
; 4.111 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[1]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.332      ;
; 4.111 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[2]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.332      ;
; 4.111 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[3]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.332      ;
; 4.111 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[5]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.332      ;
; 4.111 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[6]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.332      ;
; 4.111 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|send_count[7]               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.332      ;
; 4.114 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[0]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.335      ;
; 4.114 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[2]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.335      ;
; 4.114 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[5]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.335      ;
; 4.114 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_state.data_out4    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.335      ;
; 4.114 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[4]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.335      ;
; 4.114 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[6]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.335      ;
; 4.122 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_out1                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.343      ;
; 4.122 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.11                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.343      ;
; 4.122 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.01                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.343      ;
; 4.137 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|flag                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.358      ;
; 4.137 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_en                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.358      ;
; 4.137 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.10                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.358      ;
; 4.137 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|ack_state.00                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.358      ;
; 4.146 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.367      ;
; 4.146 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|scl_regi0                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.367      ;
; 4.146 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.367      ;
; 4.153 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[3]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.374      ;
; 4.153 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|data_out_reg[7]             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.374      ;
; 4.155 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[5]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.376      ;
; 4.155 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[4]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.376      ;
; 4.155 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[6]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.376      ;
; 4.155 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[7]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.376      ;
; 4.155 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[0]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.376      ;
; 4.155 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[1]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.376      ;
; 4.155 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[2]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.376      ;
; 4.155 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_status[3]           ; clk          ; clk         ; 0.000        ; 0.000      ; 4.376      ;
; 4.205 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[2]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.426      ;
; 4.205 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_reg[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.426      ;
; 4.205 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in2      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.426      ;
; 4.205 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in1      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.426      ;
; 4.205 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|addr_in_state.addr_in0      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.426      ;
; 4.247 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_ack         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.468      ;
; 4.247 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.addr_read        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.468      ;
; 4.247 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|stop_bus_reg                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.468      ;
; 4.247 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.write_read_flag  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.468      ;
; 4.247 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|sda_regi0                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.468      ;
; 4.247 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|start_bus_reg               ; clk          ; clk         ; 0.000        ; 0.000      ; 4.468      ;
; 4.247 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|main_state.idle             ; clk          ; clk         ; 0.000        ; 0.000      ; 4.468      ;
; 4.351 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.572      ;
; 4.351 ; i2c_rst                                                              ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]                                              ; clk          ; clk         ; 0.000        ; 0.000      ; 4.572      ;
; 4.695 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[5]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.916      ;
; 4.695 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.916      ;
; 4.695 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.916      ;
; 4.695 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[7]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.916      ;
; 4.695 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|reset_n2 ; i2c_slave:i2c_slave_instance|i2c_slave_op:i2c_slave_op_inst|receive_count[0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.916      ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 4.356 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; -0.638     ; 3.939      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; clk   ; Rise       ; clk                                           ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[0]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[0]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[10]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[10]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[11]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[11]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[12]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[12]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[13]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[13]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[14]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[14]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[15]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[15]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[16]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[16]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[17]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[17]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[18]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[18]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[19]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[19]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[1]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[1]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[20]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[20]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[21]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[21]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[22]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[22]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[23]                                 ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[23]                                 ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[2]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[2]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[3]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[3]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[4]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[4]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[5]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[5]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[6]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[6]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[7]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[7]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[8]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[8]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[9]                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[9]                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.IDLE                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.IDLE                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.S1                                    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.S1                                    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.SAVE                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.SAVE                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.WAIT                                  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.WAIT                                  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Flag_temp                                     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Flag_temp                                     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|RD             ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|RD             ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|WR             ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|WR             ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[0]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[1]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[2]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[3]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[4]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[5]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[6]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|clk_div[7]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[0]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[1]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[2]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[3]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|data_reg[4]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_status ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_status ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk        ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk        ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; RD_EN                                         ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; RD_EN                                         ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[0]                                     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[0]                                     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[10]                                    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[10]                                    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[11]                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'rs232_rx'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; rs232_rx ; Rise       ; rs232_rx                            ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack'                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|receive_memory[31][7] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[0]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[0]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[1]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[2]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[3]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[4]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[5]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[6]         ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER:I2C_MASTER_instance|send_count[7]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|I2C_wr_instance|ack|regout       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|I2C_wr_instance|ack|regout       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|receive_memory[31][7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[0]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[0]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[1]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[1]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[2]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[2]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[3]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[3]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[4]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[4]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[5]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[5]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[6]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[6]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[7]|clk                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; Rise       ; I2C_MASTER_instance|send_count[7]|clk                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'I2C_MASTER:I2C_MASTER_instance|scl_clk'                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|FF                     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|RF                     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|WF                     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack                    ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[0]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[1]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[2]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[3]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[4]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[5]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[6]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_read[7]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[0]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[1]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[2]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[3]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[4]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[5]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[6]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|cnt_write[7]           ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[0]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[1]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[2]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[3]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[4]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[5]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[6]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]            ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_buf[7]            ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[0]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[1]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[2]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[3]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[4]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[5]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[6]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|data_from_rm[7]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|head_state             ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_data              ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|link_sda               ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ackn        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.addr_write  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.data_read   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.idle        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.ready       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.stop        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|main_state.write_start ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Fall       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Fall       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|scl                    ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_begin ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit0  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; Rise       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|sh8in_state.read_bit1  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ; 6.060 ; 6.060 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ; 6.060 ; 6.060 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ;
; BusA[*]   ; clk                                       ; 9.497 ; 9.497 ; Rise       ; clk                                       ;
;  BusA[2]  ; clk                                       ; 9.497 ; 9.497 ; Rise       ; clk                                       ;
;  BusA[3]  ; clk                                       ; 7.503 ; 7.503 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; 4.207 ; 4.207 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; 0.988 ; 0.988 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ; -2.276 ; -2.276 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ; -2.276 ; -2.276 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk    ;
; BusA[*]   ; clk                                       ; -3.657 ; -3.657 ; Rise       ; clk                                       ;
;  BusA[2]  ; clk                                       ; -4.035 ; -4.035 ; Rise       ; clk                                       ;
;  BusA[3]  ; clk                                       ; -3.657 ; -3.657 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; -2.910 ; -2.910 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; 0.073  ; 0.073  ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                      ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 15.768 ; 15.768 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 15.768 ; 15.768 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 13.390 ; 13.390 ; Fall       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[2]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 13.390 ; 13.390 ; Fall       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 16.320 ; 16.320 ; Rise       ; clk                                    ;
;  BusA[2]  ; clk                                    ; 11.887 ; 11.887 ; Rise       ; clk                                    ;
;  BusA[3]  ; clk                                    ; 16.320 ; 16.320 ; Rise       ; clk                                    ;
; BusB[*]   ; clk                                    ; 12.009 ; 12.009 ; Rise       ; clk                                    ;
;  BusB[17] ; clk                                    ; 12.009 ; 12.009 ; Rise       ; clk                                    ;
; led       ; clk                                    ; 9.492  ; 9.492  ; Rise       ; clk                                    ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                              ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 13.338 ; 13.338 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 13.338 ; 13.338 ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 13.390 ; 13.390 ; Fall       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[2]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 13.390 ; 13.390 ; Fall       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 11.488 ; 11.488 ; Rise       ; clk                                    ;
;  BusA[2]  ; clk                                    ; 11.488 ; 11.488 ; Rise       ; clk                                    ;
;  BusA[3]  ; clk                                    ; 14.759 ; 14.759 ; Rise       ; clk                                    ;
; BusB[*]   ; clk                                    ; 11.239 ; 11.239 ; Rise       ; clk                                    ;
;  BusB[17] ; clk                                    ; 11.239 ; 11.239 ; Rise       ; clk                                    ;
; led       ; clk                                    ; 9.492  ; 9.492  ; Rise       ; clk                                    ;
+-----------+----------------------------------------+--------+--------+------------+----------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; BusC[48]   ; BusE[87]    ; 9.423 ;    ;    ; 9.423 ;
; BusE[83]   ; BusE[77]    ; 8.123 ;    ;    ; 8.123 ;
; BusE[85]   ; BusD[64]    ; 8.381 ;    ;    ; 8.381 ;
; BusE[91]   ; BusE[81]    ; 8.366 ;    ;    ; 8.366 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; BusC[48]   ; BusE[87]    ; 9.423 ;    ;    ; 9.423 ;
; BusE[83]   ; BusE[77]    ; 8.123 ;    ;    ; 8.123 ;
; BusE[85]   ; BusD[64]    ; 8.381 ;    ;    ; 8.381 ;
; BusE[91]   ; BusE[81]    ; 8.366 ;    ;    ; 8.366 ;
+------------+-------------+-------+----+----+-------+


+--------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                      ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 12.547 ;      ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 12.547 ;      ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 10.588 ;      ; Rise       ; clk                                    ;
;  BusA[2]  ; clk                                    ; 10.588 ;      ; Rise       ; clk                                    ;
;  BusA[3]  ; clk                                    ; 12.405 ;      ; Rise       ; clk                                    ;
; BusB[*]   ; clk                                    ; 10.872 ;      ; Rise       ; clk                                    ;
;  BusB[17] ; clk                                    ; 10.872 ;      ; Rise       ; clk                                    ;
; BusD[*]   ; clk                                    ; 8.711  ;      ; Rise       ; clk                                    ;
;  BusD[64] ; clk                                    ; 8.711  ;      ; Rise       ; clk                                    ;
; BusE[*]   ; clk                                    ; 7.183  ;      ; Rise       ; clk                                    ;
;  BusE[77] ; clk                                    ; 9.451  ;      ; Rise       ; clk                                    ;
;  BusE[81] ; clk                                    ; 7.183  ;      ; Rise       ; clk                                    ;
;  BusE[87] ; clk                                    ; 7.797  ;      ; Rise       ; clk                                    ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                              ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; Rise   ; Fall ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 12.547 ;      ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 12.547 ;      ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 10.369 ;      ; Rise       ; clk                                    ;
;  BusA[2]  ; clk                                    ; 10.369 ;      ; Rise       ; clk                                    ;
;  BusA[3]  ; clk                                    ; 12.405 ;      ; Rise       ; clk                                    ;
; BusB[*]   ; clk                                    ; 10.653 ;      ; Rise       ; clk                                    ;
;  BusB[17] ; clk                                    ; 10.653 ;      ; Rise       ; clk                                    ;
; BusD[*]   ; clk                                    ; 8.711  ;      ; Rise       ; clk                                    ;
;  BusD[64] ; clk                                    ; 8.711  ;      ; Rise       ; clk                                    ;
; BusE[*]   ; clk                                    ; 7.183  ;      ; Rise       ; clk                                    ;
;  BusE[77] ; clk                                    ; 9.451  ;      ; Rise       ; clk                                    ;
;  BusE[81] ; clk                                    ; 7.183  ;      ; Rise       ; clk                                    ;
;  BusE[87] ; clk                                    ; 7.797  ;      ; Rise       ; clk                                    ;
+-----------+----------------------------------------+--------+------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                             ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 12.547    ;           ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 12.547    ;           ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 10.588    ;           ; Rise       ; clk                                    ;
;  BusA[2]  ; clk                                    ; 10.588    ;           ; Rise       ; clk                                    ;
;  BusA[3]  ; clk                                    ; 12.405    ;           ; Rise       ; clk                                    ;
; BusB[*]   ; clk                                    ; 10.872    ;           ; Rise       ; clk                                    ;
;  BusB[17] ; clk                                    ; 10.872    ;           ; Rise       ; clk                                    ;
; BusD[*]   ; clk                                    ; 8.711     ;           ; Rise       ; clk                                    ;
;  BusD[64] ; clk                                    ; 8.711     ;           ; Rise       ; clk                                    ;
; BusE[*]   ; clk                                    ; 7.183     ;           ; Rise       ; clk                                    ;
;  BusE[77] ; clk                                    ; 9.451     ;           ; Rise       ; clk                                    ;
;  BusE[81] ; clk                                    ; 7.183     ;           ; Rise       ; clk                                    ;
;  BusE[87] ; clk                                    ; 7.797     ;           ; Rise       ; clk                                    ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                     ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+
; Data Port ; Clock Port                             ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+
; BusA[*]   ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 12.547    ;           ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
;  BusA[3]  ; I2C_MASTER:I2C_MASTER_instance|scl_clk ; 12.547    ;           ; Rise       ; I2C_MASTER:I2C_MASTER_instance|scl_clk ;
; BusA[*]   ; clk                                    ; 10.369    ;           ; Rise       ; clk                                    ;
;  BusA[2]  ; clk                                    ; 10.369    ;           ; Rise       ; clk                                    ;
;  BusA[3]  ; clk                                    ; 12.405    ;           ; Rise       ; clk                                    ;
; BusB[*]   ; clk                                    ; 10.653    ;           ; Rise       ; clk                                    ;
;  BusB[17] ; clk                                    ; 10.653    ;           ; Rise       ; clk                                    ;
; BusD[*]   ; clk                                    ; 8.711     ;           ; Rise       ; clk                                    ;
;  BusD[64] ; clk                                    ; 8.711     ;           ; Rise       ; clk                                    ;
; BusE[*]   ; clk                                    ; 7.183     ;           ; Rise       ; clk                                    ;
;  BusE[77] ; clk                                    ; 9.451     ;           ; Rise       ; clk                                    ;
;  BusE[81] ; clk                                    ; 7.183     ;           ; Rise       ; clk                                    ;
;  BusE[87] ; clk                                    ; 7.797     ;           ; Rise       ; clk                                    ;
+-----------+----------------------------------------+-----------+-----------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                                       ; clk                                                       ; 2462     ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk                                                       ; 69       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; clk                                                       ; 1        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; clk                                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; clk                                                       ; 0        ; 40       ; 0        ; 0        ;
; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 29       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 148      ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 16       ; 0        ; 0        ; 0        ;
; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 41       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 3        ; 3        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 1733     ; 105      ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; my_uart_rx:my_uart_rx|rx_enable_reg                       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                                  ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; speed_select:speed_select|buad_clk_rx_reg                 ; 15       ; 0        ; 91       ; 17       ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                                       ; clk                                                       ; 2462     ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; clk                                                       ; 69       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; clk                                                       ; 1        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; clk                                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; clk                                                       ; 0        ; 40       ; 0        ; 0        ;
; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 29       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 148      ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 16       ; 0        ; 0        ; 0        ;
; clk                                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 41       ; 0        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 3        ; 3        ; 0        ; 0        ;
; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 1733     ; 105      ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; my_uart_rx:my_uart_rx|rx_enable_reg                       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg                       ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                                  ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg                 ; speed_select:speed_select|buad_clk_rx_reg                 ; 15       ; 0        ; 91       ; 17       ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                                       ; 114      ; 0        ; 0        ; 0        ;
; clk                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 8        ; 0        ; 0        ; 0        ;
; clk                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 49       ; 0        ; 1        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 1        ; 1        ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                                       ; 114      ; 0        ; 0        ; 0        ;
; clk                                       ; I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack ; 8        ; 0        ; 0        ; 0        ;
; clk                                       ; I2C_MASTER:I2C_MASTER_instance|scl_clk                    ; 49       ; 0        ; 1        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg                 ; 0        ; 0        ; 1        ; 1        ;
+-------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 191   ; 191  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Wed Jun 28 13:14:42 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
    Info (332105): create_clock -period 1.000 -name I2C_MASTER:I2C_MASTER_instance|scl_clk I2C_MASTER:I2C_MASTER_instance|scl_clk
    Info (332105): create_clock -period 1.000 -name I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -11.779
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.779            -591.733 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):    -9.858           -1148.126 clk 
    Info (332119):    -6.406             -72.103 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):    -5.184             -94.333 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.242              -1.242 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -2.918
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.918              -2.918 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):    -1.819              -1.819 clk 
    Info (332119):    -1.350             -10.873 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -0.596              -1.293 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):     1.688               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case recovery slack is -4.499
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.499            -409.297 clk 
    Info (332119):    -3.910              -3.910 rs232_rx 
    Info (332119):    -3.473            -144.237 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):    -1.163              -9.304 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):     1.101               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -1.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.155              -1.155 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.609               0.000 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):     2.391               0.000 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):     2.953               0.000 clk 
    Info (332119):     4.356               0.000 rs232_rx 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 I2C_MASTER:I2C_MASTER_instance|I2C_wr:I2C_wr_instance|ack 
    Info (332119):     0.234               0.000 I2C_MASTER:I2C_MASTER_instance|scl_clk 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 431 megabytes
    Info: Processing ended: Wed Jun 28 13:14:44 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


