#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Wed Apr 13 10:19:05 2016
# Process ID: 11141
# Log file: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/decomposed/viv/vivado.log
# Journal file: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/decomposed/viv/vivado.jou
#-----------------------------------------------------------
start_gui
create_project decomposed_adder /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/decomposed/viv/decomposed_adder -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cadtools/xilinx/2010/Vivado/Vivado/2015.1/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5730.352 ; gain = 0.000 ; free physical = 4195 ; free virtual = 17240
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
add_files -norecurse -scan_for_includes {/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/decomposed/gen_linear_part.v /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/decomposed/gen_nonlinear_part.v /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/decomposed/gen_cla_decomposed.v}
import_files -force -norecurse
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/decomposed/viv/decomposed_adder/decomposed_adder.srcs/sources_1/imports/decomposed/gen_cla_decomposed.v" into library work [/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/decomposed/viv/decomposed_adder/decomposed_adder.srcs/sources_1/imports/decomposed/gen_cla_decomposed.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/decomposed/viv/decomposed_adder/decomposed_adder.srcs/sources_1/imports/decomposed/gen_linear_part.v" into library work [/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/decomposed/viv/decomposed_adder/decomposed_adder.srcs/sources_1/imports/decomposed/gen_linear_part.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/decomposed/viv/decomposed_adder/decomposed_adder.srcs/sources_1/imports/decomposed/gen_nonlinear_part.v" into library work [/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/decomposed/viv/decomposed_adder/decomposed_adder.srcs/sources_1/imports/decomposed/gen_nonlinear_part.v:1]
[Wed Apr 13 10:22:22 2016] Launched synth_1...
Run output will be captured here: /user/erasmus/danielrb/Dropbox/Tesi/cla_adder/decomposed/viv/decomposed_adder/decomposed_adder.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5799.801 ; gain = 11.000 ; free physical = 4036 ; free virtual = 17096
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 10:58:37 2016...
