Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Fri Mar 21 11:43:16 2025
| Host         : Salifya running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_mod_timing_summary_routed.rpt -pb top_mod_timing_summary_routed.pb -rpx top_mod_timing_summary_routed.rpx -warn_on_violation
| Design       : top_mod
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.456        0.000                      0                   92        0.185        0.000                      0                   92        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.456        0.000                      0                   92        0.185        0.000                      0                   92        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.456ns  (required time - arrival time)
  Source:                 deb1/button_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF5/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.131ns (45.107%)  route 1.376ns (54.893%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 9.843 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    deb1/CLK
    SLICE_X60Y24         FDCE                                         r  deb1/button_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.478     5.616 r  deb1/button_out_reg[2]/Q
                         net (fo=6, routed)           0.704     6.320    deb1/buttons[2]
    SLICE_X61Y24         LUT5 (Prop_lut5_I2_O)        0.321     6.641 r  deb1/q_i_2__1/O
                         net (fo=3, routed)           0.673     7.314    deb1/button_out_reg[0]_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.332     7.646 r  deb1/q_i_1__2/O
                         net (fo=1, routed)           0.000     7.646    DFF5/q_reg_1
    SLICE_X63Y24         FDCE                                         r  DFF5/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.502     9.843    DFF5/CLK
    SLICE_X63Y24         FDCE                                         r  DFF5/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.260    10.103    
                         clock uncertainty           -0.035    10.068    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.034    10.102    DFF5/q_reg
  -------------------------------------------------------------------
                         required time                         10.102    
                         arrival time                          -7.646    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 deb1/button_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF7/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 1.021ns (41.142%)  route 1.461ns (58.858%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 9.843 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    deb1/CLK
    SLICE_X60Y24         FDCE                                         r  deb1/button_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.478     5.616 f  deb1/button_out_reg[2]/Q
                         net (fo=6, routed)           0.512     6.128    deb1/buttons[2]
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.295     6.423 f  deb1/q_i_3__1/O
                         net (fo=3, routed)           0.520     6.943    DFF6/q_reg_9
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.067 r  DFF6/q_i_2__3/O
                         net (fo=1, routed)           0.429     7.496    DFF6/q_i_2__3_n_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I0_O)        0.124     7.620 r  DFF6/q_i_1__4/O
                         net (fo=1, routed)           0.000     7.620    DFF7/q_reg_2
    SLICE_X63Y24         FDCE                                         r  DFF7/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.502     9.843    DFF7/CLK
    SLICE_X63Y24         FDCE                                         r  DFF7/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.260    10.103    
                         clock uncertainty           -0.035    10.068    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.032    10.100    DFF7/q_reg
  -------------------------------------------------------------------
                         required time                         10.100    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 deb1/button_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF3/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.766ns (30.770%)  route 1.723ns (69.230%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    deb1/CLK
    SLICE_X60Y24         FDCE                                         r  deb1/button_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 r  deb1/button_out_reg[1]/Q
                         net (fo=6, routed)           0.699     6.355    deb1/buttons[1]
    SLICE_X60Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.479 f  deb1/q_i_2__5/O
                         net (fo=4, routed)           1.025     7.504    deb1/button_out_reg[2]_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I3_O)        0.124     7.628 r  deb1/q_i_1__0/O
                         net (fo=1, routed)           0.000     7.628    DFF3/q_reg_2
    SLICE_X58Y24         FDCE                                         r  DFF3/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501     9.842    DFF3/CLK
    SLICE_X58Y24         FDCE                                         r  DFF3/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.274    10.116    
                         clock uncertainty           -0.035    10.081    
    SLICE_X58Y24         FDCE (Setup_fdce_C_D)        0.034    10.115    DFF3/q_reg
  -------------------------------------------------------------------
                         required time                         10.115    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 deb1/button_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF6/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 1.131ns (49.028%)  route 1.176ns (50.972%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 9.843 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    deb1/CLK
    SLICE_X60Y24         FDCE                                         r  deb1/button_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.478     5.616 r  deb1/button_out_reg[2]/Q
                         net (fo=6, routed)           0.704     6.320    deb1/buttons[2]
    SLICE_X61Y24         LUT5 (Prop_lut5_I2_O)        0.321     6.641 r  deb1/q_i_2__1/O
                         net (fo=3, routed)           0.472     7.113    deb1/button_out_reg[0]_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.332     7.445 r  deb1/q_i_1__3/O
                         net (fo=1, routed)           0.000     7.445    DFF6/q_reg_5
    SLICE_X63Y24         FDCE                                         r  DFF6/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.502     9.843    DFF6/CLK
    SLICE_X63Y24         FDCE                                         r  DFF6/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.260    10.103    
                         clock uncertainty           -0.035    10.068    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.034    10.102    DFF6/q_reg
  -------------------------------------------------------------------
                         required time                         10.102    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 deb1/button_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF4/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.766ns (35.855%)  route 1.370ns (64.145%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    deb1/CLK
    SLICE_X60Y24         FDCE                                         r  deb1/button_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 f  deb1/button_out_reg[1]/Q
                         net (fo=6, routed)           0.699     6.355    deb1/buttons[1]
    SLICE_X60Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.479 r  deb1/q_i_2__5/O
                         net (fo=4, routed)           0.672     7.151    deb1/button_out_reg[2]_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.275 r  deb1/q_i_1__1/O
                         net (fo=1, routed)           0.000     7.275    DFF4/q_reg_3
    SLICE_X61Y24         FDCE                                         r  DFF4/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501     9.842    DFF4/CLK
    SLICE_X61Y24         FDCE                                         r  DFF4/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.274    10.116    
                         clock uncertainty           -0.035    10.081    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.034    10.115    DFF4/q_reg
  -------------------------------------------------------------------
                         required time                         10.115    
                         arrival time                          -7.275    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 deb1/button_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF2/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.766ns (37.129%)  route 1.297ns (62.871%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    deb1/CLK
    SLICE_X60Y24         FDCE                                         r  deb1/button_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 f  deb1/button_out_reg[1]/Q
                         net (fo=6, routed)           0.699     6.355    deb1/buttons[1]
    SLICE_X60Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.479 r  deb1/q_i_2__5/O
                         net (fo=4, routed)           0.598     7.077    deb1/button_out_reg[2]_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.201 r  deb1/q_i_1/O
                         net (fo=1, routed)           0.000     7.201    DFF2/q_reg_3
    SLICE_X58Y24         FDCE                                         r  DFF2/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501     9.842    DFF2/CLK
    SLICE_X58Y24         FDCE                                         r  DFF2/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.274    10.116    
                         clock uncertainty           -0.035    10.081    
    SLICE_X58Y24         FDCE (Setup_fdce_C_D)        0.034    10.115    DFF2/q_reg
  -------------------------------------------------------------------
                         required time                         10.115    
                         arrival time                          -7.201    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 deb1/button_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF1/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.766ns (50.174%)  route 0.761ns (49.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    deb1/CLK
    SLICE_X60Y24         FDCE                                         r  deb1/button_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.518     5.656 f  deb1/button_out_reg[3]/Q
                         net (fo=3, routed)           0.463     6.119    deb1/button_out_reg_n_0_[3]
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.243 r  deb1/q_i_2__2/O
                         net (fo=7, routed)           0.298     6.541    deb1/button_out_reg[3]_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I3_O)        0.124     6.665 r  deb1/q_i_1__6/O
                         net (fo=1, routed)           0.000     6.665    DFF1/d
    SLICE_X61Y24         FDCE                                         r  DFF1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501     9.842    DFF1/CLK
    SLICE_X61Y24         FDCE                                         r  DFF1/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.274    10.116    
                         clock uncertainty           -0.035    10.081    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.034    10.115    DFF1/q_reg
  -------------------------------------------------------------------
                         required time                         10.115    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 deb1/button_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF0/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.773ns (51.100%)  route 0.740ns (48.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.842 - 5.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    deb1/CLK
    SLICE_X60Y24         FDCE                                         r  deb1/button_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDCE (Prop_fdce_C_Q)         0.478     5.616 r  deb1/button_out_reg[2]/Q
                         net (fo=6, routed)           0.740     6.356    deb1/buttons[2]
    SLICE_X61Y24         LUT6 (Prop_lut6_I3_O)        0.295     6.651 r  deb1/q_i_1__5/O
                         net (fo=1, routed)           0.000     6.651    DFF0/q_reg_1
    SLICE_X61Y24         FDCE                                         r  DFF0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501     9.842    DFF0/CLK
    SLICE_X61Y24         FDCE                                         r  DFF0/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.274    10.116    
                         clock uncertainty           -0.035    10.081    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.032    10.113    DFF0/q_reg
  -------------------------------------------------------------------
                         required time                         10.113    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  3.462    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 deb1/button_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 2.264ns (48.091%)  route 2.444ns (51.909%))
  Logic Levels:           9  (CARRY4=7 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    deb1/CLK
    SLICE_X58Y25         FDRE                                         r  deb1/button_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  deb1/button_d2_reg[2]/Q
                         net (fo=7, routed)           1.048     6.642    deb1/button_d2[2]
    SLICE_X58Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.766 r  deb1/counter[0]_i_14/O
                         net (fo=1, routed)           0.441     7.207    deb1/counter[0]_i_14_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.124     7.331 r  deb1/counter[0]_i_10/O
                         net (fo=1, routed)           0.946     8.277    deb1/counter[0]_i_10_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.933 r  deb1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.933    deb1/counter_reg[0]_i_2_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  deb1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    deb1/counter_reg[4]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  deb1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.161    deb1/counter_reg[8]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.275 r  deb1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.275    deb1/counter_reg[12]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  deb1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.389    deb1/counter_reg[16]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.503 r  deb1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.512    deb1/counter_reg[20]_i_1_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.846 r  deb1/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.846    deb1/counter_reg[24]_i_1_n_6
    SLICE_X59Y25         FDCE                                         r  deb1/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501    14.842    deb1/CLK
    SLICE_X59Y25         FDCE                                         r  deb1/counter_reg[25]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y25         FDCE (Setup_fdce_C_D)        0.062    15.143    deb1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 deb1/button_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 2.169ns (47.022%)  route 2.444ns (52.978%))
  Logic Levels:           9  (CARRY4=7 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.617     5.138    deb1/CLK
    SLICE_X58Y25         FDRE                                         r  deb1/button_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  deb1/button_d2_reg[2]/Q
                         net (fo=7, routed)           1.048     6.642    deb1/button_d2[2]
    SLICE_X58Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.766 r  deb1/counter[0]_i_14/O
                         net (fo=1, routed)           0.441     7.207    deb1/counter[0]_i_14_n_0
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.124     7.331 r  deb1/counter[0]_i_10/O
                         net (fo=1, routed)           0.946     8.277    deb1/counter[0]_i_10_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.933 r  deb1/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.933    deb1/counter_reg[0]_i_2_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.047 r  deb1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    deb1/counter_reg[4]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.161 r  deb1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.161    deb1/counter_reg[8]_i_1_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.275 r  deb1/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.275    deb1/counter_reg[12]_i_1_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  deb1/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.389    deb1/counter_reg[16]_i_1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.503 r  deb1/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.512    deb1/counter_reg[20]_i_1_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.751 r  deb1/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.751    deb1/counter_reg[24]_i_1_n_5
    SLICE_X59Y25         FDCE                                         r  deb1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501    14.842    deb1/CLK
    SLICE_X59Y25         FDCE                                         r  deb1/counter_reg[26]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y25         FDCE (Setup_fdce_C_D)        0.062    15.143    deb1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  5.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 deb1/button_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/button_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.581     1.464    deb1/CLK
    SLICE_X58Y25         FDRE                                         r  deb1/button_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  deb1/button_d1_reg[1]/Q
                         net (fo=1, routed)           0.114     1.719    deb1/button_d1[1]
    SLICE_X58Y25         FDRE                                         r  deb1/button_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.848     1.975    deb1/CLK
    SLICE_X58Y25         FDRE                                         r  deb1/button_d2_reg[1]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.070     1.534    deb1/button_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 deb1/button_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/button_d2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.871%)  route 0.136ns (49.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.581     1.464    deb1/CLK
    SLICE_X61Y25         FDRE                                         r  deb1/button_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  deb1/button_d1_reg[3]/Q
                         net (fo=1, routed)           0.136     1.741    deb1/button_d1[3]
    SLICE_X61Y25         FDRE                                         r  deb1/button_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.848     1.975    deb1/CLK
    SLICE_X61Y25         FDRE                                         r  deb1/button_d2_reg[3]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.051     1.515    deb1/button_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 deb1/button_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.252ns (72.193%)  route 0.097ns (27.807%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.581     1.464    deb1/CLK
    SLICE_X58Y25         FDRE                                         r  deb1/button_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  deb1/button_d2_reg[2]/Q
                         net (fo=7, routed)           0.097     1.702    deb1/button_d2[2]
    SLICE_X59Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.747 r  deb1/counter[24]_i_2/O
                         net (fo=1, routed)           0.000     1.747    deb1/counter[24]_i_2_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.813 r  deb1/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.813    deb1/counter_reg[24]_i_1_n_5
    SLICE_X59Y25         FDCE                                         r  deb1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.848     1.975    deb1/CLK
    SLICE_X59Y25         FDCE                                         r  deb1/counter_reg[26]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X59Y25         FDCE (Hold_fdce_C_D)         0.105     1.582    deb1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 deb1/button_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.251ns (71.613%)  route 0.099ns (28.387%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.581     1.464    deb1/CLK
    SLICE_X58Y25         FDRE                                         r  deb1/button_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  deb1/button_d2_reg[1]/Q
                         net (fo=7, routed)           0.099     1.705    deb1/button_d2[1]
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.750 r  deb1/counter[24]_i_3/O
                         net (fo=1, routed)           0.000     1.750    deb1/counter[24]_i_3_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.815 r  deb1/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.815    deb1/counter_reg[24]_i_1_n_6
    SLICE_X59Y25         FDCE                                         r  deb1/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.848     1.975    deb1/CLK
    SLICE_X59Y25         FDCE                                         r  deb1/counter_reg[25]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X59Y25         FDCE (Hold_fdce_C_D)         0.105     1.582    deb1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 deb1/button_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.256ns (71.810%)  route 0.100ns (28.190%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.581     1.464    deb1/CLK
    SLICE_X58Y25         FDRE                                         r  deb1/button_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  deb1/button_d2_reg[1]/Q
                         net (fo=7, routed)           0.100     1.706    deb1/button_d2[1]
    SLICE_X59Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.751 r  deb1/counter[24]_i_4/O
                         net (fo=1, routed)           0.000     1.751    deb1/counter[24]_i_4_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.821 r  deb1/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.821    deb1/counter_reg[24]_i_1_n_7
    SLICE_X59Y25         FDCE                                         r  deb1/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.848     1.975    deb1/CLK
    SLICE_X59Y25         FDCE                                         r  deb1/counter_reg[24]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X59Y25         FDCE (Hold_fdce_C_D)         0.105     1.582    deb1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 con1/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            con1/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.582     1.465    con1/CLK
    SLICE_X62Y25         FDCE                                         r  con1/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  con1/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.728    con1/refresh_counter_reg_n_0_[14]
    SLICE_X62Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  con1/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    con1/refresh_counter_reg[12]_i_1_n_5
    SLICE_X62Y25         FDCE                                         r  con1/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.850     1.977    con1/CLK
    SLICE_X62Y25         FDCE                                         r  con1/refresh_counter_reg[14]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDCE (Hold_fdce_C_D)         0.105     1.570    con1/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 deb1/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/button_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.187ns (43.157%)  route 0.246ns (56.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.581     1.464    deb1/CLK
    SLICE_X59Y25         FDCE                                         r  deb1/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  deb1/counter_reg[25]/Q
                         net (fo=30, routed)          0.246     1.851    deb1/counter_reg[25]
    SLICE_X60Y24         LUT4 (Prop_lut4_I2_O)        0.046     1.897 r  deb1/button_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.897    deb1/button_out[2]_i_1_n_0
    SLICE_X60Y24         FDCE                                         r  deb1/button_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.848     1.975    deb1/CLK
    SLICE_X60Y24         FDCE                                         r  deb1/button_out_reg[2]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y24         FDCE (Hold_fdce_C_D)         0.131     1.628    deb1/button_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 deb1/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/button_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.188ns (43.387%)  route 0.245ns (56.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.581     1.464    deb1/CLK
    SLICE_X59Y25         FDCE                                         r  deb1/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  deb1/counter_reg[25]/Q
                         net (fo=30, routed)          0.245     1.850    deb1/counter_reg[25]
    SLICE_X60Y24         LUT4 (Prop_lut4_I2_O)        0.047     1.897 r  deb1/button_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.897    deb1/button_out[4]_i_1_n_0
    SLICE_X60Y24         FDCE                                         r  deb1/button_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.848     1.975    deb1/CLK
    SLICE_X60Y24         FDCE                                         r  deb1/button_out_reg[4]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y24         FDCE (Hold_fdce_C_D)         0.131     1.628    deb1/button_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 DFF7/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFF7/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.371ns  (logic 0.191ns (51.422%)  route 0.180ns (48.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 6.465 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.582     6.465    DFF7/CLK
    SLICE_X63Y24         FDCE                                         r  DFF7/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.146     6.611 r  DFF7/q_reg/Q
                         net (fo=13, routed)          0.180     6.792    DFF6/Q[2]
    SLICE_X63Y24         LUT6 (Prop_lut6_I2_O)        0.045     6.837 r  DFF6/q_i_1__4/O
                         net (fo=1, routed)           0.000     6.837    DFF7/q_reg_2
    SLICE_X63Y24         FDCE                                         r  DFF7/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.850     6.977    DFF7/CLK
    SLICE_X63Y24         FDCE                                         r  DFF7/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.465    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.098     6.563    DFF7/q_reg
  -------------------------------------------------------------------
                         required time                         -6.563    
                         arrival time                           6.837    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 deb1/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/button_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.125%)  route 0.245ns (56.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.581     1.464    deb1/CLK
    SLICE_X59Y25         FDCE                                         r  deb1/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  deb1/counter_reg[25]/Q
                         net (fo=30, routed)          0.245     1.850    deb1/counter_reg[25]
    SLICE_X60Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.895 r  deb1/button_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.895    deb1/button_out[3]_i_1_n_0
    SLICE_X60Y24         FDCE                                         r  deb1/button_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.848     1.975    deb1/CLK
    SLICE_X60Y24         FDCE                                         r  deb1/button_out_reg[3]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y24         FDCE (Hold_fdce_C_D)         0.121     1.618    deb1/button_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   DFF0/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   DFF1/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   DFF2/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   DFF3/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   DFF4/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   DFF5/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   DFF6/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   DFF7/q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   con1/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   DFF0/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   DFF0/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   DFF1/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   DFF1/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   DFF2/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   DFF2/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   DFF3/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   DFF3/q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   DFF4/q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   DFF4/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   DFF0/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   DFF0/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   DFF1/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   DFF1/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   DFF2/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   DFF2/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   DFF3/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   DFF3/q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   DFF4/q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   DFF4/q_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DFF7/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.566ns  (logic 5.662ns (45.062%)  route 6.903ns (54.938%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.618    10.139    DFF7/CLK
    SLICE_X63Y24         FDCE                                         r  DFF7/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.459    10.598 r  DFF7/q_reg/Q
                         net (fo=13, routed)          1.407    12.006    DFF5/LED_BCD1_carry__0[1]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.130 r  DFF5/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.130    con1/led_out_OBUF[6]_inst_i_14[1]
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.770 r  con1/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           0.839    13.609    DFF6/led_out_OBUF[6]_inst_i_6_0[3]
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.306    13.915 r  DFF6/led_out_OBUF[6]_inst_i_13/O
                         net (fo=4, routed)           0.886    14.801    DFF6/q_reg_2
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.124    14.925 f  DFF6/led_out_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.652    15.577    con1/led_out_OBUF[6]_inst_i_1
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    15.701 r  con1/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.007    16.708    DFF6/led_out[0]_0
    SLICE_X65Y25         LUT4 (Prop_lut4_I3_O)        0.152    16.860 r  DFF6/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.111    18.972    led_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733    22.705 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.705    led_out[0]
    U7                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF7/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.493ns  (logic 5.657ns (45.281%)  route 6.836ns (54.719%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.618    10.139    DFF7/CLK
    SLICE_X63Y24         FDCE                                         r  DFF7/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.459    10.598 r  DFF7/q_reg/Q
                         net (fo=13, routed)          1.407    12.006    DFF5/LED_BCD1_carry__0[1]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.130 r  DFF5/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.130    con1/led_out_OBUF[6]_inst_i_14[1]
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.770 r  con1/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           0.839    13.609    DFF6/led_out_OBUF[6]_inst_i_6_0[3]
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.306    13.915 r  DFF6/led_out_OBUF[6]_inst_i_13/O
                         net (fo=4, routed)           0.886    14.801    DFF6/q_reg_2
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.124    14.925 f  DFF6/led_out_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.652    15.577    con1/led_out_OBUF[6]_inst_i_1
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    15.701 r  con1/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.006    16.707    con1/refresh_counter_reg[19]_1
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.152    16.859 r  con1/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.045    18.904    led_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.728    22.632 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.632    led_out[2]
    U5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF7/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.406ns  (logic 5.663ns (45.649%)  route 6.743ns (54.351%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.618    10.139    DFF7/CLK
    SLICE_X63Y24         FDCE                                         r  DFF7/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.459    10.598 r  DFF7/q_reg/Q
                         net (fo=13, routed)          1.407    12.006    DFF5/LED_BCD1_carry__0[1]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.130 r  DFF5/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.130    con1/led_out_OBUF[6]_inst_i_14[1]
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.770 r  con1/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           0.843    13.612    DFF6/led_out_OBUF[6]_inst_i_6_0[3]
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.306    13.918 r  DFF6/led_out_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           1.003    14.921    DFF6/led_out_OBUF[6]_inst_i_12_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124    15.045 f  DFF6/led_out_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.812    15.858    DFF6/led_out_OBUF[6]_inst_i_11_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.124    15.982 f  DFF6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.835    16.816    con1/led_out[1]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.154    16.970 r  con1/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.843    18.813    led_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    22.545 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    22.545    led_out[5]
    W6                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF7/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.228ns  (logic 5.436ns (44.456%)  route 6.792ns (55.544%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.618    10.139    DFF7/CLK
    SLICE_X63Y24         FDCE                                         r  DFF7/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.459    10.598 r  DFF7/q_reg/Q
                         net (fo=13, routed)          1.407    12.006    DFF5/LED_BCD1_carry__0[1]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.130 r  DFF5/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.130    con1/led_out_OBUF[6]_inst_i_14[1]
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.770 r  con1/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           0.843    13.612    DFF6/led_out_OBUF[6]_inst_i_6_0[3]
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.306    13.918 r  DFF6/led_out_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           1.003    14.921    DFF6/led_out_OBUF[6]_inst_i_12_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124    15.045 r  DFF6/led_out_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.812    15.858    DFF6/led_out_OBUF[6]_inst_i_11_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.124    15.982 r  DFF6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.835    16.816    con1/led_out[1]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.124    16.940 r  con1/led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.892    18.832    led_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    22.367 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.367    led_out[4]
    U8                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF7/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.148ns  (logic 5.412ns (44.549%)  route 6.736ns (55.451%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.618    10.139    DFF7/CLK
    SLICE_X63Y24         FDCE                                         r  DFF7/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.459    10.598 r  DFF7/q_reg/Q
                         net (fo=13, routed)          1.407    12.006    DFF5/LED_BCD1_carry__0[1]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.130 r  DFF5/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.130    con1/led_out_OBUF[6]_inst_i_14[1]
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.770 r  con1/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           0.843    13.612    DFF6/led_out_OBUF[6]_inst_i_6_0[3]
    SLICE_X61Y27         LUT6 (Prop_lut6_I0_O)        0.306    13.918 r  DFF6/led_out_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           1.003    14.921    DFF6/led_out_OBUF[6]_inst_i_12_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124    15.045 r  DFF6/led_out_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.812    15.858    DFF6/led_out_OBUF[6]_inst_i_11_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.124    15.982 r  DFF6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.840    16.821    DFF6/refresh_counter_reg[19]_0
    SLICE_X65Y25         LUT4 (Prop_lut4_I3_O)        0.124    16.945 r  DFF6/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.831    18.776    led_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    22.287 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.287    led_out[6]
    W7                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF7/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.122ns  (logic 5.405ns (44.593%)  route 6.716ns (55.407%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.618    10.139    DFF7/CLK
    SLICE_X63Y24         FDCE                                         r  DFF7/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.459    10.598 r  DFF7/q_reg/Q
                         net (fo=13, routed)          1.407    12.006    DFF5/LED_BCD1_carry__0[1]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.130 r  DFF5/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.130    con1/led_out_OBUF[6]_inst_i_14[1]
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.770 r  con1/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           0.839    13.609    DFF6/led_out_OBUF[6]_inst_i_6_0[3]
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.306    13.915 r  DFF6/led_out_OBUF[6]_inst_i_13/O
                         net (fo=4, routed)           0.886    14.801    DFF6/q_reg_2
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.124    14.925 f  DFF6/led_out_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.652    15.577    con1/led_out_OBUF[6]_inst_i_1
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    15.701 r  con1/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.006    16.707    con1/refresh_counter_reg[19]_1
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.124    16.831 r  con1/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.925    18.756    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    22.261 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.261    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DFF7/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.977ns  (logic 5.437ns (45.394%)  route 6.540ns (54.606%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.618    10.139    DFF7/CLK
    SLICE_X63Y24         FDCE                                         r  DFF7/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.459    10.598 r  DFF7/q_reg/Q
                         net (fo=13, routed)          1.407    12.006    DFF5/LED_BCD1_carry__0[1]
    SLICE_X61Y26         LUT2 (Prop_lut2_I1_O)        0.124    12.130 r  DFF5/LED_BCD1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.130    con1/led_out_OBUF[6]_inst_i_14[1]
    SLICE_X61Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.770 r  con1/LED_BCD1_carry__0/O[3]
                         net (fo=8, routed)           0.839    13.609    DFF6/led_out_OBUF[6]_inst_i_6_0[3]
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.306    13.915 r  DFF6/led_out_OBUF[6]_inst_i_13/O
                         net (fo=4, routed)           0.886    14.801    DFF6/q_reg_2
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.124    14.925 f  DFF6/led_out_OBUF[6]_inst_i_9/O
                         net (fo=2, routed)           0.652    15.577    con1/led_out_OBUF[6]_inst_i_1
    SLICE_X63Y25         LUT6 (Prop_lut6_I4_O)        0.124    15.701 r  con1/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.007    16.708    DFF6/led_out[0]_0
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.124    16.832 r  DFF6/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.748    18.580    led_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    22.116 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.116    led_out[3]
    V8                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.263ns  (logic 4.333ns (59.655%)  route 2.930ns (40.345%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.620     5.141    con1/CLK
    SLICE_X62Y26         FDCE                                         r  con1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  con1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          1.233     6.830    con1/LED_activating_counter[1]
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.152     6.982 r  con1/anode_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.698     8.680    anode_sel_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    12.405 r  anode_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.405    anode_sel[2]
    V4                                                                r  anode_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.026ns  (logic 4.320ns (61.491%)  route 2.706ns (38.509%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.620     5.141    con1/CLK
    SLICE_X62Y26         FDCE                                         r  con1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  con1/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.043     6.640    con1/LED_activating_counter[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.152     6.792 r  con1/anode_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     8.455    anode_sel_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    12.167 r  anode_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.167    anode_sel[3]
    W4                                                                r  anode_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.997ns  (logic 4.309ns (61.579%)  route 2.688ns (38.421%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.620     5.141    con1/CLK
    SLICE_X62Y26         FDCE                                         r  con1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.456     5.597 f  con1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.972     6.570    con1/LED_activating_counter[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.146     6.716 r  con1/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     8.432    anode_sel_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    12.139 r  anode_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.139    anode_sel[0]
    U2                                                                r  anode_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 con1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.386ns (69.220%)  route 0.616ns (30.780%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    con1/CLK
    SLICE_X62Y26         FDCE                                         r  con1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  con1/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.288     1.895    con1/LED_activating_counter[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.940 r  con1/anode_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.269    anode_sel_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.469 r  anode_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.469    anode_sel[1]
    U4                                                                r  anode_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.475ns (73.167%)  route 0.541ns (26.833%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    con1/CLK
    SLICE_X62Y26         FDCE                                         r  con1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  con1/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.193     1.800    con1/LED_activating_counter[0]
    SLICE_X63Y26         LUT2 (Prop_lut2_I1_O)        0.048     1.848 r  con1/anode_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.348     2.196    anode_sel_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.482 r  anode_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.482    anode_sel[2]
    V4                                                                r  anode_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.456ns (69.303%)  route 0.645ns (30.697%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    con1/CLK
    SLICE_X62Y26         FDCE                                         r  con1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  con1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.316     1.923    con1/LED_activating_counter[1]
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.042     1.965 r  con1/anode_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.329     2.294    anode_sel_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     3.568 r  anode_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.568    anode_sel[3]
    W4                                                                r  anode_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.457ns (69.271%)  route 0.646ns (30.729%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    con1/CLK
    SLICE_X62Y26         FDCE                                         r  con1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  con1/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.288     1.895    con1/LED_activating_counter[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.046     1.941 r  con1/anode_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.299    anode_sel_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     3.570 r  anode_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.570    anode_sel[0]
    U2                                                                r  anode_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.467ns (66.004%)  route 0.756ns (33.996%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    con1/CLK
    SLICE_X62Y26         FDCE                                         r  con1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  con1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.128     1.735    DFF6/LED_activating_counter[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.780 r  DFF6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.238     2.018    DFF6/refresh_counter_reg[19]_0
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.045     2.063 r  DFF6/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.390     2.453    led_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.689 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.689    led_out[3]
    V8                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.437ns (64.001%)  route 0.808ns (35.999%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    con1/CLK
    SLICE_X62Y26         FDCE                                         r  con1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  con1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.128     1.735    DFF6/LED_activating_counter[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.780 r  DFF6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.240     2.020    con1/led_out[1]
    SLICE_X65Y25         LUT4 (Prop_lut4_I2_O)        0.045     2.065 r  con1/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.440     2.505    led_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.711 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.711    led_out[1]
    V5                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.443ns (62.904%)  route 0.851ns (37.096%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    con1/CLK
    SLICE_X62Y26         FDCE                                         r  con1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  con1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.128     1.735    DFF6/LED_activating_counter[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.780 r  DFF6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.305     2.085    DFF6/refresh_counter_reg[19]_0
    SLICE_X65Y25         LUT4 (Prop_lut4_I3_O)        0.045     2.130 r  DFF6/led_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.418     2.548    led_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.760 r  led_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.760    led_out[6]
    W7                                                                r  led_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.467ns (63.854%)  route 0.830ns (36.146%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    con1/CLK
    SLICE_X62Y26         FDCE                                         r  con1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  con1/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.237     1.844    con1/LED_activating_counter[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.889 f  con1/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.146     2.035    con1/refresh_counter_reg[19]_1
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.045     2.080 r  con1/led_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.447     2.528    led_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.764 r  led_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.764    led_out[4]
    U8                                                                r  led_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.532ns (65.442%)  route 0.809ns (34.558%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    con1/CLK
    SLICE_X62Y26         FDCE                                         r  con1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  con1/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.237     1.844    con1/LED_activating_counter[0]
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.889 r  con1/led_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.146     2.035    con1/refresh_counter_reg[19]_1
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.051     2.086 r  con1/led_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.426     2.512    led_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.295     3.807 r  led_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.807    led_out[5]
    W6                                                                r  led_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con1/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.517ns (63.876%)  route 0.858ns (36.124%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.466    con1/CLK
    SLICE_X62Y26         FDCE                                         r  con1/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  con1/refresh_counter_reg[19]/Q
                         net (fo=12, routed)          0.128     1.735    DFF6/LED_activating_counter[1]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.780 r  DFF6/led_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.240     2.020    con1/led_out[1]
    SLICE_X65Y25         LUT4 (Prop_lut4_I3_O)        0.043     2.063 r  con1/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.490     2.553    led_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.288     3.841 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.841    led_out[2]
    U5                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            con1/refresh_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.561ns  (logic 1.453ns (26.125%)  route 4.108ns (73.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.108     5.561    con1/reset_IBUF
    SLICE_X62Y26         FDCE                                         f  con1/refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.504     4.845    con1/CLK
    SLICE_X62Y26         FDCE                                         r  con1/refresh_counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            con1/refresh_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.561ns  (logic 1.453ns (26.125%)  route 4.108ns (73.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.108     5.561    con1/reset_IBUF
    SLICE_X62Y26         FDCE                                         f  con1/refresh_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.504     4.845    con1/CLK
    SLICE_X62Y26         FDCE                                         r  con1/refresh_counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            con1/refresh_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.561ns  (logic 1.453ns (26.125%)  route 4.108ns (73.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.108     5.561    con1/reset_IBUF
    SLICE_X62Y26         FDCE                                         f  con1/refresh_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.504     4.845    con1/CLK
    SLICE_X62Y26         FDCE                                         r  con1/refresh_counter_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            con1/refresh_counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.561ns  (logic 1.453ns (26.125%)  route 4.108ns (73.875%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          4.108     5.561    con1/reset_IBUF
    SLICE_X62Y26         FDCE                                         f  con1/refresh_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.504     4.845    con1/CLK
    SLICE_X62Y26         FDCE                                         r  con1/refresh_counter_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            con1/refresh_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.423ns  (logic 1.453ns (26.792%)  route 3.970ns (73.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          3.970     5.423    con1/reset_IBUF
    SLICE_X62Y25         FDCE                                         f  con1/refresh_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.502     4.843    con1/CLK
    SLICE_X62Y25         FDCE                                         r  con1/refresh_counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            con1/refresh_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.423ns  (logic 1.453ns (26.792%)  route 3.970ns (73.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          3.970     5.423    con1/reset_IBUF
    SLICE_X62Y25         FDCE                                         f  con1/refresh_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.502     4.843    con1/CLK
    SLICE_X62Y25         FDCE                                         r  con1/refresh_counter_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            con1/refresh_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.423ns  (logic 1.453ns (26.792%)  route 3.970ns (73.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          3.970     5.423    con1/reset_IBUF
    SLICE_X62Y25         FDCE                                         f  con1/refresh_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.502     4.843    con1/CLK
    SLICE_X62Y25         FDCE                                         r  con1/refresh_counter_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            con1/refresh_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.423ns  (logic 1.453ns (26.792%)  route 3.970ns (73.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          3.970     5.423    con1/reset_IBUF
    SLICE_X62Y25         FDCE                                         f  con1/refresh_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.502     4.843    con1/CLK
    SLICE_X62Y25         FDCE                                         r  con1/refresh_counter_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF0/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.380ns  (logic 1.453ns (27.005%)  route 3.927ns (72.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.842 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          3.927     5.380    DFF0/reset_IBUF
    SLICE_X61Y24         FDCE                                         f  DFF0/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501     9.842    DFF0/CLK
    SLICE_X61Y24         FDCE                                         r  DFF0/q_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            DFF1/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.380ns  (logic 1.453ns (27.005%)  route 3.927ns (72.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 9.842 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=60, routed)          3.927     5.380    DFF1/reset_IBUF
    SLICE_X61Y24         FDCE                                         f  DFF1/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.501     9.842    DFF1/CLK
    SLICE_X61Y24         FDCE                                         r  DFF1/q_reg/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_input[1]
                            (input port)
  Destination:            deb1/button_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.554ns  (logic 0.219ns (14.118%)  route 1.334ns (85.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  button_input[1] (IN)
                         net (fo=0)                   0.000     0.000    button_input[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  button_input_IBUF[1]_inst/O
                         net (fo=1, routed)           1.334     1.554    deb1/D[1]
    SLICE_X58Y25         FDRE                                         r  deb1/button_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.848     1.975    deb1/CLK
    SLICE_X58Y25         FDRE                                         r  deb1/button_d1_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb1/counter_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.221ns (13.976%)  route 1.360ns (86.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.360     1.581    deb1/reset_IBUF
    SLICE_X59Y19         FDPE                                         f  deb1/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    deb1/CLK
    SLICE_X59Y19         FDPE                                         r  deb1/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb1/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.221ns (13.976%)  route 1.360ns (86.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.360     1.581    deb1/reset_IBUF
    SLICE_X59Y19         FDCE                                         f  deb1/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    deb1/CLK
    SLICE_X59Y19         FDCE                                         r  deb1/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb1/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.221ns (13.976%)  route 1.360ns (86.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.360     1.581    deb1/reset_IBUF
    SLICE_X59Y19         FDCE                                         f  deb1/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    deb1/CLK
    SLICE_X59Y19         FDCE                                         r  deb1/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb1/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.581ns  (logic 0.221ns (13.976%)  route 1.360ns (86.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.360     1.581    deb1/reset_IBUF
    SLICE_X59Y19         FDCE                                         f  deb1/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.854     1.981    deb1/CLK
    SLICE_X59Y19         FDCE                                         r  deb1/counter_reg[3]/C

Slack:                    inf
  Source:                 button_input[0]
                            (input port)
  Destination:            deb1/button_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.645ns  (logic 0.222ns (13.489%)  route 1.423ns (86.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  button_input[0] (IN)
                         net (fo=0)                   0.000     0.000    button_input[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  button_input_IBUF[0]_inst/O
                         net (fo=1, routed)           1.423     1.645    deb1/D[0]
    SLICE_X60Y26         FDRE                                         r  deb1/button_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.849     1.976    deb1/CLK
    SLICE_X60Y26         FDRE                                         r  deb1/button_d1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb1/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.654ns  (logic 0.221ns (13.357%)  route 1.433ns (86.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.433     1.654    deb1/reset_IBUF
    SLICE_X59Y20         FDCE                                         f  deb1/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.853     1.980    deb1/CLK
    SLICE_X59Y20         FDCE                                         r  deb1/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb1/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.654ns  (logic 0.221ns (13.357%)  route 1.433ns (86.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.433     1.654    deb1/reset_IBUF
    SLICE_X59Y20         FDCE                                         f  deb1/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.853     1.980    deb1/CLK
    SLICE_X59Y20         FDCE                                         r  deb1/counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb1/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.654ns  (logic 0.221ns (13.357%)  route 1.433ns (86.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.433     1.654    deb1/reset_IBUF
    SLICE_X59Y20         FDCE                                         f  deb1/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.853     1.980    deb1/CLK
    SLICE_X59Y20         FDCE                                         r  deb1/counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            deb1/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.654ns  (logic 0.221ns (13.357%)  route 1.433ns (86.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=60, routed)          1.433     1.654    deb1/reset_IBUF
    SLICE_X59Y20         FDCE                                         f  deb1/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.853     1.980    deb1/CLK
    SLICE_X59Y20         FDCE                                         r  deb1/counter_reg[7]/C





