

================================================================
== Vivado HLS Report for 'bounding_box'
================================================================
* Date:           Tue Dec  6 11:23:28 2016

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|     12.31|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         6|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    910|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    228|
|Register         |        -|      -|     613|      -|
|ShiftMemory      |        -|      -|       0|     23|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     613|   1161|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |exitcond_reg_772  |  0|   1|    1|          0|
    |not9_reg_781      |  0|   1|    1|          0|
    |or_cond1_reg_787  |  0|   1|    1|          0|
    |t_V_reg_227       |  0|  12|   12|          0|
    |tmp_16_reg_791    |  0|   8|    8|          0|
    +------------------+---+----+-----+-----------+
    |Total             |  0|  23|   23|          0|
    +------------------+---+----+-----+-----------+

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_381_p2                |     +    |      0|  0|  12|          12|           1|
    |j_V_fu_416_p2                |     +    |      0|  0|  12|          12|           1|
    |op2_assign_3_fu_350_p2       |     +    |      0|  0|  13|          13|           8|
    |op2_assign_8_fu_328_p2       |     +    |      0|  0|  13|          13|           2|
    |op2_assign_9_fu_338_p2       |     +    |      0|  0|  13|          13|           2|
    |op2_assign_fu_344_p2         |     +    |      0|  0|  13|          13|           9|
    |tmp_48_i_fu_254_p2           |     +    |      0|  0|  13|          13|           2|
    |tmp_51_i_fu_292_p2           |     +    |      0|  0|  13|          13|           2|
    |bottom_1_fu_534_p3           |  Select  |      0|  0|  32|           1|          32|
    |bottom_3_fu_481_p3           |  Select  |      0|  0|  32|           1|          32|
    |bottom_4_fu_519_p3           |  Select  |      0|  0|  32|           1|          32|
    |bottom_5_fu_526_p3           |  Select  |      0|  0|  32|           1|          32|
    |left_3_fu_639_p3             |  Select  |      0|  0|  32|           1|          32|
    |left_4_fu_660_p3             |  Select  |      0|  0|  32|           1|          32|
    |left_5_fu_646_p3             |  Select  |      0|  0|  32|           1|          32|
    |left_6_fu_653_p3             |  Select  |      0|  0|  32|           1|          32|
    |right_1_fu_557_p3            |  Select  |      0|  0|  32|           1|          32|
    |right_3_fu_498_p3            |  Select  |      0|  0|  32|           1|          32|
    |right_4_fu_542_p3            |  Select  |      0|  0|  32|           1|          32|
    |right_5_fu_549_p3            |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp6_fu_607_p3           |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp_fu_614_p3            |  Select  |      0|  0|  32|           1|          32|
    |top_1_fu_621_p3              |  Select  |      0|  0|  32|           1|          32|
    |top_4_fu_590_p3              |  Select  |      0|  0|  12|           1|          12|
    |ap_sig_bdd_67                |    and   |      0|  0|   2|           1|           1|
    |or_cond1_fu_436_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp2_fu_510_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp4_fu_514_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_634_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp2_fu_629_p2               |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_376_p2          |   icmp   |      0|  0|  14|          12|          12|
    |exitcond_fu_411_p2           |   icmp   |      0|  0|  14|          12|          12|
    |not4_fu_391_p2               |   icmp   |      0|  0|  16|          13|          13|
    |not5_fu_396_p2               |   icmp   |      0|  0|  16|          13|          13|
    |not6_fu_431_p2               |   icmp   |      0|  0|  16|          13|          13|
    |not9_fu_426_p2               |   icmp   |      0|  0|  16|          13|          13|
    |not_fu_446_p2                |   icmp   |      0|  0|  14|          12|           8|
    |p_not_fu_441_p2              |   icmp   |      0|  0|   8|           8|           1|
    |tmp_3_fu_282_p2              |   icmp   |      0|  0|   8|           8|           1|
    |tmp_5_fu_476_p2              |   icmp   |      0|  0|  40|          32|          32|
    |tmp_6_fu_581_p2              |   icmp   |      0|  0|  40|          32|          32|
    |tmp_7_fu_492_p2              |   icmp   |      0|  0|  40|          32|          32|
    |tmp_8_fu_602_p2              |   icmp   |      0|  0|  40|          32|          32|
    |tmp_s_fu_244_p2              |   icmp   |      0|  0|   8|           8|           1|
    |ap_sig_bdd_106               |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_93                |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_452_p2            |    or    |      0|  0|   2|           1|           1|
    |sel_tmp1_demorgan_fu_458_p2  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp9_demorgan_fu_506_p2  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp1_fu_464_p2           |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp3_fu_405_p2           |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 910|         371|         749|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |bottom_fu_96       |  32|          2|   32|         64|
    |left_1_fu_92       |  32|          2|   32|         64|
    |p_bottom           |  32|          2|   32|         64|
    |p_right            |  32|          2|   32|         64|
    |right_fu_88        |  32|          2|   32|         64|
    |t_V_5_reg_215      |  12|          3|   12|         36|
    |t_V_phi_fu_231_p4  |  12|          2|   12|         24|
    |t_V_reg_227        |  12|          2|   12|         24|
    |top_2_fu_100       |  32|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 228|         19|  228|        468|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------+----+-----+-----------+
    |                                               Name                                               | FF | Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------+----+-----+-----------+
    |ap_CS_fsm                                                                                         |   2|    2|          0|
    |ap_done_reg                                                                                       |   1|    1|          0|
    |ap_reg_phibuf_t_V_5_reg_215                                                                       |  12|   12|          0|
    |ap_reg_ppiten_pp0_it0                                                                             |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                                                                             |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2                                                                             |   1|    1|          0|
    |ap_reg_ppiten_pp0_it3                                                                             |   1|    1|          0|
    |ap_reg_ppiten_pp0_it4                                                                             |   1|    1|          0|
    |ap_reg_ppiten_pp0_it5                                                                             |   1|    1|          0|
    |ap_reg_ppstg_or_cond_reg_797_pp0_it3                                                              |   1|    1|          0|
    |bottom_1_reg_834                                                                                  |  32|   32|          0|
    |bottom_6_reg_760                                                                                  |  12|   32|         20|
    |bottom_fu_96                                                                                      |  32|   32|          0|
    |exitcond_reg_772                                                                                  |   1|    1|          0|
    |guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns    |  64|   64|          0|
    |guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns_1  |  64|   64|          0|
    |i_V_reg_745                                                                                       |  12|   12|          0|
    |j_V_reg_776                                                                                       |  12|   12|          0|
    |left_1_fu_92                                                                                      |  32|   32|          0|
    |not4_reg_750                                                                                      |   1|    1|          0|
    |not5_reg_755                                                                                      |   1|    1|          0|
    |not9_reg_781                                                                                      |   1|    1|          0|
    |op2_assign_3_reg_737                                                                              |  13|   13|          0|
    |op2_assign_8_reg_722                                                                              |  13|   13|          0|
    |op2_assign_9_reg_727                                                                              |  13|   13|          0|
    |op2_assign_reg_732                                                                                |  13|   13|          0|
    |or_cond1_reg_787                                                                                  |   1|    1|          0|
    |or_cond_reg_797                                                                                   |   1|    1|          0|
    |p_bottom                                                                                          |  32|   32|          0|
    |p_left                                                                                            |  32|   32|          0|
    |p_right                                                                                           |  32|   32|          0|
    |p_top                                                                                             |  32|   32|          0|
    |right_1_reg_839                                                                                   |  32|   32|          0|
    |right_6_reg_811                                                                                   |  12|   32|         20|
    |right_fu_88                                                                                       |  32|   32|          0|
    |sel_tmp1_reg_806                                                                                  |   1|    1|          0|
    |sel_tmp2_reg_823                                                                                  |   1|    1|          0|
    |sel_tmp3_reg_767                                                                                  |   1|    1|          0|
    |sel_tmp4_reg_828                                                                                  |   1|    1|          0|
    |sel_tmp9_demorgan_reg_817                                                                         |   1|    1|          0|
    |t_V_5_reg_215                                                                                     |  12|   12|          0|
    |t_V_reg_227                                                                                       |  12|   12|          0|
    |tmp_16_reg_791                                                                                    |   8|    8|          0|
    |top_2_fu_100                                                                                      |  32|   32|          0|
    +--------------------------------------------------------------------------------------------------+----+-----+-----------+
    |Total                                                                                             | 613|  653|         40|
    +--------------------------------------------------------------------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+---------+---------------------+--------------+
|          RTL Ports          | Dir | Bits| Protocol|    Source Object    |    C Type    |
+-----------------------------+-----+-----+---------+---------------------+--------------+
|ap_clk                       |  in |    1|        -|     bounding_box    | return value |
|ap_rst                       |  in |    1|        -|     bounding_box    | return value |
|ap_start                     |  in |    1|        -|     bounding_box    | return value |
|ap_done                      | out |    1|        -|     bounding_box    | return value |
|ap_continue                  |  in |    1|        -|     bounding_box    | return value |
|ap_idle                      | out |    1|        -|     bounding_box    | return value |
|ap_ready                     | out |    1|        -|     bounding_box    | return value |
|src_rows_V_read              |  in |   12| ap_none |   src_rows_V_read   |    scalar    |
|src_cols_V_read              |  in |   12| ap_none |   src_cols_V_read   |    scalar    |
|src_data_stream_0_V_dout     |  in |    8| ap_fifo | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_empty_n  |  in |    1| ap_fifo | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_read     | out |    1| ap_fifo | src_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_din      | out |    8| ap_fifo | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_full_n   |  in |    1| ap_fifo | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_write    | out |    1| ap_fifo | dst_data_stream_0_V |    pointer   |
|bb_top_V_din                 | out |   32| ap_fifo |       bb_top_V      |    pointer   |
|bb_top_V_full_n              |  in |    1| ap_fifo |       bb_top_V      |    pointer   |
|bb_top_V_write               | out |    1| ap_fifo |       bb_top_V      |    pointer   |
|bb_bottom_V_din              | out |   32| ap_fifo |     bb_bottom_V     |    pointer   |
|bb_bottom_V_full_n           |  in |    1| ap_fifo |     bb_bottom_V     |    pointer   |
|bb_bottom_V_write            | out |    1| ap_fifo |     bb_bottom_V     |    pointer   |
|bb_left_V_din                | out |   32| ap_fifo |      bb_left_V      |    pointer   |
|bb_left_V_full_n             |  in |    1| ap_fifo |      bb_left_V      |    pointer   |
|bb_left_V_write              | out |    1| ap_fifo |      bb_left_V      |    pointer   |
|bb_right_V_din               | out |   32| ap_fifo |      bb_right_V     |    pointer   |
|bb_right_V_full_n            |  in |    1| ap_fifo |      bb_right_V     |    pointer   |
|bb_right_V_write             | out |    1| ap_fifo |      bb_right_V     |    pointer   |
+-----------------------------+-----+-----+---------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	2  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
* FSM state operations: 

 <State 1>: 3.42ns
ST_1: empty [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i8* %dst_data_stream_0_V, [8 x i8]* @str142, i32 0, i32 0, i32 0, [8 x i8]* @str142) ; <i32> [#uses=0]

ST_1: empty_127 [1/1] 0.00ns
entry:1  %empty_127 = call i32 (...)* @_ssdm_op_SpecFifo(i8* %src_data_stream_0_V, [8 x i8]* @str139, i32 0, i32 0, i32 0, [8 x i8]* @str139) ; <i32> [#uses=0]

ST_1: empty_128 [1/1] 0.00ns
entry:2  %empty_128 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %bb_right_V, [8 x i8]* @str84, i32 0, i32 0, i32 0, [8 x i8]* @str84) ; <i32> [#uses=0]

ST_1: empty_129 [1/1] 0.00ns
entry:3  %empty_129 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %bb_left_V, [8 x i8]* @str81, i32 0, i32 0, i32 0, [8 x i8]* @str81) ; <i32> [#uses=0]

ST_1: empty_130 [1/1] 0.00ns
entry:4  %empty_130 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %bb_bottom_V, [8 x i8]* @str78, i32 0, i32 0, i32 0, [8 x i8]* @str78) ; <i32> [#uses=0]

ST_1: empty_131 [1/1] 0.00ns
entry:5  %empty_131 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %bb_top_V, [8 x i8]* @str75, i32 0, i32 0, i32 0, [8 x i8]* @str75) ; <i32> [#uses=0]

ST_1: src_cols_V_read_2 [1/1] 0.00ns
entry:6  %src_cols_V_read_2 = call i12 @_ssdm_op_WireRead.i12(i12 %src_cols_V_read) ; <i12> [#uses=4]

ST_1: src_rows_V_read_2 [1/1] 0.00ns
entry:7  %src_rows_V_read_2 = call i12 @_ssdm_op_WireRead.i12(i12 %src_rows_V_read) ; <i12> [#uses=4]

ST_1: guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns [1/1] 0.00ns
entry:8  %guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns = load i64* @guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns ; <i64> [#uses=2]

ST_1: tmp [1/1] 0.00ns
entry:9  %tmp = trunc i64 %guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns to i8 ; <i8> [#uses=1]

ST_1: tmp_s [1/1] 2.00ns
entry:10  %tmp_s = icmp eq i8 %tmp, 0                     ; <i1> [#uses=1]

ST_1: stg_20 [1/1] 0.00ns
entry:11  br i1 %tmp_s, label %codeRepl1, label %bb1

ST_1: tmp_47_i_cast [1/1] 0.00ns
codeRepl1:0  %tmp_47_i_cast = zext i12 %src_rows_V_read_2 to i13 ; <i13> [#uses=1]

ST_1: tmp_48_i [1/1] 1.84ns
codeRepl1:1  %tmp_48_i = add i13 %tmp_47_i_cast, -1          ; <i13> [#uses=1]

ST_1: tmp_48_i_cast [1/1] 0.00ns
codeRepl1:2  %tmp_48_i_cast = sext i13 %tmp_48_i to i32      ; <i32> [#uses=1]

ST_1: stg_24 [1/1] 1.57ns
codeRepl1:3  store i32 %tmp_48_i_cast, i32* @p_bottom, align 4

ST_1: tmp_11 [1/1] 0.00ns
codeRepl1:4  %tmp_11 = call i64 @_ssdm_op_PartSet.i64.i64.i8.i64.i64(i64 %guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns, i8 1, i64 0, i64 7) ; <i64> [#uses=1]

ST_1: stg_26 [1/1] 0.00ns
codeRepl1:5  store i64 %tmp_11, i64* @guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns

ST_1: stg_27 [1/1] 0.00ns
codeRepl1:6  br label %bb1

ST_1: guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns_1 [1/1] 0.00ns
bb1:0  %guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns_1 = load i64* @guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns_1 ; <i64> [#uses=2]

ST_1: tmp_12 [1/1] 0.00ns
bb1:1  %tmp_12 = trunc i64 %guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns_1 to i8 ; <i8> [#uses=1]

ST_1: tmp_3 [1/1] 2.00ns
bb1:2  %tmp_3 = icmp eq i8 %tmp_12, 0                  ; <i1> [#uses=1]

ST_1: stg_31 [1/1] 0.00ns
bb1:3  br i1 %tmp_3, label %codeRepl, label %bb3

ST_1: tmp_50_i_cast [1/1] 0.00ns
codeRepl:0  %tmp_50_i_cast = zext i12 %src_cols_V_read_2 to i13 ; <i13> [#uses=1]

ST_1: tmp_51_i [1/1] 1.84ns
codeRepl:1  %tmp_51_i = add i13 %tmp_50_i_cast, -1          ; <i13> [#uses=1]

ST_1: tmp_51_i_cast [1/1] 0.00ns
codeRepl:2  %tmp_51_i_cast = sext i13 %tmp_51_i to i32      ; <i32> [#uses=1]

ST_1: stg_35 [1/1] 1.57ns
codeRepl:3  store i32 %tmp_51_i_cast, i32* @p_right, align 4

ST_1: tmp_13 [1/1] 0.00ns
codeRepl:4  %tmp_13 = call i64 @_ssdm_op_PartSet.i64.i64.i8.i64.i64(i64 %guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns_1, i8 1, i64 0, i64 7) ; <i64> [#uses=1]

ST_1: stg_37 [1/1] 0.00ns
codeRepl:5  store i64 %tmp_13, i64* @guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns_1

ST_1: stg_38 [1/1] 0.00ns
codeRepl:6  br label %bb3

ST_1: right [1/1] 0.00ns
bb3:0  %right = alloca i32                             ; <i32*> [#uses=3]

ST_1: left_1 [1/1] 0.00ns
bb3:1  %left_1 = alloca i32                            ; <i32*> [#uses=3]

ST_1: bottom [1/1] 0.00ns
bb3:2  %bottom = alloca i32                            ; <i32*> [#uses=3]

ST_1: top_2 [1/1] 0.00ns
bb3:3  %top_2 = alloca i32                             ; <i32*> [#uses=3]

ST_1: top [1/1] 0.00ns
bb3:4  %top = zext i12 %src_rows_V_read_2 to i32       ; <i32> [#uses=1]

ST_1: left [1/1] 0.00ns
bb3:5  %left = zext i12 %src_cols_V_read_2 to i32      ; <i32> [#uses=1]

ST_1: retval_i_cast [1/1] 0.00ns
bb3:6  %retval_i_cast = zext i12 %src_rows_V_read_2 to i13 ; <i13> [#uses=2]

ST_1: op2_assign_8 [1/1] 1.84ns
bb3:7  %op2_assign_8 = add i13 %retval_i_cast, -1      ; <i13> [#uses=1]

ST_1: retval_i5_cast [1/1] 0.00ns
bb3:8  %retval_i5_cast = zext i12 %src_cols_V_read_2 to i13 ; <i13> [#uses=2]

ST_1: op2_assign_9 [1/1] 1.84ns
bb3:9  %op2_assign_9 = add i13 %retval_i5_cast, -1     ; <i13> [#uses=1]

ST_1: op2_assign [1/1] 1.84ns
bb3:10  %op2_assign = add i13 %retval_i5_cast, -205     ; <i13> [#uses=1]

ST_1: op2_assign_3 [1/1] 1.84ns
bb3:11  %op2_assign_3 = add i13 %retval_i_cast, -64     ; <i13> [#uses=1]

ST_1: stg_51 [1/1] 1.57ns
bb3:12  store i32 %top, i32* %top_2

ST_1: stg_52 [1/1] 1.57ns
bb3:13  store i32 0, i32* %bottom

ST_1: stg_53 [1/1] 1.57ns
bb3:14  store i32 %left, i32* %left_1

ST_1: stg_54 [1/1] 1.57ns
bb3:15  store i32 0, i32* %right

ST_1: stg_55 [1/1] 1.39ns
bb3:16  br label %bb39


 <State 2>: 3.55ns
ST_2: t_V_5 [1/1] 0.00ns
bb39:0  %t_V_5 = phi i12 [ 0, %bb3 ], [ %i_V, %bb36 ]   ; <i12> [#uses=5]

ST_2: exitcond1 [1/1] 2.14ns
bb39:1  %exitcond1 = icmp eq i12 %t_V_5, %src_rows_V_read_2 ; <i1> [#uses=1]

ST_2: i_V [1/1] 1.84ns
bb39:2  %i_V = add i12 %t_V_5, 1                        ; <i12> [#uses=1]

ST_2: stg_59 [1/1] 0.00ns
bb39:3  br i1 %exitcond1, label %return, label %bb36.preheader

ST_2: tmp_45_cast [1/1] 0.00ns
bb36.preheader:0  %tmp_45_cast = zext i12 %t_V_5 to i13           ; <i13> [#uses=2]

ST_2: not4 [1/1] 2.18ns
bb36.preheader:1  %not4 = icmp eq i13 %tmp_45_cast, %op2_assign_8 ; <i1> [#uses=1]

ST_2: not5 [1/1] 2.18ns
bb36.preheader:2  %not5 = icmp ult i13 %tmp_45_cast, %op2_assign_3 ; <i1> [#uses=2]

ST_2: bottom_6 [1/1] 0.00ns
bb36.preheader:3  %bottom_6 = zext i12 %t_V_5 to i32              ; <i32> [#uses=3]

ST_2: sel_tmp3 [1/1] 1.37ns
bb36.preheader:4  %sel_tmp3 = xor i1 %not5, true                  ; <i1> [#uses=1]

ST_2: stg_65 [1/1] 1.39ns
bb36.preheader:5  br label %bb36

ST_2: stg_66 [1/1] 0.00ns
return:0  ret void


 <State 3>: 3.55ns
ST_3: t_V [1/1] 0.00ns
bb36:0  %t_V = phi i12 [ %j_V, %bb35 ], [ 0, %bb36.preheader ] ; <i12> [#uses=5]

ST_3: exitcond [1/1] 2.14ns
bb36:1  %exitcond = icmp eq i12 %t_V, %src_cols_V_read_2 ; <i1> [#uses=1]

ST_3: j_V [1/1] 1.84ns
bb36:2  %j_V = add i12 %t_V, 1                          ; <i12> [#uses=1]

ST_3: stg_70 [1/1] 0.00ns
bb36:3  br i1 %exitcond, label %bb39, label %bb5_ifconv

ST_3: tmp_47_cast [1/1] 0.00ns
bb5_ifconv:10  %tmp_47_cast = zext i12 %t_V to i13             ; <i13> [#uses=2]

ST_3: not9 [1/1] 2.18ns
bb5_ifconv:11  %not9 = icmp ult i13 %tmp_47_cast, %op2_assign  ; <i1> [#uses=2]

ST_3: not6 [1/1] 2.18ns
bb5_ifconv:42  %not6 = icmp eq i13 %tmp_47_cast, %op2_assign_9 ; <i1> [#uses=1]

ST_3: or_cond1 [1/1] 1.37ns
bb5_ifconv:43  %or_cond1 = and i1 %not4, %not6                 ; <i1> [#uses=1]

ST_3: stg_75 [1/1] 0.00ns
bb5_ifconv:44  br i1 %or_cond1, label %bb34, label %bb35


 <State 4>: 1.70ns
ST_4: tmp_16 [1/1] 1.70ns
bb5_ifconv:6  %tmp_16 = call i8 @_ssdm_op_FifoRead.volatile.i8P(i8* %src_data_stream_0_V) ; <i8> [#uses=2]


 <State 5>: 4.88ns
ST_5: p_not [1/1] 2.00ns
bb5_ifconv:7  %p_not = icmp ne i8 %tmp_16, 0                  ; <i1> [#uses=2]

ST_5: not [1/1] 2.14ns
bb5_ifconv:8  %not = icmp ult i12 %t_V, 206                   ; <i1> [#uses=2]

ST_5: or_cond [1/1] 1.37ns
bb5_ifconv:9  %or_cond = or i1 %p_not, %not                   ; <i1> [#uses=5]

ST_5: sel_tmp1_demorgan [1/1] 1.37ns
bb5_ifconv:25  %sel_tmp1_demorgan = or i1 %p_not, %not         ; <i1> [#uses=1]

ST_5: sel_tmp1 [1/1] 1.37ns
bb5_ifconv:26  %sel_tmp1 = xor i1 %sel_tmp1_demorgan, true     ; <i1> [#uses=1]


 <State 6>: 9.57ns
ST_6: right_load [1/1] 0.00ns
bb5_ifconv:0  %right_load = load i32* %right                  ; <i32> [#uses=5]

ST_6: bottom_load [1/1] 0.00ns
bb5_ifconv:2  %bottom_load = load i32* %bottom                ; <i32> [#uses=5]

ST_6: tmp_5 [1/1] 2.52ns
bb5_ifconv:12  %tmp_5 = icmp ugt i32 %bottom_6, %bottom_load   ; <i1> [#uses=1]

ST_6: bottom_3 [1/1] 1.37ns
bb5_ifconv:13  %bottom_3 = select i1 %tmp_5, i32 %bottom_6, i32 %bottom_load ; <i32> [#uses=1]

ST_6: right_6 [1/1] 0.00ns
bb5_ifconv:18  %right_6 = zext i12 %t_V to i32                 ; <i32> [#uses=4]

ST_6: tmp_7 [1/1] 2.52ns
bb5_ifconv:19  %tmp_7 = icmp ugt i32 %right_6, %right_load     ; <i1> [#uses=1]

ST_6: right_3 [1/1] 1.37ns
bb5_ifconv:20  %right_3 = select i1 %tmp_7, i32 %right_6, i32 %right_load ; <i32> [#uses=1]

ST_6: sel_tmp9_demorgan [1/1] 1.37ns
bb5_ifconv:23  %sel_tmp9_demorgan = or i1 %or_cond, %not9      ; <i1> [#uses=4]

ST_6: sel_tmp2 [1/1] 1.37ns
bb5_ifconv:27  %sel_tmp2 = and i1 %not9, %sel_tmp1             ; <i1> [#uses=2]

ST_6: sel_tmp4 [1/1] 1.37ns
bb5_ifconv:28  %sel_tmp4 = and i1 %sel_tmp2, %sel_tmp3         ; <i1> [#uses=4]

ST_6: bottom_4 [1/1] 1.37ns
bb5_ifconv:30  %bottom_4 = select i1 %or_cond, i32 %bottom_load, i32 %bottom_3 ; <i32> [#uses=1]

ST_6: bottom_5 [1/1] 1.37ns
bb5_ifconv:31  %bottom_5 = select i1 %sel_tmp9_demorgan, i32 %bottom_4, i32 %bottom_load ; <i32> [#uses=1]

ST_6: bottom_1 [1/1] 1.37ns
bb5_ifconv:32  %bottom_1 = select i1 %sel_tmp4, i32 %bottom_load, i32 %bottom_5 ; <i32> [#uses=2]

ST_6: right_4 [1/1] 1.37ns
bb5_ifconv:39  %right_4 = select i1 %or_cond, i32 %right_load, i32 %right_3 ; <i32> [#uses=1]

ST_6: right_5 [1/1] 1.37ns
bb5_ifconv:40  %right_5 = select i1 %sel_tmp9_demorgan, i32 %right_4, i32 %right_load ; <i32> [#uses=1]

ST_6: right_1 [1/1] 1.37ns
bb5_ifconv:41  %right_1 = select i1 %sel_tmp4, i32 %right_load, i32 %right_5 ; <i32> [#uses=2]

ST_6: stg_98 [1/1] 1.57ns
bb35:11  store i32 %bottom_1, i32* %bottom

ST_6: stg_99 [1/1] 1.57ns
bb35:13  store i32 %right_1, i32* %right


 <State 7>: 12.31ns
ST_7: left_1_load [1/1] 0.00ns
bb5_ifconv:1  %left_1_load = load i32* %left_1                ; <i32> [#uses=5]

ST_7: top_2_load [1/1] 0.00ns
bb5_ifconv:3  %top_2_load = load i32* %top_2                  ; <i32> [#uses=5]

ST_7: tmp_6 [1/1] 2.52ns
bb5_ifconv:14  %tmp_6 = icmp ult i32 %bottom_6, %top_2_load    ; <i1> [#uses=1]

ST_7: tmp_15 [1/1] 0.00ns
bb5_ifconv:15  %tmp_15 = trunc i32 %top_2_load to i12          ; <i12> [#uses=1]

ST_7: top_4 [1/1] 1.37ns
bb5_ifconv:16  %top_4 = select i1 %tmp_6, i12 %t_V_5, i12 %tmp_15 ; <i12> [#uses=1]

ST_7: top_5_cast [1/1] 0.00ns
bb5_ifconv:17  %top_5_cast = zext i12 %top_4 to i32            ; <i32> [#uses=1]

ST_7: tmp_8 [1/1] 2.52ns
bb5_ifconv:21  %tmp_8 = icmp ult i32 %right_6, %left_1_load    ; <i1> [#uses=1]

ST_7: sel_tmp6 [1/1] 1.37ns
bb5_ifconv:22  %sel_tmp6 = select i1 %or_cond, i32 %top_2_load, i32 %top_5_cast ; <i32> [#uses=1]

ST_7: sel_tmp [1/1] 1.37ns
bb5_ifconv:24  %sel_tmp = select i1 %sel_tmp9_demorgan, i32 %sel_tmp6, i32 %top_2_load ; <i32> [#uses=1]

ST_7: top_1 [1/1] 1.37ns
bb5_ifconv:29  %top_1 = select i1 %sel_tmp4, i32 %top_2_load, i32 %sel_tmp ; <i32> [#uses=2]

ST_7: tmp2 [1/1] 1.37ns
bb5_ifconv:33  %tmp2 = and i1 %not5, %tmp_8                    ; <i1> [#uses=1]

ST_7: sel_tmp8 [1/1] 1.37ns
bb5_ifconv:34  %sel_tmp8 = and i1 %tmp2, %sel_tmp2             ; <i1> [#uses=1]

ST_7: left_3 [1/1] 1.37ns
bb5_ifconv:35  %left_3 = select i1 %sel_tmp8, i32 %right_6, i32 %left_1_load ; <i32> [#uses=1]

ST_7: left_5 [1/1] 1.37ns
bb5_ifconv:36  %left_5 = select i1 %or_cond, i32 %left_1_load, i32 %left_3 ; <i32> [#uses=1]

ST_7: left_6 [1/1] 1.37ns
bb5_ifconv:37  %left_6 = select i1 %sel_tmp9_demorgan, i32 %left_5, i32 %left_1_load ; <i32> [#uses=1]

ST_7: left_4 [1/1] 1.37ns
bb5_ifconv:38  %left_4 = select i1 %sel_tmp4, i32 %left_1_load, i32 %left_6 ; <i32> [#uses=2]

ST_7: stg_116 [1/1] 0.00ns
bb34:0  store i32 %top_1, i32* @p_top, align 4

ST_7: stg_117 [1/1] 1.57ns
bb34:1  store i32 %bottom_1, i32* @p_bottom, align 4

ST_7: stg_118 [1/1] 0.00ns
bb34:2  store i32 %left_4, i32* @p_left, align 4

ST_7: stg_119 [1/1] 1.57ns
bb34:3  store i32 %right_1, i32* @p_right, align 4

ST_7: stg_120 [1/1] 0.00ns
bb34:4  br label %bb35

ST_7: stg_121 [1/1] 1.57ns
bb35:10  store i32 %top_1, i32* %top_2

ST_7: stg_122 [1/1] 1.57ns
bb35:12  store i32 %left_4, i32* %left_1


 <State 8>: 1.86ns
ST_8: tmp_4 [1/1] 0.00ns
bb5_ifconv:4  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str84) ; <i32> [#uses=1]

ST_8: stg_124 [1/1] 0.00ns
bb5_ifconv:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str62) nounwind

ST_8: p_top_load [1/1] 0.00ns
bb35:0  %p_top_load = load i32* @p_top, align 4         ; <i32> [#uses=1]

ST_8: stg_126 [1/1] 1.86ns
bb35:1  call void @_ssdm_op_FifoWrite.volatile.i32P(i32* %bb_top_V, i32 %p_top_load)

ST_8: p_bottom_load [1/1] 0.00ns
bb35:2  %p_bottom_load = load i32* @p_bottom, align 4   ; <i32> [#uses=1]

ST_8: stg_128 [1/1] 1.86ns
bb35:3  call void @_ssdm_op_FifoWrite.volatile.i32P(i32* %bb_bottom_V, i32 %p_bottom_load)

ST_8: p_left_load [1/1] 0.00ns
bb35:4  %p_left_load = load i32* @p_left, align 4       ; <i32> [#uses=1]

ST_8: stg_130 [1/1] 1.86ns
bb35:5  call void @_ssdm_op_FifoWrite.volatile.i32P(i32* %bb_left_V, i32 %p_left_load)

ST_8: p_right_load [1/1] 0.00ns
bb35:6  %p_right_load = load i32* @p_right, align 4     ; <i32> [#uses=1]

ST_8: stg_132 [1/1] 1.86ns
bb35:7  call void @_ssdm_op_FifoWrite.volatile.i32P(i32* %bb_right_V, i32 %p_right_load)

ST_8: stg_133 [1/1] 1.70ns
bb35:8  call void @_ssdm_op_FifoWrite.volatile.i8P(i8* %dst_data_stream_0_V, i8 %tmp_16)

ST_8: empty_132 [1/1] 0.00ns
bb35:9  %empty_132 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str84, i32 %tmp_4) ; <i32> [#uses=0]

ST_8: stg_135 [1/1] 0.00ns
bb35:14  br label %bb36



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ src_rows_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x58e39b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_cols_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x58e3a10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src_data_stream_0_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x54cc620; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x54cc680; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bb_top_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x54cc6e0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bb_bottom_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x54cc740; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bb_left_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x54cc7a0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bb_right_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x54cc800; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x5c1b390; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_bottom]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x54cc860; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x73b66e0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_right]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x73b6650; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_top]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x73b6740; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_left]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x73b67a0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                                                                                            (specfifo       ) [ 000000000]
empty_127                                                                                        (specfifo       ) [ 000000000]
empty_128                                                                                        (specfifo       ) [ 000000000]
empty_129                                                                                        (specfifo       ) [ 000000000]
empty_130                                                                                        (specfifo       ) [ 000000000]
empty_131                                                                                        (specfifo       ) [ 000000000]
src_cols_V_read_2                                                                                (wireread       ) [ 001111111]
src_rows_V_read_2                                                                                (wireread       ) [ 001111111]
guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns   (load           ) [ 000000000]
tmp                                                                                              (trunc          ) [ 000000000]
tmp_s                                                                                            (icmp           ) [ 010000000]
stg_20                                                                                           (br             ) [ 000000000]
tmp_47_i_cast                                                                                    (zext           ) [ 000000000]
tmp_48_i                                                                                         (add            ) [ 000000000]
tmp_48_i_cast                                                                                    (sext           ) [ 000000000]
stg_24                                                                                           (store          ) [ 000000000]
tmp_11                                                                                           (partset        ) [ 000000000]
stg_26                                                                                           (store          ) [ 000000000]
stg_27                                                                                           (br             ) [ 000000000]
guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns_1 (load           ) [ 000000000]
tmp_12                                                                                           (trunc          ) [ 000000000]
tmp_3                                                                                            (icmp           ) [ 010000000]
stg_31                                                                                           (br             ) [ 000000000]
tmp_50_i_cast                                                                                    (zext           ) [ 000000000]
tmp_51_i                                                                                         (add            ) [ 000000000]
tmp_51_i_cast                                                                                    (sext           ) [ 000000000]
stg_35                                                                                           (store          ) [ 000000000]
tmp_13                                                                                           (partset        ) [ 000000000]
stg_37                                                                                           (store          ) [ 000000000]
stg_38                                                                                           (br             ) [ 000000000]
right                                                                                            (alloca         ) [ 011111111]
left_1                                                                                           (alloca         ) [ 011111111]
bottom                                                                                           (alloca         ) [ 011111111]
top_2                                                                                            (alloca         ) [ 011111111]
top                                                                                              (zext           ) [ 000000000]
left                                                                                             (zext           ) [ 000000000]
retval_i_cast                                                                                    (zext           ) [ 000000000]
op2_assign_8                                                                                     (add            ) [ 001111111]
retval_i5_cast                                                                                   (zext           ) [ 000000000]
op2_assign_9                                                                                     (add            ) [ 001111111]
op2_assign                                                                                       (add            ) [ 001111111]
op2_assign_3                                                                                     (add            ) [ 001111111]
stg_51                                                                                           (store          ) [ 000000000]
stg_52                                                                                           (store          ) [ 000000000]
stg_53                                                                                           (store          ) [ 000000000]
stg_54                                                                                           (store          ) [ 000000000]
stg_55                                                                                           (br             ) [ 011111111]
t_V_5                                                                                            (phi            ) [ 001111110]
exitcond1                                                                                        (icmp           ) [ 001111111]
i_V                                                                                              (add            ) [ 011111111]
stg_59                                                                                           (br             ) [ 000000000]
tmp_45_cast                                                                                      (zext           ) [ 000000000]
not4                                                                                             (icmp           ) [ 000111111]
not5                                                                                             (icmp           ) [ 000111111]
bottom_6                                                                                         (zext           ) [ 000111111]
sel_tmp3                                                                                         (xor            ) [ 000111111]
stg_65                                                                                           (br             ) [ 001111111]
stg_66                                                                                           (ret            ) [ 000000000]
t_V                                                                                              (phi            ) [ 000111100]
exitcond                                                                                         (icmp           ) [ 001111111]
j_V                                                                                              (add            ) [ 001111111]
stg_70                                                                                           (br             ) [ 011111111]
tmp_47_cast                                                                                      (zext           ) [ 000000000]
not9                                                                                             (icmp           ) [ 000111100]
not6                                                                                             (icmp           ) [ 000000000]
or_cond1                                                                                         (and            ) [ 000111110]
stg_75                                                                                           (br             ) [ 000000000]
tmp_16                                                                                           (fiforead       ) [ 000101111]
p_not                                                                                            (icmp           ) [ 000000000]
not                                                                                              (icmp           ) [ 000000000]
or_cond                                                                                          (or             ) [ 000100110]
sel_tmp1_demorgan                                                                                (or             ) [ 000000000]
sel_tmp1                                                                                         (xor            ) [ 000100100]
right_load                                                                                       (load           ) [ 000000000]
bottom_load                                                                                      (load           ) [ 000000000]
tmp_5                                                                                            (icmp           ) [ 000000000]
bottom_3                                                                                         (select         ) [ 000000000]
right_6                                                                                          (zext           ) [ 000100010]
tmp_7                                                                                            (icmp           ) [ 000000000]
right_3                                                                                          (select         ) [ 000000000]
sel_tmp9_demorgan                                                                                (or             ) [ 000100010]
sel_tmp2                                                                                         (and            ) [ 000100010]
sel_tmp4                                                                                         (and            ) [ 000100010]
bottom_4                                                                                         (select         ) [ 000000000]
bottom_5                                                                                         (select         ) [ 000000000]
bottom_1                                                                                         (select         ) [ 000100010]
right_4                                                                                          (select         ) [ 000000000]
right_5                                                                                          (select         ) [ 000000000]
right_1                                                                                          (select         ) [ 000100010]
stg_98                                                                                           (store          ) [ 000000000]
stg_99                                                                                           (store          ) [ 000000000]
left_1_load                                                                                      (load           ) [ 000000000]
top_2_load                                                                                       (load           ) [ 000000000]
tmp_6                                                                                            (icmp           ) [ 000000000]
tmp_15                                                                                           (trunc          ) [ 000000000]
top_4                                                                                            (select         ) [ 000000000]
top_5_cast                                                                                       (zext           ) [ 000000000]
tmp_8                                                                                            (icmp           ) [ 000000000]
sel_tmp6                                                                                         (select         ) [ 000000000]
sel_tmp                                                                                          (select         ) [ 000000000]
top_1                                                                                            (select         ) [ 000000000]
tmp2                                                                                             (and            ) [ 000000000]
sel_tmp8                                                                                         (and            ) [ 000000000]
left_3                                                                                           (select         ) [ 000000000]
left_5                                                                                           (select         ) [ 000000000]
left_6                                                                                           (select         ) [ 000000000]
left_4                                                                                           (select         ) [ 000000000]
stg_116                                                                                          (store          ) [ 000000000]
stg_117                                                                                          (store          ) [ 000000000]
stg_118                                                                                          (store          ) [ 000000000]
stg_119                                                                                          (store          ) [ 000000000]
stg_120                                                                                          (br             ) [ 000000000]
stg_121                                                                                          (store          ) [ 000000000]
stg_122                                                                                          (store          ) [ 000000000]
tmp_4                                                                                            (specregionbegin) [ 000000000]
stg_124                                                                                          (specpipeline   ) [ 000000000]
p_top_load                                                                                       (load           ) [ 000000000]
stg_126                                                                                          (fifowrite      ) [ 000000000]
p_bottom_load                                                                                    (load           ) [ 000000000]
stg_128                                                                                          (fifowrite      ) [ 000000000]
p_left_load                                                                                      (load           ) [ 000000000]
stg_130                                                                                          (fifowrite      ) [ 000000000]
p_right_load                                                                                     (load           ) [ 000000000]
stg_132                                                                                          (fifowrite      ) [ 000000000]
stg_133                                                                                          (fifowrite      ) [ 000000000]
empty_132                                                                                        (specregionend  ) [ 000000000]
stg_135                                                                                          (br             ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_rows_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_cols_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bb_top_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bb_top_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bb_bottom_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bb_bottom_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bb_left_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bb_left_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bb_right_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bb_right_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_bottom">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_bottom"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_right">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_right"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_top">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_top"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_left">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_left"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str142"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str139"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str84"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str81"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str78"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str75"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i8.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoRead.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoWrite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoWrite.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="right_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="left_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="left_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="bottom_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bottom/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="top_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="top_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="src_cols_V_read_2_wireread_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="12" slack="0"/>
<pin id="107" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="src_cols_V_read_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="src_rows_V_read_2_wireread_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="12" slack="0"/>
<pin id="112" dir="0" index="1" bw="12" slack="0"/>
<pin id="113" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="src_rows_V_read_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_24/1 stg_117/7 "/>
</bind>
</comp>

<comp id="125" class="1004" name="stg_26_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_26/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns_1_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_35/1 stg_119/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="stg_37_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_37/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_16_fiforead_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="stg_116_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_116/7 "/>
</bind>
</comp>

<comp id="155" class="1004" name="stg_118_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_118/7 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_top_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_top_load/8 "/>
</bind>
</comp>

<comp id="164" class="1004" name="stg_126_fifowrite_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_126/8 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_bottom_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_bottom_load/8 "/>
</bind>
</comp>

<comp id="176" class="1004" name="stg_128_fifowrite_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_128/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_left_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_left_load/8 "/>
</bind>
</comp>

<comp id="188" class="1004" name="stg_130_fifowrite_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_130/8 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_right_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_right_load/8 "/>
</bind>
</comp>

<comp id="200" class="1004" name="stg_132_fifowrite_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_132/8 "/>
</bind>
</comp>

<comp id="208" class="1004" name="stg_133_fifowrite_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="0" index="2" bw="8" slack="4"/>
<pin id="212" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_133/8 "/>
</bind>
</comp>

<comp id="215" class="1005" name="t_V_5_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="12" slack="1"/>
<pin id="217" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V_5 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="t_V_5_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="12" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="t_V_5/2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="t_V_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="1"/>
<pin id="229" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="t_V_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="1" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_s_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_47_i_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="12" slack="0"/>
<pin id="252" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_47_i_cast/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_48_i_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48_i/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_48_i_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="13" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="tmp_48_i_cast/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_11_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="2" slack="0"/>
<pin id="269" dir="0" index="3" bw="1" slack="0"/>
<pin id="270" dir="0" index="4" bw="4" slack="0"/>
<pin id="271" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_12_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_3_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_50_i_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="0"/>
<pin id="290" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_50_i_cast/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_51_i_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="12" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51_i/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_51_i_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="13" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="tmp_51_i_cast/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_13_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="0" index="1" bw="64" slack="0"/>
<pin id="306" dir="0" index="2" bw="2" slack="0"/>
<pin id="307" dir="0" index="3" bw="1" slack="0"/>
<pin id="308" dir="0" index="4" bw="4" slack="0"/>
<pin id="309" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="top_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="12" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="top/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="left_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="12" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="left/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="retval_i_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="12" slack="0"/>
<pin id="326" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="retval_i_cast/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="op2_assign_8_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="12" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign_8/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="retval_i5_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="0"/>
<pin id="336" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="retval_i5_cast/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="op2_assign_9_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="12" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign_9/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="op2_assign_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="12" slack="0"/>
<pin id="346" dir="0" index="1" bw="9" slack="0"/>
<pin id="347" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="op2_assign_3_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="12" slack="0"/>
<pin id="352" dir="0" index="1" bw="7" slack="0"/>
<pin id="353" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign_3/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="stg_51_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="12" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_51/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="stg_52_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_52/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="stg_53_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_53/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="stg_54_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_54/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="exitcond1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="0"/>
<pin id="378" dir="0" index="1" bw="12" slack="1"/>
<pin id="379" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="i_V_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="12" slack="0"/>
<pin id="383" dir="0" index="1" bw="2" slack="0"/>
<pin id="384" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_45_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_45_cast/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="not4_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="13" slack="0"/>
<pin id="393" dir="0" index="1" bw="13" slack="1"/>
<pin id="394" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="not4/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="not5_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="13" slack="0"/>
<pin id="398" dir="0" index="1" bw="13" slack="1"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="not5/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="bottom_6_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="12" slack="0"/>
<pin id="403" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="bottom_6/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="sel_tmp3_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="exitcond_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="12" slack="0"/>
<pin id="413" dir="0" index="1" bw="12" slack="2"/>
<pin id="414" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="j_V_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="12" slack="0"/>
<pin id="418" dir="0" index="1" bw="2" slack="0"/>
<pin id="419" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_47_cast_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="12" slack="0"/>
<pin id="424" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_47_cast/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="not9_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="13" slack="0"/>
<pin id="428" dir="0" index="1" bw="13" slack="2"/>
<pin id="429" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="not9/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="not6_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="13" slack="0"/>
<pin id="433" dir="0" index="1" bw="13" slack="2"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="not6/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="or_cond1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_not_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="1"/>
<pin id="443" dir="0" index="1" bw="8" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="p_not/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="not_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="12" slack="2"/>
<pin id="448" dir="0" index="1" bw="12" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="not/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="or_cond_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sel_tmp1_demorgan_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp1_demorgan/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sel_tmp1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="right_load_load_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="5"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_load/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="bottom_load_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="5"/>
<pin id="475" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bottom_load/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_5_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="4"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="bottom_3_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="4"/>
<pin id="484" dir="0" index="2" bw="32" slack="0"/>
<pin id="485" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="bottom_3/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="right_6_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="12" slack="3"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="right_6/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_7_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="right_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="0" index="2" bw="32" slack="0"/>
<pin id="502" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="right_3/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sel_tmp9_demorgan_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="0" index="1" bw="1" slack="3"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp9_demorgan/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sel_tmp2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="3"/>
<pin id="512" dir="0" index="1" bw="1" slack="1"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sel_tmp4_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="4"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="bottom_4_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="0" index="1" bw="32" slack="0"/>
<pin id="522" dir="0" index="2" bw="32" slack="0"/>
<pin id="523" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="bottom_4/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="bottom_5_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="0" index="2" bw="32" slack="0"/>
<pin id="530" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="bottom_5/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="bottom_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="0" index="2" bw="32" slack="0"/>
<pin id="538" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="bottom_1/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="right_4_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="0" index="2" bw="32" slack="0"/>
<pin id="546" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="right_4/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="right_5_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="0"/>
<pin id="552" dir="0" index="2" bw="32" slack="0"/>
<pin id="553" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="right_5/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="right_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="0" index="2" bw="32" slack="0"/>
<pin id="561" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="right_1/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="stg_98_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="0" index="1" bw="32" slack="5"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_98/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="stg_99_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="5"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_99/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="left_1_load_load_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="6"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="left_1_load/7 "/>
</bind>
</comp>

<comp id="578" class="1004" name="top_2_load_load_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="6"/>
<pin id="580" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_2_load/7 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_6_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="5"/>
<pin id="583" dir="0" index="1" bw="32" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_15_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="590" class="1004" name="top_4_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="12" slack="5"/>
<pin id="593" dir="0" index="2" bw="12" slack="0"/>
<pin id="594" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="top_4/7 "/>
</bind>
</comp>

<comp id="598" class="1004" name="top_5_cast_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="12" slack="0"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="top_5_cast/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_8_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="607" class="1004" name="sel_tmp6_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="2"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="0" index="2" bw="32" slack="0"/>
<pin id="611" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="sel_tmp6/7 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sel_tmp_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="0" index="2" bw="32" slack="0"/>
<pin id="618" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="sel_tmp/7 "/>
</bind>
</comp>

<comp id="621" class="1004" name="top_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="32" slack="0"/>
<pin id="625" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="top_1/7 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp2_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="5"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/7 "/>
</bind>
</comp>

<comp id="634" class="1004" name="sel_tmp8_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="1"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="left_3_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="32" slack="1"/>
<pin id="642" dir="0" index="2" bw="32" slack="0"/>
<pin id="643" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="left_3/7 "/>
</bind>
</comp>

<comp id="646" class="1004" name="left_5_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="2"/>
<pin id="648" dir="0" index="1" bw="32" slack="0"/>
<pin id="649" dir="0" index="2" bw="32" slack="0"/>
<pin id="650" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="left_5/7 "/>
</bind>
</comp>

<comp id="653" class="1004" name="left_6_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="0" index="2" bw="32" slack="0"/>
<pin id="657" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="left_6/7 "/>
</bind>
</comp>

<comp id="660" class="1004" name="left_4_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="0" index="1" bw="32" slack="0"/>
<pin id="663" dir="0" index="2" bw="32" slack="0"/>
<pin id="664" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="left_4/7 "/>
</bind>
</comp>

<comp id="668" class="1004" name="stg_121_store_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="6"/>
<pin id="671" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_121/7 "/>
</bind>
</comp>

<comp id="673" class="1004" name="stg_122_store_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="0" index="1" bw="32" slack="6"/>
<pin id="676" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_122/7 "/>
</bind>
</comp>

<comp id="678" class="1005" name="src_cols_V_read_2_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="12" slack="2"/>
<pin id="680" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="src_cols_V_read_2 "/>
</bind>
</comp>

<comp id="683" class="1005" name="src_rows_V_read_2_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="12" slack="1"/>
<pin id="685" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="src_rows_V_read_2 "/>
</bind>
</comp>

<comp id="694" class="1005" name="right_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="right "/>
</bind>
</comp>

<comp id="701" class="1005" name="left_1_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="left_1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="bottom_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="bottom "/>
</bind>
</comp>

<comp id="715" class="1005" name="top_2_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="top_2 "/>
</bind>
</comp>

<comp id="722" class="1005" name="op2_assign_8_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="13" slack="1"/>
<pin id="724" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign_8 "/>
</bind>
</comp>

<comp id="727" class="1005" name="op2_assign_9_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="13" slack="2"/>
<pin id="729" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="op2_assign_9 "/>
</bind>
</comp>

<comp id="732" class="1005" name="op2_assign_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="13" slack="2"/>
<pin id="734" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="op2_assign "/>
</bind>
</comp>

<comp id="737" class="1005" name="op2_assign_3_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="13" slack="1"/>
<pin id="739" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign_3 "/>
</bind>
</comp>

<comp id="745" class="1005" name="i_V_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="12" slack="0"/>
<pin id="747" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="750" class="1005" name="not4_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="1"/>
<pin id="752" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not4 "/>
</bind>
</comp>

<comp id="755" class="1005" name="not5_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="5"/>
<pin id="757" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="not5 "/>
</bind>
</comp>

<comp id="760" class="1005" name="bottom_6_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="4"/>
<pin id="762" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="bottom_6 "/>
</bind>
</comp>

<comp id="767" class="1005" name="sel_tmp3_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="4"/>
<pin id="769" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="sel_tmp3 "/>
</bind>
</comp>

<comp id="772" class="1005" name="exitcond_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="1"/>
<pin id="774" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="776" class="1005" name="j_V_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="12" slack="0"/>
<pin id="778" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="781" class="1005" name="not9_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="3"/>
<pin id="783" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="not9 "/>
</bind>
</comp>

<comp id="787" class="1005" name="or_cond1_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="4"/>
<pin id="789" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond1 "/>
</bind>
</comp>

<comp id="791" class="1005" name="tmp_16_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="8" slack="1"/>
<pin id="793" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="797" class="1005" name="or_cond_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="806" class="1005" name="sel_tmp1_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="1"/>
<pin id="808" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp1 "/>
</bind>
</comp>

<comp id="811" class="1005" name="right_6_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="right_6 "/>
</bind>
</comp>

<comp id="817" class="1005" name="sel_tmp9_demorgan_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="1"/>
<pin id="819" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp9_demorgan "/>
</bind>
</comp>

<comp id="823" class="1005" name="sel_tmp2_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="1"/>
<pin id="825" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp2 "/>
</bind>
</comp>

<comp id="828" class="1005" name="sel_tmp4_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="1"/>
<pin id="830" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp4 "/>
</bind>
</comp>

<comp id="834" class="1005" name="bottom_1_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bottom_1 "/>
</bind>
</comp>

<comp id="839" class="1005" name="right_1_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="1"/>
<pin id="841" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="right_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="58" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="58" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="58" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="58" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="44" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="70" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="82" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="82" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="82" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="82" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="84" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="64" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="230"><net_src comp="64" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="238"><net_src comp="231" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="243"><net_src comp="116" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="46" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="110" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="48" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="272"><net_src comp="50" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="116" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="52" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="275"><net_src comp="54" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="276"><net_src comp="56" pin="0"/><net_sink comp="265" pin=4"/></net>

<net id="277"><net_src comp="265" pin="5"/><net_sink comp="125" pin=0"/></net>

<net id="281"><net_src comp="130" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="46" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="104" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="310"><net_src comp="50" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="130" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="52" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="313"><net_src comp="54" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="314"><net_src comp="56" pin="0"/><net_sink comp="303" pin=4"/></net>

<net id="315"><net_src comp="303" pin="5"/><net_sink comp="139" pin=0"/></net>

<net id="319"><net_src comp="110" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="104" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="110" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="48" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="104" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="48" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="334" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="60" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="324" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="62" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="316" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="32" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="320" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="32" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="219" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="219" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="66" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="219" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="387" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="219" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="396" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="68" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="231" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="231" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="66" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="231" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="422" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="431" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="46" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="227" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="72" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="441" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="441" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="446" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="68" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="480"><net_src comp="473" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="476" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="473" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="491"><net_src comp="227" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="488" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="470" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="488" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="470" pin="1"/><net_sink comp="498" pin=2"/></net>

<net id="518"><net_src comp="510" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="524"><net_src comp="473" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="525"><net_src comp="481" pin="3"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="506" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="519" pin="3"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="473" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="539"><net_src comp="514" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="473" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="526" pin="3"/><net_sink comp="534" pin=2"/></net>

<net id="547"><net_src comp="470" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="548"><net_src comp="498" pin="3"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="506" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="542" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="470" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="562"><net_src comp="514" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="470" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="549" pin="3"/><net_sink comp="557" pin=2"/></net>

<net id="569"><net_src comp="534" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="557" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="585"><net_src comp="578" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="578" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="581" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="215" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="586" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="601"><net_src comp="590" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="606"><net_src comp="575" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="578" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="613"><net_src comp="598" pin="1"/><net_sink comp="607" pin=2"/></net>

<net id="619"><net_src comp="607" pin="3"/><net_sink comp="614" pin=1"/></net>

<net id="620"><net_src comp="578" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="626"><net_src comp="578" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="627"><net_src comp="614" pin="3"/><net_sink comp="621" pin=2"/></net>

<net id="628"><net_src comp="621" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="633"><net_src comp="602" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="638"><net_src comp="629" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="644"><net_src comp="634" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="575" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="651"><net_src comp="575" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="652"><net_src comp="639" pin="3"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="646" pin="3"/><net_sink comp="653" pin=1"/></net>

<net id="659"><net_src comp="575" pin="1"/><net_sink comp="653" pin=2"/></net>

<net id="665"><net_src comp="575" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="666"><net_src comp="653" pin="3"/><net_sink comp="660" pin=2"/></net>

<net id="667"><net_src comp="660" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="672"><net_src comp="621" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="660" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="104" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="686"><net_src comp="110" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="697"><net_src comp="88" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="700"><net_src comp="694" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="704"><net_src comp="92" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="711"><net_src comp="96" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="714"><net_src comp="708" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="718"><net_src comp="100" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="721"><net_src comp="715" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="725"><net_src comp="328" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="730"><net_src comp="338" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="735"><net_src comp="344" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="740"><net_src comp="350" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="748"><net_src comp="381" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="753"><net_src comp="391" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="758"><net_src comp="396" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="763"><net_src comp="401" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="766"><net_src comp="760" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="770"><net_src comp="405" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="775"><net_src comp="411" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="416" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="784"><net_src comp="426" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="790"><net_src comp="436" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="144" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="800"><net_src comp="452" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="803"><net_src comp="797" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="804"><net_src comp="797" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="805"><net_src comp="797" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="809"><net_src comp="464" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="814"><net_src comp="488" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="820"><net_src comp="506" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="826"><net_src comp="510" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="831"><net_src comp="514" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="837"><net_src comp="534" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="842"><net_src comp="557" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="134" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_data_stream_0_V | {8 }
	Port: bb_top_V | {8 }
	Port: bb_bottom_V | {8 }
	Port: bb_left_V | {8 }
	Port: bb_right_V | {8 }
	Port: guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns | {1 }
	Port: p_bottom | {1 7 }
	Port: guard_variable_for_bounding_box_Mat_1080_1920_0_Mat_1080_1920_0_stream_unsigned_int_stream_uns_1 | {1 }
	Port: p_right | {1 7 }
	Port: p_top | {7 }
	Port: p_left | {7 }
  - Chain level:
	State 1
		tmp_s : 1
		stg_20 : 2
		tmp_48_i : 1
		tmp_48_i_cast : 2
		stg_24 : 3
		stg_26 : 1
		tmp_3 : 1
		stg_31 : 2
		tmp_51_i : 1
		tmp_51_i_cast : 2
		stg_35 : 3
		stg_37 : 1
		op2_assign_8 : 1
		op2_assign_9 : 1
		op2_assign : 1
		op2_assign_3 : 1
		stg_51 : 1
		stg_52 : 1
		stg_53 : 1
		stg_54 : 1
	State 2
		exitcond1 : 1
		i_V : 1
		stg_59 : 2
		tmp_45_cast : 1
		not4 : 2
		not5 : 2
		bottom_6 : 1
		sel_tmp3 : 3
	State 3
		exitcond : 1
		j_V : 1
		stg_70 : 2
		tmp_47_cast : 1
		not9 : 2
		not6 : 2
		or_cond1 : 3
		stg_75 : 3
	State 4
	State 5
		or_cond : 1
		sel_tmp1_demorgan : 1
		sel_tmp1 : 1
	State 6
		tmp_5 : 1
		bottom_3 : 2
		tmp_7 : 1
		right_3 : 2
		bottom_4 : 3
		bottom_5 : 4
		bottom_1 : 5
		right_4 : 3
		right_5 : 4
		right_1 : 5
		stg_98 : 6
		stg_99 : 6
	State 7
		tmp_6 : 1
		tmp_15 : 1
		top_4 : 2
		top_5_cast : 3
		tmp_8 : 1
		sel_tmp6 : 4
		sel_tmp : 5
		top_1 : 6
		tmp2 : 2
		sel_tmp8 : 2
		left_3 : 2
		left_5 : 3
		left_6 : 4
		left_4 : 5
		stg_116 : 7
		stg_118 : 6
		stg_121 : 7
		stg_122 : 6
	State 8
		empty_132 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |          bottom_3_fu_481          |    0    |    32   |
|          |           right_3_fu_498          |    0    |    32   |
|          |          bottom_4_fu_519          |    0    |    32   |
|          |          bottom_5_fu_526          |    0    |    32   |
|          |          bottom_1_fu_534          |    0    |    32   |
|          |           right_4_fu_542          |    0    |    32   |
|          |           right_5_fu_549          |    0    |    32   |
|  select  |           right_1_fu_557          |    0    |    32   |
|          |            top_4_fu_590           |    0    |    12   |
|          |          sel_tmp6_fu_607          |    0    |    32   |
|          |           sel_tmp_fu_614          |    0    |    32   |
|          |            top_1_fu_621           |    0    |    32   |
|          |           left_3_fu_639           |    0    |    32   |
|          |           left_5_fu_646           |    0    |    32   |
|          |           left_6_fu_653           |    0    |    32   |
|          |           left_4_fu_660           |    0    |    32   |
|----------|-----------------------------------|---------|---------|
|          |            tmp_s_fu_244           |    0    |    8    |
|          |            tmp_3_fu_282           |    0    |    8    |
|          |          exitcond1_fu_376         |    0    |    14   |
|          |            not4_fu_391            |    0    |    16   |
|          |            not5_fu_396            |    0    |    16   |
|          |          exitcond_fu_411          |    0    |    14   |
|   icmp   |            not9_fu_426            |    0    |    16   |
|          |            not6_fu_431            |    0    |    16   |
|          |            p_not_fu_441           |    0    |    8    |
|          |             not_fu_446            |    0    |    14   |
|          |            tmp_5_fu_476           |    0    |    40   |
|          |            tmp_7_fu_492           |    0    |    40   |
|          |            tmp_6_fu_581           |    0    |    40   |
|          |            tmp_8_fu_602           |    0    |    40   |
|----------|-----------------------------------|---------|---------|
|          |          tmp_48_i_fu_254          |    0    |    12   |
|          |          tmp_51_i_fu_292          |    0    |    12   |
|          |        op2_assign_8_fu_328        |    0    |    12   |
|    add   |        op2_assign_9_fu_338        |    0    |    12   |
|          |         op2_assign_fu_344         |    0    |    12   |
|          |        op2_assign_3_fu_350        |    0    |    12   |
|          |             i_V_fu_381            |    0    |    12   |
|          |             j_V_fu_416            |    0    |    12   |
|----------|-----------------------------------|---------|---------|
|          |          or_cond1_fu_436          |    0    |    2    |
|          |          sel_tmp2_fu_510          |    0    |    2    |
|    and   |          sel_tmp4_fu_514          |    0    |    2    |
|          |            tmp2_fu_629            |    0    |    2    |
|          |          sel_tmp8_fu_634          |    0    |    2    |
|----------|-----------------------------------|---------|---------|
|          |           or_cond_fu_452          |    0    |    2    |
|    or    |      sel_tmp1_demorgan_fu_458     |    0    |    2    |
|          |      sel_tmp9_demorgan_fu_506     |    0    |    2    |
|----------|-----------------------------------|---------|---------|
|    xor   |          sel_tmp3_fu_405          |    0    |    2    |
|          |          sel_tmp1_fu_464          |    0    |    2    |
|----------|-----------------------------------|---------|---------|
| wireread | src_cols_V_read_2_wireread_fu_104 |    0    |    0    |
|          | src_rows_V_read_2_wireread_fu_110 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
| fiforead |       tmp_16_fiforead_fu_144      |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |      stg_126_fifowrite_fu_164     |    0    |    0    |
|          |      stg_128_fifowrite_fu_176     |    0    |    0    |
| fifowrite|      stg_130_fifowrite_fu_188     |    0    |    0    |
|          |      stg_132_fifowrite_fu_200     |    0    |    0    |
|          |      stg_133_fifowrite_fu_208     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |             tmp_fu_240            |    0    |    0    |
|   trunc  |           tmp_12_fu_278           |    0    |    0    |
|          |           tmp_15_fu_586           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |        tmp_47_i_cast_fu_250       |    0    |    0    |
|          |        tmp_50_i_cast_fu_288       |    0    |    0    |
|          |             top_fu_316            |    0    |    0    |
|          |            left_fu_320            |    0    |    0    |
|          |        retval_i_cast_fu_324       |    0    |    0    |
|   zext   |       retval_i5_cast_fu_334       |    0    |    0    |
|          |         tmp_45_cast_fu_387        |    0    |    0    |
|          |          bottom_6_fu_401          |    0    |    0    |
|          |         tmp_47_cast_fu_422        |    0    |    0    |
|          |           right_6_fu_488          |    0    |    0    |
|          |         top_5_cast_fu_598         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   sext   |        tmp_48_i_cast_fu_260       |    0    |    0    |
|          |        tmp_51_i_cast_fu_298       |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|  partset |           tmp_11_fu_265           |    0    |    0    |
|          |           tmp_13_fu_303           |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |   898   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     bottom_1_reg_834    |   32   |
|     bottom_6_reg_760    |   32   |
|      bottom_reg_708     |   32   |
|     exitcond_reg_772    |    1   |
|       i_V_reg_745       |   12   |
|       j_V_reg_776       |   12   |
|      left_1_reg_701     |   32   |
|       not4_reg_750      |    1   |
|       not5_reg_755      |    1   |
|       not9_reg_781      |    1   |
|   op2_assign_3_reg_737  |   13   |
|   op2_assign_8_reg_722  |   13   |
|   op2_assign_9_reg_727  |   13   |
|    op2_assign_reg_732   |   13   |
|     or_cond1_reg_787    |    1   |
|     or_cond_reg_797     |    1   |
|     right_1_reg_839     |   32   |
|     right_6_reg_811     |   32   |
|      right_reg_694      |   32   |
|     sel_tmp1_reg_806    |    1   |
|     sel_tmp2_reg_823    |    1   |
|     sel_tmp3_reg_767    |    1   |
|     sel_tmp4_reg_828    |    1   |
|sel_tmp9_demorgan_reg_817|    1   |
|src_cols_V_read_2_reg_678|   12   |
|src_rows_V_read_2_reg_683|   12   |
|      t_V_5_reg_215      |   12   |
|       t_V_reg_227       |   12   |
|      tmp_16_reg_791     |    8   |
|      top_2_reg_715      |   32   |
+-------------------------+--------+
|          Total          |   399  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_store_fu_120 |  p0  |   2  |  32  |   64   ||    32   |
| grp_store_fu_134 |  p0  |   2  |  32  |   64   ||    32   |
|   t_V_5_reg_215  |  p0  |   2  |  12  |   24   ||    12   |
|    t_V_reg_227   |  p0  |   2  |  12  |   24   ||    12   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   176  ||  5.934  ||    88   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   898  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   88   |
|  Register |    -   |   399  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   399  |   986  |
+-----------+--------+--------+--------+
