<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="5101pt" height="836pt"
 viewBox="0.00 0.00 5101.00 836.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 832)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-832 5097,-832 5097,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=true&#10;portlinks=&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 5073,-8 5073,-8 5079,-8 5085,-14 5085,-20 5085,-20 5085,-808 5085,-808 5085,-814 5079,-820 5073,-820 5073,-820 20,-820 20,-820 14,-820 8,-814 8,-808 8,-808 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="2546.5" y="-804.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="2546.5" y="-789.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_reset_addr=true&#10;byte_order=little&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;gic_cpu_addr=738205696&#10;have_crypto=true&#10;have_large_asid_64=false&#10;have_lpae=true&#10;have_lse=true&#10;have_pan=true&#10;have_secel2=true&#10;have_security=false&#10;have_sve=true&#10;have_tme=false&#10;have_vhe=false&#10;have_virtualization=false&#10;highest_el_is_64=true&#10;init_param=0&#10;kvm_vm=Null&#10;m5ops_base=268500992&#10;mem_mode=timing&#10;mem_ranges=2147483648:2684354560&#10;memories=system.mem_ctrls.dram system.realview.bootmem system.realview.flash0 system.realview.flash1 system.realview.non_trusted_sram system.realview.trusted_sram system.realview.vram&#10;mmap_using_noreserve=false&#10;multi_proc=true&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;phys_addr_range_64=40&#10;&#13;eadfile=../guest&#45;scripts/dpdk&#45;pktgen.sh&#10;&#13;edirect_paths=&#10;&#13;eset_addr=0&#10;semihosting=Null&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;sve_vl=1&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 5065,-16 5065,-16 5071,-16 5077,-22 5077,-28 5077,-28 5077,-762 5077,-762 5077,-768 5071,-774 5065,-774 5065,-774 28,-774 28,-774 22,-774 16,-768 16,-762 16,-762 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="2546.5" y="-758.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="2546.5" y="-743.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmSystem</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_nics</title>
<g id="a_clust4"><a xlink:title="BAR0=system.nics.BAR0&#10;BAR1=system.nics.BAR1&#10;BAR2=system.nics.BAR2&#10;BAR3=system.nics.BAR3&#10;BAR4=system.nics.BAR4&#10;BAR5=system.nics.BAR5&#10;BIST=0&#10;CacheLineSize=0&#10;CapabilityPtr=0&#10;CardbusCIS=0&#10;ClassCode=2&#10;Command=0&#10;DeviceID=4213&#10;ExpansionROM=0&#10;HeaderType=0&#10;InterruptLine=30&#10;InterruptPin=1&#10;LatencyTimer=0&#10;MSICAPBaseOffset=0&#10;MSICAPCapId=0&#10;MSICAPMaskBits=0&#10;MSICAPMsgAddr=0&#10;MSICAPMsgCtrl=0&#10;MSICAPMsgData=0&#10;MSICAPMsgUpperAddr=0&#10;MSICAPNextCapability=0&#10;MSICAPPendingBits=0&#10;MSIXCAPBaseOffset=0&#10;MSIXCAPCapId=0&#10;MSIXCAPNextCapability=0&#10;MSIXMsgCtrl=0&#10;MSIXPbaOffset=0&#10;MSIXTableOffset=0&#10;MaximumLatency=0&#10;MinimumGrant=255&#10;PMCAPBaseOffset=0&#10;PMCAPCapId=0&#10;PMCAPCapabilities=0&#10;PMCAPCtrlStatus=0&#10;PMCAPNextCapability=0&#10;PXCAPBaseOffset=0&#10;PXCAPCapId=0&#10;PXCAPCapabilities=0&#10;PXCAPDevCap2=0&#10;PXCAPDevCapabilities=0&#10;PXCAPDevCtrl=0&#10;PXCAPDevCtrl2=0&#10;PXCAPDevStatus=0&#10;PXCAPLinkCap=0&#10;PXCAPLinkCtrl=0&#10;PXCAPLinkStatus=0&#10;PXCAPNextCapability=0&#10;ProgIF=0&#10;Revision=0&#10;Status=0&#10;SubClassCode=0&#10;SubsystemID=4104&#10;SubsystemVendorID=32902&#10;VendorID=32902&#10;adq_idx=0&#10;clk_domain=system.clk_domain&#10;config_latency=20000&#10;eventq_index=0&#10;fetch_comp_delay=10000&#10;fetch_delay=10000&#10;hardware_address=00:90:00:00:00:01&#10;host=system.realview.pci_host&#10;pci_bus=0&#10;pci_dev=2&#10;pci_func=0&#10;phy_epid=896&#10;phy_pid=680&#10;pio_latency=30000&#10;power_model=&#10;power_state=system.nics.power_state&#10;&#13;x_desc_cache_size=64&#10;&#13;x_fifo_size=4194304&#10;&#13;x_write_delay=0&#10;sid=0&#10;ssid=0&#10;system=system&#10;tx_desc_cache_size=64&#10;tx_fifo_size=4194304&#10;tx_read_delay=0&#10;wb_comp_delay=10000&#10;wb_delay=10000">
<path fill="#c7a793" stroke="#000000" d="M3295,-346C3295,-346 3413,-346 3413,-346 3419,-346 3425,-352 3425,-358 3425,-358 3425,-425 3425,-425 3425,-431 3419,-437 3413,-437 3413,-437 3295,-437 3295,-437 3289,-437 3283,-431 3283,-425 3283,-425 3283,-358 3283,-358 3283,-352 3289,-346 3295,-346"/>
<text text-anchor="middle" x="3354" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">nics </text>
<text text-anchor="middle" x="3354" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: IGbE_e1000</text>
</a>
</g>
</g>
<g id="clust12" class="cluster">
<title>cluster_system_iobus</title>
<g id="a_clust12"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=1&#10;frontend_latency=2&#10;header_latency=1&#10;power_model=&#10;power_state=system.iobus.power_state&#10;&#13;esponse_latency=2&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M1925,-185C1925,-185 2161,-185 2161,-185 2167,-185 2173,-191 2173,-197 2173,-197 2173,-264 2173,-264 2173,-270 2167,-276 2161,-276 2161,-276 1925,-276 1925,-276 1919,-276 1913,-270 1913,-264 1913,-264 1913,-197 1913,-197 1913,-191 1919,-185 1925,-185"/>
<text text-anchor="middle" x="2043" y="-260.8" font-family="Arial" font-size="14.00" fill="#000000">iobus </text>
<text text-anchor="middle" x="2043" y="-245.8" font-family="Arial" font-size="14.00" fill="#000000">: IOXBar</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_system_bridge</title>
<g id="a_clust14"><a xlink:title="clk_domain=system.clk_domain&#10;delay=50000&#10;eventq_index=0&#10;power_model=&#10;power_state=system.bridge.power_state&#10;&#13;anges=201326592:536870912 788529152:2147483648&#10;&#13;eq_size=16&#10;&#13;esp_size=16">
<path fill="#bab6ae" stroke="#000000" d="M1628,-40C1628,-40 1850,-40 1850,-40 1856,-40 1862,-46 1862,-52 1862,-52 1862,-119 1862,-119 1862,-125 1856,-131 1850,-131 1850,-131 1628,-131 1628,-131 1622,-131 1616,-125 1616,-119 1616,-119 1616,-52 1616,-52 1616,-46 1622,-40 1628,-40"/>
<text text-anchor="middle" x="1739" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">bridge </text>
<text text-anchor="middle" x="1739" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: Bridge</text>
</a>
</g>
</g>
<g id="clust16" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust16"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M866,-32C866,-32 1178,-32 1178,-32 1184,-32 1190,-38 1190,-44 1190,-44 1190,-264 1190,-264 1190,-270 1184,-276 1178,-276 1178,-276 866,-276 866,-276 860,-276 854,-270 854,-264 854,-264 854,-44 854,-44 854,-38 860,-32 866,-32"/>
<text text-anchor="middle" x="1022" y="-260.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="1022" y="-245.8" font-family="Arial" font-size="14.00" fill="#000000">: MemBus</text>
</a>
</g>
</g>
<g id="clust17" class="cluster">
<title>cluster_system_membus_badaddr_responder</title>
<g id="a_clust17"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=system.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=system&#10;update_data=false&#10;warn_access=warn">
<path fill="#c7a793" stroke="#000000" d="M874,-40C874,-40 988,-40 988,-40 994,-40 1000,-46 1000,-52 1000,-52 1000,-119 1000,-119 1000,-125 994,-131 988,-131 988,-131 874,-131 874,-131 868,-131 862,-125 862,-119 862,-119 862,-52 862,-52 862,-46 868,-40 874,-40"/>
<text text-anchor="middle" x="931" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="931" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust21" class="cluster">
<title>cluster_system_realview</title>
<g id="a_clust21"><a xlink:title="eventq_index=0&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M136,-330C136,-330 3263,-330 3263,-330 3269,-330 3275,-336 3275,-342 3275,-342 3275,-517 3275,-517 3275,-523 3269,-529 3263,-529 3263,-529 136,-529 136,-529 130,-529 124,-523 124,-517 124,-517 124,-342 124,-342 124,-336 130,-330 136,-330"/>
<text text-anchor="middle" x="1699.5" y="-513.8" font-family="Arial" font-size="14.00" fill="#000000">realview </text>
<text text-anchor="middle" x="1699.5" y="-498.8" font-family="Arial" font-size="14.00" fill="#000000">: VExpress_GEM5_V1</text>
</a>
</g>
</g>
<g id="clust22" class="cluster">
<title>cluster_system_realview_gic</title>
<g id="a_clust22"><a xlink:title="clk_domain=system.clk_domain&#10;cpu_addr=738205696&#10;cpu_pio_delay=10000&#10;cpu_size=8192&#10;dist_addr=738201600&#10;dist_pio_delay=10000&#10;eventq_index=0&#10;gem5_extensions=false&#10;gicc_iidr=0&#10;gicd_iidr=0&#10;gicd_pidr=0&#10;gicv_iidr=0&#10;int_latency=10000&#10;it_lines=512&#10;platform=system.realview&#10;power_model=&#10;power_state=system.realview.gic.power_state&#10;simulate_gic=false&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M144,-346C144,-346 237,-346 237,-346 243,-346 249,-352 249,-358 249,-358 249,-425 249,-425 249,-431 243,-437 237,-437 237,-437 144,-437 144,-437 138,-437 132,-431 132,-425 132,-425 132,-358 132,-358 132,-352 138,-346 144,-346"/>
<text text-anchor="middle" x="190.5" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">gic </text>
<text text-anchor="middle" x="190.5" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: MuxingKvmGic</text>
</a>
</g>
</g>
<g id="clust24" class="cluster">
<title>cluster_system_realview_vgic</title>
<g id="a_clust24"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;gic=system.realview.gic&#10;gicv_iidr=0&#10;hv_addr=738213888&#10;maint_int=25&#10;pio_delay=10000&#10;platform=system.realview&#10;power_model=&#10;power_state=system.realview.vgic.power_state&#10;system=system&#10;vcpu_addr=738222080">
<path fill="#c7a793" stroke="#000000" d="M1659,-346C1659,-346 1705,-346 1705,-346 1711,-346 1717,-352 1717,-358 1717,-358 1717,-425 1717,-425 1717,-431 1711,-437 1705,-437 1705,-437 1659,-437 1659,-437 1653,-437 1647,-431 1647,-425 1647,-425 1647,-358 1647,-358 1647,-352 1653,-346 1659,-346"/>
<text text-anchor="middle" x="1682" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">vgic </text>
<text text-anchor="middle" x="1682" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: VGic</text>
</a>
</g>
</g>
<g id="clust26" class="cluster">
<title>cluster_system_realview_gicv2m</title>
<g id="a_clust26"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;frames=system.realview.gicv2m.frames&#10;gic=system.realview.gic&#10;pio_delay=10000&#10;power_model=&#10;power_state=system.realview.gicv2m.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M1580,-346C1580,-346 1627,-346 1627,-346 1633,-346 1639,-352 1639,-358 1639,-358 1639,-425 1639,-425 1639,-431 1633,-437 1627,-437 1627,-437 1580,-437 1580,-437 1574,-437 1568,-431 1568,-425 1568,-425 1568,-358 1568,-358 1568,-352 1574,-346 1580,-346"/>
<text text-anchor="middle" x="1603.5" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">gicv2m </text>
<text text-anchor="middle" x="1603.5" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: Gicv2m</text>
</a>
</g>
</g>
<g id="clust29" class="cluster">
<title>cluster_system_realview_bootmem</title>
<g id="a_clust29"><a xlink:title="bandwidth=73.000000&#10;clk_domain=system.clk_domain&#10;conf_table_reported=false&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=system.realview.bootmem.power_state&#10;&#13;ange=0:67108864">
<path fill="#5e5958" stroke="#000000" d="M1456,-346C1456,-346 1548,-346 1548,-346 1554,-346 1560,-352 1560,-358 1560,-358 1560,-425 1560,-425 1560,-431 1554,-437 1548,-437 1548,-437 1456,-437 1456,-437 1450,-437 1444,-431 1444,-425 1444,-425 1444,-358 1444,-358 1444,-352 1450,-346 1456,-346"/>
<text text-anchor="middle" x="1502" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">bootmem </text>
<text text-anchor="middle" x="1502" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleMemory</text>
</a>
</g>
</g>
<g id="clust31" class="cluster">
<title>cluster_system_realview_flash0</title>
<g id="a_clust31"><a xlink:title="bandwidth=73.000000&#10;clk_domain=system.clk_domain&#10;conf_table_reported=false&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=system.realview.flash0.power_state&#10;&#13;ange=134217728:201326592">
<path fill="#5e5958" stroke="#000000" d="M1332,-346C1332,-346 1424,-346 1424,-346 1430,-346 1436,-352 1436,-358 1436,-358 1436,-425 1436,-425 1436,-431 1430,-437 1424,-437 1424,-437 1332,-437 1332,-437 1326,-437 1320,-431 1320,-425 1320,-425 1320,-358 1320,-358 1320,-352 1326,-346 1332,-346"/>
<text text-anchor="middle" x="1378" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">flash0 </text>
<text text-anchor="middle" x="1378" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleMemory</text>
</a>
</g>
</g>
<g id="clust33" class="cluster">
<title>cluster_system_realview_trusted_sram</title>
<g id="a_clust33"><a xlink:title="bandwidth=73.000000&#10;clk_domain=system.clk_domain&#10;conf_table_reported=false&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=system.realview.trusted_sram.power_state&#10;&#13;ange=67108864:67371008">
<path fill="#5e5958" stroke="#000000" d="M1208,-346C1208,-346 1300,-346 1300,-346 1306,-346 1312,-352 1312,-358 1312,-358 1312,-425 1312,-425 1312,-431 1306,-437 1300,-437 1300,-437 1208,-437 1208,-437 1202,-437 1196,-431 1196,-425 1196,-425 1196,-358 1196,-358 1196,-352 1202,-346 1208,-346"/>
<text text-anchor="middle" x="1254" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">trusted_sram </text>
<text text-anchor="middle" x="1254" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleMemory</text>
</a>
</g>
</g>
<g id="clust35" class="cluster">
<title>cluster_system_realview_non_trusted_sram</title>
<g id="a_clust35"><a xlink:title="bandwidth=73.000000&#10;clk_domain=system.clk_domain&#10;conf_table_reported=false&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=system.realview.non_trusted_sram.power_state&#10;&#13;ange=771751936:771784704">
<path fill="#5e5958" stroke="#000000" d="M1070,-346C1070,-346 1176,-346 1176,-346 1182,-346 1188,-352 1188,-358 1188,-358 1188,-425 1188,-425 1188,-431 1182,-437 1176,-437 1176,-437 1070,-437 1070,-437 1064,-437 1058,-431 1058,-425 1058,-425 1058,-358 1058,-358 1058,-352 1064,-346 1070,-346"/>
<text text-anchor="middle" x="1123" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">non_trusted_sram </text>
<text text-anchor="middle" x="1123" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: MmioSRAM</text>
</a>
</g>
</g>
<g id="clust37" class="cluster">
<title>cluster_system_realview_realview_io</title>
<g id="a_clust37"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;idreg=806359296&#10;pio_addr=469827584&#10;pio_latency=100000&#10;power_model=&#10;power_state=system.realview.realview_io.power_state&#10;proc_id0=335544320&#10;proc_id1=335544320&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M3053,-346C3053,-346 3131,-346 3131,-346 3137,-346 3143,-352 3143,-358 3143,-358 3143,-425 3143,-425 3143,-431 3137,-437 3131,-437 3131,-437 3053,-437 3053,-437 3047,-437 3041,-431 3041,-425 3041,-425 3041,-358 3041,-358 3041,-352 3047,-346 3053,-346"/>
<text text-anchor="middle" x="3092" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">realview_io </text>
<text text-anchor="middle" x="3092" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: RealViewCtrl</text>
</a>
</g>
</g>
<g id="clust52" class="cluster">
<title>cluster_system_realview_el2_watchdog</title>
<g id="a_clust52"><a xlink:title="clk_domain=system.clk_domain&#10;control_start=709099520&#10;eventq_index=0&#10;pio_latency=10000&#10;power_model=&#10;power_state=system.realview.el2_watchdog.power_state&#10;&#13;efresh_start=709165056&#10;system=system&#10;system_counter=system.realview.sys_counter&#10;ws0=system.realview.el2_watchdog.ws0&#10;ws1=system.realview.el2_watchdog.ws1">
<path fill="#c7a793" stroke="#000000" d="M792,-346C792,-346 901,-346 901,-346 907,-346 913,-352 913,-358 913,-358 913,-425 913,-425 913,-431 907,-437 901,-437 901,-437 792,-437 792,-437 786,-437 780,-431 780,-425 780,-425 780,-358 780,-358 780,-352 786,-346 792,-346"/>
<text text-anchor="middle" x="846.5" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">el2_watchdog </text>
<text text-anchor="middle" x="846.5" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: GenericWatchdog</text>
</a>
</g>
</g>
<g id="clust56" class="cluster">
<title>cluster_system_realview_trusted_watchdog</title>
<g id="a_clust56"><a xlink:title="amba_id=1316869&#10;clk_domain=system.clk_domain&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=system.realview.trusted_watchdog.interrupt&#10;pio_addr=709427200&#10;pio_latency=100000&#10;power_model=&#10;power_state=system.realview.trusted_watchdog.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M657,-346C657,-346 760,-346 760,-346 766,-346 772,-352 772,-358 772,-358 772,-425 772,-425 772,-431 766,-437 760,-437 760,-437 657,-437 657,-437 651,-437 645,-431 645,-425 645,-425 645,-358 645,-358 645,-352 651,-346 657,-346"/>
<text text-anchor="middle" x="708.5" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">trusted_watchdog </text>
<text text-anchor="middle" x="708.5" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: Sp805</text>
</a>
</g>
</g>
<g id="clust65" class="cluster">
<title>cluster_system_realview_generic_timer_mem</title>
<g id="a_clust65"><a xlink:title="clk_domain=system.clk_domain&#10;cnt_control_base=709033984&#10;cnt_ctl_base=713097216&#10;cnt_read_base=713031680&#10;counter=system.realview.sys_counter&#10;eventq_index=0&#10;frames=system.realview.generic_timer_mem.frames0 system.realview.generic_timer_mem.frames1&#10;power_model=&#10;power_state=system.realview.generic_timer_mem.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M269,-338C269,-338 625,-338 625,-338 631,-338 637,-344 637,-350 637,-350 637,-471 637,-471 637,-477 631,-483 625,-483 625,-483 269,-483 269,-483 263,-483 257,-477 257,-471 257,-471 257,-350 257,-350 257,-344 263,-338 269,-338"/>
<text text-anchor="middle" x="447" y="-467.8" font-family="Arial" font-size="14.00" fill="#000000">generic_timer_mem </text>
<text text-anchor="middle" x="447" y="-452.8" font-family="Arial" font-size="14.00" fill="#000000">: GenericTimerMem</text>
</a>
</g>
</g>
<g id="clust67" class="cluster">
<title>cluster_system_realview_generic_timer_mem_frames0</title>
<g id="a_clust67"><a xlink:title="clk_domain=system.clk_domain&#10;cnt_base=713162752&#10;cnt_el0_base=18446744073709551615&#10;counter=system.realview.sys_counter&#10;eventq_index=0&#10;int_phys=system.realview.generic_timer_mem.frames0.int_phys&#10;int_virt=system.realview.generic_timer_mem.frames0.int_virt&#10;power_model=&#10;power_state=system.realview.generic_timer_mem.frames0.power_state&#10;system=system">
<path fill="#aa8f7e" stroke="#000000" d="M494,-346C494,-346 617,-346 617,-346 623,-346 629,-352 629,-358 629,-358 629,-425 629,-425 629,-431 623,-437 617,-437 617,-437 494,-437 494,-437 488,-437 482,-431 482,-425 482,-425 482,-358 482,-358 482,-352 488,-346 494,-346"/>
<text text-anchor="middle" x="555.5" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">frames0 </text>
<text text-anchor="middle" x="555.5" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: GenericTimerFrame</text>
</a>
</g>
</g>
<g id="clust71" class="cluster">
<title>cluster_system_realview_generic_timer_mem_frames1</title>
<g id="a_clust71"><a xlink:title="clk_domain=system.clk_domain&#10;cnt_base=713228288&#10;cnt_el0_base=18446744073709551615&#10;counter=system.realview.sys_counter&#10;eventq_index=0&#10;int_phys=system.realview.generic_timer_mem.frames1.int_phys&#10;int_virt=system.realview.generic_timer_mem.frames1.int_virt&#10;power_model=&#10;power_state=system.realview.generic_timer_mem.frames1.power_state&#10;system=system">
<path fill="#aa8f7e" stroke="#000000" d="M339,-346C339,-346 462,-346 462,-346 468,-346 474,-352 474,-358 474,-358 474,-425 474,-425 474,-431 468,-437 462,-437 462,-437 339,-437 339,-437 333,-437 327,-431 327,-425 327,-425 327,-358 327,-358 327,-352 333,-346 339,-346"/>
<text text-anchor="middle" x="400.5" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">frames1 </text>
<text text-anchor="middle" x="400.5" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: GenericTimerFrame</text>
</a>
</g>
</g>
<g id="clust75" class="cluster">
<title>cluster_system_realview_system_watchdog</title>
<g id="a_clust75"><a xlink:title="amba_id=1316869&#10;clk_domain=system.realview.dcc.osc_sys&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=system.realview.system_watchdog.interrupt&#10;pio_addr=721813504&#10;pio_latency=100000&#10;power_model=&#10;power_state=system.realview.system_watchdog.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M933,-346C933,-346 1038,-346 1038,-346 1044,-346 1050,-352 1050,-358 1050,-358 1050,-425 1050,-425 1050,-431 1044,-437 1038,-437 1038,-437 933,-437 933,-437 927,-437 921,-431 921,-425 921,-425 921,-358 921,-358 921,-352 927,-346 933,-346"/>
<text text-anchor="middle" x="985.5" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">system_watchdog </text>
<text text-anchor="middle" x="985.5" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: Sp805</text>
</a>
</g>
</g>
<g id="clust81" class="cluster">
<title>cluster_system_realview_uart0</title>
<g id="a_clust81"><a xlink:title="clk_domain=system.clk_domain&#10;device=system.terminal&#10;end_on_eot=false&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=system.realview.uart0.interrupt&#10;pio_addr=470351872&#10;pio_latency=100000&#10;platform=system.realview&#10;power_model=&#10;power_state=system.realview.uart0.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M2975,-346C2975,-346 3021,-346 3021,-346 3027,-346 3033,-352 3033,-358 3033,-358 3033,-425 3033,-425 3033,-431 3027,-437 3021,-437 3021,-437 2975,-437 2975,-437 2969,-437 2963,-431 2963,-425 2963,-425 2963,-358 2963,-358 2963,-352 2969,-346 2975,-346"/>
<text text-anchor="middle" x="2998" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">uart0 </text>
<text text-anchor="middle" x="2998" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: Pl011</text>
</a>
</g>
</g>
<g id="clust84" class="cluster">
<title>cluster_system_realview_uart1</title>
<g id="a_clust84"><a xlink:title="clk_domain=system.clk_domain&#10;device=system.realview.uart1.device&#10;end_on_eot=false&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=system.realview.uart1.interrupt&#10;pio_addr=470417408&#10;pio_latency=100000&#10;platform=system.realview&#10;power_model=&#10;power_state=system.realview.uart1.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M2897,-346C2897,-346 2943,-346 2943,-346 2949,-346 2955,-352 2955,-358 2955,-358 2955,-425 2955,-425 2955,-431 2949,-437 2943,-437 2943,-437 2897,-437 2897,-437 2891,-437 2885,-431 2885,-425 2885,-425 2885,-358 2885,-358 2885,-352 2891,-346 2897,-346"/>
<text text-anchor="middle" x="2920" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">uart1 </text>
<text text-anchor="middle" x="2920" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: Pl011</text>
</a>
</g>
</g>
<g id="clust88" class="cluster">
<title>cluster_system_realview_uart2</title>
<g id="a_clust88"><a xlink:title="clk_domain=system.clk_domain&#10;device=system.realview.uart2.device&#10;end_on_eot=false&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=system.realview.uart2.interrupt&#10;pio_addr=470482944&#10;pio_latency=100000&#10;platform=system.realview&#10;power_model=&#10;power_state=system.realview.uart2.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M2819,-346C2819,-346 2865,-346 2865,-346 2871,-346 2877,-352 2877,-358 2877,-358 2877,-425 2877,-425 2877,-431 2871,-437 2865,-437 2865,-437 2819,-437 2819,-437 2813,-437 2807,-431 2807,-425 2807,-425 2807,-358 2807,-358 2807,-352 2813,-346 2819,-346"/>
<text text-anchor="middle" x="2842" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">uart2 </text>
<text text-anchor="middle" x="2842" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: Pl011</text>
</a>
</g>
</g>
<g id="clust92" class="cluster">
<title>cluster_system_realview_uart3</title>
<g id="a_clust92"><a xlink:title="clk_domain=system.clk_domain&#10;device=system.realview.uart3.device&#10;end_on_eot=false&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=system.realview.uart3.interrupt&#10;pio_addr=470548480&#10;pio_latency=100000&#10;platform=system.realview&#10;power_model=&#10;power_state=system.realview.uart3.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M2741,-346C2741,-346 2787,-346 2787,-346 2793,-346 2799,-352 2799,-358 2799,-358 2799,-425 2799,-425 2799,-431 2793,-437 2787,-437 2787,-437 2741,-437 2741,-437 2735,-437 2729,-431 2729,-425 2729,-425 2729,-358 2729,-358 2729,-352 2735,-346 2741,-346"/>
<text text-anchor="middle" x="2764" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">uart3 </text>
<text text-anchor="middle" x="2764" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: Pl011</text>
</a>
</g>
</g>
<g id="clust96" class="cluster">
<title>cluster_system_realview_kmi0</title>
<g id="a_clust96"><a xlink:title="amba_id=1314896&#10;clk_domain=system.clk_domain&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=system.realview.kmi0.interrupt&#10;pio_addr=470155264&#10;pio_latency=100000&#10;power_model=&#10;power_state=system.realview.kmi0.power_state&#10;ps2=system.realview.kmi0.ps2&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M2663,-346C2663,-346 2709,-346 2709,-346 2715,-346 2721,-352 2721,-358 2721,-358 2721,-425 2721,-425 2721,-431 2715,-437 2709,-437 2709,-437 2663,-437 2663,-437 2657,-437 2651,-431 2651,-425 2651,-425 2651,-358 2651,-358 2651,-352 2657,-346 2663,-346"/>
<text text-anchor="middle" x="2686" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">kmi0 </text>
<text text-anchor="middle" x="2686" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: Pl050</text>
</a>
</g>
</g>
<g id="clust100" class="cluster">
<title>cluster_system_realview_kmi1</title>
<g id="a_clust100"><a xlink:title="amba_id=1314896&#10;clk_domain=system.clk_domain&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=system.realview.kmi1.interrupt&#10;pio_addr=470220800&#10;pio_latency=100000&#10;power_model=&#10;power_state=system.realview.kmi1.power_state&#10;ps2=system.realview.kmi1.ps2&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M2585,-346C2585,-346 2631,-346 2631,-346 2637,-346 2643,-352 2643,-358 2643,-358 2643,-425 2643,-425 2643,-431 2637,-437 2631,-437 2631,-437 2585,-437 2585,-437 2579,-437 2573,-431 2573,-425 2573,-425 2573,-358 2573,-358 2573,-352 2579,-346 2585,-346"/>
<text text-anchor="middle" x="2608" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">kmi1 </text>
<text text-anchor="middle" x="2608" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: Pl050</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_realview_watchdog</title>
<g id="a_clust104"><a xlink:title="amba_id=1316869&#10;clk_domain=system.realview.clock32KHz&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=system.realview.watchdog.interrupt&#10;pio_addr=470745088&#10;pio_latency=100000&#10;power_model=&#10;power_state=system.realview.watchdog.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M2499,-346C2499,-346 2553,-346 2553,-346 2559,-346 2565,-352 2565,-358 2565,-358 2565,-425 2565,-425 2565,-431 2559,-437 2553,-437 2553,-437 2499,-437 2499,-437 2493,-437 2487,-431 2487,-425 2487,-425 2487,-358 2487,-358 2487,-352 2493,-346 2499,-346"/>
<text text-anchor="middle" x="2526" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">watchdog </text>
<text text-anchor="middle" x="2526" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: Sp805</text>
</a>
</g>
</g>
<g id="clust107" class="cluster">
<title>cluster_system_realview_rtc</title>
<g id="a_clust107"><a xlink:title="amba_id=266289&#10;clk_domain=system.clk_domain&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=system.realview.rtc.interrupt&#10;pio_addr=471269376&#10;pio_latency=100000&#10;power_model=&#10;power_state=system.realview.rtc.power_state&#10;system=system&#10;time=Thu Jan &#160;1 00:00:00 2009">
<path fill="#c7a793" stroke="#000000" d="M2421,-346C2421,-346 2467,-346 2467,-346 2473,-346 2479,-352 2479,-358 2479,-358 2479,-425 2479,-425 2479,-431 2473,-437 2467,-437 2467,-437 2421,-437 2421,-437 2415,-437 2409,-431 2409,-425 2409,-425 2409,-358 2409,-358 2409,-352 2415,-346 2421,-346"/>
<text text-anchor="middle" x="2444" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">rtc </text>
<text text-anchor="middle" x="2444" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: PL031</text>
</a>
</g>
</g>
<g id="clust110" class="cluster">
<title>cluster_system_realview_pci_host</title>
<g id="a_clust110"><a xlink:title="clk_domain=system.clk_domain&#10;conf_base=805306368&#10;conf_device_bits=12&#10;conf_size=268435456&#10;eventq_index=0&#10;int_base=100&#10;int_count=4&#10;int_policy=ARM_PCI_INT_DEV&#10;pci_dma_base=0&#10;pci_mem_base=1073741824&#10;pci_pio_base=788529152&#10;platform=system.realview&#10;power_model=&#10;power_state=system.realview.pci_host.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M2269,-346C2269,-346 2389,-346 2389,-346 2395,-346 2401,-352 2401,-358 2401,-358 2401,-425 2401,-425 2401,-431 2395,-437 2389,-437 2389,-437 2269,-437 2269,-437 2263,-437 2257,-431 2257,-425 2257,-425 2257,-358 2257,-358 2257,-352 2263,-346 2269,-346"/>
<text text-anchor="middle" x="2329" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">pci_host </text>
<text text-anchor="middle" x="2329" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: GenericArmPciHost</text>
</a>
</g>
</g>
<g id="clust112" class="cluster">
<title>cluster_system_realview_energy_ctrl</title>
<g id="a_clust112"><a xlink:title="clk_domain=system.clk_domain&#10;dvfs_handler=system.dvfs_handler&#10;eventq_index=0&#10;pio_addr=268435456&#10;pio_latency=100000&#10;power_model=&#10;power_state=system.realview.energy_ctrl.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M2173,-346C2173,-346 2237,-346 2237,-346 2243,-346 2249,-352 2249,-358 2249,-358 2249,-425 2249,-425 2249,-431 2243,-437 2237,-437 2237,-437 2173,-437 2173,-437 2167,-437 2161,-431 2161,-425 2161,-425 2161,-358 2161,-358 2161,-352 2167,-346 2173,-346"/>
<text text-anchor="middle" x="2205" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">energy_ctrl </text>
<text text-anchor="middle" x="2205" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: EnergyCtrl</text>
</a>
</g>
</g>
<g id="clust114" class="cluster">
<title>cluster_system_realview_pwr_ctrl</title>
<g id="a_clust114"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;pio_addr=470810624&#10;pio_latency=100000&#10;power_model=&#10;power_state=system.realview.pwr_ctrl.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M2040,-346C2040,-346 2141,-346 2141,-346 2147,-346 2153,-352 2153,-358 2153,-358 2153,-425 2153,-425 2153,-431 2147,-437 2141,-437 2141,-437 2040,-437 2040,-437 2034,-437 2028,-431 2028,-425 2028,-425 2028,-358 2028,-358 2028,-352 2034,-346 2040,-346"/>
<text text-anchor="middle" x="2090.5" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">pwr_ctrl </text>
<text text-anchor="middle" x="2090.5" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: FVPBasePwrCtrl</text>
</a>
</g>
</g>
<g id="clust116" class="cluster">
<title>cluster_system_realview_vio0</title>
<g id="a_clust116"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;interrupt=system.realview.vio0.interrupt&#10;pio_addr=471007232&#10;pio_latency=100000&#10;pio_size=4096&#10;power_model=&#10;power_state=system.realview.vio0.power_state&#10;system=system&#10;vio=system.realview.vio0.vio">
<path fill="#c7a793" stroke="#000000" d="M1938,-346C1938,-346 2008,-346 2008,-346 2014,-346 2020,-352 2020,-358 2020,-358 2020,-425 2020,-425 2020,-431 2014,-437 2008,-437 2008,-437 1938,-437 1938,-437 1932,-437 1926,-431 1926,-425 1926,-425 1926,-358 1926,-358 1926,-352 1932,-346 1938,-346"/>
<text text-anchor="middle" x="1973" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">vio0 </text>
<text text-anchor="middle" x="1973" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: MmioVirtIO</text>
</a>
</g>
</g>
<g id="clust120" class="cluster">
<title>cluster_system_realview_vio1</title>
<g id="a_clust120"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;interrupt=system.realview.vio1.interrupt&#10;pio_addr=471072768&#10;pio_latency=100000&#10;pio_size=4096&#10;power_model=&#10;power_state=system.realview.vio1.power_state&#10;system=system&#10;vio=system.realview.vio1.vio">
<path fill="#c7a793" stroke="#000000" d="M1836,-346C1836,-346 1906,-346 1906,-346 1912,-346 1918,-352 1918,-358 1918,-358 1918,-425 1918,-425 1918,-431 1912,-437 1906,-437 1906,-437 1836,-437 1836,-437 1830,-437 1824,-431 1824,-425 1824,-425 1824,-358 1824,-358 1824,-352 1830,-346 1836,-346"/>
<text text-anchor="middle" x="1871" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">vio1 </text>
<text text-anchor="middle" x="1871" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: MmioVirtIO</text>
</a>
</g>
</g>
<g id="clust124" class="cluster">
<title>cluster_system_realview_flash1</title>
<g id="a_clust124"><a xlink:title="bandwidth=73.000000&#10;bank_width=4&#10;blk_size=65536&#10;clk_domain=system.clk_domain&#10;conf_table_reported=false&#10;device_id=0&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=system.realview.flash1.power_state&#10;&#13;ange=201326592:268435456&#10;vendor_id=0">
<path fill="#5e5958" stroke="#000000" d="M1737,-346C1737,-346 1804,-346 1804,-346 1810,-346 1816,-352 1816,-358 1816,-358 1816,-425 1816,-425 1816,-431 1810,-437 1804,-437 1804,-437 1737,-437 1737,-437 1731,-437 1725,-431 1725,-425 1725,-425 1725,-358 1725,-358 1725,-352 1731,-346 1737,-346"/>
<text text-anchor="middle" x="1770.5" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">flash1 </text>
<text text-anchor="middle" x="1770.5" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: CfiMemory</text>
</a>
</g>
</g>
<g id="clust126" class="cluster">
<title>cluster_system_realview_vram</title>
<g id="a_clust126"><a xlink:title="bandwidth=73.000000&#10;clk_domain=system.clk_domain&#10;conf_table_reported=false&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=system.realview.vram.power_state&#10;&#13;ange=402653184:436207616">
<path fill="#5e5958" stroke="#000000" d="M3163,-346C3163,-346 3255,-346 3255,-346 3261,-346 3267,-352 3267,-358 3267,-358 3267,-425 3267,-425 3267,-431 3261,-437 3255,-437 3255,-437 3163,-437 3163,-437 3157,-437 3151,-431 3151,-425 3151,-425 3151,-358 3151,-358 3151,-352 3157,-346 3163,-346"/>
<text text-anchor="middle" x="3209" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">vram </text>
<text text-anchor="middle" x="3209" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleMemory</text>
</a>
</g>
</g>
<g id="clust128" class="cluster">
<title>cluster_system_pci_ide</title>
<g id="a_clust128"><a xlink:title="BAR0=system.pci_ide.BAR0&#10;BAR1=system.pci_ide.BAR1&#10;BAR2=system.pci_ide.BAR2&#10;BAR3=system.pci_ide.BAR3&#10;BAR4=system.pci_ide.BAR4&#10;BAR5=system.pci_ide.BAR5&#10;BIST=0&#10;CacheLineSize=0&#10;CapabilityPtr=0&#10;CardbusCIS=0&#10;ClassCode=1&#10;Command=0&#10;DeviceID=28945&#10;ExpansionROM=0&#10;HeaderType=0&#10;InterruptLine=31&#10;InterruptPin=1&#10;LatencyTimer=0&#10;MSICAPBaseOffset=0&#10;MSICAPCapId=0&#10;MSICAPMaskBits=0&#10;MSICAPMsgAddr=0&#10;MSICAPMsgCtrl=0&#10;MSICAPMsgData=0&#10;MSICAPMsgUpperAddr=0&#10;MSICAPNextCapability=0&#10;MSICAPPendingBits=0&#10;MSIXCAPBaseOffset=0&#10;MSIXCAPCapId=0&#10;MSIXCAPNextCapability=0&#10;MSIXMsgCtrl=0&#10;MSIXPbaOffset=0&#10;MSIXTableOffset=0&#10;MaximumLatency=0&#10;MinimumGrant=0&#10;PMCAPBaseOffset=0&#10;PMCAPCapId=0&#10;PMCAPCapabilities=0&#10;PMCAPCtrlStatus=0&#10;PMCAPNextCapability=0&#10;PXCAPBaseOffset=0&#10;PXCAPCapId=0&#10;PXCAPCapabilities=0&#10;PXCAPDevCap2=0&#10;PXCAPDevCapabilities=0&#10;PXCAPDevCtrl=0&#10;PXCAPDevCtrl2=0&#10;PXCAPDevStatus=0&#10;PXCAPLinkCap=0&#10;PXCAPLinkCtrl=0&#10;PXCAPLinkStatus=0&#10;PXCAPNextCapability=0&#10;ProgIF=133&#10;Revision=0&#10;Status=640&#10;SubClassCode=1&#10;SubsystemID=0&#10;SubsystemVendorID=0&#10;VendorID=32902&#10;clk_domain=system.clk_domain&#10;config_latency=20000&#10;ctrl_offset=0&#10;disks=system.pci_ide.disks&#10;eventq_index=0&#10;host=system.realview.pci_host&#10;io_shift=0&#10;pci_bus=0&#10;pci_dev=1&#10;pci_func=0&#10;pio_latency=30000&#10;power_model=&#10;power_state=system.pci_ide.power_state&#10;sid=0&#10;ssid=0&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M3445,-346C3445,-346 3563,-346 3563,-346 3569,-346 3575,-352 3575,-358 3575,-358 3575,-425 3575,-425 3575,-431 3569,-437 3563,-437 3563,-437 3445,-437 3445,-437 3439,-437 3433,-431 3433,-425 3433,-425 3433,-358 3433,-358 3433,-352 3439,-346 3445,-346"/>
<text text-anchor="middle" x="3504" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">pci_ide </text>
<text text-anchor="middle" x="3504" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: IdeController</text>
</a>
</g>
</g>
<g id="clust146" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust146"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=">
<path fill="#bbc6d9" stroke="#000000" d="M2193,-24C2193,-24 3037,-24 3037,-24 3043,-24 3049,-30 3049,-36 3049,-36 3049,-310 3049,-310 3049,-316 3043,-322 3037,-322 3037,-322 2193,-322 2193,-322 2187,-322 2181,-316 2181,-310 2181,-310 2181,-36 2181,-36 2181,-30 2187,-24 2193,-24"/>
<text text-anchor="middle" x="2615" y="-306.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="2615" y="-291.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust207" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust207"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;dtb_walker=system.cpu0.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb&#10;itb_walker=system.cpu0.mmu.itb_walker&#10;stage2_dtb=system.cpu0.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu0.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu0.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu0.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M2589,-32C2589,-32 2835,-32 2835,-32 2841,-32 2847,-38 2847,-44 2847,-44 2847,-165 2847,-165 2847,-171 2841,-177 2835,-177 2835,-177 2589,-177 2589,-177 2583,-177 2577,-171 2577,-165 2577,-165 2577,-44 2577,-44 2577,-38 2583,-32 2589,-32"/>
<text text-anchor="middle" x="2712" y="-161.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2712" y="-146.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust212" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust212"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu0.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2728,-40C2728,-40 2827,-40 2827,-40 2833,-40 2839,-46 2839,-52 2839,-52 2839,-119 2839,-119 2839,-125 2833,-131 2827,-131 2827,-131 2728,-131 2728,-131 2722,-131 2716,-125 2716,-119 2716,-119 2716,-52 2716,-52 2716,-46 2722,-40 2728,-40"/>
<text text-anchor="middle" x="2777.5" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="2777.5" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust214" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust214"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2597,-40C2597,-40 2696,-40 2696,-40 2702,-40 2708,-46 2708,-52 2708,-52 2708,-119 2708,-119 2708,-125 2702,-131 2696,-131 2696,-131 2597,-131 2597,-131 2591,-131 2585,-125 2585,-119 2585,-119 2585,-52 2585,-52 2585,-46 2591,-40 2597,-40"/>
<text text-anchor="middle" x="2646.5" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="2646.5" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust222" class="cluster">
<title>cluster_system_cpu0_tol2bus</title>
<g id="a_clust222"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu0.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu0.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M2736,-185C2736,-185 2972,-185 2972,-185 2978,-185 2984,-191 2984,-197 2984,-197 2984,-264 2984,-264 2984,-270 2978,-276 2972,-276 2972,-276 2736,-276 2736,-276 2730,-276 2724,-270 2724,-264 2724,-264 2724,-197 2724,-197 2724,-191 2730,-185 2736,-185"/>
<text text-anchor="middle" x="2854" y="-260.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="2854" y="-245.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust225" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust225"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;ddio_disabled=false&#10;ddio_enabled=true&#10;ddio_way_part=&#45;1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_iocache=false&#10;is_llc=false&#10;is_mlc=false&#10;is_read_only=false&#10;max_miss_count=0&#10;mlc_ddio=false&#10;mlc_idx=&#45;1&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;send_header_only=false&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2395,-40C2395,-40 2557,-40 2557,-40 2563,-40 2569,-46 2569,-52 2569,-52 2569,-119 2569,-119 2569,-125 2563,-131 2557,-131 2557,-131 2395,-131 2395,-131 2389,-131 2383,-125 2383,-119 2383,-119 2383,-52 2383,-52 2383,-46 2389,-40 2395,-40"/>
<text text-anchor="middle" x="2476" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2476" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICacheSmt</text>
</a>
</g>
</g>
<g id="clust231" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust231"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;ddio_disabled=false&#10;ddio_enabled=true&#10;ddio_way_part=&#45;1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_iocache=false&#10;is_llc=false&#10;is_mlc=false&#10;is_read_only=false&#10;max_miss_count=0&#10;mlc_ddio=false&#10;mlc_idx=&#45;1&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;send_header_only=false&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2201,-40C2201,-40 2363,-40 2363,-40 2369,-40 2375,-46 2375,-52 2375,-52 2375,-119 2375,-119 2375,-125 2369,-131 2363,-131 2363,-131 2201,-131 2201,-131 2195,-131 2189,-125 2189,-119 2189,-119 2189,-52 2189,-52 2189,-46 2195,-40 2201,-40"/>
<text text-anchor="middle" x="2282" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2282" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCacheSmt</text>
</a>
</g>
</g>
<g id="clust237" class="cluster">
<title>cluster_system_cpu0_l2cache</title>
<g id="a_clust237"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;ddio_disabled=false&#10;ddio_enabled=true&#10;ddio_way_part=&#45;1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_iocache=false&#10;is_llc=false&#10;is_mlc=false&#10;is_read_only=false&#10;max_miss_count=0&#10;mlc_ddio=false&#10;mlc_idx=&#45;1&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu0.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;send_header_only=false&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu0.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2867,-40C2867,-40 3029,-40 3029,-40 3035,-40 3041,-46 3041,-52 3041,-52 3041,-119 3041,-119 3041,-125 3035,-131 3029,-131 3029,-131 2867,-131 2867,-131 2861,-131 2855,-125 2855,-119 2855,-119 2855,-52 2855,-52 2855,-46 2861,-40 2867,-40"/>
<text text-anchor="middle" x="2948" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="2948" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L2CacheSmtCpu</text>
</a>
</g>
</g>
<g id="clust245" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust245"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=">
<path fill="#bbc6d9" stroke="#000000" d="M3595,-338C3595,-338 4061,-338 4061,-338 4067,-338 4073,-344 4073,-350 4073,-350 4073,-716 4073,-716 4073,-722 4067,-728 4061,-728 4061,-728 3595,-728 3595,-728 3589,-728 3583,-722 3583,-716 3583,-716 3583,-350 3583,-350 3583,-344 3589,-338 3595,-338"/>
<text text-anchor="middle" x="3828" y="-712.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="3828" y="-697.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust306" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust306"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;dtb_walker=system.cpu1.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb&#10;itb_walker=system.cpu1.mmu.itb_walker&#10;stage2_dtb=system.cpu1.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu1.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu1.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu1.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M3807,-537C3807,-537 4053,-537 4053,-537 4059,-537 4065,-543 4065,-549 4065,-549 4065,-670 4065,-670 4065,-676 4059,-682 4053,-682 4053,-682 3807,-682 3807,-682 3801,-682 3795,-676 3795,-670 3795,-670 3795,-549 3795,-549 3795,-543 3801,-537 3807,-537"/>
<text text-anchor="middle" x="3930" y="-666.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3930" y="-651.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust311" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust311"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu1.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3815,-545C3815,-545 3914,-545 3914,-545 3920,-545 3926,-551 3926,-557 3926,-557 3926,-624 3926,-624 3926,-630 3920,-636 3914,-636 3914,-636 3815,-636 3815,-636 3809,-636 3803,-630 3803,-624 3803,-624 3803,-557 3803,-557 3803,-551 3809,-545 3815,-545"/>
<text text-anchor="middle" x="3864.5" y="-620.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="3864.5" y="-605.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust313" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust313"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3946,-545C3946,-545 4045,-545 4045,-545 4051,-545 4057,-551 4057,-557 4057,-557 4057,-624 4057,-624 4057,-630 4051,-636 4045,-636 4045,-636 3946,-636 3946,-636 3940,-636 3934,-630 3934,-624 3934,-624 3934,-557 3934,-557 3934,-551 3940,-545 3946,-545"/>
<text text-anchor="middle" x="3995.5" y="-620.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="3995.5" y="-605.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust321" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust321"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;ddio_disabled=false&#10;ddio_enabled=true&#10;ddio_way_part=&#45;1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_iocache=false&#10;is_llc=false&#10;is_mlc=false&#10;is_read_only=false&#10;max_miss_count=0&#10;mlc_ddio=false&#10;mlc_idx=&#45;1&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;send_header_only=false&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3797,-346C3797,-346 3959,-346 3959,-346 3965,-346 3971,-352 3971,-358 3971,-358 3971,-425 3971,-425 3971,-431 3965,-437 3959,-437 3959,-437 3797,-437 3797,-437 3791,-437 3785,-431 3785,-425 3785,-425 3785,-358 3785,-358 3785,-352 3791,-346 3797,-346"/>
<text text-anchor="middle" x="3878" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3878" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICacheSmt</text>
</a>
</g>
</g>
<g id="clust327" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust327"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;ddio_disabled=false&#10;ddio_enabled=true&#10;ddio_way_part=&#45;1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_iocache=false&#10;is_llc=false&#10;is_mlc=false&#10;is_read_only=false&#10;max_miss_count=0&#10;mlc_ddio=false&#10;mlc_idx=&#45;1&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;send_header_only=false&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3603,-346C3603,-346 3765,-346 3765,-346 3771,-346 3777,-352 3777,-358 3777,-358 3777,-425 3777,-425 3777,-431 3771,-437 3765,-437 3765,-437 3603,-437 3603,-437 3597,-437 3591,-431 3591,-425 3591,-425 3591,-358 3591,-358 3591,-352 3597,-346 3603,-346"/>
<text text-anchor="middle" x="3684" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3684" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCacheSmt</text>
</a>
</g>
</g>
<g id="clust335" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust335"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=">
<path fill="#bbc6d9" stroke="#000000" d="M3337,-24C3337,-24 4181,-24 4181,-24 4187,-24 4193,-30 4193,-36 4193,-36 4193,-310 4193,-310 4193,-316 4187,-322 4181,-322 4181,-322 3337,-322 3337,-322 3331,-322 3325,-316 3325,-310 3325,-310 3325,-36 3325,-36 3325,-30 3331,-24 3337,-24"/>
<text text-anchor="middle" x="3759" y="-306.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="3759" y="-291.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust396" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust396"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;dtb_walker=system.cpu2.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb&#10;itb_walker=system.cpu2.mmu.itb_walker&#10;stage2_dtb=system.cpu2.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu2.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu2.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu2.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M3733,-32C3733,-32 3979,-32 3979,-32 3985,-32 3991,-38 3991,-44 3991,-44 3991,-165 3991,-165 3991,-171 3985,-177 3979,-177 3979,-177 3733,-177 3733,-177 3727,-177 3721,-171 3721,-165 3721,-165 3721,-44 3721,-44 3721,-38 3727,-32 3733,-32"/>
<text text-anchor="middle" x="3856" y="-161.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3856" y="-146.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust401" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust401"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu2.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3872,-40C3872,-40 3971,-40 3971,-40 3977,-40 3983,-46 3983,-52 3983,-52 3983,-119 3983,-119 3983,-125 3977,-131 3971,-131 3971,-131 3872,-131 3872,-131 3866,-131 3860,-125 3860,-119 3860,-119 3860,-52 3860,-52 3860,-46 3866,-40 3872,-40"/>
<text text-anchor="middle" x="3921.5" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="3921.5" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust403" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust403"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3741,-40C3741,-40 3840,-40 3840,-40 3846,-40 3852,-46 3852,-52 3852,-52 3852,-119 3852,-119 3852,-125 3846,-131 3840,-131 3840,-131 3741,-131 3741,-131 3735,-131 3729,-125 3729,-119 3729,-119 3729,-52 3729,-52 3729,-46 3735,-40 3741,-40"/>
<text text-anchor="middle" x="3790.5" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="3790.5" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust411" class="cluster">
<title>cluster_system_cpu2_tol2bus</title>
<g id="a_clust411"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu2.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu2.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M3840,-185C3840,-185 4076,-185 4076,-185 4082,-185 4088,-191 4088,-197 4088,-197 4088,-264 4088,-264 4088,-270 4082,-276 4076,-276 4076,-276 3840,-276 3840,-276 3834,-276 3828,-270 3828,-264 3828,-264 3828,-197 3828,-197 3828,-191 3834,-185 3840,-185"/>
<text text-anchor="middle" x="3958" y="-260.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="3958" y="-245.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust414" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust414"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;ddio_disabled=false&#10;ddio_enabled=true&#10;ddio_way_part=&#45;1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_iocache=false&#10;is_llc=false&#10;is_mlc=false&#10;is_read_only=false&#10;max_miss_count=0&#10;mlc_ddio=false&#10;mlc_idx=&#45;1&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;send_header_only=false&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4011,-40C4011,-40 4173,-40 4173,-40 4179,-40 4185,-46 4185,-52 4185,-52 4185,-119 4185,-119 4185,-125 4179,-131 4173,-131 4173,-131 4011,-131 4011,-131 4005,-131 3999,-125 3999,-119 3999,-119 3999,-52 3999,-52 3999,-46 4005,-40 4011,-40"/>
<text text-anchor="middle" x="4092" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4092" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICacheSmt</text>
</a>
</g>
</g>
<g id="clust420" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust420"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;ddio_disabled=false&#10;ddio_enabled=true&#10;ddio_way_part=&#45;1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_iocache=false&#10;is_llc=false&#10;is_mlc=false&#10;is_read_only=false&#10;max_miss_count=0&#10;mlc_ddio=false&#10;mlc_idx=&#45;1&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;send_header_only=false&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3539,-40C3539,-40 3701,-40 3701,-40 3707,-40 3713,-46 3713,-52 3713,-52 3713,-119 3713,-119 3713,-125 3707,-131 3701,-131 3701,-131 3539,-131 3539,-131 3533,-131 3527,-125 3527,-119 3527,-119 3527,-52 3527,-52 3527,-46 3533,-40 3539,-40"/>
<text text-anchor="middle" x="3620" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3620" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCacheSmt</text>
</a>
</g>
</g>
<g id="clust426" class="cluster">
<title>cluster_system_cpu2_l2cache</title>
<g id="a_clust426"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;ddio_disabled=false&#10;ddio_enabled=true&#10;ddio_way_part=&#45;1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_iocache=false&#10;is_llc=false&#10;is_mlc=false&#10;is_read_only=false&#10;max_miss_count=0&#10;mlc_ddio=false&#10;mlc_idx=&#45;1&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu2.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;send_header_only=false&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu2.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3345,-40C3345,-40 3507,-40 3507,-40 3513,-40 3519,-46 3519,-52 3519,-52 3519,-119 3519,-119 3519,-125 3513,-131 3507,-131 3507,-131 3345,-131 3345,-131 3339,-131 3333,-125 3333,-119 3333,-119 3333,-52 3333,-52 3333,-46 3339,-40 3345,-40"/>
<text text-anchor="middle" x="3426" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="3426" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L2CacheSmtCpu</text>
</a>
</g>
</g>
<g id="clust434" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust434"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=">
<path fill="#bbc6d9" stroke="#000000" d="M4093,-338C4093,-338 4559,-338 4559,-338 4565,-338 4571,-344 4571,-350 4571,-350 4571,-716 4571,-716 4571,-722 4565,-728 4559,-728 4559,-728 4093,-728 4093,-728 4087,-728 4081,-722 4081,-716 4081,-716 4081,-350 4081,-350 4081,-344 4087,-338 4093,-338"/>
<text text-anchor="middle" x="4326" y="-712.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="4326" y="-697.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust495" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust495"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;dtb_walker=system.cpu3.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb&#10;itb_walker=system.cpu3.mmu.itb_walker&#10;stage2_dtb=system.cpu3.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu3.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu3.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu3.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M4305,-537C4305,-537 4551,-537 4551,-537 4557,-537 4563,-543 4563,-549 4563,-549 4563,-670 4563,-670 4563,-676 4557,-682 4551,-682 4551,-682 4305,-682 4305,-682 4299,-682 4293,-676 4293,-670 4293,-670 4293,-549 4293,-549 4293,-543 4299,-537 4305,-537"/>
<text text-anchor="middle" x="4428" y="-666.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4428" y="-651.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust500" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust500"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu3.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M4313,-545C4313,-545 4412,-545 4412,-545 4418,-545 4424,-551 4424,-557 4424,-557 4424,-624 4424,-624 4424,-630 4418,-636 4412,-636 4412,-636 4313,-636 4313,-636 4307,-636 4301,-630 4301,-624 4301,-624 4301,-557 4301,-557 4301,-551 4307,-545 4313,-545"/>
<text text-anchor="middle" x="4362.5" y="-620.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="4362.5" y="-605.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust502" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust502"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M4444,-545C4444,-545 4543,-545 4543,-545 4549,-545 4555,-551 4555,-557 4555,-557 4555,-624 4555,-624 4555,-630 4549,-636 4543,-636 4543,-636 4444,-636 4444,-636 4438,-636 4432,-630 4432,-624 4432,-624 4432,-557 4432,-557 4432,-551 4438,-545 4444,-545"/>
<text text-anchor="middle" x="4493.5" y="-620.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="4493.5" y="-605.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust510" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust510"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;ddio_disabled=false&#10;ddio_enabled=true&#10;ddio_way_part=&#45;1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_iocache=false&#10;is_llc=false&#10;is_mlc=false&#10;is_read_only=false&#10;max_miss_count=0&#10;mlc_ddio=false&#10;mlc_idx=&#45;1&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;send_header_only=false&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4295,-346C4295,-346 4457,-346 4457,-346 4463,-346 4469,-352 4469,-358 4469,-358 4469,-425 4469,-425 4469,-431 4463,-437 4457,-437 4457,-437 4295,-437 4295,-437 4289,-437 4283,-431 4283,-425 4283,-425 4283,-358 4283,-358 4283,-352 4289,-346 4295,-346"/>
<text text-anchor="middle" x="4376" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4376" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICacheSmt</text>
</a>
</g>
</g>
<g id="clust516" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust516"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;ddio_disabled=false&#10;ddio_enabled=true&#10;ddio_way_part=&#45;1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_iocache=false&#10;is_llc=false&#10;is_mlc=false&#10;is_read_only=false&#10;max_miss_count=0&#10;mlc_ddio=false&#10;mlc_idx=&#45;1&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;send_header_only=false&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4101,-346C4101,-346 4263,-346 4263,-346 4269,-346 4275,-352 4275,-358 4275,-358 4275,-425 4275,-425 4275,-431 4269,-437 4263,-437 4263,-437 4101,-437 4101,-437 4095,-437 4089,-431 4089,-425 4089,-425 4089,-358 4089,-358 4089,-352 4095,-346 4101,-346"/>
<text text-anchor="middle" x="4182" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4182" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCacheSmt</text>
</a>
</g>
</g>
<g id="clust524" class="cluster">
<title>cluster_system_cpu4</title>
<g id="a_clust524"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu4.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=4&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu4.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu4.interrupts&#10;isa=system.cpu4.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu4.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu4.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu4.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=">
<path fill="#bbc6d9" stroke="#000000" d="M4213,-24C4213,-24 5057,-24 5057,-24 5063,-24 5069,-30 5069,-36 5069,-36 5069,-310 5069,-310 5069,-316 5063,-322 5057,-322 5057,-322 4213,-322 4213,-322 4207,-322 4201,-316 4201,-310 4201,-310 4201,-36 4201,-36 4201,-30 4207,-24 4213,-24"/>
<text text-anchor="middle" x="4635" y="-306.8" font-family="Arial" font-size="14.00" fill="#000000">cpu4 </text>
<text text-anchor="middle" x="4635" y="-291.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust585" class="cluster">
<title>cluster_system_cpu4_mmu</title>
<g id="a_clust585"><a xlink:title="dtb=system.cpu4.mmu.dtb&#10;dtb_walker=system.cpu4.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu4.mmu.itb&#10;itb_walker=system.cpu4.mmu.itb_walker&#10;stage2_dtb=system.cpu4.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu4.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu4.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu4.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M4609,-32C4609,-32 4855,-32 4855,-32 4861,-32 4867,-38 4867,-44 4867,-44 4867,-165 4867,-165 4867,-171 4861,-177 4855,-177 4855,-177 4609,-177 4609,-177 4603,-177 4597,-171 4597,-165 4597,-165 4597,-44 4597,-44 4597,-38 4603,-32 4609,-32"/>
<text text-anchor="middle" x="4732" y="-161.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4732" y="-146.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust590" class="cluster">
<title>cluster_system_cpu4_mmu_itb_walker</title>
<g id="a_clust590"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu4.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M4748,-40C4748,-40 4847,-40 4847,-40 4853,-40 4859,-46 4859,-52 4859,-52 4859,-119 4859,-119 4859,-125 4853,-131 4847,-131 4847,-131 4748,-131 4748,-131 4742,-131 4736,-125 4736,-119 4736,-119 4736,-52 4736,-52 4736,-46 4742,-40 4748,-40"/>
<text text-anchor="middle" x="4797.5" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="4797.5" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust592" class="cluster">
<title>cluster_system_cpu4_mmu_dtb_walker</title>
<g id="a_clust592"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu4.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M4617,-40C4617,-40 4716,-40 4716,-40 4722,-40 4728,-46 4728,-52 4728,-52 4728,-119 4728,-119 4728,-125 4722,-131 4716,-131 4716,-131 4617,-131 4617,-131 4611,-131 4605,-125 4605,-119 4605,-119 4605,-52 4605,-52 4605,-46 4611,-40 4617,-40"/>
<text text-anchor="middle" x="4666.5" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="4666.5" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust600" class="cluster">
<title>cluster_system_cpu4_tol2bus</title>
<g id="a_clust600"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu4.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu4.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M4611,-185C4611,-185 4847,-185 4847,-185 4853,-185 4859,-191 4859,-197 4859,-197 4859,-264 4859,-264 4859,-270 4853,-276 4847,-276 4847,-276 4611,-276 4611,-276 4605,-276 4599,-270 4599,-264 4599,-264 4599,-197 4599,-197 4599,-191 4605,-185 4611,-185"/>
<text text-anchor="middle" x="4729" y="-260.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="4729" y="-245.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust603" class="cluster">
<title>cluster_system_cpu4_icache</title>
<g id="a_clust603"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;ddio_disabled=false&#10;ddio_enabled=true&#10;ddio_way_part=&#45;1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_iocache=false&#10;is_llc=false&#10;is_mlc=false&#10;is_read_only=false&#10;max_miss_count=0&#10;mlc_ddio=false&#10;mlc_idx=&#45;1&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;send_header_only=false&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4887,-40C4887,-40 5049,-40 5049,-40 5055,-40 5061,-46 5061,-52 5061,-52 5061,-119 5061,-119 5061,-125 5055,-131 5049,-131 5049,-131 4887,-131 4887,-131 4881,-131 4875,-125 4875,-119 4875,-119 4875,-52 4875,-52 4875,-46 4881,-40 4887,-40"/>
<text text-anchor="middle" x="4968" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4968" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICacheSmt</text>
</a>
</g>
</g>
<g id="clust609" class="cluster">
<title>cluster_system_cpu4_dcache</title>
<g id="a_clust609"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;ddio_disabled=false&#10;ddio_enabled=true&#10;ddio_way_part=&#45;1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_iocache=false&#10;is_llc=false&#10;is_mlc=false&#10;is_read_only=false&#10;max_miss_count=0&#10;mlc_ddio=false&#10;mlc_idx=&#45;1&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu4.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;send_header_only=false&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu4.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4415,-40C4415,-40 4577,-40 4577,-40 4583,-40 4589,-46 4589,-52 4589,-52 4589,-119 4589,-119 4589,-125 4583,-131 4577,-131 4577,-131 4415,-131 4415,-131 4409,-131 4403,-125 4403,-119 4403,-119 4403,-52 4403,-52 4403,-46 4409,-40 4415,-40"/>
<text text-anchor="middle" x="4496" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4496" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCacheSmt</text>
</a>
</g>
</g>
<g id="clust615" class="cluster">
<title>cluster_system_cpu4_l2cache</title>
<g id="a_clust615"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;ddio_disabled=false&#10;ddio_enabled=true&#10;ddio_way_part=&#45;1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_iocache=false&#10;is_llc=false&#10;is_mlc=false&#10;is_read_only=false&#10;max_miss_count=0&#10;mlc_ddio=false&#10;mlc_idx=&#45;1&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu4.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu4.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;send_header_only=false&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu4.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4221,-40C4221,-40 4383,-40 4383,-40 4389,-40 4395,-46 4395,-52 4395,-52 4395,-119 4395,-119 4395,-125 4389,-131 4383,-131 4383,-131 4221,-131 4221,-131 4215,-131 4209,-125 4209,-119 4209,-119 4209,-52 4209,-52 4209,-46 4215,-40 4221,-40"/>
<text text-anchor="middle" x="4302" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="4302" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L2CacheSmtCpu</text>
</a>
</g>
</g>
<g id="clust623" class="cluster">
<title>cluster_system_cpu5</title>
<g id="a_clust623"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu5.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=5&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu5.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu5.interrupts&#10;isa=system.cpu5.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu5.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu5.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu5.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=">
<path fill="#bbc6d9" stroke="#000000" d="M4591,-338C4591,-338 5057,-338 5057,-338 5063,-338 5069,-344 5069,-350 5069,-350 5069,-716 5069,-716 5069,-722 5063,-728 5057,-728 5057,-728 4591,-728 4591,-728 4585,-728 4579,-722 4579,-716 4579,-716 4579,-350 4579,-350 4579,-344 4585,-338 4591,-338"/>
<text text-anchor="middle" x="4824" y="-712.8" font-family="Arial" font-size="14.00" fill="#000000">cpu5 </text>
<text text-anchor="middle" x="4824" y="-697.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust684" class="cluster">
<title>cluster_system_cpu5_mmu</title>
<g id="a_clust684"><a xlink:title="dtb=system.cpu5.mmu.dtb&#10;dtb_walker=system.cpu5.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu5.mmu.itb&#10;itb_walker=system.cpu5.mmu.itb_walker&#10;stage2_dtb=system.cpu5.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu5.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu5.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu5.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M4803,-537C4803,-537 5049,-537 5049,-537 5055,-537 5061,-543 5061,-549 5061,-549 5061,-670 5061,-670 5061,-676 5055,-682 5049,-682 5049,-682 4803,-682 4803,-682 4797,-682 4791,-676 4791,-670 4791,-670 4791,-549 4791,-549 4791,-543 4797,-537 4803,-537"/>
<text text-anchor="middle" x="4926" y="-666.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="4926" y="-651.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust689" class="cluster">
<title>cluster_system_cpu5_mmu_itb_walker</title>
<g id="a_clust689"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu5.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M4811,-545C4811,-545 4910,-545 4910,-545 4916,-545 4922,-551 4922,-557 4922,-557 4922,-624 4922,-624 4922,-630 4916,-636 4910,-636 4910,-636 4811,-636 4811,-636 4805,-636 4799,-630 4799,-624 4799,-624 4799,-557 4799,-557 4799,-551 4805,-545 4811,-545"/>
<text text-anchor="middle" x="4860.5" y="-620.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="4860.5" y="-605.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust691" class="cluster">
<title>cluster_system_cpu5_mmu_dtb_walker</title>
<g id="a_clust691"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu5.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M4942,-545C4942,-545 5041,-545 5041,-545 5047,-545 5053,-551 5053,-557 5053,-557 5053,-624 5053,-624 5053,-630 5047,-636 5041,-636 5041,-636 4942,-636 4942,-636 4936,-636 4930,-630 4930,-624 4930,-624 4930,-557 4930,-557 4930,-551 4936,-545 4942,-545"/>
<text text-anchor="middle" x="4991.5" y="-620.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="4991.5" y="-605.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust699" class="cluster">
<title>cluster_system_cpu5_icache</title>
<g id="a_clust699"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;ddio_disabled=false&#10;ddio_enabled=true&#10;ddio_way_part=&#45;1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_iocache=false&#10;is_llc=false&#10;is_mlc=false&#10;is_read_only=false&#10;max_miss_count=0&#10;mlc_ddio=false&#10;mlc_idx=&#45;1&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;send_header_only=false&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4793,-346C4793,-346 4955,-346 4955,-346 4961,-346 4967,-352 4967,-358 4967,-358 4967,-425 4967,-425 4967,-431 4961,-437 4955,-437 4955,-437 4793,-437 4793,-437 4787,-437 4781,-431 4781,-425 4781,-425 4781,-358 4781,-358 4781,-352 4787,-346 4793,-346"/>
<text text-anchor="middle" x="4874" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="4874" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICacheSmt</text>
</a>
</g>
</g>
<g id="clust705" class="cluster">
<title>cluster_system_cpu5_dcache</title>
<g id="a_clust705"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;ddio_disabled=false&#10;ddio_enabled=true&#10;ddio_way_part=&#45;1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_iocache=false&#10;is_llc=false&#10;is_mlc=false&#10;is_read_only=false&#10;max_miss_count=0&#10;mlc_ddio=false&#10;mlc_idx=&#45;1&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu5.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu5.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;send_header_only=false&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu5.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4599,-346C4599,-346 4761,-346 4761,-346 4767,-346 4773,-352 4773,-358 4773,-358 4773,-425 4773,-425 4773,-431 4767,-437 4761,-437 4761,-437 4599,-437 4599,-437 4593,-437 4587,-431 4587,-425 4587,-425 4587,-358 4587,-358 4587,-352 4593,-346 4599,-346"/>
<text text-anchor="middle" x="4680" y="-421.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="4680" y="-406.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCacheSmt</text>
</a>
</g>
</g>
<g id="clust713" class="cluster">
<title>cluster_system_l3</title>
<g id="a_clust713"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;ddio_disabled=false&#10;ddio_enabled=true&#10;ddio_way_part=&#45;1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_iocache=false&#10;is_llc=false&#10;is_mlc=false&#10;is_read_only=false&#10;max_miss_count=0&#10;mlc_ddio=false&#10;mlc_idx=&#45;1&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l3.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l3.replacement_policy&#10;&#13;esponse_latency=20&#10;send_header_only=false&#10;sequential_access=false&#10;size=16777216&#10;system=system&#10;tag_latency=20&#10;tags=system.l3.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1960,-40C1960,-40 2122,-40 2122,-40 2128,-40 2134,-46 2134,-52 2134,-52 2134,-119 2134,-119 2134,-125 2128,-131 2122,-131 2122,-131 1960,-131 1960,-131 1954,-131 1948,-125 1948,-119 1948,-119 1948,-52 1948,-52 1948,-46 1954,-40 1960,-40"/>
<text text-anchor="middle" x="2041" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">l3 </text>
<text text-anchor="middle" x="2041" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: L3CacheSmt</text>
</a>
</g>
</g>
<g id="clust719" class="cluster">
<title>cluster_system_tol3bus</title>
<g id="a_clust719"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol3bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol3bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M3069,-185C3069,-185 3305,-185 3305,-185 3311,-185 3317,-191 3317,-197 3317,-197 3317,-264 3317,-264 3317,-270 3311,-276 3305,-276 3305,-276 3069,-276 3069,-276 3063,-276 3057,-270 3057,-264 3057,-264 3057,-197 3057,-197 3057,-191 3063,-185 3069,-185"/>
<text text-anchor="middle" x="3187" y="-260.8" font-family="Arial" font-size="14.00" fill="#000000">tol3bus </text>
<text text-anchor="middle" x="3187" y="-245.8" font-family="Arial" font-size="14.00" fill="#000000">: L3XBar</text>
</a>
</g>
</g>
<g id="clust722" class="cluster">
<title>cluster_system_iocache</title>
<g id="a_clust722"><a xlink:title="addr_ranges=2147483648:2684354560&#10;assoc=16&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;ddio_disabled=false&#10;ddio_enabled=true&#10;ddio_way_part=&#45;1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_iocache=true&#10;is_llc=false&#10;is_mlc=false&#10;is_read_only=false&#10;max_miss_count=0&#10;mlc_ddio=false&#10;mlc_idx=&#45;1&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.iocache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.iocache.replacement_policy&#10;&#13;esponse_latency=2&#10;send_header_only=false&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.iocache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=64&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1279,-40C1279,-40 1441,-40 1441,-40 1447,-40 1453,-46 1453,-52 1453,-52 1453,-119 1453,-119 1453,-125 1447,-131 1441,-131 1441,-131 1279,-131 1279,-131 1273,-131 1267,-125 1267,-119 1267,-119 1267,-52 1267,-52 1267,-46 1273,-40 1279,-40"/>
<text text-anchor="middle" x="1360" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">iocache </text>
<text text-anchor="middle" x="1360" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: IOCache</text>
</a>
</g>
</g>
<g id="clust728" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust728"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_writes_per_switch=16&#10;&#10;vm=Null&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M774,-40C774,-40 834,-40 834,-40 840,-40 846,-46 846,-52 846,-52 846,-119 846,-119 846,-125 840,-131 834,-131 834,-131 774,-131 774,-131 768,-131 762,-125 762,-119 762,-119 762,-52 762,-52 762,-46 768,-40 774,-40"/>
<text text-anchor="middle" x="804" y="-115.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="804" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M36.5,-354.5C36.5,-354.5 103.5,-354.5 103.5,-354.5 109.5,-354.5 115.5,-360.5 115.5,-366.5 115.5,-366.5 115.5,-378.5 115.5,-378.5 115.5,-384.5 109.5,-390.5 103.5,-390.5 103.5,-390.5 36.5,-390.5 36.5,-390.5 30.5,-390.5 24.5,-384.5 24.5,-378.5 24.5,-378.5 24.5,-366.5 24.5,-366.5 24.5,-360.5 30.5,-354.5 36.5,-354.5"/>
<text text-anchor="middle" x="70" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node8" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M950,-193.5C950,-193.5 1034,-193.5 1034,-193.5 1040,-193.5 1046,-199.5 1046,-205.5 1046,-205.5 1046,-217.5 1046,-217.5 1046,-223.5 1040,-229.5 1034,-229.5 1034,-229.5 950,-229.5 950,-229.5 944,-229.5 938,-223.5 938,-217.5 938,-217.5 938,-205.5 938,-205.5 938,-199.5 944,-193.5 950,-193.5"/>
<text text-anchor="middle" x="992" y="-207.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M87.7,-354.44C98.43,-345.29 112.93,-334.92 128,-330 149.15,-323.1 909.79,-333.24 929,-322 959.42,-304.21 976.47,-265.61 984.95,-239.34"/>
<polygon fill="black" stroke="black" points="988.35,-240.19 987.89,-229.61 981.65,-238.17 988.35,-240.19"/>
</g>
<!-- system_nics_dma -->
<g id="node2" class="node">
<title>system_nics_dma</title>
<path fill="#9f8575" stroke="#000000" d="M3375,-354.5C3375,-354.5 3405,-354.5 3405,-354.5 3411,-354.5 3417,-360.5 3417,-366.5 3417,-366.5 3417,-378.5 3417,-378.5 3417,-384.5 3411,-390.5 3405,-390.5 3405,-390.5 3375,-390.5 3375,-390.5 3369,-390.5 3363,-384.5 3363,-378.5 3363,-378.5 3363,-366.5 3363,-366.5 3363,-360.5 3369,-354.5 3375,-354.5"/>
<text text-anchor="middle" x="3390" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">dma</text>
</g>
<!-- system_iobus_cpu_side_ports -->
<g id="node4" class="node">
<title>system_iobus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2069,-193.5C2069,-193.5 2153,-193.5 2153,-193.5 2159,-193.5 2165,-199.5 2165,-205.5 2165,-205.5 2165,-217.5 2165,-217.5 2165,-223.5 2159,-229.5 2153,-229.5 2153,-229.5 2069,-229.5 2069,-229.5 2063,-229.5 2057,-223.5 2057,-217.5 2057,-217.5 2057,-205.5 2057,-205.5 2057,-199.5 2063,-193.5 2069,-193.5"/>
<text text-anchor="middle" x="2111" y="-207.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_nics_dma&#45;&gt;system_iobus_cpu_side_ports -->
<g id="edge2" class="edge">
<title>system_nics_dma&#45;&gt;system_iobus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M3380.02,-354.15C3373.81,-345.16 3364.92,-335.03 3354,-330 3324.3,-316.33 2205.41,-338.18 2177,-322 2146.01,-304.35 2127.92,-265.72 2118.75,-239.4"/>
<polygon fill="black" stroke="black" points="2121.99,-238.06 2115.56,-229.65 2115.34,-240.24 2121.99,-238.06"/>
</g>
<!-- system_nics_pio -->
<g id="node3" class="node">
<title>system_nics_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3303,-354.5C3303,-354.5 3333,-354.5 3333,-354.5 3339,-354.5 3345,-360.5 3345,-366.5 3345,-366.5 3345,-378.5 3345,-378.5 3345,-384.5 3339,-390.5 3333,-390.5 3333,-390.5 3303,-390.5 3303,-390.5 3297,-390.5 3291,-384.5 3291,-378.5 3291,-378.5 3291,-366.5 3291,-366.5 3291,-360.5 3297,-354.5 3303,-354.5"/>
<text text-anchor="middle" x="3318" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_iobus_mem_side_ports -->
<g id="node5" class="node">
<title>system_iobus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1933,-193.5C1933,-193.5 2027,-193.5 2027,-193.5 2033,-193.5 2039,-199.5 2039,-205.5 2039,-205.5 2039,-217.5 2039,-217.5 2039,-223.5 2033,-229.5 2027,-229.5 2027,-229.5 1933,-229.5 1933,-229.5 1927,-229.5 1921,-223.5 1921,-217.5 1921,-217.5 1921,-205.5 1921,-205.5 1921,-199.5 1927,-193.5 1933,-193.5"/>
<text text-anchor="middle" x="1980" y="-207.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_nics_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge3" class="edge">
<title>system_nics_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3296.84,-347.06C3289.43,-340.22 3280.56,-333.65 3271,-330 3239.26,-317.88 2077.64,-338.61 2048,-322 2012.47,-302.09 1993.09,-255.14 1984.85,-229.67"/>
<polygon fill="black" stroke="black" points="3294.71,-349.89 3304.26,-354.48 3299.66,-344.94 3294.71,-349.89"/>
</g>
<!-- system_bridge_mem_side_port -->
<g id="node6" class="node">
<title>system_bridge_mem_side_port</title>
<path fill="#94918b" stroke="#000000" d="M1755.5,-48.5C1755.5,-48.5 1842.5,-48.5 1842.5,-48.5 1848.5,-48.5 1854.5,-54.5 1854.5,-60.5 1854.5,-60.5 1854.5,-72.5 1854.5,-72.5 1854.5,-78.5 1848.5,-84.5 1842.5,-84.5 1842.5,-84.5 1755.5,-84.5 1755.5,-84.5 1749.5,-84.5 1743.5,-78.5 1743.5,-72.5 1743.5,-72.5 1743.5,-60.5 1743.5,-60.5 1743.5,-54.5 1749.5,-48.5 1755.5,-48.5"/>
<text text-anchor="middle" x="1799" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_port</text>
</g>
<!-- system_iobus_cpu_side_ports&#45;&gt;system_bridge_mem_side_port -->
<g id="edge4" class="edge">
<title>system_iobus_cpu_side_ports&#45;&gt;system_bridge_mem_side_port</title>
<path fill="none" stroke="black" d="M2064.56,-189.86C2059.06,-187.97 2053.46,-186.28 2048,-185 2002.87,-174.4 1987.36,-193.41 1944,-177 1890.3,-156.68 1839.67,-109.91 1814.88,-84.57"/>
<polygon fill="black" stroke="black" points="2063.72,-193.28 2074.31,-193.45 2066.13,-186.71 2063.72,-193.28"/>
</g>
<!-- system_bridge_cpu_side_port -->
<g id="node7" class="node">
<title>system_bridge_cpu_side_port</title>
<path fill="#94918b" stroke="#000000" d="M1636.5,-48.5C1636.5,-48.5 1713.5,-48.5 1713.5,-48.5 1719.5,-48.5 1725.5,-54.5 1725.5,-60.5 1725.5,-60.5 1725.5,-72.5 1725.5,-72.5 1725.5,-78.5 1719.5,-84.5 1713.5,-84.5 1713.5,-84.5 1636.5,-84.5 1636.5,-84.5 1630.5,-84.5 1624.5,-78.5 1624.5,-72.5 1624.5,-72.5 1624.5,-60.5 1624.5,-60.5 1624.5,-54.5 1630.5,-48.5 1636.5,-48.5"/>
<text text-anchor="middle" x="1675" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_port</text>
</g>
<!-- system_l3_mem_side -->
<g id="node104" class="node">
<title>system_l3_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1968,-48.5C1968,-48.5 2024,-48.5 2024,-48.5 2030,-48.5 2036,-54.5 2036,-60.5 2036,-60.5 2036,-72.5 2036,-72.5 2036,-78.5 2030,-84.5 2024,-84.5 2024,-84.5 1968,-84.5 1968,-84.5 1962,-84.5 1956,-78.5 1956,-72.5 1956,-72.5 1956,-60.5 1956,-60.5 1956,-54.5 1962,-48.5 1968,-48.5"/>
<text text-anchor="middle" x="1996" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side -->
<g id="edge5" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side</title>
<path fill="none" stroke="black" d="M1037.28,-189.86C1043.14,-187.87 1049.14,-186.17 1055,-185 1099.18,-176.17 1823.75,-192.66 1866,-177 1916.64,-158.23 1961.31,-110.34 1982.67,-84.56"/>
<polygon fill="black" stroke="black" points="1035.78,-186.68 1027.6,-193.41 1038.19,-193.25 1035.78,-186.68"/>
</g>
<!-- system_iocache_mem_side -->
<g id="node108" class="node">
<title>system_iocache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1287,-48.5C1287,-48.5 1343,-48.5 1343,-48.5 1349,-48.5 1355,-54.5 1355,-60.5 1355,-60.5 1355,-72.5 1355,-72.5 1355,-78.5 1349,-84.5 1343,-84.5 1343,-84.5 1287,-84.5 1287,-84.5 1281,-84.5 1275,-78.5 1275,-72.5 1275,-72.5 1275,-60.5 1275,-60.5 1275,-54.5 1281,-48.5 1287,-48.5"/>
<text text-anchor="middle" x="1315" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_iocache_mem_side -->
<g id="edge6" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_iocache_mem_side</title>
<path fill="none" stroke="black" d="M1040.16,-189.18C1104.59,-160.66 1217.52,-110.66 1276.57,-84.52"/>
<polygon fill="black" stroke="black" points="1038.37,-186.14 1030.64,-193.39 1041.2,-192.54 1038.37,-186.14"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node9" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1076,-193.5C1076,-193.5 1170,-193.5 1170,-193.5 1176,-193.5 1182,-199.5 1182,-205.5 1182,-205.5 1182,-217.5 1182,-217.5 1182,-223.5 1176,-229.5 1170,-229.5 1170,-229.5 1076,-229.5 1076,-229.5 1070,-229.5 1064,-223.5 1064,-217.5 1064,-217.5 1064,-205.5 1064,-205.5 1064,-199.5 1070,-193.5 1076,-193.5"/>
<text text-anchor="middle" x="1123" y="-207.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_bridge_cpu_side_port -->
<g id="edge7" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_bridge_cpu_side_port</title>
<path fill="none" stroke="black" d="M1182.15,-211.01C1249.88,-210.13 1363.54,-204.15 1457,-177 1525.58,-157.08 1598.4,-115.89 1640.12,-90.1"/>
<polygon fill="black" stroke="black" points="1642.16,-92.95 1648.79,-84.68 1638.45,-87.01 1642.16,-92.95"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node109" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M796,-48.5C796,-48.5 826,-48.5 826,-48.5 832,-48.5 838,-54.5 838,-60.5 838,-60.5 838,-72.5 838,-72.5 838,-78.5 832,-84.5 826,-84.5 826,-84.5 796,-84.5 796,-84.5 790,-84.5 784,-78.5 784,-72.5 784,-72.5 784,-60.5 784,-60.5 784,-54.5 790,-48.5 796,-48.5"/>
<text text-anchor="middle" x="811" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge8" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M1084.07,-193.49C1074.72,-190.08 1064.64,-186.95 1055,-185 1033.53,-180.65 876.04,-189.42 858,-177 830.89,-158.34 819.33,-120.58 814.45,-94.67"/>
<polygon fill="black" stroke="black" points="817.89,-94.01 812.8,-84.72 810.99,-95.16 817.89,-94.01"/>
</g>
<!-- system_membus_default -->
<g id="node10" class="node">
<title>system_membus_default</title>
<path fill="#586070" stroke="#000000" d="M874.5,-193.5C874.5,-193.5 907.5,-193.5 907.5,-193.5 913.5,-193.5 919.5,-199.5 919.5,-205.5 919.5,-205.5 919.5,-217.5 919.5,-217.5 919.5,-223.5 913.5,-229.5 907.5,-229.5 907.5,-229.5 874.5,-229.5 874.5,-229.5 868.5,-229.5 862.5,-223.5 862.5,-217.5 862.5,-217.5 862.5,-205.5 862.5,-205.5 862.5,-199.5 868.5,-193.5 874.5,-193.5"/>
<text text-anchor="middle" x="891" y="-207.8" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- system_membus_badaddr_responder_pio -->
<g id="node11" class="node">
<title>system_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M882,-48.5C882,-48.5 912,-48.5 912,-48.5 918,-48.5 924,-54.5 924,-60.5 924,-60.5 924,-72.5 924,-72.5 924,-78.5 918,-84.5 912,-84.5 912,-84.5 882,-84.5 882,-84.5 876,-84.5 870,-78.5 870,-72.5 870,-72.5 870,-60.5 870,-60.5 870,-54.5 876,-48.5 882,-48.5"/>
<text text-anchor="middle" x="897" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_default&#45;&gt;system_membus_badaddr_responder_pio -->
<g id="edge9" class="edge">
<title>system_membus_default&#45;&gt;system_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M891.72,-193.25C892.75,-168.88 894.62,-124.11 895.84,-95.09"/>
<polygon fill="black" stroke="black" points="899.35,-94.95 896.27,-84.81 892.36,-94.65 899.35,-94.95"/>
</g>
<!-- system_realview_gic_pio -->
<g id="node12" class="node">
<title>system_realview_gic_pio</title>
<path fill="#9f8575" stroke="#000000" d="M199,-354.5C199,-354.5 229,-354.5 229,-354.5 235,-354.5 241,-360.5 241,-366.5 241,-366.5 241,-378.5 241,-378.5 241,-384.5 235,-390.5 229,-390.5 229,-390.5 199,-390.5 199,-390.5 193,-390.5 187,-384.5 187,-378.5 187,-378.5 187,-366.5 187,-366.5 187,-360.5 193,-354.5 199,-354.5"/>
<text text-anchor="middle" x="214" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_gic_pio&#45;&gt;system_membus_mem_side_ports -->
<g id="edge10" class="edge">
<title>system_realview_gic_pio&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M231.54,-346.41C237.52,-339.84 244.8,-333.6 253,-330 273.4,-321.05 1035.58,-332.93 1055,-322 1090.49,-302.03 1109.89,-255.11 1118.14,-229.65"/>
<polygon fill="black" stroke="black" points="228.82,-344.2 225.13,-354.13 234.21,-348.67 228.82,-344.2"/>
</g>
<!-- system_realview_vgic_pio -->
<g id="node13" class="node">
<title>system_realview_vgic_pio</title>
<path fill="#9f8575" stroke="#000000" d="M1667,-354.5C1667,-354.5 1697,-354.5 1697,-354.5 1703,-354.5 1709,-360.5 1709,-366.5 1709,-366.5 1709,-378.5 1709,-378.5 1709,-384.5 1703,-390.5 1697,-390.5 1697,-390.5 1667,-390.5 1667,-390.5 1661,-390.5 1655,-384.5 1655,-378.5 1655,-378.5 1655,-366.5 1655,-366.5 1655,-360.5 1661,-354.5 1667,-354.5"/>
<text text-anchor="middle" x="1682" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_vgic_pio&#45;&gt;system_membus_mem_side_ports -->
<g id="edge11" class="edge">
<title>system_realview_vgic_pio&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1662.97,-346.44C1657.17,-340.26 1650.36,-334.21 1643,-330 1492.14,-243.76 1282.87,-220.82 1182,-214.71"/>
<polygon fill="black" stroke="black" points="1660.53,-348.97 1669.74,-354.21 1665.81,-344.37 1660.53,-348.97"/>
</g>
<!-- system_realview_gicv2m_pio -->
<g id="node14" class="node">
<title>system_realview_gicv2m_pio</title>
<path fill="#9f8575" stroke="#000000" d="M1588,-354.5C1588,-354.5 1618,-354.5 1618,-354.5 1624,-354.5 1630,-360.5 1630,-366.5 1630,-366.5 1630,-378.5 1630,-378.5 1630,-384.5 1624,-390.5 1618,-390.5 1618,-390.5 1588,-390.5 1588,-390.5 1582,-390.5 1576,-384.5 1576,-378.5 1576,-378.5 1576,-366.5 1576,-366.5 1576,-360.5 1582,-354.5 1588,-354.5"/>
<text text-anchor="middle" x="1603" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_gicv2m_pio&#45;&gt;system_membus_mem_side_ports -->
<g id="edge12" class="edge">
<title>system_realview_gicv2m_pio&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1583.86,-346.62C1578.06,-340.44 1571.28,-334.35 1564,-330 1440.71,-256.36 1270.94,-228.1 1182.31,-217.87"/>
<polygon fill="black" stroke="black" points="1581.42,-349.15 1590.64,-354.38 1586.69,-344.55 1581.42,-349.15"/>
</g>
<!-- system_realview_bootmem_port -->
<g id="node15" class="node">
<title>system_realview_bootmem_port</title>
<path fill="#4b4746" stroke="#000000" d="M1464,-354.5C1464,-354.5 1494,-354.5 1494,-354.5 1500,-354.5 1506,-360.5 1506,-366.5 1506,-366.5 1506,-378.5 1506,-378.5 1506,-384.5 1500,-390.5 1494,-390.5 1494,-390.5 1464,-390.5 1464,-390.5 1458,-390.5 1452,-384.5 1452,-378.5 1452,-378.5 1452,-366.5 1452,-366.5 1452,-360.5 1458,-354.5 1464,-354.5"/>
<text text-anchor="middle" x="1479" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_realview_bootmem_port&#45;&gt;system_membus_mem_side_ports -->
<g id="edge13" class="edge">
<title>system_realview_bootmem_port&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1459.29,-346.77C1453.56,-340.69 1446.95,-334.61 1440,-330 1358.56,-275.98 1248.96,-242.52 1182.28,-225.73"/>
<polygon fill="black" stroke="black" points="1456.78,-349.22 1466.05,-354.36 1462.01,-344.56 1456.78,-349.22"/>
</g>
<!-- system_realview_flash0_port -->
<g id="node16" class="node">
<title>system_realview_flash0_port</title>
<path fill="#4b4746" stroke="#000000" d="M1340,-354.5C1340,-354.5 1370,-354.5 1370,-354.5 1376,-354.5 1382,-360.5 1382,-366.5 1382,-366.5 1382,-378.5 1382,-378.5 1382,-384.5 1376,-390.5 1370,-390.5 1370,-390.5 1340,-390.5 1340,-390.5 1334,-390.5 1328,-384.5 1328,-378.5 1328,-378.5 1328,-366.5 1328,-366.5 1328,-360.5 1334,-354.5 1340,-354.5"/>
<text text-anchor="middle" x="1355" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_realview_flash0_port&#45;&gt;system_membus_mem_side_ports -->
<g id="edge14" class="edge">
<title>system_realview_flash0_port&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1333.7,-346.64C1328.22,-340.87 1322.12,-334.97 1316,-330 1264.52,-288.23 1196.9,-250.4 1156.88,-229.51"/>
<polygon fill="black" stroke="black" points="1331.42,-349.32 1340.76,-354.32 1336.57,-344.59 1331.42,-349.32"/>
</g>
<!-- system_realview_trusted_sram_port -->
<g id="node17" class="node">
<title>system_realview_trusted_sram_port</title>
<path fill="#4b4746" stroke="#000000" d="M1216,-354.5C1216,-354.5 1246,-354.5 1246,-354.5 1252,-354.5 1258,-360.5 1258,-366.5 1258,-366.5 1258,-378.5 1258,-378.5 1258,-384.5 1252,-390.5 1246,-390.5 1246,-390.5 1216,-390.5 1216,-390.5 1210,-390.5 1204,-384.5 1204,-378.5 1204,-378.5 1204,-366.5 1204,-366.5 1204,-360.5 1210,-354.5 1216,-354.5"/>
<text text-anchor="middle" x="1231" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_realview_trusted_sram_port&#45;&gt;system_membus_mem_side_ports -->
<g id="edge15" class="edge">
<title>system_realview_trusted_sram_port&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1213.64,-345.95C1191.52,-313.38 1153.86,-257.94 1134.8,-229.88"/>
<polygon fill="black" stroke="black" points="1210.93,-348.18 1219.44,-354.48 1216.72,-344.25 1210.93,-348.18"/>
</g>
<!-- system_realview_non_trusted_sram_port -->
<g id="node18" class="node">
<title>system_realview_non_trusted_sram_port</title>
<path fill="#4b4746" stroke="#000000" d="M1108,-354.5C1108,-354.5 1138,-354.5 1138,-354.5 1144,-354.5 1150,-360.5 1150,-366.5 1150,-366.5 1150,-378.5 1150,-378.5 1150,-384.5 1144,-390.5 1138,-390.5 1138,-390.5 1108,-390.5 1108,-390.5 1102,-390.5 1096,-384.5 1096,-378.5 1096,-378.5 1096,-366.5 1096,-366.5 1096,-360.5 1102,-354.5 1108,-354.5"/>
<text text-anchor="middle" x="1123" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_realview_non_trusted_sram_port&#45;&gt;system_membus_mem_side_ports -->
<g id="edge16" class="edge">
<title>system_realview_non_trusted_sram_port&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1123,-344.26C1123,-311.49 1123,-257.46 1123,-229.88"/>
<polygon fill="black" stroke="black" points="1119.5,-344.48 1123,-354.48 1126.5,-344.48 1119.5,-344.48"/>
</g>
<!-- system_realview_realview_io_pio -->
<g id="node19" class="node">
<title>system_realview_realview_io_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3061,-354.5C3061,-354.5 3091,-354.5 3091,-354.5 3097,-354.5 3103,-360.5 3103,-366.5 3103,-366.5 3103,-378.5 3103,-378.5 3103,-384.5 3097,-390.5 3091,-390.5 3091,-390.5 3061,-390.5 3061,-390.5 3055,-390.5 3049,-384.5 3049,-378.5 3049,-378.5 3049,-366.5 3049,-366.5 3049,-360.5 3055,-354.5 3061,-354.5"/>
<text text-anchor="middle" x="3076" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_realview_io_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge17" class="edge">
<title>system_realview_realview_io_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3058.47,-346.4C3052.48,-339.83 3045.2,-333.59 3037,-330 3011.83,-318.99 2071.96,-335.45 2048,-322 2012.49,-302.06 1993.1,-255.13 1984.86,-229.66"/>
<polygon fill="black" stroke="black" points="3055.8,-348.66 3064.87,-354.13 3061.18,-344.19 3055.8,-348.66"/>
</g>
<!-- system_realview_el2_watchdog_pio -->
<g id="node20" class="node">
<title>system_realview_el2_watchdog_pio</title>
<path fill="#9f8575" stroke="#000000" d="M863,-354.5C863,-354.5 893,-354.5 893,-354.5 899,-354.5 905,-360.5 905,-366.5 905,-366.5 905,-378.5 905,-378.5 905,-384.5 899,-390.5 893,-390.5 893,-390.5 863,-390.5 863,-390.5 857,-390.5 851,-384.5 851,-378.5 851,-378.5 851,-366.5 851,-366.5 851,-360.5 857,-354.5 863,-354.5"/>
<text text-anchor="middle" x="878" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_el2_watchdog_pio&#45;&gt;system_membus_mem_side_ports -->
<g id="edge18" class="edge">
<title>system_realview_el2_watchdog_pio&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M895.65,-346.66C901.63,-340.09 908.89,-333.79 917,-330 944.83,-316.99 1028.6,-337.7 1055,-322 1089.81,-301.3 1109.39,-255.13 1117.87,-229.86"/>
<polygon fill="black" stroke="black" points="892.95,-344.43 889.23,-354.34 898.32,-348.91 892.95,-344.43"/>
</g>
<!-- system_realview_trusted_watchdog_pio -->
<g id="node21" class="node">
<title>system_realview_trusted_watchdog_pio</title>
<path fill="#9f8575" stroke="#000000" d="M722,-354.5C722,-354.5 752,-354.5 752,-354.5 758,-354.5 764,-360.5 764,-366.5 764,-366.5 764,-378.5 764,-378.5 764,-384.5 758,-390.5 752,-390.5 752,-390.5 722,-390.5 722,-390.5 716,-390.5 710,-384.5 710,-378.5 710,-378.5 710,-366.5 710,-366.5 710,-360.5 716,-354.5 722,-354.5"/>
<text text-anchor="middle" x="737" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_trusted_watchdog_pio&#45;&gt;system_membus_mem_side_ports -->
<g id="edge19" class="edge">
<title>system_realview_trusted_watchdog_pio&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M754.58,-346.51C760.56,-339.94 767.83,-333.67 776,-330 804.28,-317.28 1028.12,-337.46 1055,-322 1090.31,-301.7 1109.78,-254.92 1118.09,-229.57"/>
<polygon fill="black" stroke="black" points="751.87,-344.29 748.17,-354.22 757.25,-348.77 751.87,-344.29"/>
</g>
<!-- system_realview_generic_timer_mem_pio -->
<g id="node22" class="node">
<title>system_realview_generic_timer_mem_pio</title>
<path fill="#9f8575" stroke="#000000" d="M277,-354.5C277,-354.5 307,-354.5 307,-354.5 313,-354.5 319,-360.5 319,-366.5 319,-366.5 319,-378.5 319,-378.5 319,-384.5 313,-390.5 307,-390.5 307,-390.5 277,-390.5 277,-390.5 271,-390.5 265,-384.5 265,-378.5 265,-378.5 265,-366.5 265,-366.5 265,-360.5 271,-354.5 277,-354.5"/>
<text text-anchor="middle" x="292" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_generic_timer_mem_pio&#45;&gt;system_membus_mem_side_ports -->
<g id="edge20" class="edge">
<title>system_realview_generic_timer_mem_pio&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M305.63,-345.67C310.26,-339.42 316.05,-333.53 323,-330 359.26,-311.58 1019.57,-341.96 1055,-322 1090.48,-302.01 1109.88,-255.1 1118.13,-229.65"/>
<polygon fill="black" stroke="black" points="302.58,-343.95 300.05,-354.23 308.44,-347.77 302.58,-343.95"/>
</g>
<!-- system_realview_generic_timer_mem_frames0_pio -->
<g id="node23" class="node">
<title>system_realview_generic_timer_mem_frames0_pio</title>
<path fill="#887264" stroke="#000000" d="M579,-354.5C579,-354.5 609,-354.5 609,-354.5 615,-354.5 621,-360.5 621,-366.5 621,-366.5 621,-378.5 621,-378.5 621,-384.5 615,-390.5 609,-390.5 609,-390.5 579,-390.5 579,-390.5 573,-390.5 567,-384.5 567,-378.5 567,-378.5 567,-366.5 567,-366.5 567,-360.5 573,-354.5 579,-354.5"/>
<text text-anchor="middle" x="594" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_generic_timer_mem_frames0_pio&#45;&gt;system_membus_mem_side_ports -->
<g id="edge21" class="edge">
<title>system_realview_generic_timer_mem_frames0_pio&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M615.54,-346.82C622.87,-340.09 631.61,-333.65 641,-330 662.44,-321.65 1035,-333.37 1055,-322 1090.4,-301.86 1109.84,-255.01 1118.11,-229.61"/>
<polygon fill="black" stroke="black" points="612.81,-344.59 608.16,-354.11 617.73,-349.57 612.81,-344.59"/>
</g>
<!-- system_realview_generic_timer_mem_frames1_pio -->
<g id="node24" class="node">
<title>system_realview_generic_timer_mem_frames1_pio</title>
<path fill="#887264" stroke="#000000" d="M424,-354.5C424,-354.5 454,-354.5 454,-354.5 460,-354.5 466,-360.5 466,-366.5 466,-366.5 466,-378.5 466,-378.5 466,-384.5 460,-390.5 454,-390.5 454,-390.5 424,-390.5 424,-390.5 418,-390.5 412,-384.5 412,-378.5 412,-378.5 412,-366.5 412,-366.5 412,-360.5 418,-354.5 424,-354.5"/>
<text text-anchor="middle" x="439" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_generic_timer_mem_frames1_pio&#45;&gt;system_membus_mem_side_ports -->
<g id="edge22" class="edge">
<title>system_realview_generic_timer_mem_frames1_pio&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M456.55,-346.43C462.53,-339.86 469.81,-333.61 478,-330 507.34,-317.07 1027.09,-337.78 1055,-322 1090.46,-301.96 1109.87,-255.07 1118.13,-229.64"/>
<polygon fill="black" stroke="black" points="453.83,-344.22 450.14,-354.15 459.22,-348.69 453.83,-344.22"/>
</g>
<!-- system_realview_system_watchdog_pio -->
<g id="node25" class="node">
<title>system_realview_system_watchdog_pio</title>
<path fill="#9f8575" stroke="#000000" d="M1000,-354.5C1000,-354.5 1030,-354.5 1030,-354.5 1036,-354.5 1042,-360.5 1042,-366.5 1042,-366.5 1042,-378.5 1042,-378.5 1042,-384.5 1036,-390.5 1030,-390.5 1030,-390.5 1000,-390.5 1000,-390.5 994,-390.5 988,-384.5 988,-378.5 988,-378.5 988,-366.5 988,-366.5 988,-360.5 994,-354.5 1000,-354.5"/>
<text text-anchor="middle" x="1015" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_system_watchdog_pio&#45;&gt;system_membus_mem_side_ports -->
<g id="edge23" class="edge">
<title>system_realview_system_watchdog_pio&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1036.16,-346.55C1042.43,-338.83 1049.17,-330.2 1055,-322 1077.42,-290.44 1100.59,-251.53 1113.26,-229.61"/>
<polygon fill="black" stroke="black" points="1033.27,-344.56 1029.61,-354.5 1038.67,-349.01 1033.27,-344.56"/>
</g>
<!-- system_realview_uart0_pio -->
<g id="node26" class="node">
<title>system_realview_uart0_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2983,-354.5C2983,-354.5 3013,-354.5 3013,-354.5 3019,-354.5 3025,-360.5 3025,-366.5 3025,-366.5 3025,-378.5 3025,-378.5 3025,-384.5 3019,-390.5 3013,-390.5 3013,-390.5 2983,-390.5 2983,-390.5 2977,-390.5 2971,-384.5 2971,-378.5 2971,-378.5 2971,-366.5 2971,-366.5 2971,-360.5 2977,-354.5 2983,-354.5"/>
<text text-anchor="middle" x="2998" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_uart0_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge24" class="edge">
<title>system_realview_uart0_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2980.47,-346.4C2974.48,-339.83 2967.2,-333.59 2959,-330 2935.82,-319.85 2070.06,-334.4 2048,-322 2012.49,-302.05 1993.1,-255.12 1984.86,-229.66"/>
<polygon fill="black" stroke="black" points="2977.79,-348.67 2986.87,-354.13 2983.18,-344.2 2977.79,-348.67"/>
</g>
<!-- system_realview_uart1_pio -->
<g id="node27" class="node">
<title>system_realview_uart1_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2905,-354.5C2905,-354.5 2935,-354.5 2935,-354.5 2941,-354.5 2947,-360.5 2947,-366.5 2947,-366.5 2947,-378.5 2947,-378.5 2947,-384.5 2941,-390.5 2935,-390.5 2935,-390.5 2905,-390.5 2905,-390.5 2899,-390.5 2893,-384.5 2893,-378.5 2893,-378.5 2893,-366.5 2893,-366.5 2893,-360.5 2899,-354.5 2905,-354.5"/>
<text text-anchor="middle" x="2920" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_uart1_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge25" class="edge">
<title>system_realview_uart1_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2902.46,-346.41C2896.48,-339.84 2889.2,-333.59 2881,-330 2859.81,-320.71 2068.17,-333.34 2048,-322 2012.5,-302.03 1993.11,-255.11 1984.86,-229.65"/>
<polygon fill="black" stroke="black" points="2899.79,-348.67 2908.87,-354.13 2905.18,-344.2 2899.79,-348.67"/>
</g>
<!-- system_realview_uart2_pio -->
<g id="node28" class="node">
<title>system_realview_uart2_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2827,-354.5C2827,-354.5 2857,-354.5 2857,-354.5 2863,-354.5 2869,-360.5 2869,-366.5 2869,-366.5 2869,-378.5 2869,-378.5 2869,-384.5 2863,-390.5 2857,-390.5 2857,-390.5 2827,-390.5 2827,-390.5 2821,-390.5 2815,-384.5 2815,-378.5 2815,-378.5 2815,-366.5 2815,-366.5 2815,-360.5 2821,-354.5 2827,-354.5"/>
<text text-anchor="middle" x="2842" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_uart2_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge26" class="edge">
<title>system_realview_uart2_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2824.46,-346.41C2818.48,-339.84 2811.2,-333.6 2803,-330 2764.59,-313.14 2084.55,-342.58 2048,-322 2012.51,-302.02 1993.11,-255.1 1984.86,-229.65"/>
<polygon fill="black" stroke="black" points="2821.79,-348.67 2830.87,-354.14 2827.18,-344.21 2821.79,-348.67"/>
</g>
<!-- system_realview_uart3_pio -->
<g id="node29" class="node">
<title>system_realview_uart3_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2749,-354.5C2749,-354.5 2779,-354.5 2779,-354.5 2785,-354.5 2791,-360.5 2791,-366.5 2791,-366.5 2791,-378.5 2791,-378.5 2791,-384.5 2785,-390.5 2779,-390.5 2779,-390.5 2749,-390.5 2749,-390.5 2743,-390.5 2737,-384.5 2737,-378.5 2737,-378.5 2737,-366.5 2737,-366.5 2737,-360.5 2743,-354.5 2749,-354.5"/>
<text text-anchor="middle" x="2764" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_uart3_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge27" class="edge">
<title>system_realview_uart3_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2746.46,-346.42C2740.48,-339.85 2733.2,-333.6 2725,-330 2690.57,-314.86 2080.76,-340.48 2048,-322 2012.52,-302 1993.12,-255.09 1984.87,-229.64"/>
<polygon fill="black" stroke="black" points="2743.79,-348.68 2752.87,-354.14 2749.17,-344.21 2743.79,-348.68"/>
</g>
<!-- system_realview_kmi0_pio -->
<g id="node30" class="node">
<title>system_realview_kmi0_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2671,-354.5C2671,-354.5 2701,-354.5 2701,-354.5 2707,-354.5 2713,-360.5 2713,-366.5 2713,-366.5 2713,-378.5 2713,-378.5 2713,-384.5 2707,-390.5 2701,-390.5 2701,-390.5 2671,-390.5 2671,-390.5 2665,-390.5 2659,-384.5 2659,-378.5 2659,-378.5 2659,-366.5 2659,-366.5 2659,-360.5 2665,-354.5 2671,-354.5"/>
<text text-anchor="middle" x="2686" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_kmi0_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge28" class="edge">
<title>system_realview_kmi0_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2668.46,-346.43C2662.47,-339.86 2655.19,-333.61 2647,-330 2616.54,-316.58 2076.98,-338.37 2048,-322 2012.54,-301.97 1993.13,-255.07 1984.87,-229.64"/>
<polygon fill="black" stroke="black" points="2665.78,-348.69 2674.86,-354.15 2671.17,-344.22 2665.78,-348.69"/>
</g>
<!-- system_realview_kmi1_pio -->
<g id="node31" class="node">
<title>system_realview_kmi1_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2593,-354.5C2593,-354.5 2623,-354.5 2623,-354.5 2629,-354.5 2635,-360.5 2635,-366.5 2635,-366.5 2635,-378.5 2635,-378.5 2635,-384.5 2629,-390.5 2623,-390.5 2623,-390.5 2593,-390.5 2593,-390.5 2587,-390.5 2581,-384.5 2581,-378.5 2581,-378.5 2581,-366.5 2581,-366.5 2581,-360.5 2587,-354.5 2593,-354.5"/>
<text text-anchor="middle" x="2608" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_kmi1_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge29" class="edge">
<title>system_realview_kmi1_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2590.45,-346.44C2584.47,-339.87 2577.19,-333.62 2569,-330 2542.52,-318.3 2073.19,-336.26 2048,-322 2012.56,-301.93 1993.14,-255.05 1984.88,-229.63"/>
<polygon fill="black" stroke="black" points="2587.78,-348.7 2596.86,-354.16 2593.16,-344.23 2587.78,-348.7"/>
</g>
<!-- system_realview_watchdog_pio -->
<g id="node32" class="node">
<title>system_realview_watchdog_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2507,-354.5C2507,-354.5 2537,-354.5 2537,-354.5 2543,-354.5 2549,-360.5 2549,-366.5 2549,-366.5 2549,-378.5 2549,-378.5 2549,-384.5 2543,-390.5 2537,-390.5 2537,-390.5 2507,-390.5 2507,-390.5 2501,-390.5 2495,-384.5 2495,-378.5 2495,-378.5 2495,-366.5 2495,-366.5 2495,-360.5 2501,-354.5 2507,-354.5"/>
<text text-anchor="middle" x="2522" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_watchdog_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge30" class="edge">
<title>system_realview_watchdog_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2504.44,-346.45C2498.46,-339.89 2491.19,-333.63 2483,-330 2460.9,-320.2 2069.01,-333.94 2048,-322 2012.59,-301.88 1993.16,-255.02 1984.88,-229.62"/>
<polygon fill="black" stroke="black" points="2501.77,-348.71 2510.85,-354.17 2507.16,-344.24 2501.77,-348.71"/>
</g>
<!-- system_realview_rtc_pio -->
<g id="node33" class="node">
<title>system_realview_rtc_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2429,-354.5C2429,-354.5 2459,-354.5 2459,-354.5 2465,-354.5 2471,-360.5 2471,-366.5 2471,-366.5 2471,-378.5 2471,-378.5 2471,-384.5 2465,-390.5 2459,-390.5 2459,-390.5 2429,-390.5 2429,-390.5 2423,-390.5 2417,-384.5 2417,-378.5 2417,-378.5 2417,-366.5 2417,-366.5 2417,-360.5 2423,-354.5 2429,-354.5"/>
<text text-anchor="middle" x="2444" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_rtc_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge31" class="edge">
<title>system_realview_rtc_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2426.43,-346.47C2420.45,-339.91 2413.18,-333.65 2405,-330 2368.76,-313.84 2082.46,-341.67 2048,-322 2012.63,-301.81 1993.18,-254.98 1984.89,-229.6"/>
<polygon fill="black" stroke="black" points="2423.76,-348.73 2432.85,-354.19 2429.15,-344.26 2423.76,-348.73"/>
</g>
<!-- system_realview_pci_host_pio -->
<g id="node34" class="node">
<title>system_realview_pci_host_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2277,-354.5C2277,-354.5 2307,-354.5 2307,-354.5 2313,-354.5 2319,-360.5 2319,-366.5 2319,-366.5 2319,-378.5 2319,-378.5 2319,-384.5 2313,-390.5 2307,-390.5 2307,-390.5 2277,-390.5 2277,-390.5 2271,-390.5 2265,-384.5 2265,-378.5 2265,-378.5 2265,-366.5 2265,-366.5 2265,-360.5 2271,-354.5 2277,-354.5"/>
<text text-anchor="middle" x="2292" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_pci_host_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge32" class="edge">
<title>system_realview_pci_host_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2274.4,-346.56C2268.41,-339.99 2261.15,-333.71 2253,-330 2232.26,-320.54 2067.7,-333.47 2048,-322 2012.8,-301.51 1993.28,-254.81 1984.94,-229.52"/>
<polygon fill="black" stroke="black" points="2271.72,-348.82 2280.81,-354.26 2277.1,-344.34 2271.72,-348.82"/>
</g>
<!-- system_realview_energy_ctrl_pio -->
<g id="node35" class="node">
<title>system_realview_energy_ctrl_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2181,-354.5C2181,-354.5 2211,-354.5 2211,-354.5 2217,-354.5 2223,-360.5 2223,-366.5 2223,-366.5 2223,-378.5 2223,-378.5 2223,-384.5 2217,-390.5 2211,-390.5 2211,-390.5 2181,-390.5 2181,-390.5 2175,-390.5 2169,-384.5 2169,-378.5 2169,-378.5 2169,-366.5 2169,-366.5 2169,-360.5 2175,-354.5 2181,-354.5"/>
<text text-anchor="middle" x="2196" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_energy_ctrl_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge33" class="edge">
<title>system_realview_energy_ctrl_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2178.32,-346.73C2172.33,-340.17 2165.08,-333.85 2157,-330 2135.08,-319.55 2068.78,-334.57 2048,-322 2013.35,-301.03 1993.7,-254.98 1985.17,-229.79"/>
<polygon fill="black" stroke="black" points="2175.64,-348.99 2184.74,-354.41 2181.01,-344.5 2175.64,-348.99"/>
</g>
<!-- system_realview_pwr_ctrl_pio -->
<g id="node36" class="node">
<title>system_realview_pwr_ctrl_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2048,-354.5C2048,-354.5 2078,-354.5 2078,-354.5 2084,-354.5 2090,-360.5 2090,-366.5 2090,-366.5 2090,-378.5 2090,-378.5 2090,-384.5 2084,-390.5 2078,-390.5 2078,-390.5 2048,-390.5 2048,-390.5 2042,-390.5 2036,-384.5 2036,-378.5 2036,-378.5 2036,-366.5 2036,-366.5 2036,-360.5 2042,-354.5 2048,-354.5"/>
<text text-anchor="middle" x="2063" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_pwr_ctrl_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge34" class="edge">
<title>system_realview_pwr_ctrl_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2049.44,-345.53C2032.41,-312.9 2003.66,-257.82 1989.07,-229.88"/>
<polygon fill="black" stroke="black" points="2046.39,-347.24 2054.12,-354.48 2052.59,-344 2046.39,-347.24"/>
</g>
<!-- system_realview_vio0_pio -->
<g id="node37" class="node">
<title>system_realview_vio0_pio</title>
<path fill="#9f8575" stroke="#000000" d="M1965,-354.5C1965,-354.5 1995,-354.5 1995,-354.5 2001,-354.5 2007,-360.5 2007,-366.5 2007,-366.5 2007,-378.5 2007,-378.5 2007,-384.5 2001,-390.5 1995,-390.5 1995,-390.5 1965,-390.5 1965,-390.5 1959,-390.5 1953,-384.5 1953,-378.5 1953,-378.5 1953,-366.5 1953,-366.5 1953,-360.5 1959,-354.5 1965,-354.5"/>
<text text-anchor="middle" x="1980" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_vio0_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge35" class="edge">
<title>system_realview_vio0_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1980,-344.26C1980,-311.49 1980,-257.46 1980,-229.88"/>
<polygon fill="black" stroke="black" points="1976.5,-344.48 1980,-354.48 1983.5,-344.48 1976.5,-344.48"/>
</g>
<!-- system_realview_vio1_pio -->
<g id="node38" class="node">
<title>system_realview_vio1_pio</title>
<path fill="#9f8575" stroke="#000000" d="M1868,-354.5C1868,-354.5 1898,-354.5 1898,-354.5 1904,-354.5 1910,-360.5 1910,-366.5 1910,-366.5 1910,-378.5 1910,-378.5 1910,-384.5 1904,-390.5 1898,-390.5 1898,-390.5 1868,-390.5 1868,-390.5 1862,-390.5 1856,-384.5 1856,-378.5 1856,-378.5 1856,-366.5 1856,-366.5 1856,-360.5 1862,-354.5 1868,-354.5"/>
<text text-anchor="middle" x="1883" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_vio1_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge36" class="edge">
<title>system_realview_vio1_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1898.59,-345.95C1918.46,-313.38 1952.28,-257.94 1969.4,-229.88"/>
<polygon fill="black" stroke="black" points="1895.6,-344.12 1893.38,-354.48 1901.58,-347.77 1895.6,-344.12"/>
</g>
<!-- system_realview_flash1_port -->
<g id="node39" class="node">
<title>system_realview_flash1_port</title>
<path fill="#4b4746" stroke="#000000" d="M1766,-354.5C1766,-354.5 1796,-354.5 1796,-354.5 1802,-354.5 1808,-360.5 1808,-366.5 1808,-366.5 1808,-378.5 1808,-378.5 1808,-384.5 1802,-390.5 1796,-390.5 1796,-390.5 1766,-390.5 1766,-390.5 1760,-390.5 1754,-384.5 1754,-378.5 1754,-378.5 1754,-366.5 1754,-366.5 1754,-360.5 1760,-354.5 1766,-354.5"/>
<text text-anchor="middle" x="1781" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_realview_flash1_port&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge37" class="edge">
<title>system_realview_flash1_port&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1802.89,-346.71C1808.3,-341.02 1814.2,-335.14 1820,-330 1864.24,-290.81 1921.01,-251.39 1953.67,-229.64"/>
<polygon fill="black" stroke="black" points="1800.13,-344.54 1795.9,-354.26 1805.26,-349.3 1800.13,-344.54"/>
</g>
<!-- system_realview_vram_port -->
<g id="node40" class="node">
<title>system_realview_vram_port</title>
<path fill="#4b4746" stroke="#000000" d="M3171,-354.5C3171,-354.5 3201,-354.5 3201,-354.5 3207,-354.5 3213,-360.5 3213,-366.5 3213,-366.5 3213,-378.5 3213,-378.5 3213,-384.5 3207,-390.5 3201,-390.5 3201,-390.5 3171,-390.5 3171,-390.5 3165,-390.5 3159,-384.5 3159,-378.5 3159,-378.5 3159,-366.5 3159,-366.5 3159,-360.5 3165,-354.5 3171,-354.5"/>
<text text-anchor="middle" x="3186" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_realview_vram_port&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge38" class="edge">
<title>system_realview_vram_port&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3168.47,-346.4C3162.49,-339.83 3155.21,-333.58 3147,-330 3119.02,-317.78 2074.63,-336.93 2048,-322 2012.48,-302.08 1993.09,-255.14 1984.86,-229.66"/>
<polygon fill="black" stroke="black" points="3165.8,-348.66 3174.87,-354.12 3171.19,-344.19 3165.8,-348.66"/>
</g>
<!-- system_pci_ide_dma -->
<g id="node41" class="node">
<title>system_pci_ide_dma</title>
<path fill="#9f8575" stroke="#000000" d="M3525,-354.5C3525,-354.5 3555,-354.5 3555,-354.5 3561,-354.5 3567,-360.5 3567,-366.5 3567,-366.5 3567,-378.5 3567,-378.5 3567,-384.5 3561,-390.5 3555,-390.5 3555,-390.5 3525,-390.5 3525,-390.5 3519,-390.5 3513,-384.5 3513,-378.5 3513,-378.5 3513,-366.5 3513,-366.5 3513,-360.5 3519,-354.5 3525,-354.5"/>
<text text-anchor="middle" x="3540" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">dma</text>
</g>
<!-- system_pci_ide_dma&#45;&gt;system_iobus_cpu_side_ports -->
<g id="edge39" class="edge">
<title>system_pci_ide_dma&#45;&gt;system_iobus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M3530.02,-354.15C3523.81,-345.15 3514.92,-335.02 3504,-330 3470.51,-314.6 2209.04,-340.23 2177,-322 2146,-304.37 2127.92,-265.73 2118.74,-239.41"/>
<polygon fill="black" stroke="black" points="2121.99,-238.07 2115.55,-229.65 2115.34,-240.24 2121.99,-238.07"/>
</g>
<!-- system_pci_ide_pio -->
<g id="node42" class="node">
<title>system_pci_ide_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3453,-354.5C3453,-354.5 3483,-354.5 3483,-354.5 3489,-354.5 3495,-360.5 3495,-366.5 3495,-366.5 3495,-378.5 3495,-378.5 3495,-384.5 3489,-390.5 3483,-390.5 3483,-390.5 3453,-390.5 3453,-390.5 3447,-390.5 3441,-384.5 3441,-378.5 3441,-378.5 3441,-366.5 3441,-366.5 3441,-360.5 3447,-354.5 3453,-354.5"/>
<text text-anchor="middle" x="3468" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_pci_ide_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge40" class="edge">
<title>system_pci_ide_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3450.47,-346.39C3444.49,-339.82 3437.21,-333.58 3429,-330 3393.83,-314.67 2081.47,-340.74 2048,-322 2012.46,-302.1 1993.09,-255.15 1984.85,-229.67"/>
<polygon fill="black" stroke="black" points="3447.8,-348.65 3456.88,-354.12 3453.19,-344.18 3447.8,-348.65"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node43" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2396,-193.5C2396,-193.5 2458,-193.5 2458,-193.5 2464,-193.5 2470,-199.5 2470,-205.5 2470,-205.5 2470,-217.5 2470,-217.5 2470,-223.5 2464,-229.5 2458,-229.5 2458,-229.5 2396,-229.5 2396,-229.5 2390,-229.5 2384,-223.5 2384,-217.5 2384,-217.5 2384,-205.5 2384,-205.5 2384,-199.5 2390,-193.5 2396,-193.5"/>
<text text-anchor="middle" x="2427" y="-207.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node49" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2403.5,-48.5C2403.5,-48.5 2450.5,-48.5 2450.5,-48.5 2456.5,-48.5 2462.5,-54.5 2462.5,-60.5 2462.5,-60.5 2462.5,-72.5 2462.5,-72.5 2462.5,-78.5 2456.5,-84.5 2450.5,-84.5 2450.5,-84.5 2403.5,-84.5 2403.5,-84.5 2397.5,-84.5 2391.5,-78.5 2391.5,-72.5 2391.5,-72.5 2391.5,-60.5 2391.5,-60.5 2391.5,-54.5 2397.5,-48.5 2403.5,-48.5"/>
<text text-anchor="middle" x="2427" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge41" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2427,-193.25C2427,-168.88 2427,-124.11 2427,-95.09"/>
<polygon fill="black" stroke="black" points="2430.5,-94.81 2427,-84.81 2423.5,-94.81 2430.5,-94.81"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node44" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2201.5,-193.5C2201.5,-193.5 2268.5,-193.5 2268.5,-193.5 2274.5,-193.5 2280.5,-199.5 2280.5,-205.5 2280.5,-205.5 2280.5,-217.5 2280.5,-217.5 2280.5,-223.5 2274.5,-229.5 2268.5,-229.5 2268.5,-229.5 2201.5,-229.5 2201.5,-229.5 2195.5,-229.5 2189.5,-223.5 2189.5,-217.5 2189.5,-217.5 2189.5,-205.5 2189.5,-205.5 2189.5,-199.5 2195.5,-193.5 2201.5,-193.5"/>
<text text-anchor="middle" x="2235" y="-207.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2209.5,-48.5C2209.5,-48.5 2256.5,-48.5 2256.5,-48.5 2262.5,-48.5 2268.5,-54.5 2268.5,-60.5 2268.5,-60.5 2268.5,-72.5 2268.5,-72.5 2268.5,-78.5 2262.5,-84.5 2256.5,-84.5 2256.5,-84.5 2209.5,-84.5 2209.5,-84.5 2203.5,-84.5 2197.5,-78.5 2197.5,-72.5 2197.5,-72.5 2197.5,-60.5 2197.5,-60.5 2197.5,-54.5 2203.5,-48.5 2209.5,-48.5"/>
<text text-anchor="middle" x="2233" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge42" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2234.76,-193.25C2234.42,-168.88 2233.79,-124.11 2233.39,-95.09"/>
<polygon fill="black" stroke="black" points="2236.88,-94.76 2233.24,-84.81 2229.88,-94.86 2236.88,-94.76"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node45" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2771,-48.5C2771,-48.5 2801,-48.5 2801,-48.5 2807,-48.5 2813,-54.5 2813,-60.5 2813,-60.5 2813,-72.5 2813,-72.5 2813,-78.5 2807,-84.5 2801,-84.5 2801,-84.5 2771,-84.5 2771,-84.5 2765,-84.5 2759,-78.5 2759,-72.5 2759,-72.5 2759,-60.5 2759,-60.5 2759,-54.5 2765,-48.5 2771,-48.5"/>
<text text-anchor="middle" x="2786" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node46" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2658,-48.5C2658,-48.5 2688,-48.5 2688,-48.5 2694,-48.5 2700,-54.5 2700,-60.5 2700,-60.5 2700,-72.5 2700,-72.5 2700,-78.5 2694,-84.5 2688,-84.5 2688,-84.5 2658,-84.5 2658,-84.5 2652,-84.5 2646,-78.5 2646,-72.5 2646,-72.5 2646,-60.5 2646,-60.5 2646,-54.5 2652,-48.5 2658,-48.5"/>
<text text-anchor="middle" x="2673" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_tol2bus_cpu_side_ports -->
<g id="node47" class="node">
<title>system_cpu0_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2744,-193.5C2744,-193.5 2828,-193.5 2828,-193.5 2834,-193.5 2840,-199.5 2840,-205.5 2840,-205.5 2840,-217.5 2840,-217.5 2840,-223.5 2834,-229.5 2828,-229.5 2828,-229.5 2744,-229.5 2744,-229.5 2738,-229.5 2732,-223.5 2732,-217.5 2732,-217.5 2732,-205.5 2732,-205.5 2732,-199.5 2738,-193.5 2744,-193.5"/>
<text text-anchor="middle" x="2786" y="-207.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_mmu_itb_walker_port -->
<g id="edge45" class="edge">
<title>system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M2786,-182.99C2786,-153.99 2786,-109.22 2786,-84.81"/>
<polygon fill="black" stroke="black" points="2782.5,-183.25 2786,-193.25 2789.5,-183.25 2782.5,-183.25"/>
</g>
<!-- system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_mmu_dtb_walker_port -->
<g id="edge46" class="edge">
<title>system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2738.09,-189.23C2724.23,-183 2712.6,-177.65 2712,-177 2687.81,-150.72 2678.43,-108.43 2674.94,-84.84"/>
<polygon fill="black" stroke="black" points="2736.87,-192.52 2747.43,-193.41 2739.73,-186.13 2736.87,-192.52"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node50" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2493,-48.5C2493,-48.5 2549,-48.5 2549,-48.5 2555,-48.5 2561,-54.5 2561,-60.5 2561,-60.5 2561,-72.5 2561,-72.5 2561,-78.5 2555,-84.5 2549,-84.5 2549,-84.5 2493,-84.5 2493,-84.5 2487,-84.5 2481,-78.5 2481,-72.5 2481,-72.5 2481,-60.5 2481,-60.5 2481,-54.5 2487,-48.5 2493,-48.5"/>
<text text-anchor="middle" x="2521" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge43" class="edge">
<title>system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M2743.18,-189.65C2738.15,-187.81 2733.02,-186.2 2728,-185 2712.09,-181.2 2594.84,-185.72 2581,-177 2547.8,-156.09 2531.55,-110.01 2524.88,-84.81"/>
<polygon fill="black" stroke="black" points="2742.08,-192.98 2752.67,-193.42 2744.66,-186.48 2742.08,-192.98"/>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node52" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2299,-48.5C2299,-48.5 2355,-48.5 2355,-48.5 2361,-48.5 2367,-54.5 2367,-60.5 2367,-60.5 2367,-72.5 2367,-72.5 2367,-78.5 2361,-84.5 2355,-84.5 2355,-84.5 2299,-84.5 2299,-84.5 2293,-84.5 2287,-78.5 2287,-72.5 2287,-72.5 2287,-60.5 2287,-60.5 2287,-54.5 2293,-48.5 2299,-48.5"/>
<text text-anchor="middle" x="2327" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge44" class="edge">
<title>system_cpu0_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2744,-189.78C2738.72,-187.85 2733.3,-186.18 2728,-185 2709.07,-180.79 2395.27,-187.55 2379,-177 2347.04,-156.28 2334.28,-110.12 2329.54,-84.85"/>
<polygon fill="black" stroke="black" points="2742.74,-193.05 2753.33,-193.49 2745.33,-186.54 2742.74,-193.05"/>
</g>
<!-- system_cpu0_tol2bus_mem_side_ports -->
<g id="node48" class="node">
<title>system_cpu0_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2870,-193.5C2870,-193.5 2964,-193.5 2964,-193.5 2970,-193.5 2976,-199.5 2976,-205.5 2976,-205.5 2976,-217.5 2976,-217.5 2976,-223.5 2970,-229.5 2964,-229.5 2964,-229.5 2870,-229.5 2870,-229.5 2864,-229.5 2858,-223.5 2858,-217.5 2858,-217.5 2858,-205.5 2858,-205.5 2858,-199.5 2864,-193.5 2870,-193.5"/>
<text text-anchor="middle" x="2917" y="-207.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu0_l2cache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu0_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2875.5,-48.5C2875.5,-48.5 2922.5,-48.5 2922.5,-48.5 2928.5,-48.5 2934.5,-54.5 2934.5,-60.5 2934.5,-60.5 2934.5,-72.5 2934.5,-72.5 2934.5,-78.5 2928.5,-84.5 2922.5,-84.5 2922.5,-84.5 2875.5,-84.5 2875.5,-84.5 2869.5,-84.5 2863.5,-78.5 2863.5,-72.5 2863.5,-72.5 2863.5,-60.5 2863.5,-60.5 2863.5,-54.5 2869.5,-48.5 2875.5,-48.5"/>
<text text-anchor="middle" x="2899" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_tol2bus_mem_side_ports&#45;&gt;system_cpu0_l2cache_cpu_side -->
<g id="edge47" class="edge">
<title>system_cpu0_tol2bus_mem_side_ports&#45;&gt;system_cpu0_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M2914.83,-193.25C2911.76,-168.88 2906.13,-124.11 2902.47,-95.09"/>
<polygon fill="black" stroke="black" points="2905.9,-94.29 2901.18,-84.81 2898.96,-95.17 2905.9,-94.29"/>
</g>
<!-- system_cpu0_l2cache_mem_side -->
<g id="node54" class="node">
<title>system_cpu0_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2965,-48.5C2965,-48.5 3021,-48.5 3021,-48.5 3027,-48.5 3033,-54.5 3033,-60.5 3033,-60.5 3033,-72.5 3033,-72.5 3033,-78.5 3027,-84.5 3021,-84.5 3021,-84.5 2965,-84.5 2965,-84.5 2959,-84.5 2953,-78.5 2953,-72.5 2953,-72.5 2953,-60.5 2953,-60.5 2953,-54.5 2959,-48.5 2965,-48.5"/>
<text text-anchor="middle" x="2993" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node55" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3713,-553.5C3713,-553.5 3775,-553.5 3775,-553.5 3781,-553.5 3787,-559.5 3787,-565.5 3787,-565.5 3787,-577.5 3787,-577.5 3787,-583.5 3781,-589.5 3775,-589.5 3775,-589.5 3713,-589.5 3713,-589.5 3707,-589.5 3701,-583.5 3701,-577.5 3701,-577.5 3701,-565.5 3701,-565.5 3701,-559.5 3707,-553.5 3713,-553.5"/>
<text text-anchor="middle" x="3744" y="-567.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node59" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3903.5,-354.5C3903.5,-354.5 3950.5,-354.5 3950.5,-354.5 3956.5,-354.5 3962.5,-360.5 3962.5,-366.5 3962.5,-366.5 3962.5,-378.5 3962.5,-378.5 3962.5,-384.5 3956.5,-390.5 3950.5,-390.5 3950.5,-390.5 3903.5,-390.5 3903.5,-390.5 3897.5,-390.5 3891.5,-384.5 3891.5,-378.5 3891.5,-378.5 3891.5,-366.5 3891.5,-366.5 3891.5,-360.5 3897.5,-354.5 3903.5,-354.5"/>
<text text-anchor="middle" x="3927" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge48" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3766.94,-553.33C3776.39,-547.13 3787.76,-540.75 3799,-537 3816.58,-531.14 3867.74,-540.83 3882,-529 3919.93,-497.53 3927.01,-436.21 3927.71,-400.7"/>
<polygon fill="black" stroke="black" points="3931.21,-400.58 3927.75,-390.57 3924.21,-400.56 3931.21,-400.58"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node56" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3603.5,-553.5C3603.5,-553.5 3670.5,-553.5 3670.5,-553.5 3676.5,-553.5 3682.5,-559.5 3682.5,-565.5 3682.5,-565.5 3682.5,-577.5 3682.5,-577.5 3682.5,-583.5 3676.5,-589.5 3670.5,-589.5 3670.5,-589.5 3603.5,-589.5 3603.5,-589.5 3597.5,-589.5 3591.5,-583.5 3591.5,-577.5 3591.5,-577.5 3591.5,-565.5 3591.5,-565.5 3591.5,-559.5 3597.5,-553.5 3603.5,-553.5"/>
<text text-anchor="middle" x="3637" y="-567.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node61" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3709.5,-354.5C3709.5,-354.5 3756.5,-354.5 3756.5,-354.5 3762.5,-354.5 3768.5,-360.5 3768.5,-366.5 3768.5,-366.5 3768.5,-378.5 3768.5,-378.5 3768.5,-384.5 3762.5,-390.5 3756.5,-390.5 3756.5,-390.5 3709.5,-390.5 3709.5,-390.5 3703.5,-390.5 3697.5,-384.5 3697.5,-378.5 3697.5,-378.5 3697.5,-366.5 3697.5,-366.5 3697.5,-360.5 3703.5,-354.5 3709.5,-354.5"/>
<text text-anchor="middle" x="3733" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge49" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3663.98,-553.45C3672.72,-546.76 3681.76,-538.42 3688,-529 3714.34,-489.21 3725.54,-433.79 3730.09,-400.98"/>
<polygon fill="black" stroke="black" points="3733.6,-401.14 3731.39,-390.78 3726.65,-400.25 3733.6,-401.14"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node57" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3876,-553.5C3876,-553.5 3906,-553.5 3906,-553.5 3912,-553.5 3918,-559.5 3918,-565.5 3918,-565.5 3918,-577.5 3918,-577.5 3918,-583.5 3912,-589.5 3906,-589.5 3906,-589.5 3876,-589.5 3876,-589.5 3870,-589.5 3864,-583.5 3864,-577.5 3864,-577.5 3864,-565.5 3864,-565.5 3864,-559.5 3870,-553.5 3876,-553.5"/>
<text text-anchor="middle" x="3891" y="-567.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu0_tol2bus_cpu_side_ports -->
<g id="edge50" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu0_tol2bus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M3907.05,-553.3C3913.6,-547.25 3921.61,-540.98 3930,-537 3948.35,-528.3 3961.95,-544.57 3975,-529 3989.2,-512.05 3990.58,-345.69 3975,-330 3963.98,-318.9 2862.51,-329.88 2849,-322 2818.56,-304.25 2801.51,-265.65 2793.04,-239.36"/>
<polygon fill="black" stroke="black" points="2796.34,-238.18 2790.11,-229.62 2789.64,-240.2 2796.34,-238.18"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node58" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3987,-553.5C3987,-553.5 4017,-553.5 4017,-553.5 4023,-553.5 4029,-559.5 4029,-565.5 4029,-565.5 4029,-577.5 4029,-577.5 4029,-583.5 4023,-589.5 4017,-589.5 4017,-589.5 3987,-589.5 3987,-589.5 3981,-589.5 3975,-583.5 3975,-577.5 3975,-577.5 3975,-565.5 3975,-565.5 3975,-559.5 3981,-553.5 3987,-553.5"/>
<text text-anchor="middle" x="4002" y="-567.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu0_tol2bus_cpu_side_ports -->
<g id="edge51" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu0_tol2bus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M4007.5,-553.31C4020.57,-508.78 4047.88,-389 3985,-330 3973.49,-319.2 2862.63,-329.95 2849,-322 2818.56,-304.25 2801.51,-265.65 2793.04,-239.36"/>
<polygon fill="black" stroke="black" points="2796.34,-238.19 2790.11,-229.62 2789.64,-240.2 2796.34,-238.19"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node60" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3805,-354.5C3805,-354.5 3861,-354.5 3861,-354.5 3867,-354.5 3873,-360.5 3873,-366.5 3873,-366.5 3873,-378.5 3873,-378.5 3873,-384.5 3867,-390.5 3861,-390.5 3861,-390.5 3805,-390.5 3805,-390.5 3799,-390.5 3793,-384.5 3793,-378.5 3793,-378.5 3793,-366.5 3793,-366.5 3793,-360.5 3799,-354.5 3805,-354.5"/>
<text text-anchor="middle" x="3833" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_icache_mem_side&#45;&gt;system_cpu0_tol2bus_cpu_side_ports -->
<g id="edge52" class="edge">
<title>system_cpu1_icache_mem_side&#45;&gt;system_cpu0_tol2bus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M3817.45,-354.46C3807.93,-345.32 3794.93,-334.95 3781,-330 3756.6,-321.34 2871.36,-335.06 2849,-322 2818.57,-304.23 2801.52,-265.63 2793.04,-239.35"/>
<polygon fill="black" stroke="black" points="2796.35,-238.18 2790.11,-229.61 2789.64,-240.2 2796.35,-238.18"/>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node62" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3611,-354.5C3611,-354.5 3667,-354.5 3667,-354.5 3673,-354.5 3679,-360.5 3679,-366.5 3679,-366.5 3679,-378.5 3679,-378.5 3679,-384.5 3673,-390.5 3667,-390.5 3667,-390.5 3611,-390.5 3611,-390.5 3605,-390.5 3599,-384.5 3599,-378.5 3599,-378.5 3599,-366.5 3599,-366.5 3599,-360.5 3605,-354.5 3611,-354.5"/>
<text text-anchor="middle" x="3639" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side&#45;&gt;system_cpu0_tol2bus_cpu_side_ports -->
<g id="edge53" class="edge">
<title>system_cpu1_dcache_mem_side&#45;&gt;system_cpu0_tol2bus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M3620.59,-354.44C3609.45,-345.29 3594.45,-334.92 3579,-330 3559.68,-323.85 2866.5,-332.25 2849,-322 2818.59,-304.19 2801.54,-265.6 2793.05,-239.33"/>
<polygon fill="black" stroke="black" points="2796.36,-238.16 2790.11,-229.6 2789.65,-240.19 2796.36,-238.16"/>
</g>
<!-- system_cpu2_icache_port -->
<g id="node63" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4110,-193.5C4110,-193.5 4172,-193.5 4172,-193.5 4178,-193.5 4184,-199.5 4184,-205.5 4184,-205.5 4184,-217.5 4184,-217.5 4184,-223.5 4178,-229.5 4172,-229.5 4172,-229.5 4110,-229.5 4110,-229.5 4104,-229.5 4098,-223.5 4098,-217.5 4098,-217.5 4098,-205.5 4098,-205.5 4098,-199.5 4104,-193.5 4110,-193.5"/>
<text text-anchor="middle" x="4141" y="-207.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node69" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4117.5,-48.5C4117.5,-48.5 4164.5,-48.5 4164.5,-48.5 4170.5,-48.5 4176.5,-54.5 4176.5,-60.5 4176.5,-60.5 4176.5,-72.5 4176.5,-72.5 4176.5,-78.5 4170.5,-84.5 4164.5,-84.5 4164.5,-84.5 4117.5,-84.5 4117.5,-84.5 4111.5,-84.5 4105.5,-78.5 4105.5,-72.5 4105.5,-72.5 4105.5,-60.5 4105.5,-60.5 4105.5,-54.5 4111.5,-48.5 4117.5,-48.5"/>
<text text-anchor="middle" x="4141" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge54" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M4141,-193.25C4141,-168.88 4141,-124.11 4141,-95.09"/>
<polygon fill="black" stroke="black" points="4144.5,-94.81 4141,-84.81 4137.5,-94.81 4144.5,-94.81"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node64" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3537.5,-193.5C3537.5,-193.5 3604.5,-193.5 3604.5,-193.5 3610.5,-193.5 3616.5,-199.5 3616.5,-205.5 3616.5,-205.5 3616.5,-217.5 3616.5,-217.5 3616.5,-223.5 3610.5,-229.5 3604.5,-229.5 3604.5,-229.5 3537.5,-229.5 3537.5,-229.5 3531.5,-229.5 3525.5,-223.5 3525.5,-217.5 3525.5,-217.5 3525.5,-205.5 3525.5,-205.5 3525.5,-199.5 3531.5,-193.5 3537.5,-193.5"/>
<text text-anchor="middle" x="3571" y="-207.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node71" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3547.5,-48.5C3547.5,-48.5 3594.5,-48.5 3594.5,-48.5 3600.5,-48.5 3606.5,-54.5 3606.5,-60.5 3606.5,-60.5 3606.5,-72.5 3606.5,-72.5 3606.5,-78.5 3600.5,-84.5 3594.5,-84.5 3594.5,-84.5 3547.5,-84.5 3547.5,-84.5 3541.5,-84.5 3535.5,-78.5 3535.5,-72.5 3535.5,-72.5 3535.5,-60.5 3535.5,-60.5 3535.5,-54.5 3541.5,-48.5 3547.5,-48.5"/>
<text text-anchor="middle" x="3571" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge55" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3571,-193.25C3571,-168.88 3571,-124.11 3571,-95.09"/>
<polygon fill="black" stroke="black" points="3574.5,-94.81 3571,-84.81 3567.5,-94.81 3574.5,-94.81"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node65" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3933,-48.5C3933,-48.5 3963,-48.5 3963,-48.5 3969,-48.5 3975,-54.5 3975,-60.5 3975,-60.5 3975,-72.5 3975,-72.5 3975,-78.5 3969,-84.5 3963,-84.5 3963,-84.5 3933,-84.5 3933,-84.5 3927,-84.5 3921,-78.5 3921,-72.5 3921,-72.5 3921,-60.5 3921,-60.5 3921,-54.5 3927,-48.5 3933,-48.5"/>
<text text-anchor="middle" x="3948" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node66" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3802,-48.5C3802,-48.5 3832,-48.5 3832,-48.5 3838,-48.5 3844,-54.5 3844,-60.5 3844,-60.5 3844,-72.5 3844,-72.5 3844,-78.5 3838,-84.5 3832,-84.5 3832,-84.5 3802,-84.5 3802,-84.5 3796,-84.5 3790,-78.5 3790,-72.5 3790,-72.5 3790,-60.5 3790,-60.5 3790,-54.5 3796,-48.5 3802,-48.5"/>
<text text-anchor="middle" x="3817" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_tol2bus_cpu_side_ports -->
<g id="node67" class="node">
<title>system_cpu2_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3984,-193.5C3984,-193.5 4068,-193.5 4068,-193.5 4074,-193.5 4080,-199.5 4080,-205.5 4080,-205.5 4080,-217.5 4080,-217.5 4080,-223.5 4074,-229.5 4068,-229.5 4068,-229.5 3984,-229.5 3984,-229.5 3978,-229.5 3972,-223.5 3972,-217.5 3972,-217.5 3972,-205.5 3972,-205.5 3972,-199.5 3978,-193.5 3984,-193.5"/>
<text text-anchor="middle" x="4026" y="-207.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu2_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_mmu_itb_walker_port -->
<g id="edge58" class="edge">
<title>system_cpu2_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M4001.39,-185.71C3999.1,-182.88 3996.91,-179.95 3995,-177 3975.39,-146.81 3960.73,-107.07 3953.34,-84.72"/>
<polygon fill="black" stroke="black" points="3998.85,-188.12 4008.06,-193.36 4004.13,-183.52 3998.85,-188.12"/>
</g>
<!-- system_cpu2_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_mmu_dtb_walker_port -->
<g id="edge59" class="edge">
<title>system_cpu2_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M3979.56,-189.85C3974.06,-187.96 3968.46,-186.28 3963,-185 3939.78,-179.57 3874.96,-191.46 3856,-177 3827.12,-154.97 3819.57,-109.78 3817.63,-84.9"/>
<polygon fill="black" stroke="black" points="3978.72,-193.27 3989.31,-193.44 3981.14,-186.7 3978.72,-193.27"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node70" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4019,-48.5C4019,-48.5 4075,-48.5 4075,-48.5 4081,-48.5 4087,-54.5 4087,-60.5 4087,-60.5 4087,-72.5 4087,-72.5 4087,-78.5 4081,-84.5 4075,-84.5 4075,-84.5 4019,-84.5 4019,-84.5 4013,-84.5 4007,-78.5 4007,-72.5 4007,-72.5 4007,-60.5 4007,-60.5 4007,-54.5 4013,-48.5 4019,-48.5"/>
<text text-anchor="middle" x="4047" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge56" class="edge">
<title>system_cpu2_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="black" d="M4030.04,-182.99C4034.3,-153.99 4040.87,-109.22 4044.46,-84.81"/>
<polygon fill="black" stroke="black" points="4026.52,-182.85 4028.53,-193.25 4033.45,-183.87 4026.52,-182.85"/>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node72" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3637,-48.5C3637,-48.5 3693,-48.5 3693,-48.5 3699,-48.5 3705,-54.5 3705,-60.5 3705,-60.5 3705,-72.5 3705,-72.5 3705,-78.5 3699,-84.5 3693,-84.5 3693,-84.5 3637,-84.5 3637,-84.5 3631,-84.5 3625,-78.5 3625,-72.5 3625,-72.5 3625,-60.5 3625,-60.5 3625,-54.5 3631,-48.5 3637,-48.5"/>
<text text-anchor="middle" x="3665" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge57" class="edge">
<title>system_cpu2_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3980.47,-189.91C3974.68,-187.94 3968.77,-186.22 3963,-185 3937.12,-179.51 3747.54,-190.87 3725,-177 3691.58,-156.44 3675.43,-110.21 3668.83,-84.89"/>
<polygon fill="black" stroke="black" points="3979.45,-193.27 3990.04,-193.43 3981.86,-186.7 3979.45,-193.27"/>
</g>
<!-- system_cpu2_tol2bus_mem_side_ports -->
<g id="node68" class="node">
<title>system_cpu2_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3848,-193.5C3848,-193.5 3942,-193.5 3942,-193.5 3948,-193.5 3954,-199.5 3954,-205.5 3954,-205.5 3954,-217.5 3954,-217.5 3954,-223.5 3948,-229.5 3942,-229.5 3942,-229.5 3848,-229.5 3848,-229.5 3842,-229.5 3836,-223.5 3836,-217.5 3836,-217.5 3836,-205.5 3836,-205.5 3836,-199.5 3842,-193.5 3848,-193.5"/>
<text text-anchor="middle" x="3895" y="-207.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu2_l2cache_cpu_side -->
<g id="node73" class="node">
<title>system_cpu2_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3451.5,-48.5C3451.5,-48.5 3498.5,-48.5 3498.5,-48.5 3504.5,-48.5 3510.5,-54.5 3510.5,-60.5 3510.5,-60.5 3510.5,-72.5 3510.5,-72.5 3510.5,-78.5 3504.5,-84.5 3498.5,-84.5 3498.5,-84.5 3451.5,-84.5 3451.5,-84.5 3445.5,-84.5 3439.5,-78.5 3439.5,-72.5 3439.5,-72.5 3439.5,-60.5 3439.5,-60.5 3439.5,-54.5 3445.5,-48.5 3451.5,-48.5"/>
<text text-anchor="middle" x="3475" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_tol2bus_mem_side_ports&#45;&gt;system_cpu2_l2cache_cpu_side -->
<g id="edge60" class="edge">
<title>system_cpu2_tol2bus_mem_side_ports&#45;&gt;system_cpu2_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M3859.05,-193.38C3850.38,-189.98 3841.01,-186.88 3832,-185 3815.19,-181.5 3537.25,-186.58 3523,-177 3495.59,-158.58 3483.71,-120.77 3478.65,-94.78"/>
<polygon fill="black" stroke="black" points="3482.07,-94.05 3476.92,-84.79 3475.17,-95.24 3482.07,-94.05"/>
</g>
<!-- system_cpu2_l2cache_mem_side -->
<g id="node74" class="node">
<title>system_cpu2_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3353,-48.5C3353,-48.5 3409,-48.5 3409,-48.5 3415,-48.5 3421,-54.5 3421,-60.5 3421,-60.5 3421,-72.5 3421,-72.5 3421,-78.5 3415,-84.5 3409,-84.5 3409,-84.5 3353,-84.5 3353,-84.5 3347,-84.5 3341,-78.5 3341,-72.5 3341,-72.5 3341,-60.5 3341,-60.5 3341,-54.5 3347,-48.5 3353,-48.5"/>
<text text-anchor="middle" x="3381" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node75" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4211,-553.5C4211,-553.5 4273,-553.5 4273,-553.5 4279,-553.5 4285,-559.5 4285,-565.5 4285,-565.5 4285,-577.5 4285,-577.5 4285,-583.5 4279,-589.5 4273,-589.5 4273,-589.5 4211,-589.5 4211,-589.5 4205,-589.5 4199,-583.5 4199,-577.5 4199,-577.5 4199,-565.5 4199,-565.5 4199,-559.5 4205,-553.5 4211,-553.5"/>
<text text-anchor="middle" x="4242" y="-567.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node79" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4401.5,-354.5C4401.5,-354.5 4448.5,-354.5 4448.5,-354.5 4454.5,-354.5 4460.5,-360.5 4460.5,-366.5 4460.5,-366.5 4460.5,-378.5 4460.5,-378.5 4460.5,-384.5 4454.5,-390.5 4448.5,-390.5 4448.5,-390.5 4401.5,-390.5 4401.5,-390.5 4395.5,-390.5 4389.5,-384.5 4389.5,-378.5 4389.5,-378.5 4389.5,-366.5 4389.5,-366.5 4389.5,-360.5 4395.5,-354.5 4401.5,-354.5"/>
<text text-anchor="middle" x="4425" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge61" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M4264.94,-553.33C4274.39,-547.13 4285.76,-540.75 4297,-537 4314.58,-531.14 4365.74,-540.83 4380,-529 4417.93,-497.53 4425.01,-436.21 4425.71,-400.7"/>
<polygon fill="black" stroke="black" points="4429.21,-400.58 4425.75,-390.57 4422.21,-400.56 4429.21,-400.58"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node76" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4101.5,-553.5C4101.5,-553.5 4168.5,-553.5 4168.5,-553.5 4174.5,-553.5 4180.5,-559.5 4180.5,-565.5 4180.5,-565.5 4180.5,-577.5 4180.5,-577.5 4180.5,-583.5 4174.5,-589.5 4168.5,-589.5 4168.5,-589.5 4101.5,-589.5 4101.5,-589.5 4095.5,-589.5 4089.5,-583.5 4089.5,-577.5 4089.5,-577.5 4089.5,-565.5 4089.5,-565.5 4089.5,-559.5 4095.5,-553.5 4101.5,-553.5"/>
<text text-anchor="middle" x="4135" y="-567.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node81" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4207.5,-354.5C4207.5,-354.5 4254.5,-354.5 4254.5,-354.5 4260.5,-354.5 4266.5,-360.5 4266.5,-366.5 4266.5,-366.5 4266.5,-378.5 4266.5,-378.5 4266.5,-384.5 4260.5,-390.5 4254.5,-390.5 4254.5,-390.5 4207.5,-390.5 4207.5,-390.5 4201.5,-390.5 4195.5,-384.5 4195.5,-378.5 4195.5,-378.5 4195.5,-366.5 4195.5,-366.5 4195.5,-360.5 4201.5,-354.5 4207.5,-354.5"/>
<text text-anchor="middle" x="4231" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge62" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M4161.98,-553.45C4170.72,-546.76 4179.76,-538.42 4186,-529 4212.34,-489.21 4223.54,-433.79 4228.09,-400.98"/>
<polygon fill="black" stroke="black" points="4231.6,-401.14 4229.39,-390.78 4224.65,-400.25 4231.6,-401.14"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node77" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M4374,-553.5C4374,-553.5 4404,-553.5 4404,-553.5 4410,-553.5 4416,-559.5 4416,-565.5 4416,-565.5 4416,-577.5 4416,-577.5 4416,-583.5 4410,-589.5 4404,-589.5 4404,-589.5 4374,-589.5 4374,-589.5 4368,-589.5 4362,-583.5 4362,-577.5 4362,-577.5 4362,-565.5 4362,-565.5 4362,-559.5 4368,-553.5 4374,-553.5"/>
<text text-anchor="middle" x="4389" y="-567.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu2_tol2bus_cpu_side_ports -->
<g id="edge63" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu2_tol2bus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M4405.05,-553.3C4411.6,-547.25 4419.61,-540.98 4428,-537 4446.35,-528.3 4459.95,-544.57 4473,-529 4487.2,-512.05 4488.47,-345.79 4473,-330 4457.87,-314.56 4102.4,-333.34 4084,-322 4054.57,-303.87 4039.24,-265.36 4031.9,-239.2"/>
<polygon fill="black" stroke="black" points="4035.28,-238.31 4029.38,-229.51 4028.51,-240.07 4035.28,-238.31"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node78" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M4485,-553.5C4485,-553.5 4515,-553.5 4515,-553.5 4521,-553.5 4527,-559.5 4527,-565.5 4527,-565.5 4527,-577.5 4527,-577.5 4527,-583.5 4521,-589.5 4515,-589.5 4515,-589.5 4485,-589.5 4485,-589.5 4479,-589.5 4473,-583.5 4473,-577.5 4473,-577.5 4473,-565.5 4473,-565.5 4473,-559.5 4479,-553.5 4485,-553.5"/>
<text text-anchor="middle" x="4500" y="-567.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu2_tol2bus_cpu_side_ports -->
<g id="edge64" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu2_tol2bus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M4505.46,-553.36C4518.42,-508.94 4545.49,-389.41 4483,-330 4466.93,-314.72 4102.88,-333.62 4084,-322 4054.57,-303.88 4039.23,-265.37 4031.89,-239.2"/>
<polygon fill="black" stroke="black" points="4035.28,-238.31 4029.38,-229.51 4028.5,-240.07 4035.28,-238.31"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node80" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4303,-354.5C4303,-354.5 4359,-354.5 4359,-354.5 4365,-354.5 4371,-360.5 4371,-366.5 4371,-366.5 4371,-378.5 4371,-378.5 4371,-384.5 4365,-390.5 4359,-390.5 4359,-390.5 4303,-390.5 4303,-390.5 4297,-390.5 4291,-384.5 4291,-378.5 4291,-378.5 4291,-366.5 4291,-366.5 4291,-360.5 4297,-354.5 4303,-354.5"/>
<text text-anchor="middle" x="4331" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_icache_mem_side&#45;&gt;system_cpu2_tol2bus_cpu_side_ports -->
<g id="edge65" class="edge">
<title>system_cpu3_icache_mem_side&#45;&gt;system_cpu2_tol2bus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M4314.94,-354.2C4305.44,-345.22 4292.63,-335.09 4279,-330 4258.68,-322.42 4102.35,-333.56 4084,-322 4055.05,-303.75 4039.68,-265.9 4032.2,-239.85"/>
<polygon fill="black" stroke="black" points="4035.49,-238.61 4029.54,-229.84 4028.72,-240.41 4035.49,-238.61"/>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node82" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4109,-354.5C4109,-354.5 4165,-354.5 4165,-354.5 4171,-354.5 4177,-360.5 4177,-366.5 4177,-366.5 4177,-378.5 4177,-378.5 4177,-384.5 4171,-390.5 4165,-390.5 4165,-390.5 4109,-390.5 4109,-390.5 4103,-390.5 4097,-384.5 4097,-378.5 4097,-378.5 4097,-366.5 4097,-366.5 4097,-360.5 4103,-354.5 4109,-354.5"/>
<text text-anchor="middle" x="4137" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side&#45;&gt;system_cpu2_tol2bus_cpu_side_ports -->
<g id="edge66" class="edge">
<title>system_cpu3_dcache_mem_side&#45;&gt;system_cpu2_tol2bus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M4115.53,-354.37C4105.2,-345.43 4093.11,-333.9 4084,-322 4064.09,-295.99 4047.35,-262.19 4037.05,-239.06"/>
<polygon fill="black" stroke="black" points="4040.24,-237.63 4033.04,-229.86 4033.82,-240.42 4040.24,-237.63"/>
</g>
<!-- system_cpu4_icache_port -->
<g id="node83" class="node">
<title>system_cpu4_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4986,-193.5C4986,-193.5 5048,-193.5 5048,-193.5 5054,-193.5 5060,-199.5 5060,-205.5 5060,-205.5 5060,-217.5 5060,-217.5 5060,-223.5 5054,-229.5 5048,-229.5 5048,-229.5 4986,-229.5 4986,-229.5 4980,-229.5 4974,-223.5 4974,-217.5 4974,-217.5 4974,-205.5 4974,-205.5 4974,-199.5 4980,-193.5 4986,-193.5"/>
<text text-anchor="middle" x="5017" y="-207.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu4_icache_cpu_side -->
<g id="node89" class="node">
<title>system_cpu4_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4993.5,-48.5C4993.5,-48.5 5040.5,-48.5 5040.5,-48.5 5046.5,-48.5 5052.5,-54.5 5052.5,-60.5 5052.5,-60.5 5052.5,-72.5 5052.5,-72.5 5052.5,-78.5 5046.5,-84.5 5040.5,-84.5 5040.5,-84.5 4993.5,-84.5 4993.5,-84.5 4987.5,-84.5 4981.5,-78.5 4981.5,-72.5 4981.5,-72.5 4981.5,-60.5 4981.5,-60.5 4981.5,-54.5 4987.5,-48.5 4993.5,-48.5"/>
<text text-anchor="middle" x="5017" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side -->
<g id="edge67" class="edge">
<title>system_cpu4_icache_port&#45;&gt;system_cpu4_icache_cpu_side</title>
<path fill="none" stroke="black" d="M5017,-193.25C5017,-168.88 5017,-124.11 5017,-95.09"/>
<polygon fill="black" stroke="black" points="5020.5,-94.81 5017,-84.81 5013.5,-94.81 5020.5,-94.81"/>
</g>
<!-- system_cpu4_dcache_port -->
<g id="node84" class="node">
<title>system_cpu4_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4413.5,-193.5C4413.5,-193.5 4480.5,-193.5 4480.5,-193.5 4486.5,-193.5 4492.5,-199.5 4492.5,-205.5 4492.5,-205.5 4492.5,-217.5 4492.5,-217.5 4492.5,-223.5 4486.5,-229.5 4480.5,-229.5 4480.5,-229.5 4413.5,-229.5 4413.5,-229.5 4407.5,-229.5 4401.5,-223.5 4401.5,-217.5 4401.5,-217.5 4401.5,-205.5 4401.5,-205.5 4401.5,-199.5 4407.5,-193.5 4413.5,-193.5"/>
<text text-anchor="middle" x="4447" y="-207.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu4_dcache_cpu_side -->
<g id="node91" class="node">
<title>system_cpu4_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4423.5,-48.5C4423.5,-48.5 4470.5,-48.5 4470.5,-48.5 4476.5,-48.5 4482.5,-54.5 4482.5,-60.5 4482.5,-60.5 4482.5,-72.5 4482.5,-72.5 4482.5,-78.5 4476.5,-84.5 4470.5,-84.5 4470.5,-84.5 4423.5,-84.5 4423.5,-84.5 4417.5,-84.5 4411.5,-78.5 4411.5,-72.5 4411.5,-72.5 4411.5,-60.5 4411.5,-60.5 4411.5,-54.5 4417.5,-48.5 4423.5,-48.5"/>
<text text-anchor="middle" x="4447" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side -->
<g id="edge68" class="edge">
<title>system_cpu4_dcache_port&#45;&gt;system_cpu4_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M4447,-193.25C4447,-168.88 4447,-124.11 4447,-95.09"/>
<polygon fill="black" stroke="black" points="4450.5,-94.81 4447,-84.81 4443.5,-94.81 4450.5,-94.81"/>
</g>
<!-- system_cpu4_mmu_itb_walker_port -->
<g id="node85" class="node">
<title>system_cpu4_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M4782,-48.5C4782,-48.5 4812,-48.5 4812,-48.5 4818,-48.5 4824,-54.5 4824,-60.5 4824,-60.5 4824,-72.5 4824,-72.5 4824,-78.5 4818,-84.5 4812,-84.5 4812,-84.5 4782,-84.5 4782,-84.5 4776,-84.5 4770,-78.5 4770,-72.5 4770,-72.5 4770,-60.5 4770,-60.5 4770,-54.5 4776,-48.5 4782,-48.5"/>
<text text-anchor="middle" x="4797" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_mmu_dtb_walker_port -->
<g id="node86" class="node">
<title>system_cpu4_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M4678,-48.5C4678,-48.5 4708,-48.5 4708,-48.5 4714,-48.5 4720,-54.5 4720,-60.5 4720,-60.5 4720,-72.5 4720,-72.5 4720,-78.5 4714,-84.5 4708,-84.5 4708,-84.5 4678,-84.5 4678,-84.5 4672,-84.5 4666,-78.5 4666,-72.5 4666,-72.5 4666,-60.5 4666,-60.5 4666,-54.5 4672,-48.5 4678,-48.5"/>
<text text-anchor="middle" x="4693" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu4_tol2bus_cpu_side_ports -->
<g id="node87" class="node">
<title>system_cpu4_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4755,-193.5C4755,-193.5 4839,-193.5 4839,-193.5 4845,-193.5 4851,-199.5 4851,-205.5 4851,-205.5 4851,-217.5 4851,-217.5 4851,-223.5 4845,-229.5 4839,-229.5 4839,-229.5 4755,-229.5 4755,-229.5 4749,-229.5 4743,-223.5 4743,-217.5 4743,-217.5 4743,-205.5 4743,-205.5 4743,-199.5 4749,-193.5 4755,-193.5"/>
<text text-anchor="middle" x="4797" y="-207.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu4_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_mmu_itb_walker_port -->
<g id="edge71" class="edge">
<title>system_cpu4_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M4797,-182.99C4797,-153.99 4797,-109.22 4797,-84.81"/>
<polygon fill="black" stroke="black" points="4793.5,-183.25 4797,-193.25 4800.5,-183.25 4793.5,-183.25"/>
</g>
<!-- system_cpu4_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_mmu_dtb_walker_port -->
<g id="edge72" class="edge">
<title>system_cpu4_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M4743.86,-187.69C4739.51,-184.52 4735.46,-180.96 4732,-177 4708.49,-150.11 4698.84,-108.06 4695.13,-84.67"/>
<polygon fill="black" stroke="black" points="4742.23,-190.81 4752.52,-193.35 4746.06,-184.95 4742.23,-190.81"/>
</g>
<!-- system_cpu4_icache_mem_side -->
<g id="node90" class="node">
<title>system_cpu4_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4895,-48.5C4895,-48.5 4951,-48.5 4951,-48.5 4957,-48.5 4963,-54.5 4963,-60.5 4963,-60.5 4963,-72.5 4963,-72.5 4963,-78.5 4957,-84.5 4951,-84.5 4951,-84.5 4895,-84.5 4895,-84.5 4889,-84.5 4883,-78.5 4883,-72.5 4883,-72.5 4883,-60.5 4883,-60.5 4883,-54.5 4889,-48.5 4895,-48.5"/>
<text text-anchor="middle" x="4923" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side -->
<g id="edge69" class="edge">
<title>system_cpu4_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_icache_mem_side</title>
<path fill="none" stroke="black" d="M4848.76,-188.19C4853.88,-184.85 4858.74,-181.12 4863,-177 4890.56,-150.3 4908.69,-108.18 4917.26,-84.72"/>
<polygon fill="black" stroke="black" points="4846.77,-185.3 4839.98,-193.44 4850.36,-191.31 4846.77,-185.3"/>
</g>
<!-- system_cpu4_dcache_mem_side -->
<g id="node92" class="node">
<title>system_cpu4_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4513,-48.5C4513,-48.5 4569,-48.5 4569,-48.5 4575,-48.5 4581,-54.5 4581,-60.5 4581,-60.5 4581,-72.5 4581,-72.5 4581,-78.5 4575,-84.5 4569,-84.5 4569,-84.5 4513,-84.5 4513,-84.5 4507,-84.5 4501,-78.5 4501,-72.5 4501,-72.5 4501,-60.5 4501,-60.5 4501,-54.5 4507,-48.5 4513,-48.5"/>
<text text-anchor="middle" x="4541" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu4_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side -->
<g id="edge70" class="edge">
<title>system_cpu4_tol2bus_cpu_side_ports&#45;&gt;system_cpu4_dcache_mem_side</title>
<path fill="none" stroke="black" d="M4751.22,-189.99C4745.51,-188.02 4739.68,-186.28 4734,-185 4705.12,-178.47 4626.01,-192.85 4601,-177 4567.86,-156 4551.59,-109.96 4544.9,-84.78"/>
<polygon fill="black" stroke="black" points="4750.07,-193.29 4760.67,-193.47 4752.5,-186.73 4750.07,-193.29"/>
</g>
<!-- system_cpu4_tol2bus_mem_side_ports -->
<g id="node88" class="node">
<title>system_cpu4_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4619,-193.5C4619,-193.5 4713,-193.5 4713,-193.5 4719,-193.5 4725,-199.5 4725,-205.5 4725,-205.5 4725,-217.5 4725,-217.5 4725,-223.5 4719,-229.5 4713,-229.5 4713,-229.5 4619,-229.5 4619,-229.5 4613,-229.5 4607,-223.5 4607,-217.5 4607,-217.5 4607,-205.5 4607,-205.5 4607,-199.5 4613,-193.5 4619,-193.5"/>
<text text-anchor="middle" x="4666" y="-207.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu4_l2cache_cpu_side -->
<g id="node93" class="node">
<title>system_cpu4_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4327.5,-48.5C4327.5,-48.5 4374.5,-48.5 4374.5,-48.5 4380.5,-48.5 4386.5,-54.5 4386.5,-60.5 4386.5,-60.5 4386.5,-72.5 4386.5,-72.5 4386.5,-78.5 4380.5,-84.5 4374.5,-84.5 4374.5,-84.5 4327.5,-84.5 4327.5,-84.5 4321.5,-84.5 4315.5,-78.5 4315.5,-72.5 4315.5,-72.5 4315.5,-60.5 4315.5,-60.5 4315.5,-54.5 4321.5,-48.5 4327.5,-48.5"/>
<text text-anchor="middle" x="4351" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu4_tol2bus_mem_side_ports&#45;&gt;system_cpu4_l2cache_cpu_side -->
<g id="edge73" class="edge">
<title>system_cpu4_tol2bus_mem_side_ports&#45;&gt;system_cpu4_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M4630.03,-193.47C4621.36,-190.06 4612,-186.94 4603,-185 4580.82,-180.23 4417.74,-189.78 4399,-177 4371.72,-158.4 4359.81,-120.63 4354.7,-94.7"/>
<polygon fill="black" stroke="black" points="4358.13,-93.98 4352.95,-84.74 4351.23,-95.19 4358.13,-93.98"/>
</g>
<!-- system_cpu4_l2cache_mem_side -->
<g id="node94" class="node">
<title>system_cpu4_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4229,-48.5C4229,-48.5 4285,-48.5 4285,-48.5 4291,-48.5 4297,-54.5 4297,-60.5 4297,-60.5 4297,-72.5 4297,-72.5 4297,-78.5 4291,-84.5 4285,-84.5 4285,-84.5 4229,-84.5 4229,-84.5 4223,-84.5 4217,-78.5 4217,-72.5 4217,-72.5 4217,-60.5 4217,-60.5 4217,-54.5 4223,-48.5 4229,-48.5"/>
<text text-anchor="middle" x="4257" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_icache_port -->
<g id="node95" class="node">
<title>system_cpu5_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M4709,-553.5C4709,-553.5 4771,-553.5 4771,-553.5 4777,-553.5 4783,-559.5 4783,-565.5 4783,-565.5 4783,-577.5 4783,-577.5 4783,-583.5 4777,-589.5 4771,-589.5 4771,-589.5 4709,-589.5 4709,-589.5 4703,-589.5 4697,-583.5 4697,-577.5 4697,-577.5 4697,-565.5 4697,-565.5 4697,-559.5 4703,-553.5 4709,-553.5"/>
<text text-anchor="middle" x="4740" y="-567.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu5_icache_cpu_side -->
<g id="node99" class="node">
<title>system_cpu5_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4899.5,-354.5C4899.5,-354.5 4946.5,-354.5 4946.5,-354.5 4952.5,-354.5 4958.5,-360.5 4958.5,-366.5 4958.5,-366.5 4958.5,-378.5 4958.5,-378.5 4958.5,-384.5 4952.5,-390.5 4946.5,-390.5 4946.5,-390.5 4899.5,-390.5 4899.5,-390.5 4893.5,-390.5 4887.5,-384.5 4887.5,-378.5 4887.5,-378.5 4887.5,-366.5 4887.5,-366.5 4887.5,-360.5 4893.5,-354.5 4899.5,-354.5"/>
<text text-anchor="middle" x="4923" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side -->
<g id="edge74" class="edge">
<title>system_cpu5_icache_port&#45;&gt;system_cpu5_icache_cpu_side</title>
<path fill="none" stroke="black" d="M4762.94,-553.33C4772.39,-547.13 4783.76,-540.75 4795,-537 4812.58,-531.14 4863.74,-540.83 4878,-529 4915.93,-497.53 4923.01,-436.21 4923.71,-400.7"/>
<polygon fill="black" stroke="black" points="4927.21,-400.58 4923.75,-390.57 4920.21,-400.56 4927.21,-400.58"/>
</g>
<!-- system_cpu5_dcache_port -->
<g id="node96" class="node">
<title>system_cpu5_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M4599.5,-553.5C4599.5,-553.5 4666.5,-553.5 4666.5,-553.5 4672.5,-553.5 4678.5,-559.5 4678.5,-565.5 4678.5,-565.5 4678.5,-577.5 4678.5,-577.5 4678.5,-583.5 4672.5,-589.5 4666.5,-589.5 4666.5,-589.5 4599.5,-589.5 4599.5,-589.5 4593.5,-589.5 4587.5,-583.5 4587.5,-577.5 4587.5,-577.5 4587.5,-565.5 4587.5,-565.5 4587.5,-559.5 4593.5,-553.5 4599.5,-553.5"/>
<text text-anchor="middle" x="4633" y="-567.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu5_dcache_cpu_side -->
<g id="node101" class="node">
<title>system_cpu5_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4705.5,-354.5C4705.5,-354.5 4752.5,-354.5 4752.5,-354.5 4758.5,-354.5 4764.5,-360.5 4764.5,-366.5 4764.5,-366.5 4764.5,-378.5 4764.5,-378.5 4764.5,-384.5 4758.5,-390.5 4752.5,-390.5 4752.5,-390.5 4705.5,-390.5 4705.5,-390.5 4699.5,-390.5 4693.5,-384.5 4693.5,-378.5 4693.5,-378.5 4693.5,-366.5 4693.5,-366.5 4693.5,-360.5 4699.5,-354.5 4705.5,-354.5"/>
<text text-anchor="middle" x="4729" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side -->
<g id="edge75" class="edge">
<title>system_cpu5_dcache_port&#45;&gt;system_cpu5_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M4659.98,-553.45C4668.72,-546.76 4677.76,-538.42 4684,-529 4710.34,-489.21 4721.54,-433.79 4726.09,-400.98"/>
<polygon fill="black" stroke="black" points="4729.6,-401.14 4727.39,-390.78 4722.65,-400.25 4729.6,-401.14"/>
</g>
<!-- system_cpu5_mmu_itb_walker_port -->
<g id="node97" class="node">
<title>system_cpu5_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M4872,-553.5C4872,-553.5 4902,-553.5 4902,-553.5 4908,-553.5 4914,-559.5 4914,-565.5 4914,-565.5 4914,-577.5 4914,-577.5 4914,-583.5 4908,-589.5 4902,-589.5 4902,-589.5 4872,-589.5 4872,-589.5 4866,-589.5 4860,-583.5 4860,-577.5 4860,-577.5 4860,-565.5 4860,-565.5 4860,-559.5 4866,-553.5 4872,-553.5"/>
<text text-anchor="middle" x="4887" y="-567.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu4_tol2bus_cpu_side_ports -->
<g id="edge76" class="edge">
<title>system_cpu5_mmu_itb_walker_port&#45;&gt;system_cpu4_tol2bus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M4903.05,-553.3C4909.6,-547.25 4917.61,-540.98 4926,-537 4944.35,-528.3 4957.95,-544.57 4971,-529 4999.4,-495.1 5001.17,-362.33 4971,-330 4953.37,-311.11 4876.67,-336.08 4855,-322 4826.3,-303.35 4810.88,-265.6 4803.31,-239.68"/>
<polygon fill="black" stroke="black" points="4806.6,-238.46 4800.61,-229.73 4799.85,-240.29 4806.6,-238.46"/>
</g>
<!-- system_cpu5_mmu_dtb_walker_port -->
<g id="node98" class="node">
<title>system_cpu5_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M4983,-553.5C4983,-553.5 5013,-553.5 5013,-553.5 5019,-553.5 5025,-559.5 5025,-565.5 5025,-565.5 5025,-577.5 5025,-577.5 5025,-583.5 5019,-589.5 5013,-589.5 5013,-589.5 4983,-589.5 4983,-589.5 4977,-589.5 4971,-583.5 4971,-577.5 4971,-577.5 4971,-565.5 4971,-565.5 4971,-559.5 4977,-553.5 4983,-553.5"/>
<text text-anchor="middle" x="4998" y="-567.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu4_tol2bus_cpu_side_ports -->
<g id="edge77" class="edge">
<title>system_cpu5_mmu_dtb_walker_port&#45;&gt;system_cpu4_tol2bus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M5003.84,-553.25C5017.57,-509.07 5046.41,-391.09 4986,-330 4965.49,-309.26 4879.52,-337.8 4855,-322 4826.23,-303.47 4810.82,-265.68 4803.27,-239.73"/>
<polygon fill="black" stroke="black" points="4806.57,-238.5 4800.59,-229.76 4799.81,-240.32 4806.57,-238.5"/>
</g>
<!-- system_cpu5_icache_mem_side -->
<g id="node100" class="node">
<title>system_cpu5_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4801,-354.5C4801,-354.5 4857,-354.5 4857,-354.5 4863,-354.5 4869,-360.5 4869,-366.5 4869,-366.5 4869,-378.5 4869,-378.5 4869,-384.5 4863,-390.5 4857,-390.5 4857,-390.5 4801,-390.5 4801,-390.5 4795,-390.5 4789,-384.5 4789,-378.5 4789,-378.5 4789,-366.5 4789,-366.5 4789,-360.5 4795,-354.5 4801,-354.5"/>
<text text-anchor="middle" x="4829" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_icache_mem_side&#45;&gt;system_cpu4_tol2bus_cpu_side_ports -->
<g id="edge78" class="edge">
<title>system_cpu5_icache_mem_side&#45;&gt;system_cpu4_tol2bus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M4825.58,-354.48C4820.05,-327.01 4809.11,-272.66 4802.48,-239.75"/>
<polygon fill="black" stroke="black" points="4805.9,-238.99 4800.5,-229.88 4799.04,-240.37 4805.9,-238.99"/>
</g>
<!-- system_cpu5_dcache_mem_side -->
<g id="node102" class="node">
<title>system_cpu5_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4607,-354.5C4607,-354.5 4663,-354.5 4663,-354.5 4669,-354.5 4675,-360.5 4675,-366.5 4675,-366.5 4675,-378.5 4675,-378.5 4675,-384.5 4669,-390.5 4663,-390.5 4663,-390.5 4607,-390.5 4607,-390.5 4601,-390.5 4595,-384.5 4595,-378.5 4595,-378.5 4595,-366.5 4595,-366.5 4595,-360.5 4601,-354.5 4607,-354.5"/>
<text text-anchor="middle" x="4635" y="-368.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu5_dcache_mem_side&#45;&gt;system_cpu4_tol2bus_cpu_side_ports -->
<g id="edge79" class="edge">
<title>system_cpu5_dcache_mem_side&#45;&gt;system_cpu4_tol2bus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M4651.02,-354.4C4660.14,-345.71 4672.27,-335.8 4685,-330 4705.08,-320.86 4715.85,-334.56 4734,-322 4762.53,-302.26 4779.86,-265.1 4788.93,-239.59"/>
<polygon fill="black" stroke="black" points="4792.36,-240.38 4792.22,-229.78 4785.72,-238.15 4792.36,-240.38"/>
</g>
<!-- system_l3_cpu_side -->
<g id="node103" class="node">
<title>system_l3_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2066.5,-48.5C2066.5,-48.5 2113.5,-48.5 2113.5,-48.5 2119.5,-48.5 2125.5,-54.5 2125.5,-60.5 2125.5,-60.5 2125.5,-72.5 2125.5,-72.5 2125.5,-78.5 2119.5,-84.5 2113.5,-84.5 2113.5,-84.5 2066.5,-84.5 2066.5,-84.5 2060.5,-84.5 2054.5,-78.5 2054.5,-72.5 2054.5,-72.5 2054.5,-60.5 2054.5,-60.5 2054.5,-54.5 2060.5,-48.5 2066.5,-48.5"/>
<text text-anchor="middle" x="2090" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol3bus_cpu_side_ports -->
<g id="node105" class="node">
<title>system_tol3bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3213,-193.5C3213,-193.5 3297,-193.5 3297,-193.5 3303,-193.5 3309,-199.5 3309,-205.5 3309,-205.5 3309,-217.5 3309,-217.5 3309,-223.5 3303,-229.5 3297,-229.5 3297,-229.5 3213,-229.5 3213,-229.5 3207,-229.5 3201,-223.5 3201,-217.5 3201,-217.5 3201,-205.5 3201,-205.5 3201,-199.5 3207,-193.5 3213,-193.5"/>
<text text-anchor="middle" x="3255" y="-207.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu0_l2cache_mem_side -->
<g id="edge80" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu0_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M3214.65,-188.48C3162.26,-159.88 3071.94,-110.58 3024.38,-84.63"/>
<polygon fill="black" stroke="black" points="3213.2,-191.67 3223.66,-193.39 3216.56,-185.53 3213.2,-191.67"/>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu2_l2cache_mem_side -->
<g id="edge81" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu2_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M3276.92,-185.62C3302.34,-156.77 3343.58,-109.97 3365.75,-84.81"/>
<polygon fill="black" stroke="black" points="3274.18,-183.43 3270.2,-193.25 3279.44,-188.06 3274.18,-183.43"/>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu4_l2cache_mem_side -->
<g id="edge82" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu4_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M3302.04,-190C3308.32,-187.95 3314.74,-186.2 3321,-185 3344.68,-180.47 4167.98,-188.82 4189,-177 4224.5,-157.04 4243.89,-110.12 4252.14,-84.66"/>
<polygon fill="black" stroke="black" points="3300.63,-186.78 3292.35,-193.4 3302.95,-193.39 3300.63,-186.78"/>
</g>
<!-- system_tol3bus_mem_side_ports -->
<g id="node106" class="node">
<title>system_tol3bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3077,-193.5C3077,-193.5 3171,-193.5 3171,-193.5 3177,-193.5 3183,-199.5 3183,-205.5 3183,-205.5 3183,-217.5 3183,-217.5 3183,-223.5 3177,-229.5 3171,-229.5 3171,-229.5 3077,-229.5 3077,-229.5 3071,-229.5 3065,-223.5 3065,-217.5 3065,-217.5 3065,-205.5 3065,-205.5 3065,-199.5 3071,-193.5 3077,-193.5"/>
<text text-anchor="middle" x="3124" y="-207.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side -->
<g id="edge83" class="edge">
<title>system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side</title>
<path fill="none" stroke="black" d="M3064.74,-197.05C3041.02,-192.28 3013.34,-187.48 2988,-185 2965.8,-182.83 2205.25,-186.36 2185,-177 2147.81,-159.8 2119.5,-120.19 2103.82,-93.63"/>
<polygon fill="black" stroke="black" points="2106.8,-91.79 2098.8,-84.84 2100.72,-95.26 2106.8,-91.79"/>
</g>
<!-- system_iocache_cpu_side -->
<g id="node107" class="node">
<title>system_iocache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1385.5,-48.5C1385.5,-48.5 1432.5,-48.5 1432.5,-48.5 1438.5,-48.5 1444.5,-54.5 1444.5,-60.5 1444.5,-60.5 1444.5,-72.5 1444.5,-72.5 1444.5,-78.5 1438.5,-84.5 1432.5,-84.5 1432.5,-84.5 1385.5,-84.5 1385.5,-84.5 1379.5,-84.5 1373.5,-78.5 1373.5,-72.5 1373.5,-72.5 1373.5,-60.5 1373.5,-60.5 1373.5,-54.5 1379.5,-48.5 1385.5,-48.5"/>
<text text-anchor="middle" x="1409" y="-62.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_iocache_cpu_side&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge84" class="edge">
<title>system_iocache_cpu_side&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1441.62,-90.53C1480.27,-116.48 1547.58,-157.58 1612,-177 1668.13,-193.92 1831.65,-203.75 1920.64,-208"/>
<polygon fill="black" stroke="black" points="1443.13,-87.32 1432.89,-84.59 1439.19,-93.11 1443.13,-87.32"/>
</g>
</g>
</svg>
