module Divisor50
(
    input logic clk_in,
    input logic en,
    input logic reset,
    output logic clk_out
    );
reg count=0;
always @(posedge clk_in or posedge reset)
//reg [15:0] count=0;
if (reset)begin
count <= 0;
end
else begin
if(en==1)begin
    count <= count+1;
end
end
assign clk_out=count;
endmodule
