

================================================================
== Vitis HLS Report for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111'
================================================================
* Date:           Mon May 12 21:42:55 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sparse_matrix_multiply_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.407 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.170 us|  0.170 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_101_11  |       32|       32|         3|          2|          1|    16|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       53|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      124|    -|
|Register             |        -|     -|       58|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       58|      177|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln101_fu_245_p2   |         +|   0|  0|  14|           7|           3|
    |add_ln103_fu_262_p2   |         +|   0|  0|  19|          12|          12|
    |or_ln101_3_fu_272_p2  |        or|   0|  0|   6|           6|           1|
    |or_ln101_4_fu_290_p2  |        or|   0|  0|   6|           6|           2|
    |or_ln101_fu_307_p2    |        or|   0|  0|   6|           6|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  53|          38|          22|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |C_address0                   |  14|          3|   12|         36|
    |C_address1                   |  14|          3|   12|         36|
    |C_d0                         |  14|          3|   16|         48|
    |C_d1                         |  14|          3|   16|         48|
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j           |   9|          2|    7|         14|
    |j_1_fu_74                    |   9|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 124|         27|   75|        207|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |accum_V_2_load_reg_379       |  16|   0|   16|          0|
    |accum_V_3_load_reg_384       |  16|   0|   16|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_reg_373                |   6|   0|    6|          0|
    |j_1_fu_74                    |   7|   0|    7|          0|
    |j_reg_343                    |   7|   0|    7|          0|
    |tmp_reg_349                  |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  58|   0|   58|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111|  return value|
|zext_ln103_5        |   in|   12|     ap_none|                                            zext_ln103_5|        scalar|
|C_address0          |  out|   12|   ap_memory|                                                       C|         array|
|C_ce0               |  out|    1|   ap_memory|                                                       C|         array|
|C_we0               |  out|    1|   ap_memory|                                                       C|         array|
|C_d0                |  out|   16|   ap_memory|                                                       C|         array|
|C_address1          |  out|   12|   ap_memory|                                                       C|         array|
|C_ce1               |  out|    1|   ap_memory|                                                       C|         array|
|C_we1               |  out|    1|   ap_memory|                                                       C|         array|
|C_d1                |  out|   16|   ap_memory|                                                       C|         array|
|or_ln99             |   in|    6|     ap_none|                                                 or_ln99|        scalar|
|trunc_ln103         |   in|    2|     ap_none|                                             trunc_ln103|        scalar|
|accum_V_address0    |  out|   10|   ap_memory|                                                 accum_V|         array|
|accum_V_ce0         |  out|    1|   ap_memory|                                                 accum_V|         array|
|accum_V_q0          |   in|   16|   ap_memory|                                                 accum_V|         array|
|accum_V_1_address0  |  out|   10|   ap_memory|                                               accum_V_1|         array|
|accum_V_1_ce0       |  out|    1|   ap_memory|                                               accum_V_1|         array|
|accum_V_1_q0        |   in|   16|   ap_memory|                                               accum_V_1|         array|
|accum_V_2_address0  |  out|   10|   ap_memory|                                               accum_V_2|         array|
|accum_V_2_ce0       |  out|    1|   ap_memory|                                               accum_V_2|         array|
|accum_V_2_q0        |   in|   16|   ap_memory|                                               accum_V_2|         array|
|accum_V_3_address0  |  out|   10|   ap_memory|                                               accum_V_3|         array|
|accum_V_3_ce0       |  out|    1|   ap_memory|                                               accum_V_3|         array|
|accum_V_3_q0        |   in|   16|   ap_memory|                                               accum_V_3|         array|
+--------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1"   --->   Operation 6 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln103_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln103"   --->   Operation 8 'read' 'trunc_ln103_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%or_ln99_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %or_ln99"   --->   Operation 9 'read' 'or_ln99_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln103_5_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln103_5"   --->   Operation 10 'read' 'zext_ln103_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %j_1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc152.1"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = load i7 %j_1"   --->   Operation 13 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j, i32 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101]   --->   Operation 15 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %tmp, void %for.inc152.1.split, void %for.inc155.1.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101]   --->   Operation 17 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln103_1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %j, i32 2, i32 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 18 'partselect' 'lshr_ln103_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %or_ln99_read, i32 2, i32 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 19 'partselect' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i2.i4, i4 %tmp_s, i2 %trunc_ln103_read, i4 %lshr_ln103_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 20 'bitconcatenate' 'tmp_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln103_6 = zext i10 %tmp_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 21 'zext' 'zext_ln103_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%accum_V_addr = getelementptr i16 %accum_V, i64 0, i64 %zext_ln103_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 22 'getelementptr' 'accum_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%accum_V_1_addr = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln103_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 23 'getelementptr' 'accum_V_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%accum_V_2_addr = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln103_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 24 'getelementptr' 'accum_V_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%accum_V_3_addr = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln103_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 25 'getelementptr' 'accum_V_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.17ns)   --->   "%accum_V_load = load i10 %accum_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 26 'load' 'accum_V_load' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 27 [2/2] (1.17ns)   --->   "%accum_V_1_load = load i10 %accum_V_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 27 'load' 'accum_V_1_load' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 28 [2/2] (1.17ns)   --->   "%accum_V_2_load = load i10 %accum_V_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 28 'load' 'accum_V_2_load' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 29 [2/2] (1.17ns)   --->   "%accum_V_3_load = load i10 %accum_V_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 29 'load' 'accum_V_3_load' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln101 = add i7 %j, i7 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101]   --->   Operation 30 'add' 'add_ln101' <Predicate = (!tmp)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln101 = store i7 %add_ln101, i7 %j_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101]   --->   Operation 31 'store' 'store_ln101' <Predicate = (!tmp)> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = trunc i7 %j"   --->   Operation 32 'trunc' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 33 'zext' 'zext_ln103' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.74ns)   --->   "%add_ln103 = add i12 %zext_ln103_5_read, i12 %zext_ln103" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 34 'add' 'add_ln103' <Predicate = (!tmp)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln103_10 = zext i12 %add_ln103" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 35 'zext' 'zext_ln103_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%C_addr_4 = getelementptr i16 %C, i64 0, i64 %zext_ln103_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 36 'getelementptr' 'C_addr_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (1.17ns)   --->   "%accum_V_load = load i10 %accum_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 37 'load' 'accum_V_load' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 38 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_load, i12 %C_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 38 'store' 'store_ln103' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln101_3 = or i6 %empty, i6 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101]   --->   Operation 39 'or' 'or_ln101_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %or_ln99_read, i6 %or_ln101_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 40 'bitconcatenate' 'tmp_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln103_7 = zext i12 %tmp_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 41 'zext' 'zext_ln103_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%C_addr_5 = getelementptr i16 %C, i64 0, i64 %zext_ln103_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 42 'getelementptr' 'C_addr_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (1.17ns)   --->   "%accum_V_1_load = load i10 %accum_V_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 43 'load' 'accum_V_1_load' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 44 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_1_load, i12 %C_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 44 'store' 'store_ln103' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 45 [1/2] (1.17ns)   --->   "%accum_V_2_load = load i10 %accum_V_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 45 'load' 'accum_V_2_load' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 46 [1/2] (1.17ns)   --->   "%accum_V_3_load = load i10 %accum_V_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 46 'load' 'accum_V_3_load' <Predicate = (!tmp)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101]   --->   Operation 47 'specloopname' 'specloopname_ln101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln101_4 = or i6 %empty, i6 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101]   --->   Operation 48 'or' 'or_ln101_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %or_ln99_read, i6 %or_ln101_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 49 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln103_8 = zext i12 %tmp_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 50 'zext' 'zext_ln103_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%C_addr_6 = getelementptr i16 %C, i64 0, i64 %zext_ln103_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 51 'getelementptr' 'C_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_2_load, i12 %C_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 52 'store' 'store_ln103' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln101 = or i6 %empty, i6 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101]   --->   Operation 53 'or' 'or_ln101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %or_ln99_read, i6 %or_ln101" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 54 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln103_9 = zext i12 %tmp_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 55 'zext' 'zext_ln103_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i16 %C, i64 0, i64 %zext_ln103_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 56 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %accum_V_3_load, i12 %C_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:103]   --->   Operation 57 'store' 'store_ln103' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln101 = br void %for.inc152.1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:101]   --->   Operation 58 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln103_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ or_ln99]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln103]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ accum_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ accum_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ accum_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ accum_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_1                   (alloca           ) [ 0100]
specinterface_ln0     (specinterface    ) [ 0000]
trunc_ln103_read      (read             ) [ 0000]
or_ln99_read          (read             ) [ 0111]
zext_ln103_5_read     (read             ) [ 0010]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
j                     (load             ) [ 0010]
specpipeline_ln0      (specpipeline     ) [ 0000]
tmp                   (bitselect        ) [ 0110]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
br_ln101              (br               ) [ 0000]
lshr_ln103_1          (partselect       ) [ 0000]
tmp_s                 (partselect       ) [ 0000]
tmp_12                (bitconcatenate   ) [ 0000]
zext_ln103_6          (zext             ) [ 0000]
accum_V_addr          (getelementptr    ) [ 0010]
accum_V_1_addr        (getelementptr    ) [ 0010]
accum_V_2_addr        (getelementptr    ) [ 0010]
accum_V_3_addr        (getelementptr    ) [ 0010]
add_ln101             (add              ) [ 0000]
store_ln101           (store            ) [ 0000]
empty                 (trunc            ) [ 0101]
zext_ln103            (zext             ) [ 0000]
add_ln103             (add              ) [ 0000]
zext_ln103_10         (zext             ) [ 0000]
C_addr_4              (getelementptr    ) [ 0000]
accum_V_load          (load             ) [ 0000]
store_ln103           (store            ) [ 0000]
or_ln101_3            (or               ) [ 0000]
tmp_13                (bitconcatenate   ) [ 0000]
zext_ln103_7          (zext             ) [ 0000]
C_addr_5              (getelementptr    ) [ 0000]
accum_V_1_load        (load             ) [ 0000]
store_ln103           (store            ) [ 0000]
accum_V_2_load        (load             ) [ 0101]
accum_V_3_load        (load             ) [ 0101]
specloopname_ln101    (specloopname     ) [ 0000]
or_ln101_4            (or               ) [ 0000]
tmp_14                (bitconcatenate   ) [ 0000]
zext_ln103_8          (zext             ) [ 0000]
C_addr_6              (getelementptr    ) [ 0000]
store_ln103           (store            ) [ 0000]
or_ln101              (or               ) [ 0000]
tmp_15                (bitconcatenate   ) [ 0000]
zext_ln103_9          (zext             ) [ 0000]
C_addr                (getelementptr    ) [ 0000]
store_ln103           (store            ) [ 0000]
br_ln101              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln103_5">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln103_5"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="or_ln99">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="or_ln99"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln103">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="accum_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="accum_V_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="accum_V_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="accum_V_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="j_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="trunc_ln103_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="2" slack="0"/>
<pin id="80" dir="0" index="1" bw="2" slack="0"/>
<pin id="81" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln103_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="or_ln99_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="0" index="1" bw="6" slack="0"/>
<pin id="87" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="or_ln99_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln103_5_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="12" slack="0"/>
<pin id="92" dir="0" index="1" bw="12" slack="0"/>
<pin id="93" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln103_5_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="accum_V_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="accum_V_1_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="10" slack="0"/>
<pin id="107" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_1_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="accum_V_2_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="10" slack="0"/>
<pin id="114" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_2_addr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="accum_V_3_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="10" slack="0"/>
<pin id="121" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_3_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_V_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_V_1_load/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="10" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_V_2_load/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_V_3_load/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="C_addr_4_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="12" slack="0"/>
<pin id="152" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_4/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="12" slack="0"/>
<pin id="157" dir="0" index="1" bw="16" slack="0"/>
<pin id="158" dir="0" index="2" bw="0" slack="0"/>
<pin id="160" dir="0" index="4" bw="12" slack="0"/>
<pin id="161" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="162" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="163" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/2 store_ln103/2 store_ln103/3 store_ln103/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="C_addr_5_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="12" slack="0"/>
<pin id="170" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_5/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="C_addr_6_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="12" slack="0"/>
<pin id="179" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr_6/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="C_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="12" slack="0"/>
<pin id="187" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln0_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="7" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="j_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="7" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="lshr_ln103_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="7" slack="0"/>
<pin id="210" dir="0" index="2" bw="3" slack="0"/>
<pin id="211" dir="0" index="3" bw="4" slack="0"/>
<pin id="212" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln103_1/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_s_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="0" index="2" bw="3" slack="0"/>
<pin id="221" dir="0" index="3" bw="4" slack="0"/>
<pin id="222" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_12_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="0" index="2" bw="2" slack="0"/>
<pin id="231" dir="0" index="3" bw="4" slack="0"/>
<pin id="232" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln103_6_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_6/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln101_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln101_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="7" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="empty_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="1"/>
<pin id="258" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln103_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="1"/>
<pin id="261" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln103_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="1"/>
<pin id="264" dir="0" index="1" bw="7" slack="0"/>
<pin id="265" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln103_10_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_10/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="or_ln101_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="6" slack="0"/>
<pin id="275" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101_3/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_13_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="0"/>
<pin id="280" dir="0" index="1" bw="6" slack="1"/>
<pin id="281" dir="0" index="2" bw="6" slack="0"/>
<pin id="282" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln103_7_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_7/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="or_ln101_4_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="1"/>
<pin id="292" dir="0" index="1" bw="6" slack="0"/>
<pin id="293" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101_4/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_14_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="0"/>
<pin id="297" dir="0" index="1" bw="6" slack="2"/>
<pin id="298" dir="0" index="2" bw="6" slack="0"/>
<pin id="299" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln103_8_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="12" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_8/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="or_ln101_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="1"/>
<pin id="309" dir="0" index="1" bw="6" slack="0"/>
<pin id="310" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_15_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="12" slack="0"/>
<pin id="314" dir="0" index="1" bw="6" slack="2"/>
<pin id="315" dir="0" index="2" bw="6" slack="0"/>
<pin id="316" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln103_9_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="12" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_9/3 "/>
</bind>
</comp>

<comp id="324" class="1005" name="j_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="or_ln99_read_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="1"/>
<pin id="333" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="or_ln99_read "/>
</bind>
</comp>

<comp id="338" class="1005" name="zext_ln103_5_read_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="12" slack="1"/>
<pin id="340" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln103_5_read "/>
</bind>
</comp>

<comp id="343" class="1005" name="j_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="1"/>
<pin id="345" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="349" class="1005" name="tmp_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="353" class="1005" name="accum_V_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="1"/>
<pin id="355" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="accum_V_1_addr_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="1"/>
<pin id="360" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_1_addr "/>
</bind>
</comp>

<comp id="363" class="1005" name="accum_V_2_addr_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="1"/>
<pin id="365" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_2_addr "/>
</bind>
</comp>

<comp id="368" class="1005" name="accum_V_3_addr_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="1"/>
<pin id="370" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_3_addr "/>
</bind>
</comp>

<comp id="373" class="1005" name="empty_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="1"/>
<pin id="375" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="379" class="1005" name="accum_V_2_load_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="1"/>
<pin id="381" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_2_load "/>
</bind>
</comp>

<comp id="384" class="1005" name="accum_V_3_load_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="1"/>
<pin id="386" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_3_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="58" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="58" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="58" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="58" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="96" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="103" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="110" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="117" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="58" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="164"><net_src comp="124" pin="3"/><net_sink comp="155" pin=4"/></net>

<net id="165"><net_src comp="148" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="58" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="130" pin="3"/><net_sink comp="155" pin=1"/></net>

<net id="174"><net_src comp="166" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="58" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="175" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="58" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="183" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="204"><net_src comp="40" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="213"><net_src comp="48" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="196" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="50" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="52" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="223"><net_src comp="54" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="84" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="217" pin="4"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="78" pin="2"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="207" pin="4"/><net_sink comp="227" pin=3"/></net>

<net id="240"><net_src comp="227" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="244"><net_src comp="237" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="249"><net_src comp="196" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="262" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="276"><net_src comp="256" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="62" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="64" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="272" pin="2"/><net_sink comp="278" pin=2"/></net>

<net id="288"><net_src comp="278" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="294"><net_src comp="70" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="290" pin="2"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="295" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="311"><net_src comp="72" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="64" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="307" pin="2"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="312" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="327"><net_src comp="74" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="334"><net_src comp="84" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="341"><net_src comp="90" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="346"><net_src comp="196" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="352"><net_src comp="199" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="96" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="361"><net_src comp="103" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="366"><net_src comp="110" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="371"><net_src comp="117" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="376"><net_src comp="256" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="382"><net_src comp="136" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="155" pin=4"/></net>

<net id="387"><net_src comp="142" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="155" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {2 3 }
 - Input state : 
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 : zext_ln103_5 | {1 }
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 : C | {}
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 : or_ln99 | {1 }
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 : trunc_ln103 | {1 }
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 : accum_V | {1 2 }
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 : accum_V_1 | {1 2 }
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 : accum_V_2 | {1 2 }
	Port: sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_101_111 : accum_V_3 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j : 1
		tmp : 2
		br_ln101 : 3
		lshr_ln103_1 : 2
		tmp_12 : 3
		zext_ln103_6 : 4
		accum_V_addr : 5
		accum_V_1_addr : 5
		accum_V_2_addr : 5
		accum_V_3_addr : 5
		accum_V_load : 6
		accum_V_1_load : 6
		accum_V_2_load : 6
		accum_V_3_load : 6
		add_ln101 : 2
		store_ln101 : 3
	State 2
		add_ln103 : 1
		zext_ln103_10 : 2
		C_addr_4 : 3
		store_ln103 : 4
		or_ln101_3 : 1
		tmp_13 : 1
		zext_ln103_7 : 2
		C_addr_5 : 3
		store_ln103 : 4
	State 3
		zext_ln103_8 : 1
		C_addr_6 : 2
		store_ln103 : 3
		zext_ln103_9 : 1
		C_addr : 2
		store_ln103 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |       add_ln101_fu_245       |    0    |    14   |
|          |       add_ln103_fu_262       |    0    |    19   |
|----------|------------------------------|---------|---------|
|          |  trunc_ln103_read_read_fu_78 |    0    |    0    |
|   read   |    or_ln99_read_read_fu_84   |    0    |    0    |
|          | zext_ln103_5_read_read_fu_90 |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|          tmp_fu_199          |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|      lshr_ln103_1_fu_207     |    0    |    0    |
|          |         tmp_s_fu_217         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_12_fu_227        |    0    |    0    |
|bitconcatenate|         tmp_13_fu_278        |    0    |    0    |
|          |         tmp_14_fu_295        |    0    |    0    |
|          |         tmp_15_fu_312        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      zext_ln103_6_fu_237     |    0    |    0    |
|          |       zext_ln103_fu_259      |    0    |    0    |
|   zext   |     zext_ln103_10_fu_267     |    0    |    0    |
|          |      zext_ln103_7_fu_285     |    0    |    0    |
|          |      zext_ln103_8_fu_302     |    0    |    0    |
|          |      zext_ln103_9_fu_319     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |         empty_fu_256         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       or_ln101_3_fu_272      |    0    |    0    |
|    or    |       or_ln101_4_fu_290      |    0    |    0    |
|          |        or_ln101_fu_307       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    33   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  accum_V_1_addr_reg_358 |   10   |
|  accum_V_2_addr_reg_363 |   10   |
|  accum_V_2_load_reg_379 |   16   |
|  accum_V_3_addr_reg_368 |   10   |
|  accum_V_3_load_reg_384 |   16   |
|   accum_V_addr_reg_353  |   10   |
|      empty_reg_373      |    6   |
|       j_1_reg_324       |    7   |
|        j_reg_343        |    7   |
|   or_ln99_read_reg_331  |    6   |
|       tmp_reg_349       |    1   |
|zext_ln103_5_read_reg_338|   12   |
+-------------------------+--------+
|          Total          |   111  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_124 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_130 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_136 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_142 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_155 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_155 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_155 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_155 |  p4  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   160  ||  3.096  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   33   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   111  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   111  |   105  |
+-----------+--------+--------+--------+
