# RV32I (subset) single cycle processor

This is a simple implementation of a RV32I processor in Verilog. ZJU organization course project.

## Features

- RV32I instruction set
- Simple interrupt handling

for more details, please refer to the [report](./doc/report.pdf).

notice: lots of file in this repo is obsolete and unused. refer to the report for a list of file actually in use.

some trick here is for getting acceptance. check out `without_interrupt` branch for a no interrupt version
