# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Feb 27 2020 20:56:25

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|\spi0/spi_clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|\spi0/spi_clk:R vs. top|\spi0/spi_clk:R)
		5.2::Critical Path Report for (top|\spi0/spi_clk:R vs. top|\spi0/spi_clk:F)
		5.3::Critical Path Report for (top|\spi0/spi_clk:F vs. top|\spi0/spi_clk:F)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: SOUT
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: DEBUG_6
			6.2.2::Path details for port: SCK
			6.2.3::Path details for port: SDAT
			6.2.4::Path details for port: SEN
		6.3::PI to PO Path Details
			6.3.1::Path details for port: DEBUG_5
			6.3.2::Path details for port: DEBUG_9
			6.3.3::Path details for port: SLM_CLK
		6.4::Hold Times Path Details
			6.4.1::Path details for port: SOUT
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: DEBUG_6
			6.5.2::Path details for port: SCK
			6.5.3::Path details for port: SDAT
			6.5.4::Path details for port: SEN
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: DEBUG_5
			6.6.2::Path details for port: DEBUG_9
			6.6.3::Path details for port: SLM_CLK
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|\spi0/spi_clk  | Frequency: 141.17 MHz  | Target: 1.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|\spi0/spi_clk  top|\spi0/spi_clk  1e+006           993912      500000           496458      1e+006           997307      N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                        Setup Times  Clock Reference:Phase  
---------  --------------------------------  -----------  ---------------------  
SOUT       spi0.spi_clk_76_LC_12_19_2/lcout  2617         top|\spi0/spi_clk:R    


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                        Clock to Out  Clock Reference:Phase  
---------  --------------------------------  ------------  ---------------------  
DEBUG_6    spi0.spi_clk_76_LC_12_19_2/lcout  12509         top|\spi0/spi_clk:R    
DEBUG_6    spi0.spi_clk_76_LC_12_19_2/lcout  8988          top|\spi0/spi_clk:F    
SCK        spi0.spi_clk_76_LC_12_19_2/lcout  12495         top|\spi0/spi_clk:R    
SCK        spi0.spi_clk_76_LC_12_19_2/lcout  8974          top|\spi0/spi_clk:F    
SDAT       spi0.spi_clk_76_LC_12_19_2/lcout  9886          top|\spi0/spi_clk:F    
SEN        spi0.spi_clk_76_LC_12_19_2/lcout  8146          top|\spi0/spi_clk:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
SOUT               DEBUG_5             9038        
FR_RXF             DEBUG_9             9571        
ICE_SYSCLK         SLM_CLK             18317       


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                        Hold Times  Clock Reference:Phase  
---------  --------------------------------  ----------  ---------------------  
SOUT       spi0.spi_clk_76_LC_12_19_2/lcout  -2104       top|\spi0/spi_clk:R    


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                        Minimum Clock to Out  Clock Reference:Phase  
---------  --------------------------------  --------------------  ---------------------  
DEBUG_6    spi0.spi_clk_76_LC_12_19_2/lcout  8618                  top|\spi0/spi_clk:R    
DEBUG_6    spi0.spi_clk_76_LC_12_19_2/lcout  8988                  top|\spi0/spi_clk:F    
SCK        spi0.spi_clk_76_LC_12_19_2/lcout  8618                  top|\spi0/spi_clk:R    
SCK        spi0.spi_clk_76_LC_12_19_2/lcout  8974                  top|\spi0/spi_clk:F    
SDAT       spi0.spi_clk_76_LC_12_19_2/lcout  9501                  top|\spi0/spi_clk:F    
SEN        spi0.spi_clk_76_LC_12_19_2/lcout  7776                  top|\spi0/spi_clk:R    


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
SOUT               DEBUG_5             8660                
FR_RXF             DEBUG_9             9179                
ICE_SYSCLK         SLM_CLK             17132               

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for top|\spi0/spi_clk
***********************************************
Clock: top|\spi0/spi_clk
Frequency: 141.17 MHz | Target: 1.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i0_LC_17_16_0/sr
Capture Clock    : spi0.tx_shift_reg_i0_LC_17_16_0/clk
Setup Constraint : 500000p
Path slack       : 496459p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1543
- Setup Time                                           -203
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   2398
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4881
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2107/I                           LocalMux                       0              2483  496458  RISE       1
I__2107/O                           LocalMux                     330              2812  496458  RISE       1
I__2115/I                           InMux                          0              2812  496458  RISE       1
I__2115/O                           InMux                        259              3072  496458  RISE       1
spi0.i1_1_lut_LC_14_18_5/in3        LogicCell40_SEQ_MODE_0000      0              3072  496458  RISE       1
spi0.i1_1_lut_LC_14_18_5/lcout      LogicCell40_SEQ_MODE_0000    316              3387  496458  RISE       1
I__2365/I                           Odrv4                          0              3387  496458  RISE       1
I__2365/O                           Odrv4                        351              3738  496458  RISE       1
I__2366/I                           Span4Mux_v                     0              3738  496458  RISE       1
I__2366/O                           Span4Mux_v                   351              4089  496458  RISE       1
I__2367/I                           LocalMux                       0              4089  496458  RISE       1
I__2367/O                           LocalMux                     330              4418  496458  RISE       1
I__2368/I                           SRMux                          0              4418  496458  RISE       1
I__2368/O                           SRMux                        463              4881  496458  RISE       1
spi0.tx_shift_reg_i0_LC_17_16_0/sr  LogicCell40_SEQ_MODE_1000      0              4881  496458  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2053/I                            Odrv4                          0                 0  FALL       1
I__2053/O                            Odrv4                        372               372  FALL       1
I__2061/I                            Span4Mux_h                     0               372  FALL       1
I__2061/O                            Span4Mux_h                   316               687  FALL       1
I__2073/I                            Span4Mux_h                     0               687  FALL       1
I__2073/O                            Span4Mux_h                   316              1003  FALL       1
I__2085/I                            LocalMux                       0              1003  FALL       1
I__2085/O                            LocalMux                     309              1312  FALL       1
I__2095/I                            ClkMux                         0              1312  FALL       1
I__2095/O                            ClkMux                       231              1543  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1543  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1543  RISE       1
spi0.tx_shift_reg_i0_LC_17_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1543  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|\spi0/spi_clk:R vs. top|\spi0/spi_clk:R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.t_FSM_i6_LC_14_16_3/in3
Capture Clock    : spi0.t_FSM_i6_LC_14_16_3/clk
Setup Constraint : 1000000p
Path slack       : 993912p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001017

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   4622
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7105
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout                LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                                     LocalMux                       0              2483  993912  RISE       1
I__1103/O                                     LocalMux                     330              2812  993912  RISE       1
I__1104/I                                     InMux                          0              2812  993912  RISE       1
I__1104/O                                     InMux                        259              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/in0                     LogicCell40_SEQ_MODE_0000      0              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/lcout                   LogicCell40_SEQ_MODE_0000    449              3521  993912  RISE       1
I__1080/I                                     LocalMux                       0              3521  993912  RISE       1
I__1080/O                                     LocalMux                     330              3850  993912  RISE       1
I__1081/I                                     InMux                          0              3850  993912  RISE       1
I__1081/O                                     InMux                        259              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/in0    LogicCell40_SEQ_MODE_0000      0              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4559  993912  RISE       1
I__1087/I                                     LocalMux                       0              4559  993912  RISE       1
I__1087/O                                     LocalMux                     330              4888  993912  RISE       1
I__1088/I                                     InMux                          0              4888  993912  RISE       1
I__1088/O                                     InMux                        259              5148  993912  RISE       1
I__1089/I                                     CascadeMux                     0              5148  993912  RISE       1
I__1089/O                                     CascadeMux                     0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/in2    LogicCell40_SEQ_MODE_0000      0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_0000    379              5527  993912  RISE       1
I__1108/I                                     LocalMux                       0              5527  993912  RISE       1
I__1108/O                                     LocalMux                     330              5856  993912  RISE       1
I__1109/I                                     InMux                          0              5856  993912  RISE       1
I__1109/O                                     InMux                        259              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/in1                  LogicCell40_SEQ_MODE_0000      0              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/lcout                LogicCell40_SEQ_MODE_0000    400              6516  993912  RISE      15
I__1430/I                                     LocalMux                       0              6516  993912  RISE       1
I__1430/O                                     LocalMux                     330              6845  993912  RISE       1
I__1439/I                                     InMux                          0              6845  993912  RISE       1
I__1439/O                                     InMux                        259              7105  993912  RISE       1
spi0.t_FSM_i6_LC_14_16_3/in3                  LogicCell40_SEQ_MODE_1010      0              7105  993912  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i6_LC_14_16_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1


5.2::Critical Path Report for (top|\spi0/spi_clk:R vs. top|\spi0/spi_clk:F)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i0_LC_17_16_0/sr
Capture Clock    : spi0.tx_shift_reg_i0_LC_17_16_0/clk
Setup Constraint : 500000p
Path slack       : 496459p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1543
- Setup Time                                           -203
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   2398
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4881
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2107/I                           LocalMux                       0              2483  496458  RISE       1
I__2107/O                           LocalMux                     330              2812  496458  RISE       1
I__2115/I                           InMux                          0              2812  496458  RISE       1
I__2115/O                           InMux                        259              3072  496458  RISE       1
spi0.i1_1_lut_LC_14_18_5/in3        LogicCell40_SEQ_MODE_0000      0              3072  496458  RISE       1
spi0.i1_1_lut_LC_14_18_5/lcout      LogicCell40_SEQ_MODE_0000    316              3387  496458  RISE       1
I__2365/I                           Odrv4                          0              3387  496458  RISE       1
I__2365/O                           Odrv4                        351              3738  496458  RISE       1
I__2366/I                           Span4Mux_v                     0              3738  496458  RISE       1
I__2366/O                           Span4Mux_v                   351              4089  496458  RISE       1
I__2367/I                           LocalMux                       0              4089  496458  RISE       1
I__2367/O                           LocalMux                     330              4418  496458  RISE       1
I__2368/I                           SRMux                          0              4418  496458  RISE       1
I__2368/O                           SRMux                        463              4881  496458  RISE       1
spi0.tx_shift_reg_i0_LC_17_16_0/sr  LogicCell40_SEQ_MODE_1000      0              4881  496458  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2053/I                            Odrv4                          0                 0  FALL       1
I__2053/O                            Odrv4                        372               372  FALL       1
I__2061/I                            Span4Mux_h                     0               372  FALL       1
I__2061/O                            Span4Mux_h                   316               687  FALL       1
I__2073/I                            Span4Mux_h                     0               687  FALL       1
I__2073/O                            Span4Mux_h                   316              1003  FALL       1
I__2085/I                            LocalMux                       0              1003  FALL       1
I__2085/O                            LocalMux                     309              1312  FALL       1
I__2095/I                            ClkMux                         0              1312  FALL       1
I__2095/O                            ClkMux                       231              1543  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1543  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1543  RISE       1
spi0.tx_shift_reg_i0_LC_17_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1543  RISE       1


5.3::Critical Path Report for (top|\spi0/spi_clk:F vs. top|\spi0/spi_clk:F)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i9_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i10_LC_16_15_1/in0
Capture Clock    : spi0.tx_shift_reg_i10_LC_16_15_1/clk
Setup Constraint : 1000000p
Path slack       : 997306p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1227
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000757

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1971
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3451
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i9_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i9_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2511  997307  RISE       1
I__1809/I                              Odrv4                          0              2511  997307  RISE       1
I__1809/O                              Odrv4                        351              2861  997307  RISE       1
I__1810/I                              LocalMux                       0              2861  997307  RISE       1
I__1810/O                              LocalMux                     330              3191  997307  RISE       1
I__1811/I                              InMux                          0              3191  997307  RISE       1
I__1811/O                              InMux                        259              3451  997307  RISE       1
spi0.tx_shift_reg_i10_LC_16_15_1/in0   LogicCell40_SEQ_MODE_1000      0              3451  997307  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i10_LC_16_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: SOUT      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SOUT
Clock Port        : spi0.spi_clk_76_LC_12_19_2/lcout
Clock Reference   : top|\spi0/spi_clk:R
Setup Time        : 2617


Data Path Delay                3858
+ Setup Time                    400
- Capture Clock Path Delay    -1641
---------------------------- ------
Setup to Clock                 2617

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
SOUT                               top                        0      0                  RISE  1       
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                     590    590                RISE  1       
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__2175/I                          Odrv12                     0      1207               RISE  1       
I__2175/O                          Odrv12                     491    1698               RISE  1       
I__2177/I                          Span12Mux_h                0      1698               RISE  1       
I__2177/O                          Span12Mux_h                491    2189               RISE  1       
I__2179/I                          Sp12to4                    0      2189               RISE  1       
I__2179/O                          Sp12to4                    428    2617               RISE  1       
I__2181/I                          Span4Mux_h                 0      2617               RISE  1       
I__2181/O                          Span4Mux_h                 302    2918               RISE  1       
I__2183/I                          Span4Mux_v                 0      2918               RISE  1       
I__2183/O                          Span4Mux_v                 351    3269               RISE  1       
I__2185/I                          LocalMux                   0      3269               RISE  1       
I__2185/O                          LocalMux                   330    3599               RISE  1       
I__2187/I                          InMux                      0      3599               RISE  1       
I__2187/O                          InMux                      259    3858               RISE  1       
spi0.rx__5_i1_LC_16_18_2/in1       LogicCell40_SEQ_MODE_1000  0      3858               RISE  1       

Capture Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  46      
I__2053/I                         Odrv4                      0      0                  RISE  1       
I__2053/O                         Odrv4                      351    351                RISE  1       
I__2061/I                         Span4Mux_h                 0      351                RISE  1       
I__2061/O                         Span4Mux_h                 302    652                RISE  1       
I__2071/I                         Span4Mux_v                 0      652                RISE  1       
I__2071/O                         Span4Mux_v                 351    1003               RISE  1       
I__2083/I                         LocalMux                   0      1003               RISE  1       
I__2083/O                         LocalMux                   330    1333               RISE  1       
I__2093/I                         ClkMux                     0      1333               RISE  1       
I__2093/O                         ClkMux                     309    1641               RISE  1       
spi0.rx__5_i1_LC_16_18_2/clk      LogicCell40_SEQ_MODE_1000  0      1641               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: DEBUG_6   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_6
Clock Port         : spi0.spi_clk_76_LC_12_19_2/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 12509


Launch Clock Path Delay        1943
+ Clock To Q Delay              540
+ Data Path Delay             10026
---------------------------- ------
Clock To Out Delay            12509

Launch Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  46      
I__2050/I                         Odrv4                      0      0                  RISE  1       
I__2050/O                         Odrv4                      351    351                RISE  1       
I__2057/I                         Span4Mux_h                 0      351                RISE  1       
I__2057/O                         Span4Mux_h                 302    652                RISE  1       
I__2065/I                         Span4Mux_h                 0      652                RISE  1       
I__2065/O                         Span4Mux_h                 302    954                RISE  1       
I__2076/I                         Span4Mux_v                 0      954                RISE  1       
I__2076/O                         Span4Mux_v                 351    1305               RISE  1       
I__2088/I                         LocalMux                   0      1305               RISE  1       
I__2088/O                         LocalMux                   330    1634               RISE  1       
I__2097/I                         ClkMux                     0      1634               RISE  1       
I__2097/O                         ClkMux                     309    1943               RISE  1       
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010  0      1943               RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.state_reg_i0_LC_15_17_7/lcout                               LogicCell40_SEQ_MODE_1010  540    2483               RISE  12      
I__2110/I                                                        Odrv4                      0      2483               RISE  1       
I__2110/O                                                        Odrv4                      351    2833               RISE  1       
I__2121/I                                                        LocalMux                   0      2833               RISE  1       
I__2121/O                                                        LocalMux                   330    3163               RISE  1       
I__2127/I                                                        InMux                      0      3163               RISE  1       
I__2127/O                                                        InMux                      259    3423               RISE  1       
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_3_lut_LC_14_15_5/in1    LogicCell40_SEQ_MODE_0000  0      3423               RISE  1       
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_3_lut_LC_14_15_5/lcout  LogicCell40_SEQ_MODE_0000  400    3822               RISE  2       
I__1043/I                                                        LocalMux                   0      3822               RISE  1       
I__1043/O                                                        LocalMux                   330    4152               RISE  1       
I__1045/I                                                        InMux                      0      4152               RISE  1       
I__1045/O                                                        InMux                      259    4411               RISE  1       
spi0.i2_3_lut_LC_13_16_2/in0                                     LogicCell40_SEQ_MODE_0000  0      4411               RISE  1       
spi0.i2_3_lut_LC_13_16_2/lcout                                   LogicCell40_SEQ_MODE_0000  386    4797               FALL  2       
I__901/I                                                         Odrv12                     0      4797               FALL  1       
I__901/O                                                         Odrv12                     540    5337               FALL  1       
I__903/I                                                         Span12Mux_v                0      5337               FALL  1       
I__903/O                                                         Span12Mux_v                540    5877               FALL  1       
I__905/I                                                         Span12Mux_h                0      5877               FALL  1       
I__905/O                                                         Span12Mux_h                540    6417               FALL  1       
I__907/I                                                         Sp12to4                    0      6417               FALL  1       
I__907/O                                                         Sp12to4                    449    6866               FALL  1       
I__909/I                                                         Span4Mux_s2_h              0      6866               FALL  1       
I__909/O                                                         Span4Mux_s2_h              203    7070               FALL  1       
I__911/I                                                         IoSpan4Mux                 0      7070               FALL  1       
I__911/O                                                         IoSpan4Mux                 323    7392               FALL  1       
I__913/I                                                         LocalMux                   0      7392               FALL  1       
I__913/O                                                         LocalMux                   309    7701               FALL  1       
I__915/I                                                         IoInMux                    0      7701               FALL  1       
I__915/O                                                         IoInMux                    217    7918               FALL  1       
DEBUG_6_pad_preio/DOUT0                                          PRE_IO_PIN_TYPE_011001     0      7918               FALL  1       
DEBUG_6_pad_preio/PADOUT                                         PRE_IO_PIN_TYPE_011001     2237   10155              FALL  1       
DEBUG_6_pad_iopad/DIN                                            IO_PAD                     0      10155              FALL  1       
DEBUG_6_pad_iopad/PACKAGEPIN:out                                 IO_PAD                     2353   12509              FALL  1       
DEBUG_6                                                          top                        0      12509              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_6
Clock Port         : spi0.spi_clk_76_LC_12_19_2/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 8988


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8988
---------------------------- ------
Clock To Out Delay             8988

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  FALL  46      
I__2052/I                         Odrv4                      0      0                  FALL  1       
I__2052/O                         Odrv4                      372    372                FALL  1       
I__2059/I                         LocalMux                   0      372                FALL  1       
I__2059/O                         LocalMux                   309    680                FALL  1       
I__2068/I                         InMux                      0      680                FALL  1       
I__2068/O                         InMux                      217    898                FALL  1       
spi0.i2_3_lut_LC_13_16_2/in1      LogicCell40_SEQ_MODE_0000  0      898                FALL  1       
spi0.i2_3_lut_LC_13_16_2/lcout    LogicCell40_SEQ_MODE_0000  379    1276               FALL  2       
I__901/I                          Odrv12                     0      1276               FALL  1       
I__901/O                          Odrv12                     540    1816               FALL  1       
I__903/I                          Span12Mux_v                0      1816               FALL  1       
I__903/O                          Span12Mux_v                540    2357               FALL  1       
I__905/I                          Span12Mux_h                0      2357               FALL  1       
I__905/O                          Span12Mux_h                540    2897               FALL  1       
I__907/I                          Sp12to4                    0      2897               FALL  1       
I__907/O                          Sp12to4                    449    3345               FALL  1       
I__909/I                          Span4Mux_s2_h              0      3345               FALL  1       
I__909/O                          Span4Mux_s2_h              203    3549               FALL  1       
I__911/I                          IoSpan4Mux                 0      3549               FALL  1       
I__911/O                          IoSpan4Mux                 323    3871               FALL  1       
I__913/I                          LocalMux                   0      3871               FALL  1       
I__913/O                          LocalMux                   309    4180               FALL  1       
I__915/I                          IoInMux                    0      4180               FALL  1       
I__915/O                          IoInMux                    217    4397               FALL  1       
DEBUG_6_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4397               FALL  1       
DEBUG_6_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6635               FALL  1       
DEBUG_6_pad_iopad/DIN             IO_PAD                     0      6635               FALL  1       
DEBUG_6_pad_iopad/PACKAGEPIN:out  IO_PAD                     2353   8988               FALL  1       
DEBUG_6                           top                        0      8988               FALL  1       

6.2.2::Path details for port: SCK       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCK
Clock Port         : spi0.spi_clk_76_LC_12_19_2/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 12495


Launch Clock Path Delay        1943
+ Clock To Q Delay              540
+ Data Path Delay             10012
---------------------------- ------
Clock To Out Delay            12495

Launch Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  46      
I__2050/I                         Odrv4                      0      0                  RISE  1       
I__2050/O                         Odrv4                      351    351                RISE  1       
I__2057/I                         Span4Mux_h                 0      351                RISE  1       
I__2057/O                         Span4Mux_h                 302    652                RISE  1       
I__2065/I                         Span4Mux_h                 0      652                RISE  1       
I__2065/O                         Span4Mux_h                 302    954                RISE  1       
I__2076/I                         Span4Mux_v                 0      954                RISE  1       
I__2076/O                         Span4Mux_v                 351    1305               RISE  1       
I__2088/I                         LocalMux                   0      1305               RISE  1       
I__2088/O                         LocalMux                   330    1634               RISE  1       
I__2097/I                         ClkMux                     0      1634               RISE  1       
I__2097/O                         ClkMux                     309    1943               RISE  1       
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010  0      1943               RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.state_reg_i0_LC_15_17_7/lcout                               LogicCell40_SEQ_MODE_1010  540    2483               RISE  12      
I__2110/I                                                        Odrv4                      0      2483               RISE  1       
I__2110/O                                                        Odrv4                      351    2833               RISE  1       
I__2121/I                                                        LocalMux                   0      2833               RISE  1       
I__2121/O                                                        LocalMux                   330    3163               RISE  1       
I__2127/I                                                        InMux                      0      3163               RISE  1       
I__2127/O                                                        InMux                      259    3423               RISE  1       
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_3_lut_LC_14_15_5/in1    LogicCell40_SEQ_MODE_0000  0      3423               RISE  1       
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_3_lut_LC_14_15_5/lcout  LogicCell40_SEQ_MODE_0000  400    3822               RISE  2       
I__1043/I                                                        LocalMux                   0      3822               RISE  1       
I__1043/O                                                        LocalMux                   330    4152               RISE  1       
I__1045/I                                                        InMux                      0      4152               RISE  1       
I__1045/O                                                        InMux                      259    4411               RISE  1       
spi0.i2_3_lut_LC_13_16_2/in0                                     LogicCell40_SEQ_MODE_0000  0      4411               RISE  1       
spi0.i2_3_lut_LC_13_16_2/lcout                                   LogicCell40_SEQ_MODE_0000  386    4797               FALL  2       
I__901/I                                                         Odrv12                     0      4797               FALL  1       
I__901/O                                                         Odrv12                     540    5337               FALL  1       
I__902/I                                                         Span12Mux_h                0      5337               FALL  1       
I__902/O                                                         Span12Mux_h                540    5877               FALL  1       
I__904/I                                                         Span12Mux_v                0      5877               FALL  1       
I__904/O                                                         Span12Mux_v                540    6417               FALL  1       
I__906/I                                                         Sp12to4                    0      6417               FALL  1       
I__906/O                                                         Sp12to4                    449    6866               FALL  1       
I__908/I                                                         Span4Mux_s0_v              0      6866               FALL  1       
I__908/O                                                         Span4Mux_s0_v              189    7056               FALL  1       
I__910/I                                                         IoSpan4Mux                 0      7056               FALL  1       
I__910/O                                                         IoSpan4Mux                 323    7378               FALL  1       
I__912/I                                                         LocalMux                   0      7378               FALL  1       
I__912/O                                                         LocalMux                   309    7687               FALL  1       
I__914/I                                                         IoInMux                    0      7687               FALL  1       
I__914/O                                                         IoInMux                    217    7904               FALL  1       
SCK_pad_preio/DOUT0                                              PRE_IO_PIN_TYPE_011001     0      7904               FALL  1       
SCK_pad_preio/PADOUT                                             PRE_IO_PIN_TYPE_011001     2237   10141              FALL  1       
SCK_pad_iopad/DIN                                                IO_PAD                     0      10141              FALL  1       
SCK_pad_iopad/PACKAGEPIN:out                                     IO_PAD                     2353   12495              FALL  1       
SCK                                                              top                        0      12495              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCK
Clock Port         : spi0.spi_clk_76_LC_12_19_2/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 8974


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8974
---------------------------- ------
Clock To Out Delay             8974

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  FALL  46      
I__2052/I                         Odrv4                      0      0                  FALL  1       
I__2052/O                         Odrv4                      372    372                FALL  1       
I__2059/I                         LocalMux                   0      372                FALL  1       
I__2059/O                         LocalMux                   309    680                FALL  1       
I__2068/I                         InMux                      0      680                FALL  1       
I__2068/O                         InMux                      217    898                FALL  1       
spi0.i2_3_lut_LC_13_16_2/in1      LogicCell40_SEQ_MODE_0000  0      898                FALL  1       
spi0.i2_3_lut_LC_13_16_2/lcout    LogicCell40_SEQ_MODE_0000  379    1276               FALL  2       
I__901/I                          Odrv12                     0      1276               FALL  1       
I__901/O                          Odrv12                     540    1816               FALL  1       
I__902/I                          Span12Mux_h                0      1816               FALL  1       
I__902/O                          Span12Mux_h                540    2357               FALL  1       
I__904/I                          Span12Mux_v                0      2357               FALL  1       
I__904/O                          Span12Mux_v                540    2897               FALL  1       
I__906/I                          Sp12to4                    0      2897               FALL  1       
I__906/O                          Sp12to4                    449    3345               FALL  1       
I__908/I                          Span4Mux_s0_v              0      3345               FALL  1       
I__908/O                          Span4Mux_s0_v              189    3535               FALL  1       
I__910/I                          IoSpan4Mux                 0      3535               FALL  1       
I__910/O                          IoSpan4Mux                 323    3857               FALL  1       
I__912/I                          LocalMux                   0      3857               FALL  1       
I__912/O                          LocalMux                   309    4166               FALL  1       
I__914/I                          IoInMux                    0      4166               FALL  1       
I__914/O                          IoInMux                    217    4383               FALL  1       
SCK_pad_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      4383               FALL  1       
SCK_pad_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   6621               FALL  1       
SCK_pad_iopad/DIN                 IO_PAD                     0      6621               FALL  1       
SCK_pad_iopad/PACKAGEPIN:out      IO_PAD                     2353   8974               FALL  1       
SCK                               top                        0      8974               FALL  1       

6.2.3::Path details for port: SDAT      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SDAT
Clock Port         : spi0.spi_clk_76_LC_12_19_2/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 9886


Launch Clock Path Delay        1971
+ Clock To Q Delay              540
+ Data Path Delay              7375
---------------------------- ------
Clock To Out Delay             9886

Launch Clock Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000  0      0                  FALL  46      
I__2050/I                             Odrv4                      0      0                  FALL  1       
I__2050/O                             Odrv4                      372    372                FALL  1       
I__2057/I                             Span4Mux_h                 0      372                FALL  1       
I__2057/O                             Span4Mux_h                 316    687                FALL  1       
I__2066/I                             Span4Mux_v                 0      687                FALL  1       
I__2066/O                             Span4Mux_v                 372    1059               FALL  1       
I__2080/I                             Span4Mux_v                 0      1059               FALL  1       
I__2080/O                             Span4Mux_v                 372    1431               FALL  1       
I__2092/I                             LocalMux                   0      1431               FALL  1       
I__2092/O                             LocalMux                   309    1739               FALL  1       
I__2100/I                             ClkMux                     0      1739               FALL  1       
I__2100/O                             ClkMux                     231    1971               FALL  1       
INVspi0.tx_shift_reg_i15C/I           INV                        0      1971               FALL  1       
INVspi0.tx_shift_reg_i15C/O           INV                        0      1971               RISE  1       
spi0.tx_shift_reg_i15_LC_15_14_0/clk  LogicCell40_SEQ_MODE_1001  0      1971               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.tx_shift_reg_i15_LC_15_14_0/lcout  LogicCell40_SEQ_MODE_1001  540    2511               FALL  1       
I__1286/I                               Odrv12                     0      2511               FALL  1       
I__1286/O                               Odrv12                     540    3051               FALL  1       
I__1287/I                               Span12Mux_v                0      3051               FALL  1       
I__1287/O                               Span12Mux_v                540    3591               FALL  1       
I__1288/I                               Span12Mux_h                0      3591               FALL  1       
I__1288/O                               Span12Mux_h                540    4131               FALL  1       
I__1289/I                               Sp12to4                    0      4131               FALL  1       
I__1289/O                               Sp12to4                    449    4580               FALL  1       
I__1290/I                               Span4Mux_s0_v              0      4580               FALL  1       
I__1290/O                               Span4Mux_s0_v              189    4769               FALL  1       
I__1291/I                               LocalMux                   0      4769               FALL  1       
I__1291/O                               LocalMux                   309    5078               FALL  1       
I__1292/I                               IoInMux                    0      5078               FALL  1       
I__1292/O                               IoInMux                    217    5295               FALL  1       
SDAT_pad_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      5295               FALL  1       
SDAT_pad_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   7532               FALL  1       
SDAT_pad_iopad/DIN                      IO_PAD                     0      7532               FALL  1       
SDAT_pad_iopad/PACKAGEPIN:out           IO_PAD                     2353   9886               FALL  1       
SDAT                                    top                        0      9886               FALL  1       

6.2.4::Path details for port: SEN       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEN
Clock Port         : spi0.spi_clk_76_LC_12_19_2/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 8146


Launch Clock Path Delay         989
+ Clock To Q Delay              540
+ Data Path Delay              6617
---------------------------- ------
Clock To Out Delay             8146

Launch Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  46      
I__2050/I                         Odrv4                      0      0                  RISE  1       
I__2050/O                         Odrv4                      351    351                RISE  1       
I__2056/I                         LocalMux                   0      351                RISE  1       
I__2056/O                         LocalMux                   330    680                RISE  1       
I__2063/I                         ClkMux                     0      680                RISE  1       
I__2063/O                         ClkMux                     309    989                RISE  1       
spi0.CS_81_LC_13_19_2/clk         LogicCell40_SEQ_MODE_1011  0      989                RISE  1       

Data Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.CS_81_LC_13_19_2/lcout   LogicCell40_SEQ_MODE_1011  540    1529               FALL  2       
I__857/I                      Odrv12                     0      1529               FALL  1       
I__857/O                      Odrv12                     540    2069               FALL  1       
I__859/I                      Span12Mux_h                0      2069               FALL  1       
I__859/O                      Span12Mux_h                540    2609               FALL  1       
I__861/I                      Span12Mux_s9_v             0      2609               FALL  1       
I__861/O                      Span12Mux_s9_v             421    3030               FALL  1       
I__862/I                      LocalMux                   0      3030               FALL  1       
I__862/O                      LocalMux                   309    3338               FALL  1       
I__863/I                      IoInMux                    0      3338               FALL  1       
I__863/O                      IoInMux                    217    3556               FALL  1       
SEN_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3556               FALL  1       
SEN_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   5793               FALL  1       
SEN_pad_iopad/DIN             IO_PAD                     0      5793               FALL  1       
SEN_pad_iopad/PACKAGEPIN:out  IO_PAD                     2353   8146               FALL  1       
SEN                           top                        0      8146               FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: DEBUG_5   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DEBUG_5
Input Port       : SOUT
Pad to Pad Delay : 9038

Pad to Pad Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SOUT                               top                     0      0                  RISE  1       
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                  590    590                RISE  1       
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001  463    1053               FALL  1       
I__2176/I                          Odrv12                  0      1053               FALL  1       
I__2176/O                          Odrv12                  540    1593               FALL  1       
I__2178/I                          Span12Mux_v             0      1593               FALL  1       
I__2178/O                          Span12Mux_v             540    2133               FALL  1       
I__2180/I                          Span12Mux_v             0      2133               FALL  1       
I__2180/O                          Span12Mux_v             540    2673               FALL  1       
I__2182/I                          Span12Mux_h             0      2673               FALL  1       
I__2182/O                          Span12Mux_h             540    3213               FALL  1       
I__2184/I                          Span12Mux_h             0      3213               FALL  1       
I__2184/O                          Span12Mux_h             540    3753               FALL  1       
I__2186/I                          Span12Mux_s2_h          0      3753               FALL  1       
I__2186/O                          Span12Mux_s2_h          168    3921               FALL  1       
I__2188/I                          LocalMux                0      3921               FALL  1       
I__2188/O                          LocalMux                309    4230               FALL  1       
I__2189/I                          IoInMux                 0      4230               FALL  1       
I__2189/O                          IoInMux                 217    4447               FALL  1       
DEBUG_5_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001  0      4447               FALL  1       
DEBUG_5_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001  2237   6685               FALL  1       
DEBUG_5_pad_iopad/DIN              IO_PAD                  0      6685               FALL  1       
DEBUG_5_pad_iopad/PACKAGEPIN:out   IO_PAD                  2353   9038               FALL  1       
DEBUG_5                            top                     0      9038               FALL  1       

6.3.2::Path details for port: DEBUG_9   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DEBUG_9
Input Port       : FR_RXF
Pad to Pad Delay : 9571

Pad to Pad Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
FR_RXF                             top                     0      0                  RISE  1       
DEBUG_9_c_pad_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
DEBUG_9_c_pad_iopad/DOUT           IO_PAD                  590    590                RISE  1       
DEBUG_9_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
DEBUG_9_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001  463    1053               FALL  1       
I__463/I                           Odrv12                  0      1053               FALL  1       
I__463/O                           Odrv12                  540    1593               FALL  1       
I__464/I                           Span12Mux_v             0      1593               FALL  1       
I__464/O                           Span12Mux_v             540    2133               FALL  1       
I__465/I                           Span12Mux_v             0      2133               FALL  1       
I__465/O                           Span12Mux_v             540    2673               FALL  1       
I__466/I                           Span12Mux_h             0      2673               FALL  1       
I__466/O                           Span12Mux_h             540    3213               FALL  1       
I__467/I                           Span12Mux_h             0      3213               FALL  1       
I__467/O                           Span12Mux_h             540    3753               FALL  1       
I__468/I                           Sp12to4                 0      3753               FALL  1       
I__468/O                           Sp12to4                 449    4202               FALL  1       
I__469/I                           Span4Mux_s2_v           0      4202               FALL  1       
I__469/O                           Span4Mux_s2_v           252    4454               FALL  1       
I__470/I                           LocalMux                0      4454               FALL  1       
I__470/O                           LocalMux                309    4763               FALL  1       
I__471/I                           IoInMux                 0      4763               FALL  1       
I__471/O                           IoInMux                 217    4980               FALL  1       
DEBUG_9_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001  0      4980               FALL  1       
DEBUG_9_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001  2237   7218               FALL  1       
DEBUG_9_pad_iopad/DIN              IO_PAD                  0      7218               FALL  1       
DEBUG_9_pad_iopad/PACKAGEPIN:out   IO_PAD                  2353   9571               FALL  1       
DEBUG_9                            top                     0      9571               FALL  1       

6.3.3::Path details for port: SLM_CLK   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : SLM_CLK
Input Port       : ICE_SYSCLK
Pad to Pad Delay : 18317

Pad to Pad Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
ICE_SYSCLK                                           top                                 0      0                  RISE  1       
ICE_SYSCLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                              0      0                  RISE  1       
ICE_SYSCLK_pad_iopad/DOUT                            IO_PAD                              590    590                RISE  1       
ICE_SYSCLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001              0      590                RISE  1       
ICE_SYSCLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001              617    1207               RISE  1       
I__446/I                                             Odrv12                              0      1207               RISE  1       
I__446/O                                             Odrv12                              491    1698               RISE  1       
I__447/I                                             Span12Mux_v                         0      1698               RISE  1       
I__447/O                                             Span12Mux_v                         491    2189               RISE  1       
I__448/I                                             Span12Mux_h                         0      2189               RISE  1       
I__448/O                                             Span12Mux_h                         491    2680               RISE  1       
I__449/I                                             Sp12to4                             0      2680               RISE  1       
I__449/O                                             Sp12to4                             428    3108               RISE  1       
I__450/I                                             Span4Mux_s3_v                       0      3108               RISE  1       
I__450/O                                             Span4Mux_s3_v                       316    3423               RISE  1       
I__451/I                                             LocalMux                            0      3423               RISE  1       
I__451/O                                             LocalMux                            330    3753               RISE  1       
I__452/I                                             IoInMux                             0      3753               RISE  1       
I__452/O                                             IoInMux                             259    4013               RISE  1       
clock_inst.pll_config/REFERENCECLK                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4013               RISE  1       
clock_inst.pll_config/PLLOUTGLOBAL                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   7028               RISE  1       
I__459/I                                             GlobalMux                           0      7028               RISE  1       
I__459/O                                             GlobalMux                           154    7183               RISE  1       
I__460/I                                             Glb2LocalMux                        0      7183               RISE  1       
I__460/O                                             Glb2LocalMux                        449    7632               RISE  1       
I__461/I                                             LocalMux                            0      7632               RISE  1       
I__461/O                                             LocalMux                            330    7961               RISE  1       
I__462/I                                             InMux                               0      7961               RISE  1       
I__462/O                                             InMux                               259    8221               RISE  1       
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_7_10_7/in3    LogicCell40_SEQ_MODE_0000           0      8221               RISE  1       
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000           316    8536               RISE  1       
I__453/I                                             Odrv4                               0      8536               RISE  1       
I__453/O                                             Odrv4                               351    8887               RISE  1       
I__454/I                                             Span4Mux_h                          0      8887               RISE  1       
I__454/O                                             Span4Mux_h                          302    9188               RISE  1       
I__455/I                                             Span4Mux_s3_h                       0      9188               RISE  1       
I__455/O                                             Span4Mux_s3_h                       231    9420               RISE  1       
I__456/I                                             IoSpan4Mux                          0      9420               RISE  1       
I__456/O                                             IoSpan4Mux                          288    9707               RISE  1       
I__457/I                                             LocalMux                            0      9707               RISE  1       
I__457/O                                             LocalMux                            330    10037              RISE  1       
I__458/I                                             IoInMux                             0      10037              RISE  1       
I__458/O                                             IoInMux                             259    10297              RISE  1       
clk_gb/USERSIGNALTOGLOBALBUFFER                      ICE_GB                              0      10297              RISE  1       
clk_gb/GLOBALBUFFEROUTPUT                            ICE_GB                              617    10914              RISE  175     
I__2815/I                                            gio2CtrlBuf                         0      10914              RISE  1       
I__2815/O                                            gio2CtrlBuf                         0      10914              RISE  1       
I__2816/I                                            GlobalMux                           0      10914              RISE  1       
I__2816/O                                            GlobalMux                           154    11068              RISE  1       
I__2871/I                                            Glb2LocalMux                        0      11068              RISE  1       
I__2871/O                                            Glb2LocalMux                        449    11517              RISE  1       
I__2878/I                                            LocalMux                            0      11517              RISE  1       
I__2878/O                                            LocalMux                            330    11847              RISE  1       
I__2879/I                                            InMux                               0      11847              RISE  1       
I__2879/O                                            InMux                               259    12106              RISE  1       
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_6/in0       LogicCell40_SEQ_MODE_0000           0      12106              RISE  1       
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_6/lcout     LogicCell40_SEQ_MODE_0000           449    12555              RISE  1       
I__2811/I                                            Odrv4                               0      12555              RISE  1       
I__2811/O                                            Odrv4                               351    12906              RISE  1       
I__2812/I                                            Span4Mux_s3_h                       0      12906              RISE  1       
I__2812/O                                            Span4Mux_s3_h                       231    13137              RISE  1       
I__2813/I                                            LocalMux                            0      13137              RISE  1       
I__2813/O                                            LocalMux                            330    13467              RISE  1       
I__2814/I                                            IoInMux                             0      13467              RISE  1       
I__2814/O                                            IoInMux                             259    13726              RISE  1       
SLM_CLK_pad_preio/DOUT0                              PRE_IO_PIN_TYPE_011001              0      13726              RISE  1       
SLM_CLK_pad_preio/PADOUT                             PRE_IO_PIN_TYPE_011001              2237   15963              FALL  1       
SLM_CLK_pad_iopad/DIN                                IO_PAD                              0      15963              FALL  1       
SLM_CLK_pad_iopad/PACKAGEPIN:out                     IO_PAD                              2353   18317              FALL  1       
SLM_CLK                                              top                                 0      18317              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: SOUT      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SOUT
Clock Port        : spi0.spi_clk_76_LC_12_19_2/lcout
Clock Reference   : top|\spi0/spi_clk:R
Hold Time         : -2104


Capture Clock Path Delay       1641
+ Hold  Time                      0
- Data Path Delay             -3745
---------------------------- ------
Hold Time                     -2104

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
SOUT                               top                        0      0                  FALL  1       
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                     540    540                FALL  1       
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__2175/I                          Odrv12                     0      1003               FALL  1       
I__2175/O                          Odrv12                     540    1543               FALL  1       
I__2177/I                          Span12Mux_h                0      1543               FALL  1       
I__2177/O                          Span12Mux_h                540    2083               FALL  1       
I__2179/I                          Sp12to4                    0      2083               FALL  1       
I__2179/O                          Sp12to4                    449    2532               FALL  1       
I__2181/I                          Span4Mux_h                 0      2532               FALL  1       
I__2181/O                          Span4Mux_h                 316    2847               FALL  1       
I__2183/I                          Span4Mux_v                 0      2847               FALL  1       
I__2183/O                          Span4Mux_v                 372    3219               FALL  1       
I__2185/I                          LocalMux                   0      3219               FALL  1       
I__2185/O                          LocalMux                   309    3528               FALL  1       
I__2187/I                          InMux                      0      3528               FALL  1       
I__2187/O                          InMux                      217    3745               FALL  1       
spi0.rx__5_i1_LC_16_18_2/in1       LogicCell40_SEQ_MODE_1000  0      3745               FALL  1       

Capture Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  46      
I__2053/I                         Odrv4                      0      0                  RISE  1       
I__2053/O                         Odrv4                      351    351                RISE  1       
I__2061/I                         Span4Mux_h                 0      351                RISE  1       
I__2061/O                         Span4Mux_h                 302    652                RISE  1       
I__2071/I                         Span4Mux_v                 0      652                RISE  1       
I__2071/O                         Span4Mux_v                 351    1003               RISE  1       
I__2083/I                         LocalMux                   0      1003               RISE  1       
I__2083/O                         LocalMux                   330    1333               RISE  1       
I__2093/I                         ClkMux                     0      1333               RISE  1       
I__2093/O                         ClkMux                     309    1641               RISE  1       
spi0.rx__5_i1_LC_16_18_2/clk      LogicCell40_SEQ_MODE_1000  0      1641               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: DEBUG_6   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_6
Clock Port         : spi0.spi_clk_76_LC_12_19_2/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 8618


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8618
---------------------------- ------
Clock To Out Delay             8618

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  46      
I__2052/I                         Odrv4                      0      0                  RISE  1       
I__2052/O                         Odrv4                      351    351                RISE  1       
I__2059/I                         LocalMux                   0      351                RISE  1       
I__2059/O                         LocalMux                   330    680                RISE  1       
I__2068/I                         InMux                      0      680                RISE  1       
I__2068/O                         InMux                      259    940                RISE  1       
spi0.i2_3_lut_LC_13_16_2/in1      LogicCell40_SEQ_MODE_0000  0      940                RISE  1       
spi0.i2_3_lut_LC_13_16_2/lcout    LogicCell40_SEQ_MODE_0000  400    1340               RISE  2       
I__901/I                          Odrv12                     0      1340               RISE  1       
I__901/O                          Odrv12                     491    1831               RISE  1       
I__903/I                          Span12Mux_v                0      1831               RISE  1       
I__903/O                          Span12Mux_v                491    2321               RISE  1       
I__905/I                          Span12Mux_h                0      2321               RISE  1       
I__905/O                          Span12Mux_h                491    2812               RISE  1       
I__907/I                          Sp12to4                    0      2812               RISE  1       
I__907/O                          Sp12to4                    428    3240               RISE  1       
I__909/I                          Span4Mux_s2_h              0      3240               RISE  1       
I__909/O                          Span4Mux_s2_h              203    3444               RISE  1       
I__911/I                          IoSpan4Mux                 0      3444               RISE  1       
I__911/O                          IoSpan4Mux                 288    3731               RISE  1       
I__913/I                          LocalMux                   0      3731               RISE  1       
I__913/O                          LocalMux                   330    4061               RISE  1       
I__915/I                          IoInMux                    0      4061               RISE  1       
I__915/O                          IoInMux                    259    4320               RISE  1       
DEBUG_6_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4320               RISE  1       
DEBUG_6_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6326               RISE  1       
DEBUG_6_pad_iopad/DIN             IO_PAD                     0      6326               RISE  1       
DEBUG_6_pad_iopad/PACKAGEPIN:out  IO_PAD                     2292   8618               RISE  1       
DEBUG_6                           top                        0      8618               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_6
Clock Port         : spi0.spi_clk_76_LC_12_19_2/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 8988


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8988
---------------------------- ------
Clock To Out Delay             8988

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  FALL  46      
I__2052/I                         Odrv4                      0      0                  FALL  1       
I__2052/O                         Odrv4                      372    372                FALL  1       
I__2059/I                         LocalMux                   0      372                FALL  1       
I__2059/O                         LocalMux                   309    680                FALL  1       
I__2068/I                         InMux                      0      680                FALL  1       
I__2068/O                         InMux                      217    898                FALL  1       
spi0.i2_3_lut_LC_13_16_2/in1      LogicCell40_SEQ_MODE_0000  0      898                FALL  1       
spi0.i2_3_lut_LC_13_16_2/lcout    LogicCell40_SEQ_MODE_0000  379    1276               FALL  2       
I__901/I                          Odrv12                     0      1276               FALL  1       
I__901/O                          Odrv12                     540    1816               FALL  1       
I__903/I                          Span12Mux_v                0      1816               FALL  1       
I__903/O                          Span12Mux_v                540    2357               FALL  1       
I__905/I                          Span12Mux_h                0      2357               FALL  1       
I__905/O                          Span12Mux_h                540    2897               FALL  1       
I__907/I                          Sp12to4                    0      2897               FALL  1       
I__907/O                          Sp12to4                    449    3345               FALL  1       
I__909/I                          Span4Mux_s2_h              0      3345               FALL  1       
I__909/O                          Span4Mux_s2_h              203    3549               FALL  1       
I__911/I                          IoSpan4Mux                 0      3549               FALL  1       
I__911/O                          IoSpan4Mux                 323    3871               FALL  1       
I__913/I                          LocalMux                   0      3871               FALL  1       
I__913/O                          LocalMux                   309    4180               FALL  1       
I__915/I                          IoInMux                    0      4180               FALL  1       
I__915/O                          IoInMux                    217    4397               FALL  1       
DEBUG_6_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4397               FALL  1       
DEBUG_6_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6635               FALL  1       
DEBUG_6_pad_iopad/DIN             IO_PAD                     0      6635               FALL  1       
DEBUG_6_pad_iopad/PACKAGEPIN:out  IO_PAD                     2353   8988               FALL  1       
DEBUG_6                           top                        0      8988               FALL  1       

6.5.2::Path details for port: SCK       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCK
Clock Port         : spi0.spi_clk_76_LC_12_19_2/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 8618


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8618
---------------------------- ------
Clock To Out Delay             8618

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  46      
I__2052/I                         Odrv4                      0      0                  RISE  1       
I__2052/O                         Odrv4                      351    351                RISE  1       
I__2059/I                         LocalMux                   0      351                RISE  1       
I__2059/O                         LocalMux                   330    680                RISE  1       
I__2068/I                         InMux                      0      680                RISE  1       
I__2068/O                         InMux                      259    940                RISE  1       
spi0.i2_3_lut_LC_13_16_2/in1      LogicCell40_SEQ_MODE_0000  0      940                RISE  1       
spi0.i2_3_lut_LC_13_16_2/lcout    LogicCell40_SEQ_MODE_0000  400    1340               RISE  2       
I__901/I                          Odrv12                     0      1340               RISE  1       
I__901/O                          Odrv12                     491    1831               RISE  1       
I__902/I                          Span12Mux_h                0      1831               RISE  1       
I__902/O                          Span12Mux_h                491    2321               RISE  1       
I__904/I                          Span12Mux_v                0      2321               RISE  1       
I__904/O                          Span12Mux_v                491    2812               RISE  1       
I__906/I                          Sp12to4                    0      2812               RISE  1       
I__906/O                          Sp12to4                    428    3240               RISE  1       
I__908/I                          Span4Mux_s0_v              0      3240               RISE  1       
I__908/O                          Span4Mux_s0_v              203    3444               RISE  1       
I__910/I                          IoSpan4Mux                 0      3444               RISE  1       
I__910/O                          IoSpan4Mux                 288    3731               RISE  1       
I__912/I                          LocalMux                   0      3731               RISE  1       
I__912/O                          LocalMux                   330    4061               RISE  1       
I__914/I                          IoInMux                    0      4061               RISE  1       
I__914/O                          IoInMux                    259    4320               RISE  1       
SCK_pad_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      4320               RISE  1       
SCK_pad_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   6326               RISE  1       
SCK_pad_iopad/DIN                 IO_PAD                     0      6326               RISE  1       
SCK_pad_iopad/PACKAGEPIN:out      IO_PAD                     2292   8618               RISE  1       
SCK                               top                        0      8618               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCK
Clock Port         : spi0.spi_clk_76_LC_12_19_2/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 8974


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8974
---------------------------- ------
Clock To Out Delay             8974

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  FALL  46      
I__2052/I                         Odrv4                      0      0                  FALL  1       
I__2052/O                         Odrv4                      372    372                FALL  1       
I__2059/I                         LocalMux                   0      372                FALL  1       
I__2059/O                         LocalMux                   309    680                FALL  1       
I__2068/I                         InMux                      0      680                FALL  1       
I__2068/O                         InMux                      217    898                FALL  1       
spi0.i2_3_lut_LC_13_16_2/in1      LogicCell40_SEQ_MODE_0000  0      898                FALL  1       
spi0.i2_3_lut_LC_13_16_2/lcout    LogicCell40_SEQ_MODE_0000  379    1276               FALL  2       
I__901/I                          Odrv12                     0      1276               FALL  1       
I__901/O                          Odrv12                     540    1816               FALL  1       
I__902/I                          Span12Mux_h                0      1816               FALL  1       
I__902/O                          Span12Mux_h                540    2357               FALL  1       
I__904/I                          Span12Mux_v                0      2357               FALL  1       
I__904/O                          Span12Mux_v                540    2897               FALL  1       
I__906/I                          Sp12to4                    0      2897               FALL  1       
I__906/O                          Sp12to4                    449    3345               FALL  1       
I__908/I                          Span4Mux_s0_v              0      3345               FALL  1       
I__908/O                          Span4Mux_s0_v              189    3535               FALL  1       
I__910/I                          IoSpan4Mux                 0      3535               FALL  1       
I__910/O                          IoSpan4Mux                 323    3857               FALL  1       
I__912/I                          LocalMux                   0      3857               FALL  1       
I__912/O                          LocalMux                   309    4166               FALL  1       
I__914/I                          IoInMux                    0      4166               FALL  1       
I__914/O                          IoInMux                    217    4383               FALL  1       
SCK_pad_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      4383               FALL  1       
SCK_pad_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   6621               FALL  1       
SCK_pad_iopad/DIN                 IO_PAD                     0      6621               FALL  1       
SCK_pad_iopad/PACKAGEPIN:out      IO_PAD                     2353   8974               FALL  1       
SCK                               top                        0      8974               FALL  1       

6.5.3::Path details for port: SDAT      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SDAT
Clock Port         : spi0.spi_clk_76_LC_12_19_2/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 9501


Launch Clock Path Delay        1971
+ Clock To Q Delay              540
+ Data Path Delay              6990
---------------------------- ------
Clock To Out Delay             9501

Launch Clock Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000  0      0                  FALL  46      
I__2050/I                             Odrv4                      0      0                  FALL  1       
I__2050/O                             Odrv4                      372    372                FALL  1       
I__2057/I                             Span4Mux_h                 0      372                FALL  1       
I__2057/O                             Span4Mux_h                 316    687                FALL  1       
I__2066/I                             Span4Mux_v                 0      687                FALL  1       
I__2066/O                             Span4Mux_v                 372    1059               FALL  1       
I__2080/I                             Span4Mux_v                 0      1059               FALL  1       
I__2080/O                             Span4Mux_v                 372    1431               FALL  1       
I__2092/I                             LocalMux                   0      1431               FALL  1       
I__2092/O                             LocalMux                   309    1739               FALL  1       
I__2100/I                             ClkMux                     0      1739               FALL  1       
I__2100/O                             ClkMux                     231    1971               FALL  1       
INVspi0.tx_shift_reg_i15C/I           INV                        0      1971               FALL  1       
INVspi0.tx_shift_reg_i15C/O           INV                        0      1971               RISE  1       
spi0.tx_shift_reg_i15_LC_15_14_0/clk  LogicCell40_SEQ_MODE_1001  0      1971               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.tx_shift_reg_i15_LC_15_14_0/lcout  LogicCell40_SEQ_MODE_1001  540    2511               RISE  1       
I__1286/I                               Odrv12                     0      2511               RISE  1       
I__1286/O                               Odrv12                     491    3002               RISE  1       
I__1287/I                               Span12Mux_v                0      3002               RISE  1       
I__1287/O                               Span12Mux_v                491    3493               RISE  1       
I__1288/I                               Span12Mux_h                0      3493               RISE  1       
I__1288/O                               Span12Mux_h                491    3984               RISE  1       
I__1289/I                               Sp12to4                    0      3984               RISE  1       
I__1289/O                               Sp12to4                    428    4411               RISE  1       
I__1290/I                               Span4Mux_s0_v              0      4411               RISE  1       
I__1290/O                               Span4Mux_s0_v              203    4615               RISE  1       
I__1291/I                               LocalMux                   0      4615               RISE  1       
I__1291/O                               LocalMux                   330    4944               RISE  1       
I__1292/I                               IoInMux                    0      4944               RISE  1       
I__1292/O                               IoInMux                    259    5204               RISE  1       
SDAT_pad_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      5204               RISE  1       
SDAT_pad_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2006   7210               RISE  1       
SDAT_pad_iopad/DIN                      IO_PAD                     0      7210               RISE  1       
SDAT_pad_iopad/PACKAGEPIN:out           IO_PAD                     2292   9501               RISE  1       
SDAT                                    top                        0      9501               RISE  1       

6.5.4::Path details for port: SEN       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEN
Clock Port         : spi0.spi_clk_76_LC_12_19_2/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 7776


Launch Clock Path Delay         989
+ Clock To Q Delay              540
+ Data Path Delay              6247
---------------------------- ------
Clock To Out Delay             7776

Launch Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  46      
I__2050/I                         Odrv4                      0      0                  RISE  1       
I__2050/O                         Odrv4                      351    351                RISE  1       
I__2056/I                         LocalMux                   0      351                RISE  1       
I__2056/O                         LocalMux                   330    680                RISE  1       
I__2063/I                         ClkMux                     0      680                RISE  1       
I__2063/O                         ClkMux                     309    989                RISE  1       
spi0.CS_81_LC_13_19_2/clk         LogicCell40_SEQ_MODE_1011  0      989                RISE  1       

Data Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.CS_81_LC_13_19_2/lcout   LogicCell40_SEQ_MODE_1011  540    1529               RISE  2       
I__857/I                      Odrv12                     0      1529               RISE  1       
I__857/O                      Odrv12                     491    2020               RISE  1       
I__859/I                      Span12Mux_h                0      2020               RISE  1       
I__859/O                      Span12Mux_h                491    2511               RISE  1       
I__861/I                      Span12Mux_s9_v             0      2511               RISE  1       
I__861/O                      Span12Mux_s9_v             379    2890               RISE  1       
I__862/I                      LocalMux                   0      2890               RISE  1       
I__862/O                      LocalMux                   330    3219               RISE  1       
I__863/I                      IoInMux                    0      3219               RISE  1       
I__863/O                      IoInMux                    259    3479               RISE  1       
SEN_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      3479               RISE  1       
SEN_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   5485               RISE  1       
SEN_pad_iopad/DIN             IO_PAD                     0      5485               RISE  1       
SEN_pad_iopad/PACKAGEPIN:out  IO_PAD                     2292   7776               RISE  1       
SEN                           top                        0      7776               RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: DEBUG_5   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DEBUG_5
Input Port       : SOUT
Pad to Pad Delay : 8660

Pad to Pad Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SOUT                               top                     0      0                  FALL  1       
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                  540    540                FALL  1       
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001  617    1157               RISE  1       
I__2176/I                          Odrv12                  0      1157               RISE  1       
I__2176/O                          Odrv12                  491    1648               RISE  1       
I__2178/I                          Span12Mux_v             0      1648               RISE  1       
I__2178/O                          Span12Mux_v             491    2139               RISE  1       
I__2180/I                          Span12Mux_v             0      2139               RISE  1       
I__2180/O                          Span12Mux_v             491    2630               RISE  1       
I__2182/I                          Span12Mux_h             0      2630               RISE  1       
I__2182/O                          Span12Mux_h             491    3121               RISE  1       
I__2184/I                          Span12Mux_h             0      3121               RISE  1       
I__2184/O                          Span12Mux_h             491    3612               RISE  1       
I__2186/I                          Span12Mux_s2_h          0      3612               RISE  1       
I__2186/O                          Span12Mux_s2_h          161    3773               RISE  1       
I__2188/I                          LocalMux                0      3773               RISE  1       
I__2188/O                          LocalMux                330    4103               RISE  1       
I__2189/I                          IoInMux                 0      4103               RISE  1       
I__2189/O                          IoInMux                 259    4362               RISE  1       
DEBUG_5_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001  0      4362               RISE  1       
DEBUG_5_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001  2006   6368               RISE  1       
DEBUG_5_pad_iopad/DIN              IO_PAD                  0      6368               RISE  1       
DEBUG_5_pad_iopad/PACKAGEPIN:out   IO_PAD                  2292   8660               RISE  1       
DEBUG_5                            top                     0      8660               RISE  1       

6.6.2::Path details for port: DEBUG_9   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DEBUG_9
Input Port       : FR_RXF
Pad to Pad Delay : 9179

Pad to Pad Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
FR_RXF                             top                     0      0                  FALL  1       
DEBUG_9_c_pad_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
DEBUG_9_c_pad_iopad/DOUT           IO_PAD                  540    540                FALL  1       
DEBUG_9_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
DEBUG_9_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001  617    1157               RISE  1       
I__463/I                           Odrv12                  0      1157               RISE  1       
I__463/O                           Odrv12                  491    1648               RISE  1       
I__464/I                           Span12Mux_v             0      1648               RISE  1       
I__464/O                           Span12Mux_v             491    2139               RISE  1       
I__465/I                           Span12Mux_v             0      2139               RISE  1       
I__465/O                           Span12Mux_v             491    2630               RISE  1       
I__466/I                           Span12Mux_h             0      2630               RISE  1       
I__466/O                           Span12Mux_h             491    3121               RISE  1       
I__467/I                           Span12Mux_h             0      3121               RISE  1       
I__467/O                           Span12Mux_h             491    3612               RISE  1       
I__468/I                           Sp12to4                 0      3612               RISE  1       
I__468/O                           Sp12to4                 428    4040               RISE  1       
I__469/I                           Span4Mux_s2_v           0      4040               RISE  1       
I__469/O                           Span4Mux_s2_v           252    4292               RISE  1       
I__470/I                           LocalMux                0      4292               RISE  1       
I__470/O                           LocalMux                330    4622               RISE  1       
I__471/I                           IoInMux                 0      4622               RISE  1       
I__471/O                           IoInMux                 259    4881               RISE  1       
DEBUG_9_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001  0      4881               RISE  1       
DEBUG_9_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001  2006   6887               RISE  1       
DEBUG_9_pad_iopad/DIN              IO_PAD                  0      6887               RISE  1       
DEBUG_9_pad_iopad/PACKAGEPIN:out   IO_PAD                  2292   9179               RISE  1       
DEBUG_9                            top                     0      9179               RISE  1       

6.6.3::Path details for port: SLM_CLK   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : SLM_CLK
Input Port       : ICE_SYSCLK
Pad to Pad Delay : 17132

Pad to Pad Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
ICE_SYSCLK                                           top                                 0      0                  FALL  1       
ICE_SYSCLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                              0      0                  FALL  1       
ICE_SYSCLK_pad_iopad/DOUT                            IO_PAD                              540    540                FALL  1       
ICE_SYSCLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001              0      540                FALL  1       
ICE_SYSCLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001              463    1003               FALL  1       
I__446/I                                             Odrv12                              0      1003               FALL  1       
I__446/O                                             Odrv12                              540    1543               FALL  1       
I__447/I                                             Span12Mux_v                         0      1543               FALL  1       
I__447/O                                             Span12Mux_v                         540    2083               FALL  1       
I__448/I                                             Span12Mux_h                         0      2083               FALL  1       
I__448/O                                             Span12Mux_h                         540    2623               FALL  1       
I__449/I                                             Sp12to4                             0      2623               FALL  1       
I__449/O                                             Sp12to4                             449    3072               FALL  1       
I__450/I                                             Span4Mux_s3_v                       0      3072               FALL  1       
I__450/O                                             Span4Mux_s3_v                       337    3409               FALL  1       
I__451/I                                             LocalMux                            0      3409               FALL  1       
I__451/O                                             LocalMux                            309    3717               FALL  1       
I__452/I                                             IoInMux                             0      3717               FALL  1       
I__452/O                                             IoInMux                             217    3935               FALL  1       
clock_inst.pll_config/REFERENCECLK                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3935               FALL  1       
clock_inst.pll_config/PLLOUTGLOBAL                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2847   6782               FALL  1       
I__459/I                                             GlobalMux                           0      6782               FALL  1       
I__459/O                                             GlobalMux                           77     6859               FALL  1       
I__460/I                                             Glb2LocalMux                        0      6859               FALL  1       
I__460/O                                             Glb2LocalMux                        358    7217               FALL  1       
I__461/I                                             LocalMux                            0      7217               FALL  1       
I__461/O                                             LocalMux                            309    7525               FALL  1       
I__462/I                                             InMux                               0      7525               FALL  1       
I__462/O                                             InMux                               217    7743               FALL  1       
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_7_10_7/in3    LogicCell40_SEQ_MODE_0000           0      7743               FALL  1       
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000           288    8030               FALL  1       
I__453/I                                             Odrv4                               0      8030               FALL  1       
I__453/O                                             Odrv4                               372    8402               FALL  1       
I__454/I                                             Span4Mux_h                          0      8402               FALL  1       
I__454/O                                             Span4Mux_h                          316    8718               FALL  1       
I__455/I                                             Span4Mux_s3_h                       0      8718               FALL  1       
I__455/O                                             Span4Mux_s3_h                       231    8949               FALL  1       
I__456/I                                             IoSpan4Mux                          0      8949               FALL  1       
I__456/O                                             IoSpan4Mux                          323    9272               FALL  1       
I__457/I                                             LocalMux                            0      9272               FALL  1       
I__457/O                                             LocalMux                            309    9580               FALL  1       
I__458/I                                             IoInMux                             0      9580               FALL  1       
I__458/O                                             IoInMux                             217    9798               FALL  1       
clk_gb/USERSIGNALTOGLOBALBUFFER                      ICE_GB                              0      9798               FALL  1       
clk_gb/GLOBALBUFFEROUTPUT                            ICE_GB                              561    10359              FALL  175     
I__2815/I                                            gio2CtrlBuf                         0      10359              FALL  1       
I__2815/O                                            gio2CtrlBuf                         0      10359              FALL  1       
I__2816/I                                            GlobalMux                           0      10359              FALL  1       
I__2816/O                                            GlobalMux                           77     10436              FALL  1       
I__2871/I                                            Glb2LocalMux                        0      10436              FALL  1       
I__2871/O                                            Glb2LocalMux                        358    10794              FALL  1       
I__2878/I                                            LocalMux                            0      10794              FALL  1       
I__2878/O                                            LocalMux                            309    11102              FALL  1       
I__2879/I                                            InMux                               0      11102              FALL  1       
I__2879/O                                            InMux                               217    11320              FALL  1       
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_6/in0       LogicCell40_SEQ_MODE_0000           0      11320              FALL  1       
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_6/lcout     LogicCell40_SEQ_MODE_0000           386    11705              FALL  1       
I__2811/I                                            Odrv4                               0      11705              FALL  1       
I__2811/O                                            Odrv4                               372    12077              FALL  1       
I__2812/I                                            Span4Mux_s3_h                       0      12077              FALL  1       
I__2812/O                                            Span4Mux_s3_h                       231    12309              FALL  1       
I__2813/I                                            LocalMux                            0      12309              FALL  1       
I__2813/O                                            LocalMux                            309    12617              FALL  1       
I__2814/I                                            IoInMux                             0      12617              FALL  1       
I__2814/O                                            IoInMux                             217    12835              FALL  1       
SLM_CLK_pad_preio/DOUT0                              PRE_IO_PIN_TYPE_011001              0      12835              FALL  1       
SLM_CLK_pad_preio/PADOUT                             PRE_IO_PIN_TYPE_011001              2006   14840              RISE  1       
SLM_CLK_pad_iopad/DIN                                IO_PAD                              0      14840              RISE  1       
SLM_CLK_pad_iopad/PACKAGEPIN:out                     IO_PAD                              2292   17132              RISE  1       
SLM_CLK                                              top                                 0      17132              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i0_LC_17_16_0/sr
Capture Clock    : spi0.tx_shift_reg_i0_LC_17_16_0/clk
Setup Constraint : 500000p
Path slack       : 496459p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1543
- Setup Time                                           -203
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   2398
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4881
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2107/I                           LocalMux                       0              2483  496458  RISE       1
I__2107/O                           LocalMux                     330              2812  496458  RISE       1
I__2115/I                           InMux                          0              2812  496458  RISE       1
I__2115/O                           InMux                        259              3072  496458  RISE       1
spi0.i1_1_lut_LC_14_18_5/in3        LogicCell40_SEQ_MODE_0000      0              3072  496458  RISE       1
spi0.i1_1_lut_LC_14_18_5/lcout      LogicCell40_SEQ_MODE_0000    316              3387  496458  RISE       1
I__2365/I                           Odrv4                          0              3387  496458  RISE       1
I__2365/O                           Odrv4                        351              3738  496458  RISE       1
I__2366/I                           Span4Mux_v                     0              3738  496458  RISE       1
I__2366/O                           Span4Mux_v                   351              4089  496458  RISE       1
I__2367/I                           LocalMux                       0              4089  496458  RISE       1
I__2367/O                           LocalMux                     330              4418  496458  RISE       1
I__2368/I                           SRMux                          0              4418  496458  RISE       1
I__2368/O                           SRMux                        463              4881  496458  RISE       1
spi0.tx_shift_reg_i0_LC_17_16_0/sr  LogicCell40_SEQ_MODE_1000      0              4881  496458  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2053/I                            Odrv4                          0                 0  FALL       1
I__2053/O                            Odrv4                        372               372  FALL       1
I__2061/I                            Span4Mux_h                     0               372  FALL       1
I__2061/O                            Span4Mux_h                   316               687  FALL       1
I__2073/I                            Span4Mux_h                     0               687  FALL       1
I__2073/O                            Span4Mux_h                   316              1003  FALL       1
I__2085/I                            LocalMux                       0              1003  FALL       1
I__2085/O                            LocalMux                     309              1312  FALL       1
I__2095/I                            ClkMux                         0              1312  FALL       1
I__2095/O                            ClkMux                       231              1543  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1543  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1543  RISE       1
spi0.tx_shift_reg_i0_LC_17_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1543  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i13_LC_16_15_0/in0
Capture Clock    : spi0.tx_shift_reg_i13_LC_16_15_0/clk
Setup Constraint : 500000p
Path slack       : 496647p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1227
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500757

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout           LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                                    LocalMux                       0              2483  496648  RISE       1
I__2108/O                                    LocalMux                     330              2812  496648  RISE       1
I__2116/I                                    InMux                          0              2812  496648  RISE       1
I__2116/O                                    InMux                        259              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in0    LogicCell40_SEQ_MODE_0000      0              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    449              3521  496648  RISE      14
I__1785/I                                    LocalMux                       0              3521  496648  RISE       1
I__1785/O                                    LocalMux                     330              3850  496648  RISE       1
I__1798/I                                    InMux                          0              3850  496648  RISE       1
I__1798/O                                    InMux                        259              4110  496648  RISE       1
spi0.tx_shift_reg_i13_LC_16_15_0/in0         LogicCell40_SEQ_MODE_1000      0              4110  496648  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i13_LC_16_15_0/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i10_LC_16_15_1/in1
Capture Clock    : spi0.tx_shift_reg_i10_LC_16_15_1/clk
Setup Constraint : 500000p
Path slack       : 496718p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1227
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500828

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout    LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                             LocalMux                       0              2483  496648  RISE       1
I__2108/O                             LocalMux                     330              2812  496648  RISE       1
I__2117/I                             InMux                          0              2812  496718  RISE       1
I__2117/O                             InMux                        259              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0         LogicCell40_SEQ_MODE_0000      0              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout       LogicCell40_SEQ_MODE_0000    449              3521  496718  RISE      23
I__2140/I                             LocalMux                       0              3521  496718  RISE       1
I__2140/O                             LocalMux                     330              3850  496718  RISE       1
I__2154/I                             InMux                          0              3850  496718  RISE       1
I__2154/O                             InMux                        259              4110  496718  RISE       1
spi0.tx_shift_reg_i10_LC_16_15_1/in1  LogicCell40_SEQ_MODE_1000      0              4110  496718  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i10_LC_16_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i11_LC_16_15_5/in1
Capture Clock    : spi0.tx_shift_reg_i11_LC_16_15_5/clk
Setup Constraint : 500000p
Path slack       : 496718p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1227
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500828

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout    LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                             LocalMux                       0              2483  496648  RISE       1
I__2108/O                             LocalMux                     330              2812  496648  RISE       1
I__2117/I                             InMux                          0              2812  496718  RISE       1
I__2117/O                             InMux                        259              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0         LogicCell40_SEQ_MODE_0000      0              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout       LogicCell40_SEQ_MODE_0000    449              3521  496718  RISE      23
I__2140/I                             LocalMux                       0              3521  496718  RISE       1
I__2140/O                             LocalMux                     330              3850  496718  RISE       1
I__2155/I                             InMux                          0              3850  496718  RISE       1
I__2155/O                             InMux                        259              4110  496718  RISE       1
spi0.tx_shift_reg_i11_LC_16_15_5/in1  LogicCell40_SEQ_MODE_1000      0              4110  496718  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i11_LC_16_15_5/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i12_LC_16_15_3/in1
Capture Clock    : spi0.tx_shift_reg_i12_LC_16_15_3/clk
Setup Constraint : 500000p
Path slack       : 496718p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1227
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500828

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout    LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                             LocalMux                       0              2483  496648  RISE       1
I__2108/O                             LocalMux                     330              2812  496648  RISE       1
I__2117/I                             InMux                          0              2812  496718  RISE       1
I__2117/O                             InMux                        259              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0         LogicCell40_SEQ_MODE_0000      0              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout       LogicCell40_SEQ_MODE_0000    449              3521  496718  RISE      23
I__2140/I                             LocalMux                       0              3521  496718  RISE       1
I__2140/O                             LocalMux                     330              3850  496718  RISE       1
I__2156/I                             InMux                          0              3850  496718  RISE       1
I__2156/O                             InMux                        259              4110  496718  RISE       1
spi0.tx_shift_reg_i12_LC_16_15_3/in1  LogicCell40_SEQ_MODE_1000      0              4110  496718  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i12_LC_16_15_3/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i14_LC_16_15_7/in1
Capture Clock    : spi0.tx_shift_reg_i14_LC_16_15_7/clk
Setup Constraint : 500000p
Path slack       : 496718p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1227
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500828

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout    LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                             LocalMux                       0              2483  496648  RISE       1
I__2108/O                             LocalMux                     330              2812  496648  RISE       1
I__2117/I                             InMux                          0              2812  496718  RISE       1
I__2117/O                             InMux                        259              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0         LogicCell40_SEQ_MODE_0000      0              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout       LogicCell40_SEQ_MODE_0000    449              3521  496718  RISE      23
I__2140/I                             LocalMux                       0              3521  496718  RISE       1
I__2140/O                             LocalMux                     330              3850  496718  RISE       1
I__2157/I                             InMux                          0              3850  496718  RISE       1
I__2157/O                             InMux                        259              4110  496718  RISE       1
spi0.tx_shift_reg_i14_LC_16_15_7/in1  LogicCell40_SEQ_MODE_1000      0              4110  496718  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i14_LC_16_15_7/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i15_LC_15_14_0/sr
Capture Clock    : spi0.tx_shift_reg_i15_LC_15_14_0/clk
Setup Constraint : 500000p
Path slack       : 496787p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1971
- Setup Time                                           -203
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501767

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   2497
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4980
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout     LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                              LocalMux                       0              2483  496648  RISE       1
I__2108/O                              LocalMux                     330              2812  496648  RISE       1
I__2117/I                              InMux                          0              2812  496718  RISE       1
I__2117/O                              InMux                        259              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0          LogicCell40_SEQ_MODE_0000      0              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/ltout        LogicCell40_SEQ_MODE_0000    386              3458  496788  FALL       1
I__1343/I                              CascadeMux                     0              3458  496788  FALL       1
I__1343/O                              CascadeMux                     0              3458  496788  FALL       1
spi0.i1_2_lut_adj_18_LC_15_16_6/in2    LogicCell40_SEQ_MODE_0000      0              3458  496788  FALL       1
spi0.i1_2_lut_adj_18_LC_15_16_6/lcout  LogicCell40_SEQ_MODE_0000    379              3836  496788  RISE       1
I__1340/I                              Odrv4                          0              3836  496788  RISE       1
I__1340/O                              Odrv4                        351              4187  496788  RISE       1
I__1341/I                              LocalMux                       0              4187  496788  RISE       1
I__1341/O                              LocalMux                     330              4517  496788  RISE       1
I__1342/I                              SRMux                          0              4517  496788  RISE       1
I__1342/O                              SRMux                        463              4980  496788  RISE       1
spi0.tx_shift_reg_i15_LC_15_14_0/sr    LogicCell40_SEQ_MODE_1001      0              4980  496788  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                             Odrv4                          0                 0  FALL       1
I__2050/O                             Odrv4                        372               372  FALL       1
I__2057/I                             Span4Mux_h                     0               372  FALL       1
I__2057/O                             Span4Mux_h                   316               687  FALL       1
I__2066/I                             Span4Mux_v                     0               687  FALL       1
I__2066/O                             Span4Mux_v                   372              1059  FALL       1
I__2080/I                             Span4Mux_v                     0              1059  FALL       1
I__2080/O                             Span4Mux_v                   372              1431  FALL       1
I__2092/I                             LocalMux                       0              1431  FALL       1
I__2092/O                             LocalMux                     309              1739  FALL       1
I__2100/I                             ClkMux                         0              1739  FALL       1
I__2100/O                             ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i15C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i15C/O           INV                            0              1971  RISE       1
spi0.tx_shift_reg_i15_LC_15_14_0/clk  LogicCell40_SEQ_MODE_1001      0              1971  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i10_LC_16_15_1/in3
Capture Clock    : spi0.tx_shift_reg_i10_LC_16_15_1/clk
Setup Constraint : 500000p
Path slack       : 496844p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1227
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500954

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout           LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                                    LocalMux                       0              2483  496648  RISE       1
I__2108/O                                    LocalMux                     330              2812  496648  RISE       1
I__2116/I                                    InMux                          0              2812  496648  RISE       1
I__2116/O                                    InMux                        259              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in0    LogicCell40_SEQ_MODE_0000      0              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    449              3521  496648  RISE      14
I__1785/I                                    LocalMux                       0              3521  496648  RISE       1
I__1785/O                                    LocalMux                     330              3850  496648  RISE       1
I__1795/I                                    InMux                          0              3850  496844  RISE       1
I__1795/O                                    InMux                        259              4110  496844  RISE       1
spi0.tx_shift_reg_i10_LC_16_15_1/in3         LogicCell40_SEQ_MODE_1000      0              4110  496844  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i10_LC_16_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i11_LC_16_15_5/in3
Capture Clock    : spi0.tx_shift_reg_i11_LC_16_15_5/clk
Setup Constraint : 500000p
Path slack       : 496844p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1227
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500954

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout           LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                                    LocalMux                       0              2483  496648  RISE       1
I__2108/O                                    LocalMux                     330              2812  496648  RISE       1
I__2116/I                                    InMux                          0              2812  496648  RISE       1
I__2116/O                                    InMux                        259              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in0    LogicCell40_SEQ_MODE_0000      0              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    449              3521  496648  RISE      14
I__1785/I                                    LocalMux                       0              3521  496648  RISE       1
I__1785/O                                    LocalMux                     330              3850  496648  RISE       1
I__1796/I                                    InMux                          0              3850  496844  RISE       1
I__1796/O                                    InMux                        259              4110  496844  RISE       1
spi0.tx_shift_reg_i11_LC_16_15_5/in3         LogicCell40_SEQ_MODE_1000      0              4110  496844  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i11_LC_16_15_5/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i12_LC_16_15_3/in3
Capture Clock    : spi0.tx_shift_reg_i12_LC_16_15_3/clk
Setup Constraint : 500000p
Path slack       : 496844p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1227
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500954

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout           LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                                    LocalMux                       0              2483  496648  RISE       1
I__2108/O                                    LocalMux                     330              2812  496648  RISE       1
I__2116/I                                    InMux                          0              2812  496648  RISE       1
I__2116/O                                    InMux                        259              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in0    LogicCell40_SEQ_MODE_0000      0              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    449              3521  496648  RISE      14
I__1785/I                                    LocalMux                       0              3521  496648  RISE       1
I__1785/O                                    LocalMux                     330              3850  496648  RISE       1
I__1797/I                                    InMux                          0              3850  496844  RISE       1
I__1797/O                                    InMux                        259              4110  496844  RISE       1
spi0.tx_shift_reg_i12_LC_16_15_3/in3         LogicCell40_SEQ_MODE_1000      0              4110  496844  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i12_LC_16_15_3/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i14_LC_16_15_7/in3
Capture Clock    : spi0.tx_shift_reg_i14_LC_16_15_7/clk
Setup Constraint : 500000p
Path slack       : 496844p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1227
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500954

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout           LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                                    LocalMux                       0              2483  496648  RISE       1
I__2108/O                                    LocalMux                     330              2812  496648  RISE       1
I__2116/I                                    InMux                          0              2812  496648  RISE       1
I__2116/O                                    InMux                        259              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in0    LogicCell40_SEQ_MODE_0000      0              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    449              3521  496648  RISE      14
I__1785/I                                    LocalMux                       0              3521  496648  RISE       1
I__1785/O                                    LocalMux                     330              3850  496648  RISE       1
I__1799/I                                    InMux                          0              3850  496844  RISE       1
I__1799/O                                    InMux                        259              4110  496844  RISE       1
spi0.tx_shift_reg_i14_LC_16_15_7/in3         LogicCell40_SEQ_MODE_1000      0              4110  496844  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i14_LC_16_15_7/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i13_LC_16_15_0/in3
Capture Clock    : spi0.tx_shift_reg_i13_LC_16_15_0/clk
Setup Constraint : 500000p
Path slack       : 496844p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1227
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500954

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout    LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                             LocalMux                       0              2483  496648  RISE       1
I__2108/O                             LocalMux                     330              2812  496648  RISE       1
I__2117/I                             InMux                          0              2812  496718  RISE       1
I__2117/O                             InMux                        259              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0         LogicCell40_SEQ_MODE_0000      0              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout       LogicCell40_SEQ_MODE_0000    449              3521  496718  RISE      23
I__2141/I                             LocalMux                       0              3521  496844  RISE       1
I__2141/O                             LocalMux                     330              3850  496844  RISE       1
I__2158/I                             InMux                          0              3850  496844  RISE       1
I__2158/O                             InMux                        259              4110  496844  RISE       1
spi0.tx_shift_reg_i13_LC_16_15_0/in3  LogicCell40_SEQ_MODE_1000      0              4110  496844  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i13_LC_16_15_0/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i15_LC_15_14_0/in3
Capture Clock    : spi0.tx_shift_reg_i15_LC_15_14_0/clk
Setup Constraint : 500000p
Path slack       : 497236p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1971
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501697

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1978
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4461
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout           LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                                    LocalMux                       0              2483  496648  RISE       1
I__2108/O                                    LocalMux                     330              2812  496648  RISE       1
I__2116/I                                    InMux                          0              2812  496648  RISE       1
I__2116/O                                    InMux                        259              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in0    LogicCell40_SEQ_MODE_0000      0              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    449              3521  496648  RISE      14
I__1782/I                                    Odrv4                          0              3521  497237  RISE       1
I__1782/O                                    Odrv4                        351              3871  497237  RISE       1
I__1786/I                                    LocalMux                       0              3871  497237  RISE       1
I__1786/O                                    LocalMux                     330              4201  497237  RISE       1
I__1800/I                                    InMux                          0              4201  497237  RISE       1
I__1800/O                                    InMux                        259              4461  497237  RISE       1
spi0.tx_shift_reg_i15_LC_15_14_0/in3         LogicCell40_SEQ_MODE_1001      0              4461  497237  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                             Odrv4                          0                 0  FALL       1
I__2050/O                             Odrv4                        372               372  FALL       1
I__2057/I                             Span4Mux_h                     0               372  FALL       1
I__2057/O                             Span4Mux_h                   316               687  FALL       1
I__2066/I                             Span4Mux_v                     0               687  FALL       1
I__2066/O                             Span4Mux_v                   372              1059  FALL       1
I__2080/I                             Span4Mux_v                     0              1059  FALL       1
I__2080/O                             Span4Mux_v                   372              1431  FALL       1
I__2092/I                             LocalMux                       0              1431  FALL       1
I__2092/O                             LocalMux                     309              1739  FALL       1
I__2100/I                             ClkMux                         0              1739  FALL       1
I__2100/O                             ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i15C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i15C/O           INV                            0              1971  RISE       1
spi0.tx_shift_reg_i15_LC_15_14_0/clk  LogicCell40_SEQ_MODE_1001      0              1971  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i7_LC_15_15_4/in0
Capture Clock    : spi0.tx_shift_reg_i7_LC_15_15_4/clk
Setup Constraint : 500000p
Path slack       : 497391p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1971
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501501

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout           LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                                    LocalMux                       0              2483  496648  RISE       1
I__2108/O                                    LocalMux                     330              2812  496648  RISE       1
I__2116/I                                    InMux                          0              2812  496648  RISE       1
I__2116/O                                    InMux                        259              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in0    LogicCell40_SEQ_MODE_0000      0              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    449              3521  496648  RISE      14
I__1784/I                                    LocalMux                       0              3521  497391  RISE       1
I__1784/O                                    LocalMux                     330              3850  497391  RISE       1
I__1792/I                                    InMux                          0              3850  497391  RISE       1
I__1792/O                                    InMux                        259              4110  497391  RISE       1
spi0.tx_shift_reg_i7_LC_15_15_4/in0          LogicCell40_SEQ_MODE_1000      0              4110  497391  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i7_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i8_LC_15_15_2/in0
Capture Clock    : spi0.tx_shift_reg_i8_LC_15_15_2/clk
Setup Constraint : 500000p
Path slack       : 497391p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1971
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501501

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout           LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                                    LocalMux                       0              2483  496648  RISE       1
I__2108/O                                    LocalMux                     330              2812  496648  RISE       1
I__2116/I                                    InMux                          0              2812  496648  RISE       1
I__2116/O                                    InMux                        259              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in0    LogicCell40_SEQ_MODE_0000      0              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    449              3521  496648  RISE      14
I__1784/I                                    LocalMux                       0              3521  497391  RISE       1
I__1784/O                                    LocalMux                     330              3850  497391  RISE       1
I__1793/I                                    InMux                          0              3850  497391  RISE       1
I__1793/O                                    InMux                        259              4110  497391  RISE       1
spi0.tx_shift_reg_i8_LC_15_15_2/in0          LogicCell40_SEQ_MODE_1000      0              4110  497391  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i8_LC_15_15_2/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i6_LC_15_15_5/in1
Capture Clock    : spi0.tx_shift_reg_i6_LC_15_15_5/clk
Setup Constraint : 500000p
Path slack       : 497461p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1971
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501571

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout   LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                            LocalMux                       0              2483  496648  RISE       1
I__2108/O                            LocalMux                     330              2812  496648  RISE       1
I__2117/I                            InMux                          0              2812  496718  RISE       1
I__2117/O                            InMux                        259              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0        LogicCell40_SEQ_MODE_0000      0              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout      LogicCell40_SEQ_MODE_0000    449              3521  496718  RISE      23
I__2139/I                            LocalMux                       0              3521  497461  RISE       1
I__2139/O                            LocalMux                     330              3850  497461  RISE       1
I__2150/I                            InMux                          0              3850  497461  RISE       1
I__2150/O                            InMux                        259              4110  497461  RISE       1
spi0.tx_shift_reg_i6_LC_15_15_5/in1  LogicCell40_SEQ_MODE_1000      0              4110  497461  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i6_LC_15_15_5/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i9_LC_15_15_1/in1
Capture Clock    : spi0.tx_shift_reg_i9_LC_15_15_1/clk
Setup Constraint : 500000p
Path slack       : 497461p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1971
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501571

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout   LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                            LocalMux                       0              2483  496648  RISE       1
I__2108/O                            LocalMux                     330              2812  496648  RISE       1
I__2117/I                            InMux                          0              2812  496718  RISE       1
I__2117/O                            InMux                        259              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0        LogicCell40_SEQ_MODE_0000      0              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout      LogicCell40_SEQ_MODE_0000    449              3521  496718  RISE      23
I__2139/I                            LocalMux                       0              3521  497461  RISE       1
I__2139/O                            LocalMux                     330              3850  497461  RISE       1
I__2153/I                            InMux                          0              3850  497461  RISE       1
I__2153/O                            InMux                        259              4110  497461  RISE       1
spi0.tx_shift_reg_i9_LC_15_15_1/in1  LogicCell40_SEQ_MODE_1000      0              4110  497461  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i9_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i7_LC_15_15_4/in2
Capture Clock    : spi0.tx_shift_reg_i7_LC_15_15_4/clk
Setup Constraint : 500000p
Path slack       : 497489p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1971
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501599

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout   LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                            LocalMux                       0              2483  496648  RISE       1
I__2108/O                            LocalMux                     330              2812  496648  RISE       1
I__2117/I                            InMux                          0              2812  496718  RISE       1
I__2117/O                            InMux                        259              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0        LogicCell40_SEQ_MODE_0000      0              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout      LogicCell40_SEQ_MODE_0000    449              3521  496718  RISE      23
I__2139/I                            LocalMux                       0              3521  497461  RISE       1
I__2139/O                            LocalMux                     330              3850  497461  RISE       1
I__2151/I                            InMux                          0              3850  497489  RISE       1
I__2151/O                            InMux                        259              4110  497489  RISE       1
I__2169/I                            CascadeMux                     0              4110  497489  RISE       1
I__2169/O                            CascadeMux                     0              4110  497489  RISE       1
spi0.tx_shift_reg_i7_LC_15_15_4/in2  LogicCell40_SEQ_MODE_1000      0              4110  497489  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i7_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i8_LC_15_15_2/in2
Capture Clock    : spi0.tx_shift_reg_i8_LC_15_15_2/clk
Setup Constraint : 500000p
Path slack       : 497489p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1971
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501599

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout   LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                            LocalMux                       0              2483  496648  RISE       1
I__2108/O                            LocalMux                     330              2812  496648  RISE       1
I__2117/I                            InMux                          0              2812  496718  RISE       1
I__2117/O                            InMux                        259              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0        LogicCell40_SEQ_MODE_0000      0              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout      LogicCell40_SEQ_MODE_0000    449              3521  496718  RISE      23
I__2139/I                            LocalMux                       0              3521  497461  RISE       1
I__2139/O                            LocalMux                     330              3850  497461  RISE       1
I__2152/I                            InMux                          0              3850  497489  RISE       1
I__2152/O                            InMux                        259              4110  497489  RISE       1
I__2170/I                            CascadeMux                     0              4110  497489  RISE       1
I__2170/O                            CascadeMux                     0              4110  497489  RISE       1
spi0.tx_shift_reg_i8_LC_15_15_2/in2  LogicCell40_SEQ_MODE_1000      0              4110  497489  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i8_LC_15_15_2/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i6_LC_15_15_5/in3
Capture Clock    : spi0.tx_shift_reg_i6_LC_15_15_5/clk
Setup Constraint : 500000p
Path slack       : 497587p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1971
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501697

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout           LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                                    LocalMux                       0              2483  496648  RISE       1
I__2108/O                                    LocalMux                     330              2812  496648  RISE       1
I__2116/I                                    InMux                          0              2812  496648  RISE       1
I__2116/O                                    InMux                        259              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in0    LogicCell40_SEQ_MODE_0000      0              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    449              3521  496648  RISE      14
I__1784/I                                    LocalMux                       0              3521  497391  RISE       1
I__1784/O                                    LocalMux                     330              3850  497391  RISE       1
I__1791/I                                    InMux                          0              3850  497587  RISE       1
I__1791/O                                    InMux                        259              4110  497587  RISE       1
spi0.tx_shift_reg_i6_LC_15_15_5/in3          LogicCell40_SEQ_MODE_1000      0              4110  497587  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i6_LC_15_15_5/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i9_LC_15_15_1/in3
Capture Clock    : spi0.tx_shift_reg_i9_LC_15_15_1/clk
Setup Constraint : 500000p
Path slack       : 497587p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1971
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501697

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout           LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                                    LocalMux                       0              2483  496648  RISE       1
I__2108/O                                    LocalMux                     330              2812  496648  RISE       1
I__2116/I                                    InMux                          0              2812  496648  RISE       1
I__2116/O                                    InMux                        259              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in0    LogicCell40_SEQ_MODE_0000      0              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    449              3521  496648  RISE      14
I__1784/I                                    LocalMux                       0              3521  497391  RISE       1
I__1784/O                                    LocalMux                     330              3850  497391  RISE       1
I__1794/I                                    InMux                          0              3850  497587  RISE       1
I__1794/O                                    InMux                        259              4110  497587  RISE       1
spi0.tx_shift_reg_i9_LC_15_15_1/in3          LogicCell40_SEQ_MODE_1000      0              4110  497587  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i9_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i3_LC_15_16_7/in0
Capture Clock    : spi0.tx_shift_reg_i3_LC_15_16_7/clk
Setup Constraint : 500000p
Path slack       : 497706p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2286
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501816

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout           LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                                    LocalMux                       0              2483  496648  RISE       1
I__2108/O                                    LocalMux                     330              2812  496648  RISE       1
I__2116/I                                    InMux                          0              2812  496648  RISE       1
I__2116/O                                    InMux                        259              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in0    LogicCell40_SEQ_MODE_0000      0              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    449              3521  496648  RISE      14
I__1783/I                                    LocalMux                       0              3521  497707  RISE       1
I__1783/O                                    LocalMux                     330              3850  497707  RISE       1
I__1789/I                                    InMux                          0              3850  497707  RISE       1
I__1789/O                                    InMux                        259              4110  497707  RISE       1
spi0.tx_shift_reg_i3_LC_15_16_7/in0          LogicCell40_SEQ_MODE_1000      0              4110  497707  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i3_LC_15_16_7/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i4_LC_15_16_3/in0
Capture Clock    : spi0.tx_shift_reg_i4_LC_15_16_3/clk
Setup Constraint : 500000p
Path slack       : 497706p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2286
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501816

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout           LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                                    LocalMux                       0              2483  496648  RISE       1
I__2108/O                                    LocalMux                     330              2812  496648  RISE       1
I__2116/I                                    InMux                          0              2812  496648  RISE       1
I__2116/O                                    InMux                        259              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in0    LogicCell40_SEQ_MODE_0000      0              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    449              3521  496648  RISE      14
I__1783/I                                    LocalMux                       0              3521  497707  RISE       1
I__1783/O                                    LocalMux                     330              3850  497707  RISE       1
I__1790/I                                    InMux                          0              3850  497707  RISE       1
I__1790/O                                    InMux                        259              4110  497707  RISE       1
spi0.tx_shift_reg_i4_LC_15_16_3/in0          LogicCell40_SEQ_MODE_1000      0              4110  497707  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i4_LC_15_16_3/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i1_LC_15_16_0/in1
Capture Clock    : spi0.tx_shift_reg_i1_LC_15_16_0/clk
Setup Constraint : 500000p
Path slack       : 497777p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2286
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501887

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout   LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                            LocalMux                       0              2483  496648  RISE       1
I__2108/O                            LocalMux                     330              2812  496648  RISE       1
I__2117/I                            InMux                          0              2812  496718  RISE       1
I__2117/O                            InMux                        259              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0        LogicCell40_SEQ_MODE_0000      0              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout      LogicCell40_SEQ_MODE_0000    449              3521  496718  RISE      23
I__2138/I                            LocalMux                       0              3521  497777  RISE       1
I__2138/O                            LocalMux                     330              3850  497777  RISE       1
I__2145/I                            InMux                          0              3850  497777  RISE       1
I__2145/O                            InMux                        259              4110  497777  RISE       1
spi0.tx_shift_reg_i1_LC_15_16_0/in1  LogicCell40_SEQ_MODE_1000      0              4110  497777  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i1_LC_15_16_0/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i2_LC_15_16_4/in1
Capture Clock    : spi0.tx_shift_reg_i2_LC_15_16_4/clk
Setup Constraint : 500000p
Path slack       : 497777p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2286
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501887

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout   LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                            LocalMux                       0              2483  496648  RISE       1
I__2108/O                            LocalMux                     330              2812  496648  RISE       1
I__2117/I                            InMux                          0              2812  496718  RISE       1
I__2117/O                            InMux                        259              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0        LogicCell40_SEQ_MODE_0000      0              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout      LogicCell40_SEQ_MODE_0000    449              3521  496718  RISE      23
I__2138/I                            LocalMux                       0              3521  497777  RISE       1
I__2138/O                            LocalMux                     330              3850  497777  RISE       1
I__2146/I                            InMux                          0              3850  497777  RISE       1
I__2146/O                            InMux                        259              4110  497777  RISE       1
spi0.tx_shift_reg_i2_LC_15_16_4/in1  LogicCell40_SEQ_MODE_1000      0              4110  497777  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i2_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i3_LC_15_16_7/in2
Capture Clock    : spi0.tx_shift_reg_i3_LC_15_16_7/clk
Setup Constraint : 500000p
Path slack       : 497805p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2286
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501915

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout   LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                            LocalMux                       0              2483  496648  RISE       1
I__2108/O                            LocalMux                     330              2812  496648  RISE       1
I__2117/I                            InMux                          0              2812  496718  RISE       1
I__2117/O                            InMux                        259              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0        LogicCell40_SEQ_MODE_0000      0              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout      LogicCell40_SEQ_MODE_0000    449              3521  496718  RISE      23
I__2138/I                            LocalMux                       0              3521  497777  RISE       1
I__2138/O                            LocalMux                     330              3850  497777  RISE       1
I__2147/I                            InMux                          0              3850  497805  RISE       1
I__2147/O                            InMux                        259              4110  497805  RISE       1
I__2167/I                            CascadeMux                     0              4110  497805  RISE       1
I__2167/O                            CascadeMux                     0              4110  497805  RISE       1
spi0.tx_shift_reg_i3_LC_15_16_7/in2  LogicCell40_SEQ_MODE_1000      0              4110  497805  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i3_LC_15_16_7/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i4_LC_15_16_3/in2
Capture Clock    : spi0.tx_shift_reg_i4_LC_15_16_3/clk
Setup Constraint : 500000p
Path slack       : 497805p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2286
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501915

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout   LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                            LocalMux                       0              2483  496648  RISE       1
I__2108/O                            LocalMux                     330              2812  496648  RISE       1
I__2117/I                            InMux                          0              2812  496718  RISE       1
I__2117/O                            InMux                        259              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0        LogicCell40_SEQ_MODE_0000      0              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout      LogicCell40_SEQ_MODE_0000    449              3521  496718  RISE      23
I__2138/I                            LocalMux                       0              3521  497777  RISE       1
I__2138/O                            LocalMux                     330              3850  497777  RISE       1
I__2148/I                            InMux                          0              3850  497805  RISE       1
I__2148/O                            InMux                        259              4110  497805  RISE       1
I__2168/I                            CascadeMux                     0              4110  497805  RISE       1
I__2168/O                            CascadeMux                     0              4110  497805  RISE       1
spi0.tx_shift_reg_i4_LC_15_16_3/in2  LogicCell40_SEQ_MODE_1000      0              4110  497805  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i4_LC_15_16_3/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i1_LC_15_16_0/in3
Capture Clock    : spi0.tx_shift_reg_i1_LC_15_16_0/clk
Setup Constraint : 500000p
Path slack       : 497903p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2286
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       502013

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout           LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                                    LocalMux                       0              2483  496648  RISE       1
I__2108/O                                    LocalMux                     330              2812  496648  RISE       1
I__2116/I                                    InMux                          0              2812  496648  RISE       1
I__2116/O                                    InMux                        259              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in0    LogicCell40_SEQ_MODE_0000      0              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    449              3521  496648  RISE      14
I__1783/I                                    LocalMux                       0              3521  497707  RISE       1
I__1783/O                                    LocalMux                     330              3850  497707  RISE       1
I__1787/I                                    InMux                          0              3850  497903  RISE       1
I__1787/O                                    InMux                        259              4110  497903  RISE       1
spi0.tx_shift_reg_i1_LC_15_16_0/in3          LogicCell40_SEQ_MODE_1000      0              4110  497903  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i1_LC_15_16_0/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i2_LC_15_16_4/in3
Capture Clock    : spi0.tx_shift_reg_i2_LC_15_16_4/clk
Setup Constraint : 500000p
Path slack       : 497903p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2286
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       502013

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout           LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                                    LocalMux                       0              2483  496648  RISE       1
I__2108/O                                    LocalMux                     330              2812  496648  RISE       1
I__2116/I                                    InMux                          0              2812  496648  RISE       1
I__2116/O                                    InMux                        259              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in0    LogicCell40_SEQ_MODE_0000      0              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    449              3521  496648  RISE      14
I__1783/I                                    LocalMux                       0              3521  497707  RISE       1
I__1783/O                                    LocalMux                     330              3850  497707  RISE       1
I__1788/I                                    InMux                          0              3850  497903  RISE       1
I__1788/O                                    InMux                        259              4110  497903  RISE       1
spi0.tx_shift_reg_i2_LC_15_16_4/in3          LogicCell40_SEQ_MODE_1000      0              4110  497903  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i2_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i5_LC_15_16_2/in3
Capture Clock    : spi0.tx_shift_reg_i5_LC_15_16_2/clk
Setup Constraint : 500000p
Path slack       : 497903p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2286
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       502013

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout   LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                            LocalMux                       0              2483  496648  RISE       1
I__2108/O                            LocalMux                     330              2812  496648  RISE       1
I__2117/I                            InMux                          0              2812  496718  RISE       1
I__2117/O                            InMux                        259              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0        LogicCell40_SEQ_MODE_0000      0              3072  496718  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout      LogicCell40_SEQ_MODE_0000    449              3521  496718  RISE      23
I__2138/I                            LocalMux                       0              3521  497777  RISE       1
I__2138/O                            LocalMux                     330              3850  497777  RISE       1
I__2149/I                            InMux                          0              3850  497903  RISE       1
I__2149/O                            InMux                        259              4110  497903  RISE       1
spi0.tx_shift_reg_i5_LC_15_16_2/in3  LogicCell40_SEQ_MODE_1000      0              4110  497903  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i5_LC_15_16_2/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.tx_shift_reg_i0_LC_17_16_0/in1
Capture Clock    : spi0.tx_shift_reg_i0_LC_17_16_0/clk
Setup Constraint : 500000p
Path slack       : 498232p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1543
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501143

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1080
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2911
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout   LogicCell40_SEQ_MODE_1010    540              1831  497349  RISE      18
I__2426/I                            Odrv12                         0              1831  498233  RISE       1
I__2426/O                            Odrv12                       491              2321  498233  RISE       1
I__2441/I                            LocalMux                       0              2321  498233  RISE       1
I__2441/O                            LocalMux                     330              2651  498233  RISE       1
I__2447/I                            InMux                          0              2651  498233  RISE       1
I__2447/O                            InMux                        259              2911  498233  RISE       1
spi0.tx_shift_reg_i0_LC_17_16_0/in1  LogicCell40_SEQ_MODE_1000      0              2911  498233  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2053/I                            Odrv4                          0                 0  FALL       1
I__2053/O                            Odrv4                        372               372  FALL       1
I__2061/I                            Span4Mux_h                     0               372  FALL       1
I__2061/O                            Span4Mux_h                   316               687  FALL       1
I__2073/I                            Span4Mux_h                     0               687  FALL       1
I__2073/O                            Span4Mux_h                   316              1003  FALL       1
I__2085/I                            LocalMux                       0              1003  FALL       1
I__2085/O                            LocalMux                     309              1312  FALL       1
I__2095/I                            ClkMux                         0              1312  FALL       1
I__2095/O                            ClkMux                       231              1543  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1543  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1543  RISE       1
spi0.tx_shift_reg_i0_LC_17_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1543  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i5_LC_15_16_2/in2
Capture Clock    : spi0.tx_shift_reg_i5_LC_15_16_2/clk
Setup Constraint : 500000p
Path slack       : 498478p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2286
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501915

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    954
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3437
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout           LogicCell40_SEQ_MODE_1010    540              2483  496458  RISE      12
I__2108/I                                    LocalMux                       0              2483  496648  RISE       1
I__2108/O                                    LocalMux                     330              2812  496648  RISE       1
I__2116/I                                    InMux                          0              2812  496648  RISE       1
I__2116/O                                    InMux                        259              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in0    LogicCell40_SEQ_MODE_0000      0              3072  496648  RISE       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/ltout  LogicCell40_SEQ_MODE_0000    365              3437  498478  RISE       1
I__1350/I                                    CascadeMux                     0              3437  498478  RISE       1
I__1350/O                                    CascadeMux                     0              3437  498478  RISE       1
spi0.tx_shift_reg_i5_LC_15_16_2/in2          LogicCell40_SEQ_MODE_1000      0              3437  498478  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i5_LC_15_16_2/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i0_LC_17_16_0/in3
Capture Clock    : spi0.tx_shift_reg_i0_LC_17_16_0/clk
Setup Constraint : 500000p
Path slack       : 498499p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1543
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501269

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  497433  RISE      30
I__2378/I                            Odrv4                          0              1831  498499  RISE       1
I__2378/O                            Odrv4                        351              2181  498499  RISE       1
I__2397/I                            LocalMux                       0              2181  498499  RISE       1
I__2397/O                            LocalMux                     330              2511  498499  RISE       1
I__2404/I                            InMux                          0              2511  498499  RISE       1
I__2404/O                            InMux                        259              2770  498499  RISE       1
spi0.tx_shift_reg_i0_LC_17_16_0/in3  LogicCell40_SEQ_MODE_1000      0              2770  498499  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2053/I                            Odrv4                          0                 0  FALL       1
I__2053/O                            Odrv4                        372               372  FALL       1
I__2061/I                            Span4Mux_h                     0               372  FALL       1
I__2061/O                            Span4Mux_h                   316               687  FALL       1
I__2073/I                            Span4Mux_h                     0               687  FALL       1
I__2073/O                            Span4Mux_h                   316              1003  FALL       1
I__2085/I                            LocalMux                       0              1003  FALL       1
I__2085/O                            LocalMux                     309              1312  FALL       1
I__2095/I                            ClkMux                         0              1312  FALL       1
I__2095/O                            ClkMux                       231              1543  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1543  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1543  RISE       1
spi0.tx_shift_reg_i0_LC_17_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1543  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.t_FSM_i6_LC_14_16_3/in3
Capture Clock    : spi0.t_FSM_i6_LC_14_16_3/clk
Setup Constraint : 1000000p
Path slack       : 993912p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001017

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   4622
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7105
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout                LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                                     LocalMux                       0              2483  993912  RISE       1
I__1103/O                                     LocalMux                     330              2812  993912  RISE       1
I__1104/I                                     InMux                          0              2812  993912  RISE       1
I__1104/O                                     InMux                        259              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/in0                     LogicCell40_SEQ_MODE_0000      0              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/lcout                   LogicCell40_SEQ_MODE_0000    449              3521  993912  RISE       1
I__1080/I                                     LocalMux                       0              3521  993912  RISE       1
I__1080/O                                     LocalMux                     330              3850  993912  RISE       1
I__1081/I                                     InMux                          0              3850  993912  RISE       1
I__1081/O                                     InMux                        259              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/in0    LogicCell40_SEQ_MODE_0000      0              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4559  993912  RISE       1
I__1087/I                                     LocalMux                       0              4559  993912  RISE       1
I__1087/O                                     LocalMux                     330              4888  993912  RISE       1
I__1088/I                                     InMux                          0              4888  993912  RISE       1
I__1088/O                                     InMux                        259              5148  993912  RISE       1
I__1089/I                                     CascadeMux                     0              5148  993912  RISE       1
I__1089/O                                     CascadeMux                     0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/in2    LogicCell40_SEQ_MODE_0000      0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_0000    379              5527  993912  RISE       1
I__1108/I                                     LocalMux                       0              5527  993912  RISE       1
I__1108/O                                     LocalMux                     330              5856  993912  RISE       1
I__1109/I                                     InMux                          0              5856  993912  RISE       1
I__1109/O                                     InMux                        259              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/in1                  LogicCell40_SEQ_MODE_0000      0              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/lcout                LogicCell40_SEQ_MODE_0000    400              6516  993912  RISE      15
I__1430/I                                     LocalMux                       0              6516  993912  RISE       1
I__1430/O                                     LocalMux                     330              6845  993912  RISE       1
I__1439/I                                     InMux                          0              6845  993912  RISE       1
I__1439/O                                     InMux                        259              7105  993912  RISE       1
spi0.t_FSM_i6_LC_14_16_3/in3                  LogicCell40_SEQ_MODE_1010      0              7105  993912  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i6_LC_14_16_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.t_FSM_i0_LC_15_18_0/in1
Capture Clock    : spi0.t_FSM_i0_LC_15_18_0/clk
Setup Constraint : 1000000p
Path slack       : 994136p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   4622
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7105
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout                LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                                     LocalMux                       0              2483  993912  RISE       1
I__1103/O                                     LocalMux                     330              2812  993912  RISE       1
I__1104/I                                     InMux                          0              2812  993912  RISE       1
I__1104/O                                     InMux                        259              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/in0                     LogicCell40_SEQ_MODE_0000      0              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/lcout                   LogicCell40_SEQ_MODE_0000    449              3521  993912  RISE       1
I__1080/I                                     LocalMux                       0              3521  993912  RISE       1
I__1080/O                                     LocalMux                     330              3850  993912  RISE       1
I__1081/I                                     InMux                          0              3850  993912  RISE       1
I__1081/O                                     InMux                        259              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/in0    LogicCell40_SEQ_MODE_0000      0              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4559  993912  RISE       1
I__1087/I                                     LocalMux                       0              4559  993912  RISE       1
I__1087/O                                     LocalMux                     330              4888  993912  RISE       1
I__1088/I                                     InMux                          0              4888  993912  RISE       1
I__1088/O                                     InMux                        259              5148  993912  RISE       1
I__1089/I                                     CascadeMux                     0              5148  993912  RISE       1
I__1089/O                                     CascadeMux                     0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/in2    LogicCell40_SEQ_MODE_0000      0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_0000    379              5527  993912  RISE       1
I__1108/I                                     LocalMux                       0              5527  993912  RISE       1
I__1108/O                                     LocalMux                     330              5856  993912  RISE       1
I__1109/I                                     InMux                          0              5856  993912  RISE       1
I__1109/O                                     InMux                        259              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/in1                  LogicCell40_SEQ_MODE_0000      0              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/lcout                LogicCell40_SEQ_MODE_0000    400              6516  993912  RISE      15
I__1431/I                                     LocalMux                       0              6516  994137  RISE       1
I__1431/O                                     LocalMux                     330              6845  994137  RISE       1
I__1440/I                                     InMux                          0              6845  994137  RISE       1
I__1440/O                                     InMux                        259              7105  994137  RISE       1
spi0.t_FSM_i0_LC_15_18_0/in1                  LogicCell40_SEQ_MODE_1011      0              7105  994137  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i0_LC_15_18_0/clk      LogicCell40_SEQ_MODE_1011      0              1641  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.t_FSM_i11_LC_15_18_6/in1
Capture Clock    : spi0.t_FSM_i11_LC_15_18_6/clk
Setup Constraint : 1000000p
Path slack       : 994136p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   4622
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7105
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout                LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                                     LocalMux                       0              2483  993912  RISE       1
I__1103/O                                     LocalMux                     330              2812  993912  RISE       1
I__1104/I                                     InMux                          0              2812  993912  RISE       1
I__1104/O                                     InMux                        259              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/in0                     LogicCell40_SEQ_MODE_0000      0              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/lcout                   LogicCell40_SEQ_MODE_0000    449              3521  993912  RISE       1
I__1080/I                                     LocalMux                       0              3521  993912  RISE       1
I__1080/O                                     LocalMux                     330              3850  993912  RISE       1
I__1081/I                                     InMux                          0              3850  993912  RISE       1
I__1081/O                                     InMux                        259              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/in0    LogicCell40_SEQ_MODE_0000      0              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4559  993912  RISE       1
I__1087/I                                     LocalMux                       0              4559  993912  RISE       1
I__1087/O                                     LocalMux                     330              4888  993912  RISE       1
I__1088/I                                     InMux                          0              4888  993912  RISE       1
I__1088/O                                     InMux                        259              5148  993912  RISE       1
I__1089/I                                     CascadeMux                     0              5148  993912  RISE       1
I__1089/O                                     CascadeMux                     0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/in2    LogicCell40_SEQ_MODE_0000      0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_0000    379              5527  993912  RISE       1
I__1108/I                                     LocalMux                       0              5527  993912  RISE       1
I__1108/O                                     LocalMux                     330              5856  993912  RISE       1
I__1109/I                                     InMux                          0              5856  993912  RISE       1
I__1109/O                                     InMux                        259              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/in1                  LogicCell40_SEQ_MODE_0000      0              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/lcout                LogicCell40_SEQ_MODE_0000    400              6516  993912  RISE      15
I__1431/I                                     LocalMux                       0              6516  994137  RISE       1
I__1431/O                                     LocalMux                     330              6845  994137  RISE       1
I__1441/I                                     InMux                          0              6845  994137  RISE       1
I__1441/O                                     InMux                        259              7105  994137  RISE       1
spi0.t_FSM_i11_LC_15_18_6/in1                 LogicCell40_SEQ_MODE_1010      0              7105  994137  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i11_LC_15_18_6/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.t_FSM_i13_LC_15_18_4/in1
Capture Clock    : spi0.t_FSM_i13_LC_15_18_4/clk
Setup Constraint : 1000000p
Path slack       : 994136p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   4622
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7105
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout                LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                                     LocalMux                       0              2483  993912  RISE       1
I__1103/O                                     LocalMux                     330              2812  993912  RISE       1
I__1104/I                                     InMux                          0              2812  993912  RISE       1
I__1104/O                                     InMux                        259              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/in0                     LogicCell40_SEQ_MODE_0000      0              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/lcout                   LogicCell40_SEQ_MODE_0000    449              3521  993912  RISE       1
I__1080/I                                     LocalMux                       0              3521  993912  RISE       1
I__1080/O                                     LocalMux                     330              3850  993912  RISE       1
I__1081/I                                     InMux                          0              3850  993912  RISE       1
I__1081/O                                     InMux                        259              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/in0    LogicCell40_SEQ_MODE_0000      0              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4559  993912  RISE       1
I__1087/I                                     LocalMux                       0              4559  993912  RISE       1
I__1087/O                                     LocalMux                     330              4888  993912  RISE       1
I__1088/I                                     InMux                          0              4888  993912  RISE       1
I__1088/O                                     InMux                        259              5148  993912  RISE       1
I__1089/I                                     CascadeMux                     0              5148  993912  RISE       1
I__1089/O                                     CascadeMux                     0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/in2    LogicCell40_SEQ_MODE_0000      0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_0000    379              5527  993912  RISE       1
I__1108/I                                     LocalMux                       0              5527  993912  RISE       1
I__1108/O                                     LocalMux                     330              5856  993912  RISE       1
I__1109/I                                     InMux                          0              5856  993912  RISE       1
I__1109/O                                     InMux                        259              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/in1                  LogicCell40_SEQ_MODE_0000      0              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/lcout                LogicCell40_SEQ_MODE_0000    400              6516  993912  RISE      15
I__1431/I                                     LocalMux                       0              6516  994137  RISE       1
I__1431/O                                     LocalMux                     330              6845  994137  RISE       1
I__1442/I                                     InMux                          0              6845  994137  RISE       1
I__1442/O                                     InMux                        259              7105  994137  RISE       1
spi0.t_FSM_i13_LC_15_18_4/in1                 LogicCell40_SEQ_MODE_1010      0              7105  994137  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i13_LC_15_18_4/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.t_FSM_i15_LC_15_18_2/in1
Capture Clock    : spi0.t_FSM_i15_LC_15_18_2/clk
Setup Constraint : 1000000p
Path slack       : 994136p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   4622
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7105
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout                LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                                     LocalMux                       0              2483  993912  RISE       1
I__1103/O                                     LocalMux                     330              2812  993912  RISE       1
I__1104/I                                     InMux                          0              2812  993912  RISE       1
I__1104/O                                     InMux                        259              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/in0                     LogicCell40_SEQ_MODE_0000      0              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/lcout                   LogicCell40_SEQ_MODE_0000    449              3521  993912  RISE       1
I__1080/I                                     LocalMux                       0              3521  993912  RISE       1
I__1080/O                                     LocalMux                     330              3850  993912  RISE       1
I__1081/I                                     InMux                          0              3850  993912  RISE       1
I__1081/O                                     InMux                        259              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/in0    LogicCell40_SEQ_MODE_0000      0              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4559  993912  RISE       1
I__1087/I                                     LocalMux                       0              4559  993912  RISE       1
I__1087/O                                     LocalMux                     330              4888  993912  RISE       1
I__1088/I                                     InMux                          0              4888  993912  RISE       1
I__1088/O                                     InMux                        259              5148  993912  RISE       1
I__1089/I                                     CascadeMux                     0              5148  993912  RISE       1
I__1089/O                                     CascadeMux                     0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/in2    LogicCell40_SEQ_MODE_0000      0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_0000    379              5527  993912  RISE       1
I__1108/I                                     LocalMux                       0              5527  993912  RISE       1
I__1108/O                                     LocalMux                     330              5856  993912  RISE       1
I__1109/I                                     InMux                          0              5856  993912  RISE       1
I__1109/O                                     InMux                        259              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/in1                  LogicCell40_SEQ_MODE_0000      0              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/lcout                LogicCell40_SEQ_MODE_0000    400              6516  993912  RISE      15
I__1431/I                                     LocalMux                       0              6516  994137  RISE       1
I__1431/O                                     LocalMux                     330              6845  994137  RISE       1
I__1443/I                                     InMux                          0              6845  994137  RISE       1
I__1443/O                                     InMux                        259              7105  994137  RISE       1
spi0.t_FSM_i15_LC_15_18_2/in1                 LogicCell40_SEQ_MODE_1010      0              7105  994137  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i15_LC_15_18_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.t_FSM_i10_LC_15_18_7/in3
Capture Clock    : spi0.t_FSM_i10_LC_15_18_7/clk
Setup Constraint : 1000000p
Path slack       : 994263p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   4622
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7105
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout                LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                                     LocalMux                       0              2483  993912  RISE       1
I__1103/O                                     LocalMux                     330              2812  993912  RISE       1
I__1104/I                                     InMux                          0              2812  993912  RISE       1
I__1104/O                                     InMux                        259              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/in0                     LogicCell40_SEQ_MODE_0000      0              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/lcout                   LogicCell40_SEQ_MODE_0000    449              3521  993912  RISE       1
I__1080/I                                     LocalMux                       0              3521  993912  RISE       1
I__1080/O                                     LocalMux                     330              3850  993912  RISE       1
I__1081/I                                     InMux                          0              3850  993912  RISE       1
I__1081/O                                     InMux                        259              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/in0    LogicCell40_SEQ_MODE_0000      0              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4559  993912  RISE       1
I__1087/I                                     LocalMux                       0              4559  993912  RISE       1
I__1087/O                                     LocalMux                     330              4888  993912  RISE       1
I__1088/I                                     InMux                          0              4888  993912  RISE       1
I__1088/O                                     InMux                        259              5148  993912  RISE       1
I__1089/I                                     CascadeMux                     0              5148  993912  RISE       1
I__1089/O                                     CascadeMux                     0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/in2    LogicCell40_SEQ_MODE_0000      0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_0000    379              5527  993912  RISE       1
I__1108/I                                     LocalMux                       0              5527  993912  RISE       1
I__1108/O                                     LocalMux                     330              5856  993912  RISE       1
I__1109/I                                     InMux                          0              5856  993912  RISE       1
I__1109/O                                     InMux                        259              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/in1                  LogicCell40_SEQ_MODE_0000      0              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/lcout                LogicCell40_SEQ_MODE_0000    400              6516  993912  RISE      15
I__1432/I                                     LocalMux                       0              6516  994263  RISE       1
I__1432/O                                     LocalMux                     330              6845  994263  RISE       1
I__1444/I                                     InMux                          0              6845  994263  RISE       1
I__1444/O                                     InMux                        259              7105  994263  RISE       1
spi0.t_FSM_i10_LC_15_18_7/in3                 LogicCell40_SEQ_MODE_1010      0              7105  994263  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i10_LC_15_18_7/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.t_FSM_i12_LC_15_18_5/in3
Capture Clock    : spi0.t_FSM_i12_LC_15_18_5/clk
Setup Constraint : 1000000p
Path slack       : 994263p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   4622
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7105
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout                LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                                     LocalMux                       0              2483  993912  RISE       1
I__1103/O                                     LocalMux                     330              2812  993912  RISE       1
I__1104/I                                     InMux                          0              2812  993912  RISE       1
I__1104/O                                     InMux                        259              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/in0                     LogicCell40_SEQ_MODE_0000      0              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/lcout                   LogicCell40_SEQ_MODE_0000    449              3521  993912  RISE       1
I__1080/I                                     LocalMux                       0              3521  993912  RISE       1
I__1080/O                                     LocalMux                     330              3850  993912  RISE       1
I__1081/I                                     InMux                          0              3850  993912  RISE       1
I__1081/O                                     InMux                        259              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/in0    LogicCell40_SEQ_MODE_0000      0              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4559  993912  RISE       1
I__1087/I                                     LocalMux                       0              4559  993912  RISE       1
I__1087/O                                     LocalMux                     330              4888  993912  RISE       1
I__1088/I                                     InMux                          0              4888  993912  RISE       1
I__1088/O                                     InMux                        259              5148  993912  RISE       1
I__1089/I                                     CascadeMux                     0              5148  993912  RISE       1
I__1089/O                                     CascadeMux                     0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/in2    LogicCell40_SEQ_MODE_0000      0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_0000    379              5527  993912  RISE       1
I__1108/I                                     LocalMux                       0              5527  993912  RISE       1
I__1108/O                                     LocalMux                     330              5856  993912  RISE       1
I__1109/I                                     InMux                          0              5856  993912  RISE       1
I__1109/O                                     InMux                        259              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/in1                  LogicCell40_SEQ_MODE_0000      0              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/lcout                LogicCell40_SEQ_MODE_0000    400              6516  993912  RISE      15
I__1432/I                                     LocalMux                       0              6516  994263  RISE       1
I__1432/O                                     LocalMux                     330              6845  994263  RISE       1
I__1445/I                                     InMux                          0              6845  994263  RISE       1
I__1445/O                                     InMux                        259              7105  994263  RISE       1
spi0.t_FSM_i12_LC_15_18_5/in3                 LogicCell40_SEQ_MODE_1010      0              7105  994263  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i12_LC_15_18_5/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.t_FSM_i14_LC_15_18_3/in3
Capture Clock    : spi0.t_FSM_i14_LC_15_18_3/clk
Setup Constraint : 1000000p
Path slack       : 994263p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   4622
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7105
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout                LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                                     LocalMux                       0              2483  993912  RISE       1
I__1103/O                                     LocalMux                     330              2812  993912  RISE       1
I__1104/I                                     InMux                          0              2812  993912  RISE       1
I__1104/O                                     InMux                        259              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/in0                     LogicCell40_SEQ_MODE_0000      0              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/lcout                   LogicCell40_SEQ_MODE_0000    449              3521  993912  RISE       1
I__1080/I                                     LocalMux                       0              3521  993912  RISE       1
I__1080/O                                     LocalMux                     330              3850  993912  RISE       1
I__1081/I                                     InMux                          0              3850  993912  RISE       1
I__1081/O                                     InMux                        259              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/in0    LogicCell40_SEQ_MODE_0000      0              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4559  993912  RISE       1
I__1087/I                                     LocalMux                       0              4559  993912  RISE       1
I__1087/O                                     LocalMux                     330              4888  993912  RISE       1
I__1088/I                                     InMux                          0              4888  993912  RISE       1
I__1088/O                                     InMux                        259              5148  993912  RISE       1
I__1089/I                                     CascadeMux                     0              5148  993912  RISE       1
I__1089/O                                     CascadeMux                     0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/in2    LogicCell40_SEQ_MODE_0000      0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_0000    379              5527  993912  RISE       1
I__1108/I                                     LocalMux                       0              5527  993912  RISE       1
I__1108/O                                     LocalMux                     330              5856  993912  RISE       1
I__1109/I                                     InMux                          0              5856  993912  RISE       1
I__1109/O                                     InMux                        259              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/in1                  LogicCell40_SEQ_MODE_0000      0              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/lcout                LogicCell40_SEQ_MODE_0000    400              6516  993912  RISE      15
I__1432/I                                     LocalMux                       0              6516  994263  RISE       1
I__1432/O                                     LocalMux                     330              6845  994263  RISE       1
I__1446/I                                     InMux                          0              6845  994263  RISE       1
I__1446/O                                     InMux                        259              7105  994263  RISE       1
spi0.t_FSM_i14_LC_15_18_3/in3                 LogicCell40_SEQ_MODE_1010      0              7105  994263  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i14_LC_15_18_3/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.t_FSM_i9_LC_15_18_1/in3
Capture Clock    : spi0.t_FSM_i9_LC_15_18_1/clk
Setup Constraint : 1000000p
Path slack       : 994263p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   4622
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7105
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout                LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                                     LocalMux                       0              2483  993912  RISE       1
I__1103/O                                     LocalMux                     330              2812  993912  RISE       1
I__1104/I                                     InMux                          0              2812  993912  RISE       1
I__1104/O                                     InMux                        259              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/in0                     LogicCell40_SEQ_MODE_0000      0              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/lcout                   LogicCell40_SEQ_MODE_0000    449              3521  993912  RISE       1
I__1080/I                                     LocalMux                       0              3521  993912  RISE       1
I__1080/O                                     LocalMux                     330              3850  993912  RISE       1
I__1081/I                                     InMux                          0              3850  993912  RISE       1
I__1081/O                                     InMux                        259              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/in0    LogicCell40_SEQ_MODE_0000      0              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4559  993912  RISE       1
I__1087/I                                     LocalMux                       0              4559  993912  RISE       1
I__1087/O                                     LocalMux                     330              4888  993912  RISE       1
I__1088/I                                     InMux                          0              4888  993912  RISE       1
I__1088/O                                     InMux                        259              5148  993912  RISE       1
I__1089/I                                     CascadeMux                     0              5148  993912  RISE       1
I__1089/O                                     CascadeMux                     0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/in2    LogicCell40_SEQ_MODE_0000      0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_0000    379              5527  993912  RISE       1
I__1108/I                                     LocalMux                       0              5527  993912  RISE       1
I__1108/O                                     LocalMux                     330              5856  993912  RISE       1
I__1109/I                                     InMux                          0              5856  993912  RISE       1
I__1109/O                                     InMux                        259              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/in1                  LogicCell40_SEQ_MODE_0000      0              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/lcout                LogicCell40_SEQ_MODE_0000    400              6516  993912  RISE      15
I__1432/I                                     LocalMux                       0              6516  994263  RISE       1
I__1432/O                                     LocalMux                     330              6845  994263  RISE       1
I__1447/I                                     InMux                          0              6845  994263  RISE       1
I__1447/O                                     InMux                        259              7105  994263  RISE       1
spi0.t_FSM_i9_LC_15_18_1/in3                  LogicCell40_SEQ_MODE_1010      0              7105  994263  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i9_LC_15_18_1/clk      LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.t_FSM_i5_LC_15_17_2/in0
Capture Clock    : spi0.t_FSM_i5_LC_15_17_2/clk
Setup Constraint : 1000000p
Path slack       : 994368p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001473

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   4622
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7105
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout                LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                                     LocalMux                       0              2483  993912  RISE       1
I__1103/O                                     LocalMux                     330              2812  993912  RISE       1
I__1104/I                                     InMux                          0              2812  993912  RISE       1
I__1104/O                                     InMux                        259              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/in0                     LogicCell40_SEQ_MODE_0000      0              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/lcout                   LogicCell40_SEQ_MODE_0000    449              3521  993912  RISE       1
I__1080/I                                     LocalMux                       0              3521  993912  RISE       1
I__1080/O                                     LocalMux                     330              3850  993912  RISE       1
I__1081/I                                     InMux                          0              3850  993912  RISE       1
I__1081/O                                     InMux                        259              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/in0    LogicCell40_SEQ_MODE_0000      0              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4559  993912  RISE       1
I__1087/I                                     LocalMux                       0              4559  993912  RISE       1
I__1087/O                                     LocalMux                     330              4888  993912  RISE       1
I__1088/I                                     InMux                          0              4888  993912  RISE       1
I__1088/O                                     InMux                        259              5148  993912  RISE       1
I__1089/I                                     CascadeMux                     0              5148  993912  RISE       1
I__1089/O                                     CascadeMux                     0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/in2    LogicCell40_SEQ_MODE_0000      0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_0000    379              5527  993912  RISE       1
I__1108/I                                     LocalMux                       0              5527  993912  RISE       1
I__1108/O                                     LocalMux                     330              5856  993912  RISE       1
I__1109/I                                     InMux                          0              5856  993912  RISE       1
I__1109/O                                     InMux                        259              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/in1                  LogicCell40_SEQ_MODE_0000      0              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/lcout                LogicCell40_SEQ_MODE_0000    400              6516  993912  RISE      15
I__1429/I                                     LocalMux                       0              6516  994368  RISE       1
I__1429/O                                     LocalMux                     330              6845  994368  RISE       1
I__1436/I                                     InMux                          0              6845  994368  RISE       1
I__1436/O                                     InMux                        259              7105  994368  RISE       1
spi0.t_FSM_i5_LC_15_17_2/in0                  LogicCell40_SEQ_MODE_1010      0              7105  994368  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i5_LC_15_17_2/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.t_FSM_i8_LC_15_17_0/in0
Capture Clock    : spi0.t_FSM_i8_LC_15_17_0/clk
Setup Constraint : 1000000p
Path slack       : 994368p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001473

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   4622
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7105
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout                LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                                     LocalMux                       0              2483  993912  RISE       1
I__1103/O                                     LocalMux                     330              2812  993912  RISE       1
I__1104/I                                     InMux                          0              2812  993912  RISE       1
I__1104/O                                     InMux                        259              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/in0                     LogicCell40_SEQ_MODE_0000      0              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/lcout                   LogicCell40_SEQ_MODE_0000    449              3521  993912  RISE       1
I__1080/I                                     LocalMux                       0              3521  993912  RISE       1
I__1080/O                                     LocalMux                     330              3850  993912  RISE       1
I__1081/I                                     InMux                          0              3850  993912  RISE       1
I__1081/O                                     InMux                        259              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/in0    LogicCell40_SEQ_MODE_0000      0              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4559  993912  RISE       1
I__1087/I                                     LocalMux                       0              4559  993912  RISE       1
I__1087/O                                     LocalMux                     330              4888  993912  RISE       1
I__1088/I                                     InMux                          0              4888  993912  RISE       1
I__1088/O                                     InMux                        259              5148  993912  RISE       1
I__1089/I                                     CascadeMux                     0              5148  993912  RISE       1
I__1089/O                                     CascadeMux                     0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/in2    LogicCell40_SEQ_MODE_0000      0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_0000    379              5527  993912  RISE       1
I__1108/I                                     LocalMux                       0              5527  993912  RISE       1
I__1108/O                                     LocalMux                     330              5856  993912  RISE       1
I__1109/I                                     InMux                          0              5856  993912  RISE       1
I__1109/O                                     InMux                        259              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/in1                  LogicCell40_SEQ_MODE_0000      0              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/lcout                LogicCell40_SEQ_MODE_0000    400              6516  993912  RISE      15
I__1429/I                                     LocalMux                       0              6516  994368  RISE       1
I__1429/O                                     LocalMux                     330              6845  994368  RISE       1
I__1438/I                                     InMux                          0              6845  994368  RISE       1
I__1438/O                                     InMux                        259              7105  994368  RISE       1
spi0.t_FSM_i8_LC_15_17_0/in0                  LogicCell40_SEQ_MODE_1010      0              7105  994368  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i8_LC_15_17_0/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.t_FSM_i2_LC_14_17_1/in2
Capture Clock    : spi0.t_FSM_i2_LC_14_17_1/clk
Setup Constraint : 1000000p
Path slack       : 994466p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001571

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   4622
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7105
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout                LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                                     LocalMux                       0              2483  993912  RISE       1
I__1103/O                                     LocalMux                     330              2812  993912  RISE       1
I__1104/I                                     InMux                          0              2812  993912  RISE       1
I__1104/O                                     InMux                        259              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/in0                     LogicCell40_SEQ_MODE_0000      0              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/lcout                   LogicCell40_SEQ_MODE_0000    449              3521  993912  RISE       1
I__1080/I                                     LocalMux                       0              3521  993912  RISE       1
I__1080/O                                     LocalMux                     330              3850  993912  RISE       1
I__1081/I                                     InMux                          0              3850  993912  RISE       1
I__1081/O                                     InMux                        259              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/in0    LogicCell40_SEQ_MODE_0000      0              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4559  993912  RISE       1
I__1087/I                                     LocalMux                       0              4559  993912  RISE       1
I__1087/O                                     LocalMux                     330              4888  993912  RISE       1
I__1088/I                                     InMux                          0              4888  993912  RISE       1
I__1088/O                                     InMux                        259              5148  993912  RISE       1
I__1089/I                                     CascadeMux                     0              5148  993912  RISE       1
I__1089/O                                     CascadeMux                     0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/in2    LogicCell40_SEQ_MODE_0000      0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_0000    379              5527  993912  RISE       1
I__1108/I                                     LocalMux                       0              5527  993912  RISE       1
I__1108/O                                     LocalMux                     330              5856  993912  RISE       1
I__1109/I                                     InMux                          0              5856  993912  RISE       1
I__1109/O                                     InMux                        259              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/in1                  LogicCell40_SEQ_MODE_0000      0              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/lcout                LogicCell40_SEQ_MODE_0000    400              6516  993912  RISE      15
I__1428/I                                     LocalMux                       0              6516  994466  RISE       1
I__1428/O                                     LocalMux                     330              6845  994466  RISE       1
I__1434/I                                     InMux                          0              6845  994466  RISE       1
I__1434/O                                     InMux                        259              7105  994466  RISE       1
I__1448/I                                     CascadeMux                     0              7105  994466  RISE       1
I__1448/O                                     CascadeMux                     0              7105  994466  RISE       1
spi0.t_FSM_i2_LC_14_17_1/in2                  LogicCell40_SEQ_MODE_1010      0              7105  994466  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.t_FSM_i1_LC_14_17_0/in3
Capture Clock    : spi0.t_FSM_i1_LC_14_17_0/clk
Setup Constraint : 1000000p
Path slack       : 994564p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001669

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   4622
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7105
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout                LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                                     LocalMux                       0              2483  993912  RISE       1
I__1103/O                                     LocalMux                     330              2812  993912  RISE       1
I__1104/I                                     InMux                          0              2812  993912  RISE       1
I__1104/O                                     InMux                        259              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/in0                     LogicCell40_SEQ_MODE_0000      0              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/lcout                   LogicCell40_SEQ_MODE_0000    449              3521  993912  RISE       1
I__1080/I                                     LocalMux                       0              3521  993912  RISE       1
I__1080/O                                     LocalMux                     330              3850  993912  RISE       1
I__1081/I                                     InMux                          0              3850  993912  RISE       1
I__1081/O                                     InMux                        259              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/in0    LogicCell40_SEQ_MODE_0000      0              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4559  993912  RISE       1
I__1087/I                                     LocalMux                       0              4559  993912  RISE       1
I__1087/O                                     LocalMux                     330              4888  993912  RISE       1
I__1088/I                                     InMux                          0              4888  993912  RISE       1
I__1088/O                                     InMux                        259              5148  993912  RISE       1
I__1089/I                                     CascadeMux                     0              5148  993912  RISE       1
I__1089/O                                     CascadeMux                     0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/in2    LogicCell40_SEQ_MODE_0000      0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_0000    379              5527  993912  RISE       1
I__1108/I                                     LocalMux                       0              5527  993912  RISE       1
I__1108/O                                     LocalMux                     330              5856  993912  RISE       1
I__1109/I                                     InMux                          0              5856  993912  RISE       1
I__1109/O                                     InMux                        259              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/in1                  LogicCell40_SEQ_MODE_0000      0              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/lcout                LogicCell40_SEQ_MODE_0000    400              6516  993912  RISE      15
I__1428/I                                     LocalMux                       0              6516  994466  RISE       1
I__1428/O                                     LocalMux                     330              6845  994466  RISE       1
I__1433/I                                     InMux                          0              6845  994565  RISE       1
I__1433/O                                     InMux                        259              7105  994565  RISE       1
spi0.t_FSM_i1_LC_14_17_0/in3                  LogicCell40_SEQ_MODE_1010      0              7105  994565  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i1_LC_14_17_0/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.t_FSM_i4_LC_15_17_3/in3
Capture Clock    : spi0.t_FSM_i4_LC_15_17_3/clk
Setup Constraint : 1000000p
Path slack       : 994564p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001669

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   4622
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7105
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout                LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                                     LocalMux                       0              2483  993912  RISE       1
I__1103/O                                     LocalMux                     330              2812  993912  RISE       1
I__1104/I                                     InMux                          0              2812  993912  RISE       1
I__1104/O                                     InMux                        259              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/in0                     LogicCell40_SEQ_MODE_0000      0              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/lcout                   LogicCell40_SEQ_MODE_0000    449              3521  993912  RISE       1
I__1080/I                                     LocalMux                       0              3521  993912  RISE       1
I__1080/O                                     LocalMux                     330              3850  993912  RISE       1
I__1081/I                                     InMux                          0              3850  993912  RISE       1
I__1081/O                                     InMux                        259              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/in0    LogicCell40_SEQ_MODE_0000      0              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4559  993912  RISE       1
I__1087/I                                     LocalMux                       0              4559  993912  RISE       1
I__1087/O                                     LocalMux                     330              4888  993912  RISE       1
I__1088/I                                     InMux                          0              4888  993912  RISE       1
I__1088/O                                     InMux                        259              5148  993912  RISE       1
I__1089/I                                     CascadeMux                     0              5148  993912  RISE       1
I__1089/O                                     CascadeMux                     0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/in2    LogicCell40_SEQ_MODE_0000      0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_0000    379              5527  993912  RISE       1
I__1108/I                                     LocalMux                       0              5527  993912  RISE       1
I__1108/O                                     LocalMux                     330              5856  993912  RISE       1
I__1109/I                                     InMux                          0              5856  993912  RISE       1
I__1109/O                                     InMux                        259              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/in1                  LogicCell40_SEQ_MODE_0000      0              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/lcout                LogicCell40_SEQ_MODE_0000    400              6516  993912  RISE      15
I__1429/I                                     LocalMux                       0              6516  994368  RISE       1
I__1429/O                                     LocalMux                     330              6845  994368  RISE       1
I__1435/I                                     InMux                          0              6845  994565  RISE       1
I__1435/O                                     InMux                        259              7105  994565  RISE       1
spi0.t_FSM_i4_LC_15_17_3/in3                  LogicCell40_SEQ_MODE_1010      0              7105  994565  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i4_LC_15_17_3/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.t_FSM_i7_LC_15_17_1/in3
Capture Clock    : spi0.t_FSM_i7_LC_15_17_1/clk
Setup Constraint : 1000000p
Path slack       : 994564p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001669

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   4622
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       7105
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout                LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                                     LocalMux                       0              2483  993912  RISE       1
I__1103/O                                     LocalMux                     330              2812  993912  RISE       1
I__1104/I                                     InMux                          0              2812  993912  RISE       1
I__1104/O                                     InMux                        259              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/in0                     LogicCell40_SEQ_MODE_0000      0              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/lcout                   LogicCell40_SEQ_MODE_0000    449              3521  993912  RISE       1
I__1080/I                                     LocalMux                       0              3521  993912  RISE       1
I__1080/O                                     LocalMux                     330              3850  993912  RISE       1
I__1081/I                                     InMux                          0              3850  993912  RISE       1
I__1081/O                                     InMux                        259              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/in0    LogicCell40_SEQ_MODE_0000      0              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4559  993912  RISE       1
I__1087/I                                     LocalMux                       0              4559  993912  RISE       1
I__1087/O                                     LocalMux                     330              4888  993912  RISE       1
I__1088/I                                     InMux                          0              4888  993912  RISE       1
I__1088/O                                     InMux                        259              5148  993912  RISE       1
I__1089/I                                     CascadeMux                     0              5148  993912  RISE       1
I__1089/O                                     CascadeMux                     0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/in2    LogicCell40_SEQ_MODE_0000      0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_0000    379              5527  993912  RISE       1
I__1108/I                                     LocalMux                       0              5527  993912  RISE       1
I__1108/O                                     LocalMux                     330              5856  993912  RISE       1
I__1109/I                                     InMux                          0              5856  993912  RISE       1
I__1109/O                                     InMux                        259              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/in1                  LogicCell40_SEQ_MODE_0000      0              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/lcout                LogicCell40_SEQ_MODE_0000    400              6516  993912  RISE      15
I__1429/I                                     LocalMux                       0              6516  994368  RISE       1
I__1429/O                                     LocalMux                     330              6845  994368  RISE       1
I__1437/I                                     InMux                          0              6845  994565  RISE       1
I__1437/O                                     InMux                        259              7105  994565  RISE       1
spi0.t_FSM_i7_LC_15_17_1/in3                  LogicCell40_SEQ_MODE_1010      0              7105  994565  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i7_LC_15_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.t_FSM_i6_LC_14_16_3/in1
Capture Clock    : spi0.t_FSM_i6_LC_14_16_3/clk
Setup Constraint : 1000000p
Path slack       : 994649p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000891

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   3759
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6242
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout      LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2110/I                               Odrv4                          0              2483  994649  RISE       1
I__2110/O                               Odrv4                        351              2833  994649  RISE       1
I__2121/I                               LocalMux                       0              2833  994649  RISE       1
I__2121/O                               LocalMux                     330              3163  994649  RISE       1
I__2126/I                               InMux                          0              3163  994649  RISE       1
I__2126/O                               InMux                        259              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in1      LogicCell40_SEQ_MODE_0000      0              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout    LogicCell40_SEQ_MODE_0000    400              3822  994649  RISE       6
I__1371/I                               Odrv12                         0              3822  994649  RISE       1
I__1371/O                               Odrv12                       491              4313  994649  RISE       1
I__1377/I                               LocalMux                       0              4313  994649  RISE       1
I__1377/O                               LocalMux                     330              4643  994649  RISE       1
I__1380/I                               InMux                          0              4643  994649  RISE       1
I__1380/O                               InMux                        259              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in1    LogicCell40_SEQ_MODE_0000      0              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    400              5302  994649  RISE      16
I__1454/I                               Odrv4                          0              5302  994649  RISE       1
I__1454/O                               Odrv4                        351              5653  994649  RISE       1
I__1467/I                               LocalMux                       0              5653  994649  RISE       1
I__1467/O                               LocalMux                     330              5982  994649  RISE       1
I__1472/I                               InMux                          0              5982  994649  RISE       1
I__1472/O                               InMux                        259              6242  994649  RISE       1
spi0.t_FSM_i6_LC_14_16_3/in1            LogicCell40_SEQ_MODE_1010      0              6242  994649  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i6_LC_14_16_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.t_FSM_i3_LC_14_17_7/in2
Capture Clock    : spi0.t_FSM_i3_LC_14_17_7/clk
Setup Constraint : 1000000p
Path slack       : 995126p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -323
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001620

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   4011
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6494
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout                LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                                     LocalMux                       0              2483  993912  RISE       1
I__1103/O                                     LocalMux                     330              2812  993912  RISE       1
I__1104/I                                     InMux                          0              2812  993912  RISE       1
I__1104/O                                     InMux                        259              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/in0                     LogicCell40_SEQ_MODE_0000      0              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/lcout                   LogicCell40_SEQ_MODE_0000    449              3521  993912  RISE       1
I__1080/I                                     LocalMux                       0              3521  993912  RISE       1
I__1080/O                                     LocalMux                     330              3850  993912  RISE       1
I__1081/I                                     InMux                          0              3850  993912  RISE       1
I__1081/O                                     InMux                        259              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/in0    LogicCell40_SEQ_MODE_0000      0              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              4559  993912  RISE       1
I__1087/I                                     LocalMux                       0              4559  993912  RISE       1
I__1087/O                                     LocalMux                     330              4888  993912  RISE       1
I__1088/I                                     InMux                          0              4888  993912  RISE       1
I__1088/O                                     InMux                        259              5148  993912  RISE       1
I__1089/I                                     CascadeMux                     0              5148  993912  RISE       1
I__1089/O                                     CascadeMux                     0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/in2    LogicCell40_SEQ_MODE_0000      0              5148  993912  RISE       1
spi0.mux_514_i3_3_lut_4_lut_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_0000    379              5527  993912  RISE       1
I__1108/I                                     LocalMux                       0              5527  993912  RISE       1
I__1108/O                                     LocalMux                     330              5856  993912  RISE       1
I__1109/I                                     InMux                          0              5856  993912  RISE       1
I__1109/O                                     InMux                        259              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/in1                  LogicCell40_SEQ_MODE_0000      0              6116  993912  RISE       1
spi0.i1_4_lut_LC_14_17_6/ltout                LogicCell40_SEQ_MODE_0000    379              6494  995126  FALL       1
I__1106/I                                     CascadeMux                     0              6494  995126  FALL       1
I__1106/O                                     CascadeMux                     0              6494  995126  FALL       1
spi0.t_FSM_i3_LC_14_17_7/in2                  LogicCell40_SEQ_MODE_1010      0              6494  995126  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i3_LC_14_17_7/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.state_reg_i1_LC_14_16_1/in1
Capture Clock    : spi0.state_reg_i1_LC_14_16_1/clk
Setup Constraint : 1000000p
Path slack       : 995126p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000891

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   3282
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5765
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout     LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                          LocalMux                       0              2483  993912  RISE       1
I__1103/O                          LocalMux                     330              2812  993912  RISE       1
I__1104/I                          InMux                          0              2812  993912  RISE       1
I__1104/O                          InMux                        259              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/in0          LogicCell40_SEQ_MODE_0000      0              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/ltout        LogicCell40_SEQ_MODE_0000    386              3458  994768  FALL       1
I__1079/I                          CascadeMux                     0              3458  994768  FALL       1
I__1079/O                          CascadeMux                     0              3458  994768  FALL       1
spi0.i521_2_lut_LC_14_17_3/in2     LogicCell40_SEQ_MODE_0000      0              3458  994768  FALL       1
spi0.i521_2_lut_LC_14_17_3/lcout   LogicCell40_SEQ_MODE_0000    379              3836  994768  RISE       1
I__1096/I                          LocalMux                       0              3836  994768  RISE       1
I__1096/O                          LocalMux                     330              4166  994768  RISE       1
I__1097/I                          InMux                          0              4166  994768  RISE       1
I__1097/O                          InMux                        259              4425  994768  RISE       1
spi0.i3240_4_lut_LC_14_18_6/in1    LogicCell40_SEQ_MODE_0000      0              4425  994768  RISE       1
spi0.i3240_4_lut_LC_14_18_6/lcout  LogicCell40_SEQ_MODE_0000    400              4825  995126  RISE       1
I__1092/I                          Odrv4                          0              4825  995126  RISE       1
I__1092/O                          Odrv4                        351              5176  995126  RISE       1
I__1093/I                          LocalMux                       0              5176  995126  RISE       1
I__1093/O                          LocalMux                     330              5506  995126  RISE       1
I__1094/I                          InMux                          0              5506  995126  RISE       1
I__1094/O                          InMux                        259              5765  995126  RISE       1
spi0.state_reg_i1_LC_14_16_1/in1   LogicCell40_SEQ_MODE_1010      0              5765  995126  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.t_FSM_i0_LC_15_18_0/in0
Capture Clock    : spi0.t_FSM_i0_LC_15_18_0/clk
Setup Constraint : 1000000p
Path slack       : 995280p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   3408
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5891
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout      LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2110/I                               Odrv4                          0              2483  994649  RISE       1
I__2110/O                               Odrv4                        351              2833  994649  RISE       1
I__2121/I                               LocalMux                       0              2833  994649  RISE       1
I__2121/O                               LocalMux                     330              3163  994649  RISE       1
I__2126/I                               InMux                          0              3163  994649  RISE       1
I__2126/O                               InMux                        259              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in1      LogicCell40_SEQ_MODE_0000      0              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout    LogicCell40_SEQ_MODE_0000    400              3822  994649  RISE       6
I__1371/I                               Odrv12                         0              3822  994649  RISE       1
I__1371/O                               Odrv12                       491              4313  994649  RISE       1
I__1377/I                               LocalMux                       0              4313  994649  RISE       1
I__1377/O                               LocalMux                     330              4643  994649  RISE       1
I__1380/I                               InMux                          0              4643  994649  RISE       1
I__1380/O                               InMux                        259              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in1    LogicCell40_SEQ_MODE_0000      0              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    400              5302  994649  RISE      16
I__1452/I                               LocalMux                       0              5302  995280  RISE       1
I__1452/O                               LocalMux                     330              5632  995280  RISE       1
I__1456/I                               InMux                          0              5632  995280  RISE       1
I__1456/O                               InMux                        259              5891  995280  RISE       1
spi0.t_FSM_i0_LC_15_18_0/in0            LogicCell40_SEQ_MODE_1011      0              5891  995280  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i0_LC_15_18_0/clk      LogicCell40_SEQ_MODE_1011      0              1641  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.t_FSM_i11_LC_15_18_6/in0
Capture Clock    : spi0.t_FSM_i11_LC_15_18_6/clk
Setup Constraint : 1000000p
Path slack       : 995280p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   3408
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5891
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout      LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2110/I                               Odrv4                          0              2483  994649  RISE       1
I__2110/O                               Odrv4                        351              2833  994649  RISE       1
I__2121/I                               LocalMux                       0              2833  994649  RISE       1
I__2121/O                               LocalMux                     330              3163  994649  RISE       1
I__2126/I                               InMux                          0              3163  994649  RISE       1
I__2126/O                               InMux                        259              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in1      LogicCell40_SEQ_MODE_0000      0              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout    LogicCell40_SEQ_MODE_0000    400              3822  994649  RISE       6
I__1371/I                               Odrv12                         0              3822  994649  RISE       1
I__1371/O                               Odrv12                       491              4313  994649  RISE       1
I__1377/I                               LocalMux                       0              4313  994649  RISE       1
I__1377/O                               LocalMux                     330              4643  994649  RISE       1
I__1380/I                               InMux                          0              4643  994649  RISE       1
I__1380/O                               InMux                        259              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in1    LogicCell40_SEQ_MODE_0000      0              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    400              5302  994649  RISE      16
I__1452/I                               LocalMux                       0              5302  995280  RISE       1
I__1452/O                               LocalMux                     330              5632  995280  RISE       1
I__1458/I                               InMux                          0              5632  995280  RISE       1
I__1458/O                               InMux                        259              5891  995280  RISE       1
spi0.t_FSM_i11_LC_15_18_6/in0           LogicCell40_SEQ_MODE_1010      0              5891  995280  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i11_LC_15_18_6/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.t_FSM_i13_LC_15_18_4/in0
Capture Clock    : spi0.t_FSM_i13_LC_15_18_4/clk
Setup Constraint : 1000000p
Path slack       : 995280p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   3408
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5891
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout      LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2110/I                               Odrv4                          0              2483  994649  RISE       1
I__2110/O                               Odrv4                        351              2833  994649  RISE       1
I__2121/I                               LocalMux                       0              2833  994649  RISE       1
I__2121/O                               LocalMux                     330              3163  994649  RISE       1
I__2126/I                               InMux                          0              3163  994649  RISE       1
I__2126/O                               InMux                        259              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in1      LogicCell40_SEQ_MODE_0000      0              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout    LogicCell40_SEQ_MODE_0000    400              3822  994649  RISE       6
I__1371/I                               Odrv12                         0              3822  994649  RISE       1
I__1371/O                               Odrv12                       491              4313  994649  RISE       1
I__1377/I                               LocalMux                       0              4313  994649  RISE       1
I__1377/O                               LocalMux                     330              4643  994649  RISE       1
I__1380/I                               InMux                          0              4643  994649  RISE       1
I__1380/O                               InMux                        259              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in1    LogicCell40_SEQ_MODE_0000      0              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    400              5302  994649  RISE      16
I__1452/I                               LocalMux                       0              5302  995280  RISE       1
I__1452/O                               LocalMux                     330              5632  995280  RISE       1
I__1460/I                               InMux                          0              5632  995280  RISE       1
I__1460/O                               InMux                        259              5891  995280  RISE       1
spi0.t_FSM_i13_LC_15_18_4/in0           LogicCell40_SEQ_MODE_1010      0              5891  995280  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i13_LC_15_18_4/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.t_FSM_i15_LC_15_18_2/in0
Capture Clock    : spi0.t_FSM_i15_LC_15_18_2/clk
Setup Constraint : 1000000p
Path slack       : 995280p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   3408
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5891
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout      LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2110/I                               Odrv4                          0              2483  994649  RISE       1
I__2110/O                               Odrv4                        351              2833  994649  RISE       1
I__2121/I                               LocalMux                       0              2833  994649  RISE       1
I__2121/O                               LocalMux                     330              3163  994649  RISE       1
I__2126/I                               InMux                          0              3163  994649  RISE       1
I__2126/O                               InMux                        259              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in1      LogicCell40_SEQ_MODE_0000      0              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout    LogicCell40_SEQ_MODE_0000    400              3822  994649  RISE       6
I__1371/I                               Odrv12                         0              3822  994649  RISE       1
I__1371/O                               Odrv12                       491              4313  994649  RISE       1
I__1377/I                               LocalMux                       0              4313  994649  RISE       1
I__1377/O                               LocalMux                     330              4643  994649  RISE       1
I__1380/I                               InMux                          0              4643  994649  RISE       1
I__1380/O                               InMux                        259              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in1    LogicCell40_SEQ_MODE_0000      0              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    400              5302  994649  RISE      16
I__1452/I                               LocalMux                       0              5302  995280  RISE       1
I__1452/O                               LocalMux                     330              5632  995280  RISE       1
I__1462/I                               InMux                          0              5632  995280  RISE       1
I__1462/O                               InMux                        259              5891  995280  RISE       1
spi0.t_FSM_i15_LC_15_18_2/in0           LogicCell40_SEQ_MODE_1010      0              5891  995280  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i15_LC_15_18_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.t_FSM_i10_LC_15_18_7/in1
Capture Clock    : spi0.t_FSM_i10_LC_15_18_7/clk
Setup Constraint : 1000000p
Path slack       : 995350p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   3408
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5891
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout      LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2110/I                               Odrv4                          0              2483  994649  RISE       1
I__2110/O                               Odrv4                        351              2833  994649  RISE       1
I__2121/I                               LocalMux                       0              2833  994649  RISE       1
I__2121/O                               LocalMux                     330              3163  994649  RISE       1
I__2126/I                               InMux                          0              3163  994649  RISE       1
I__2126/O                               InMux                        259              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in1      LogicCell40_SEQ_MODE_0000      0              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout    LogicCell40_SEQ_MODE_0000    400              3822  994649  RISE       6
I__1371/I                               Odrv12                         0              3822  994649  RISE       1
I__1371/O                               Odrv12                       491              4313  994649  RISE       1
I__1377/I                               LocalMux                       0              4313  994649  RISE       1
I__1377/O                               LocalMux                     330              4643  994649  RISE       1
I__1380/I                               InMux                          0              4643  994649  RISE       1
I__1380/O                               InMux                        259              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in1    LogicCell40_SEQ_MODE_0000      0              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    400              5302  994649  RISE      16
I__1452/I                               LocalMux                       0              5302  995280  RISE       1
I__1452/O                               LocalMux                     330              5632  995280  RISE       1
I__1457/I                               InMux                          0              5632  995350  RISE       1
I__1457/O                               InMux                        259              5891  995350  RISE       1
spi0.t_FSM_i10_LC_15_18_7/in1           LogicCell40_SEQ_MODE_1010      0              5891  995350  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i10_LC_15_18_7/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.t_FSM_i12_LC_15_18_5/in1
Capture Clock    : spi0.t_FSM_i12_LC_15_18_5/clk
Setup Constraint : 1000000p
Path slack       : 995350p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   3408
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5891
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout      LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2110/I                               Odrv4                          0              2483  994649  RISE       1
I__2110/O                               Odrv4                        351              2833  994649  RISE       1
I__2121/I                               LocalMux                       0              2833  994649  RISE       1
I__2121/O                               LocalMux                     330              3163  994649  RISE       1
I__2126/I                               InMux                          0              3163  994649  RISE       1
I__2126/O                               InMux                        259              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in1      LogicCell40_SEQ_MODE_0000      0              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout    LogicCell40_SEQ_MODE_0000    400              3822  994649  RISE       6
I__1371/I                               Odrv12                         0              3822  994649  RISE       1
I__1371/O                               Odrv12                       491              4313  994649  RISE       1
I__1377/I                               LocalMux                       0              4313  994649  RISE       1
I__1377/O                               LocalMux                     330              4643  994649  RISE       1
I__1380/I                               InMux                          0              4643  994649  RISE       1
I__1380/O                               InMux                        259              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in1    LogicCell40_SEQ_MODE_0000      0              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    400              5302  994649  RISE      16
I__1452/I                               LocalMux                       0              5302  995280  RISE       1
I__1452/O                               LocalMux                     330              5632  995280  RISE       1
I__1459/I                               InMux                          0              5632  995350  RISE       1
I__1459/O                               InMux                        259              5891  995350  RISE       1
spi0.t_FSM_i12_LC_15_18_5/in1           LogicCell40_SEQ_MODE_1010      0              5891  995350  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i12_LC_15_18_5/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.t_FSM_i14_LC_15_18_3/in1
Capture Clock    : spi0.t_FSM_i14_LC_15_18_3/clk
Setup Constraint : 1000000p
Path slack       : 995350p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   3408
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5891
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout      LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2110/I                               Odrv4                          0              2483  994649  RISE       1
I__2110/O                               Odrv4                        351              2833  994649  RISE       1
I__2121/I                               LocalMux                       0              2833  994649  RISE       1
I__2121/O                               LocalMux                     330              3163  994649  RISE       1
I__2126/I                               InMux                          0              3163  994649  RISE       1
I__2126/O                               InMux                        259              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in1      LogicCell40_SEQ_MODE_0000      0              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout    LogicCell40_SEQ_MODE_0000    400              3822  994649  RISE       6
I__1371/I                               Odrv12                         0              3822  994649  RISE       1
I__1371/O                               Odrv12                       491              4313  994649  RISE       1
I__1377/I                               LocalMux                       0              4313  994649  RISE       1
I__1377/O                               LocalMux                     330              4643  994649  RISE       1
I__1380/I                               InMux                          0              4643  994649  RISE       1
I__1380/O                               InMux                        259              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in1    LogicCell40_SEQ_MODE_0000      0              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    400              5302  994649  RISE      16
I__1452/I                               LocalMux                       0              5302  995280  RISE       1
I__1452/O                               LocalMux                     330              5632  995280  RISE       1
I__1461/I                               InMux                          0              5632  995350  RISE       1
I__1461/O                               InMux                        259              5891  995350  RISE       1
spi0.t_FSM_i14_LC_15_18_3/in1           LogicCell40_SEQ_MODE_1010      0              5891  995350  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i14_LC_15_18_3/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.t_FSM_i9_LC_15_18_1/in1
Capture Clock    : spi0.t_FSM_i9_LC_15_18_1/clk
Setup Constraint : 1000000p
Path slack       : 995350p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   3408
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5891
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout      LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2110/I                               Odrv4                          0              2483  994649  RISE       1
I__2110/O                               Odrv4                        351              2833  994649  RISE       1
I__2121/I                               LocalMux                       0              2833  994649  RISE       1
I__2121/O                               LocalMux                     330              3163  994649  RISE       1
I__2126/I                               InMux                          0              3163  994649  RISE       1
I__2126/O                               InMux                        259              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in1      LogicCell40_SEQ_MODE_0000      0              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout    LogicCell40_SEQ_MODE_0000    400              3822  994649  RISE       6
I__1371/I                               Odrv12                         0              3822  994649  RISE       1
I__1371/O                               Odrv12                       491              4313  994649  RISE       1
I__1377/I                               LocalMux                       0              4313  994649  RISE       1
I__1377/O                               LocalMux                     330              4643  994649  RISE       1
I__1380/I                               InMux                          0              4643  994649  RISE       1
I__1380/O                               InMux                        259              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in1    LogicCell40_SEQ_MODE_0000      0              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    400              5302  994649  RISE      16
I__1452/I                               LocalMux                       0              5302  995280  RISE       1
I__1452/O                               LocalMux                     330              5632  995280  RISE       1
I__1463/I                               InMux                          0              5632  995350  RISE       1
I__1463/O                               InMux                        259              5891  995350  RISE       1
spi0.t_FSM_i9_LC_15_18_1/in1            LogicCell40_SEQ_MODE_1010      0              5891  995350  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i9_LC_15_18_1/clk      LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.t_FSM_i2_LC_14_17_1/in0
Capture Clock    : spi0.t_FSM_i2_LC_14_17_1/clk
Setup Constraint : 1000000p
Path slack       : 995582p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001473

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   3408
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5891
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout      LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2110/I                               Odrv4                          0              2483  994649  RISE       1
I__2110/O                               Odrv4                        351              2833  994649  RISE       1
I__2121/I                               LocalMux                       0              2833  994649  RISE       1
I__2121/O                               LocalMux                     330              3163  994649  RISE       1
I__2126/I                               InMux                          0              3163  994649  RISE       1
I__2126/O                               InMux                        259              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in1      LogicCell40_SEQ_MODE_0000      0              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout    LogicCell40_SEQ_MODE_0000    400              3822  994649  RISE       6
I__1371/I                               Odrv12                         0              3822  994649  RISE       1
I__1371/O                               Odrv12                       491              4313  994649  RISE       1
I__1377/I                               LocalMux                       0              4313  994649  RISE       1
I__1377/O                               LocalMux                     330              4643  994649  RISE       1
I__1380/I                               InMux                          0              4643  994649  RISE       1
I__1380/O                               InMux                        259              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in1    LogicCell40_SEQ_MODE_0000      0              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    400              5302  994649  RISE      16
I__1453/I                               LocalMux                       0              5302  995582  RISE       1
I__1453/O                               LocalMux                     330              5632  995582  RISE       1
I__1465/I                               InMux                          0              5632  995582  RISE       1
I__1465/O                               InMux                        259              5891  995582  RISE       1
spi0.t_FSM_i2_LC_14_17_1/in0            LogicCell40_SEQ_MODE_1010      0              5891  995582  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.t_FSM_i3_LC_14_17_7/in0
Capture Clock    : spi0.t_FSM_i3_LC_14_17_7/clk
Setup Constraint : 1000000p
Path slack       : 995582p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001473

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   3408
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5891
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout      LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2110/I                               Odrv4                          0              2483  994649  RISE       1
I__2110/O                               Odrv4                        351              2833  994649  RISE       1
I__2121/I                               LocalMux                       0              2833  994649  RISE       1
I__2121/O                               LocalMux                     330              3163  994649  RISE       1
I__2126/I                               InMux                          0              3163  994649  RISE       1
I__2126/O                               InMux                        259              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in1      LogicCell40_SEQ_MODE_0000      0              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout    LogicCell40_SEQ_MODE_0000    400              3822  994649  RISE       6
I__1371/I                               Odrv12                         0              3822  994649  RISE       1
I__1371/O                               Odrv12                       491              4313  994649  RISE       1
I__1377/I                               LocalMux                       0              4313  994649  RISE       1
I__1377/O                               LocalMux                     330              4643  994649  RISE       1
I__1380/I                               InMux                          0              4643  994649  RISE       1
I__1380/O                               InMux                        259              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in1    LogicCell40_SEQ_MODE_0000      0              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    400              5302  994649  RISE      16
I__1453/I                               LocalMux                       0              5302  995582  RISE       1
I__1453/O                               LocalMux                     330              5632  995582  RISE       1
I__1466/I                               InMux                          0              5632  995582  RISE       1
I__1466/O                               InMux                        259              5891  995582  RISE       1
spi0.t_FSM_i3_LC_14_17_7/in0            LogicCell40_SEQ_MODE_1010      0              5891  995582  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i3_LC_14_17_7/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.t_FSM_i4_LC_15_17_3/in1
Capture Clock    : spi0.t_FSM_i4_LC_15_17_3/clk
Setup Constraint : 1000000p
Path slack       : 995652p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001543

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   3408
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5891
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout      LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2110/I                               Odrv4                          0              2483  994649  RISE       1
I__2110/O                               Odrv4                        351              2833  994649  RISE       1
I__2121/I                               LocalMux                       0              2833  994649  RISE       1
I__2121/O                               LocalMux                     330              3163  994649  RISE       1
I__2126/I                               InMux                          0              3163  994649  RISE       1
I__2126/O                               InMux                        259              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in1      LogicCell40_SEQ_MODE_0000      0              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout    LogicCell40_SEQ_MODE_0000    400              3822  994649  RISE       6
I__1371/I                               Odrv12                         0              3822  994649  RISE       1
I__1371/O                               Odrv12                       491              4313  994649  RISE       1
I__1377/I                               LocalMux                       0              4313  994649  RISE       1
I__1377/O                               LocalMux                     330              4643  994649  RISE       1
I__1380/I                               InMux                          0              4643  994649  RISE       1
I__1380/O                               InMux                        259              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in1    LogicCell40_SEQ_MODE_0000      0              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    400              5302  994649  RISE      16
I__1455/I                               LocalMux                       0              5302  995652  RISE       1
I__1455/O                               LocalMux                     330              5632  995652  RISE       1
I__1468/I                               InMux                          0              5632  995652  RISE       1
I__1468/O                               InMux                        259              5891  995652  RISE       1
spi0.t_FSM_i4_LC_15_17_3/in1            LogicCell40_SEQ_MODE_1010      0              5891  995652  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i4_LC_15_17_3/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.t_FSM_i1_LC_14_17_0/in1
Capture Clock    : spi0.t_FSM_i1_LC_14_17_0/clk
Setup Constraint : 1000000p
Path slack       : 995652p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001543

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   3408
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5891
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout      LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2110/I                               Odrv4                          0              2483  994649  RISE       1
I__2110/O                               Odrv4                        351              2833  994649  RISE       1
I__2121/I                               LocalMux                       0              2833  994649  RISE       1
I__2121/O                               LocalMux                     330              3163  994649  RISE       1
I__2126/I                               InMux                          0              3163  994649  RISE       1
I__2126/O                               InMux                        259              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in1      LogicCell40_SEQ_MODE_0000      0              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout    LogicCell40_SEQ_MODE_0000    400              3822  994649  RISE       6
I__1371/I                               Odrv12                         0              3822  994649  RISE       1
I__1371/O                               Odrv12                       491              4313  994649  RISE       1
I__1377/I                               LocalMux                       0              4313  994649  RISE       1
I__1377/O                               LocalMux                     330              4643  994649  RISE       1
I__1380/I                               InMux                          0              4643  994649  RISE       1
I__1380/O                               InMux                        259              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in1    LogicCell40_SEQ_MODE_0000      0              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    400              5302  994649  RISE      16
I__1453/I                               LocalMux                       0              5302  995582  RISE       1
I__1453/O                               LocalMux                     330              5632  995582  RISE       1
I__1464/I                               InMux                          0              5632  995652  RISE       1
I__1464/O                               InMux                        259              5891  995652  RISE       1
spi0.t_FSM_i1_LC_14_17_0/in1            LogicCell40_SEQ_MODE_1010      0              5891  995652  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i1_LC_14_17_0/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.t_FSM_i7_LC_15_17_1/in1
Capture Clock    : spi0.t_FSM_i7_LC_15_17_1/clk
Setup Constraint : 1000000p
Path slack       : 995652p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001543

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   3408
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5891
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout      LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2110/I                               Odrv4                          0              2483  994649  RISE       1
I__2110/O                               Odrv4                        351              2833  994649  RISE       1
I__2121/I                               LocalMux                       0              2833  994649  RISE       1
I__2121/O                               LocalMux                     330              3163  994649  RISE       1
I__2126/I                               InMux                          0              3163  994649  RISE       1
I__2126/O                               InMux                        259              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in1      LogicCell40_SEQ_MODE_0000      0              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout    LogicCell40_SEQ_MODE_0000    400              3822  994649  RISE       6
I__1371/I                               Odrv12                         0              3822  994649  RISE       1
I__1371/O                               Odrv12                       491              4313  994649  RISE       1
I__1377/I                               LocalMux                       0              4313  994649  RISE       1
I__1377/O                               LocalMux                     330              4643  994649  RISE       1
I__1380/I                               InMux                          0              4643  994649  RISE       1
I__1380/O                               InMux                        259              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in1    LogicCell40_SEQ_MODE_0000      0              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    400              5302  994649  RISE      16
I__1455/I                               LocalMux                       0              5302  995652  RISE       1
I__1455/O                               LocalMux                     330              5632  995652  RISE       1
I__1470/I                               InMux                          0              5632  995652  RISE       1
I__1470/O                               InMux                        259              5891  995652  RISE       1
spi0.t_FSM_i7_LC_15_17_1/in1            LogicCell40_SEQ_MODE_1010      0              5891  995652  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i7_LC_15_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.t_FSM_i5_LC_15_17_2/in2
Capture Clock    : spi0.t_FSM_i5_LC_15_17_2/clk
Setup Constraint : 1000000p
Path slack       : 995680p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001571

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   3408
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5891
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout      LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2110/I                               Odrv4                          0              2483  994649  RISE       1
I__2110/O                               Odrv4                        351              2833  994649  RISE       1
I__2121/I                               LocalMux                       0              2833  994649  RISE       1
I__2121/O                               LocalMux                     330              3163  994649  RISE       1
I__2126/I                               InMux                          0              3163  994649  RISE       1
I__2126/O                               InMux                        259              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in1      LogicCell40_SEQ_MODE_0000      0              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout    LogicCell40_SEQ_MODE_0000    400              3822  994649  RISE       6
I__1371/I                               Odrv12                         0              3822  994649  RISE       1
I__1371/O                               Odrv12                       491              4313  994649  RISE       1
I__1377/I                               LocalMux                       0              4313  994649  RISE       1
I__1377/O                               LocalMux                     330              4643  994649  RISE       1
I__1380/I                               InMux                          0              4643  994649  RISE       1
I__1380/O                               InMux                        259              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in1    LogicCell40_SEQ_MODE_0000      0              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    400              5302  994649  RISE      16
I__1455/I                               LocalMux                       0              5302  995652  RISE       1
I__1455/O                               LocalMux                     330              5632  995652  RISE       1
I__1469/I                               InMux                          0              5632  995680  RISE       1
I__1469/O                               InMux                        259              5891  995680  RISE       1
I__1473/I                               CascadeMux                     0              5891  995680  RISE       1
I__1473/O                               CascadeMux                     0              5891  995680  RISE       1
spi0.t_FSM_i5_LC_15_17_2/in2            LogicCell40_SEQ_MODE_1010      0              5891  995680  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i5_LC_15_17_2/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.t_FSM_i8_LC_15_17_0/in2
Capture Clock    : spi0.t_FSM_i8_LC_15_17_0/clk
Setup Constraint : 1000000p
Path slack       : 995680p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001571

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   3408
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5891
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout      LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2110/I                               Odrv4                          0              2483  994649  RISE       1
I__2110/O                               Odrv4                        351              2833  994649  RISE       1
I__2121/I                               LocalMux                       0              2833  994649  RISE       1
I__2121/O                               LocalMux                     330              3163  994649  RISE       1
I__2126/I                               InMux                          0              3163  994649  RISE       1
I__2126/O                               InMux                        259              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in1      LogicCell40_SEQ_MODE_0000      0              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout    LogicCell40_SEQ_MODE_0000    400              3822  994649  RISE       6
I__1371/I                               Odrv12                         0              3822  994649  RISE       1
I__1371/O                               Odrv12                       491              4313  994649  RISE       1
I__1377/I                               LocalMux                       0              4313  994649  RISE       1
I__1377/O                               LocalMux                     330              4643  994649  RISE       1
I__1380/I                               InMux                          0              4643  994649  RISE       1
I__1380/O                               InMux                        259              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in1    LogicCell40_SEQ_MODE_0000      0              4902  994649  RISE       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    400              5302  994649  RISE      16
I__1455/I                               LocalMux                       0              5302  995652  RISE       1
I__1455/O                               LocalMux                     330              5632  995652  RISE       1
I__1471/I                               InMux                          0              5632  995680  RISE       1
I__1471/O                               InMux                        259              5891  995680  RISE       1
I__1474/I                               CascadeMux                     0              5891  995680  RISE       1
I__1474/O                               CascadeMux                     0              5891  995680  RISE       1
spi0.t_FSM_i8_LC_15_17_0/in2            LogicCell40_SEQ_MODE_1010      0              5891  995680  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i8_LC_15_17_0/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.state_reg_i2_LC_14_16_7/in2
Capture Clock    : spi0.state_reg_i2_LC_14_16_7/clk
Setup Constraint : 1000000p
Path slack       : 996444p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000919

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1992
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4475
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout                LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                                     LocalMux                       0              2483  993912  RISE       1
I__1103/O                                     LocalMux                     330              2812  993912  RISE       1
I__1104/I                                     InMux                          0              2812  993912  RISE       1
I__1104/O                                     InMux                        259              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/in0                     LogicCell40_SEQ_MODE_0000      0              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/lcout                   LogicCell40_SEQ_MODE_0000    449              3521  993912  RISE       1
I__1080/I                                     LocalMux                       0              3521  993912  RISE       1
I__1080/O                                     LocalMux                     330              3850  993912  RISE       1
I__1081/I                                     InMux                          0              3850  993912  RISE       1
I__1081/O                                     InMux                        259              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/in0    LogicCell40_SEQ_MODE_0000      0              4110  993912  RISE       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/ltout  LogicCell40_SEQ_MODE_0000    365              4475  996444  RISE       1
I__1086/I                                     CascadeMux                     0              4475  996444  RISE       1
I__1086/O                                     CascadeMux                     0              4475  996444  RISE       1
spi0.state_reg_i2_LC_14_16_7/in2              LogicCell40_SEQ_MODE_1010      0              4475  996444  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.state_reg_i2_LC_14_16_7/in3
Capture Clock    : spi0.state_reg_i2_LC_14_16_7/clk
Setup Constraint : 1000000p
Path slack       : 996606p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001017

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1928
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4411
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout    LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2110/I                             Odrv4                          0              2483  994649  RISE       1
I__2110/O                             Odrv4                        351              2833  994649  RISE       1
I__2121/I                             LocalMux                       0              2833  994649  RISE       1
I__2121/O                             LocalMux                     330              3163  994649  RISE       1
I__2126/I                             InMux                          0              3163  994649  RISE       1
I__2126/O                             InMux                        259              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in1    LogicCell40_SEQ_MODE_0000      0              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout  LogicCell40_SEQ_MODE_0000    400              3822  994649  RISE       6
I__1369/I                             LocalMux                       0              3822  994712  RISE       1
I__1369/O                             LocalMux                     330              4152  994712  RISE       1
I__1374/I                             InMux                          0              4152  996605  RISE       1
I__1374/O                             InMux                        259              4411  996605  RISE       1
spi0.state_reg_i2_LC_14_16_7/in3      LogicCell40_SEQ_MODE_1010      0              4411  996605  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.state_reg_i1_LC_14_16_1/in3
Capture Clock    : spi0.state_reg_i1_LC_14_16_1/clk
Setup Constraint : 1000000p
Path slack       : 996606p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001017

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1928
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4411
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout    LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2110/I                             Odrv4                          0              2483  994649  RISE       1
I__2110/O                             Odrv4                        351              2833  994649  RISE       1
I__2121/I                             LocalMux                       0              2833  994649  RISE       1
I__2121/O                             LocalMux                     330              3163  994649  RISE       1
I__2126/I                             InMux                          0              3163  994649  RISE       1
I__2126/O                             InMux                        259              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in1    LogicCell40_SEQ_MODE_0000      0              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout  LogicCell40_SEQ_MODE_0000    400              3822  994649  RISE       6
I__1369/I                             LocalMux                       0              3822  994712  RISE       1
I__1369/O                             LocalMux                     330              4152  994712  RISE       1
I__1375/I                             InMux                          0              4152  996605  RISE       1
I__1375/O                             InMux                        259              4411  996605  RISE       1
spi0.state_reg_i1_LC_14_16_1/in3      LogicCell40_SEQ_MODE_1010      0              4411  996605  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.rx__5_i7_LC_16_18_5/in0
Capture Clock    : spi0.rx__5_i7_LC_16_18_5/clk
Setup Constraint : 1000000p
Path slack       : 996710p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1978
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4461
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2108/I                           LocalMux                       0              2483  996711  RISE       1
I__2108/O                           LocalMux                     330              2812  996711  RISE       1
I__2117/I                           InMux                          0              2812  996711  RISE       1
I__2117/O                           InMux                        259              3072  996711  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0       LogicCell40_SEQ_MODE_0000      0              3072  996711  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout     LogicCell40_SEQ_MODE_0000    449              3521  996711  RISE      23
I__2144/I                           Odrv4                          0              3521  996711  RISE       1
I__2144/O                           Odrv4                        351              3871  996711  RISE       1
I__2166/I                           LocalMux                       0              3871  996711  RISE       1
I__2166/O                           LocalMux                     330              4201  996711  RISE       1
I__2172/I                           InMux                          0              4201  996711  RISE       1
I__2172/O                           InMux                        259              4461  996711  RISE       1
spi0.rx__5_i7_LC_16_18_5/in0        LogicCell40_SEQ_MODE_1000      0              4461  996711  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2071/I                         Span4Mux_v                     0               652  RISE       1
I__2071/O                         Span4Mux_v                   351              1003  RISE       1
I__2083/I                         LocalMux                       0              1003  RISE       1
I__2083/O                         LocalMux                     330              1333  RISE       1
I__2093/I                         ClkMux                         0              1333  RISE       1
I__2093/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i7_LC_16_18_5/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.state_reg_i2_LC_14_16_7/in1
Capture Clock    : spi0.state_reg_i2_LC_14_16_7/clk
Setup Constraint : 1000000p
Path slack       : 996781p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000891

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout      LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2111/I                               LocalMux                       0              2483  994929  RISE       1
I__2111/O                               LocalMux                     330              2812  994929  RISE       1
I__2122/I                               InMux                          0              2812  994929  RISE       1
I__2122/O                               InMux                        259              3072  994929  RISE       1
spi0.i531_4_lut_4_lut_LC_14_16_0/in0    LogicCell40_SEQ_MODE_0000      0              3072  994929  RISE       1
spi0.i531_4_lut_4_lut_LC_14_16_0/lcout  LogicCell40_SEQ_MODE_0000    449              3521  994929  RISE       5
I__1385/I                               LocalMux                       0              3521  994929  RISE       1
I__1385/O                               LocalMux                     330              3850  994929  RISE       1
I__1390/I                               InMux                          0              3850  996781  RISE       1
I__1390/O                               InMux                        259              4110  996781  RISE       1
spi0.state_reg_i2_LC_14_16_7/in1        LogicCell40_SEQ_MODE_1010      0              4110  996781  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.state_reg_i0_LC_15_17_7/in2
Capture Clock    : spi0.state_reg_i0_LC_15_17_7/clk
Setup Constraint : 1000000p
Path slack       : 996802p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001571

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   2286
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4769
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout          LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                               LocalMux                       0              2483  993912  RISE       1
I__1103/O                               LocalMux                     330              2812  993912  RISE       1
I__1104/I                               InMux                          0              2812  993912  RISE       1
I__1104/O                               InMux                        259              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/in0               LogicCell40_SEQ_MODE_0000      0              3072  993912  RISE       1
i520_4_lut_LC_14_17_2/ltout             LogicCell40_SEQ_MODE_0000    386              3458  994768  FALL       1
I__1079/I                               CascadeMux                     0              3458  994768  FALL       1
I__1079/O                               CascadeMux                     0              3458  994768  FALL       1
spi0.i521_2_lut_LC_14_17_3/in2          LogicCell40_SEQ_MODE_0000      0              3458  994768  FALL       1
spi0.i521_2_lut_LC_14_17_3/ltout        LogicCell40_SEQ_MODE_0000    344              3801  995560  FALL       1
I__1111/I                               CascadeMux                     0              3801  995560  FALL       1
I__1111/O                               CascadeMux                     0              3801  995560  FALL       1
spi0.mux_507_i1_4_lut_LC_14_17_4/in2    LogicCell40_SEQ_MODE_0000      0              3801  995560  FALL       1
spi0.mux_507_i1_4_lut_LC_14_17_4/lcout  LogicCell40_SEQ_MODE_0000    379              4180  996802  RISE       1
I__1382/I                               LocalMux                       0              4180  996802  RISE       1
I__1382/O                               LocalMux                     330              4510  996802  RISE       1
I__1383/I                               InMux                          0              4510  996802  RISE       1
I__1383/O                               InMux                        259              4769  996802  RISE       1
I__1384/I                               CascadeMux                     0              4769  996802  RISE       1
I__1384/O                               CascadeMux                     0              4769  996802  RISE       1
spi0.state_reg_i0_LC_15_17_7/in2        LogicCell40_SEQ_MODE_1010      0              4769  996802  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.state_reg_i0_LC_15_17_7/in3
Capture Clock    : spi0.state_reg_i0_LC_15_17_7/clk
Setup Constraint : 1000000p
Path slack       : 996907p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001669

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   2279
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4762
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout    LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2110/I                             Odrv4                          0              2483  994649  RISE       1
I__2110/O                             Odrv4                        351              2833  994649  RISE       1
I__2121/I                             LocalMux                       0              2833  994649  RISE       1
I__2121/O                             LocalMux                     330              3163  994649  RISE       1
I__2126/I                             InMux                          0              3163  994649  RISE       1
I__2126/O                             InMux                        259              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in1    LogicCell40_SEQ_MODE_0000      0              3423  994649  RISE       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout  LogicCell40_SEQ_MODE_0000    400              3822  994649  RISE       6
I__1372/I                             Odrv4                          0              3822  996907  RISE       1
I__1372/O                             Odrv4                        351              4173  996907  RISE       1
I__1378/I                             LocalMux                       0              4173  996907  RISE       1
I__1378/O                             LocalMux                     330              4503  996907  RISE       1
I__1381/I                             InMux                          0              4503  996907  RISE       1
I__1381/O                             InMux                        259              4762  996907  RISE       1
spi0.state_reg_i0_LC_15_17_7/in3      LogicCell40_SEQ_MODE_1010      0              4762  996907  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.rx__5_i1_LC_16_18_2/in3
Capture Clock    : spi0.rx__5_i1_LC_16_18_2/clk
Setup Constraint : 1000000p
Path slack       : 996907p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1978
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4461
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2108/I                           LocalMux                       0              2483  996711  RISE       1
I__2108/O                           LocalMux                     330              2812  996711  RISE       1
I__2117/I                           InMux                          0              2812  996711  RISE       1
I__2117/O                           InMux                        259              3072  996711  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0       LogicCell40_SEQ_MODE_0000      0              3072  996711  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout     LogicCell40_SEQ_MODE_0000    449              3521  996711  RISE      23
I__2144/I                           Odrv4                          0              3521  996711  RISE       1
I__2144/O                           Odrv4                        351              3871  996711  RISE       1
I__2166/I                           LocalMux                       0              3871  996711  RISE       1
I__2166/O                           LocalMux                     330              4201  996711  RISE       1
I__2171/I                           InMux                          0              4201  996907  RISE       1
I__2171/O                           InMux                        259              4461  996907  RISE       1
spi0.rx__5_i1_LC_16_18_2/in3        LogicCell40_SEQ_MODE_1000      0              4461  996907  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2071/I                         Span4Mux_v                     0               652  RISE       1
I__2071/O                         Span4Mux_v                   351              1003  RISE       1
I__2083/I                         LocalMux                       0              1003  RISE       1
I__2083/O                         LocalMux                     330              1333  RISE       1
I__2093/I                         ClkMux                         0              1333  RISE       1
I__2093/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i1_LC_16_18_2/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_16_16_1/in0
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_16_16_1/clk
Setup Constraint : 1000000p
Path slack       : 997012p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1592
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001122

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout                         LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2112/I                                                  LocalMux                       0              2483  997012  RISE       1
I__2112/O                                                  LocalMux                     330              2812  997012  RISE       1
I__2123/I                                                  InMux                          0              2812  997012  RISE       1
I__2123/O                                                  InMux                        259              3072  997012  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3072  997012  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3521  997012  RISE       7
I__2219/I                                                  LocalMux                       0              3521  997012  RISE       1
I__2219/O                                                  LocalMux                     330              3850  997012  RISE       1
I__2222/I                                                  InMux                          0              3850  997012  RISE       1
I__2222/O                                                  InMux                        259              4110  997012  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_1/in0                       LogicCell40_SEQ_MODE_1000      0              4110  997012  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.rx__5_i3_LC_16_17_6/in0
Capture Clock    : spi0.rx__5_i3_LC_16_17_6/clk
Setup Constraint : 1000000p
Path slack       : 997040p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1620
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001150

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2108/I                           LocalMux                       0              2483  996711  RISE       1
I__2108/O                           LocalMux                     330              2812  996711  RISE       1
I__2117/I                           InMux                          0              2812  996711  RISE       1
I__2117/O                           InMux                        259              3072  996711  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0       LogicCell40_SEQ_MODE_0000      0              3072  996711  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout     LogicCell40_SEQ_MODE_0000    449              3521  996711  RISE      23
I__2143/I                           LocalMux                       0              3521  997040  RISE       1
I__2143/O                           LocalMux                     330              3850  997040  RISE       1
I__2162/I                           InMux                          0              3850  997040  RISE       1
I__2162/O                           InMux                        259              4110  997040  RISE       1
spi0.rx__5_i3_LC_16_17_6/in0        LogicCell40_SEQ_MODE_1000      0              4110  997040  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i3_LC_16_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.rx__5_i4_LC_16_17_4/in0
Capture Clock    : spi0.rx__5_i4_LC_16_17_4/clk
Setup Constraint : 1000000p
Path slack       : 997040p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1620
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001150

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2108/I                           LocalMux                       0              2483  996711  RISE       1
I__2108/O                           LocalMux                     330              2812  996711  RISE       1
I__2117/I                           InMux                          0              2812  996711  RISE       1
I__2117/O                           InMux                        259              3072  996711  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0       LogicCell40_SEQ_MODE_0000      0              3072  996711  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout     LogicCell40_SEQ_MODE_0000    449              3521  996711  RISE      23
I__2143/I                           LocalMux                       0              3521  997040  RISE       1
I__2143/O                           LocalMux                     330              3850  997040  RISE       1
I__2163/I                           InMux                          0              3850  997040  RISE       1
I__2163/O                           InMux                        259              4110  997040  RISE       1
spi0.rx__5_i4_LC_16_17_4/in0        LogicCell40_SEQ_MODE_1000      0              4110  997040  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i4_LC_16_17_4/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_16_17_1/in0
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_16_17_1/clk
Setup Constraint : 1000000p
Path slack       : 997040p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1620
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001150

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout                         LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2112/I                                                  LocalMux                       0              2483  997012  RISE       1
I__2112/O                                                  LocalMux                     330              2812  997012  RISE       1
I__2123/I                                                  InMux                          0              2812  997012  RISE       1
I__2123/O                                                  InMux                        259              3072  997012  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3072  997012  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3521  997012  RISE       7
I__2220/I                                                  LocalMux                       0              3521  997040  RISE       1
I__2220/O                                                  LocalMux                     330              3850  997040  RISE       1
I__2227/I                                                  InMux                          0              3850  997040  RISE       1
I__2227/O                                                  InMux                        259              4110  997040  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_17_1/in0                       LogicCell40_SEQ_MODE_1000      0              4110  997040  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_17_1/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_16_16_2/in3
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_16_16_2/clk
Setup Constraint : 1000000p
Path slack       : 997209p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1592
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001319

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout                         LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2112/I                                                  LocalMux                       0              2483  997012  RISE       1
I__2112/O                                                  LocalMux                     330              2812  997012  RISE       1
I__2123/I                                                  InMux                          0              2812  997012  RISE       1
I__2123/O                                                  InMux                        259              3072  997012  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3072  997012  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3521  997012  RISE       7
I__2219/I                                                  LocalMux                       0              3521  997012  RISE       1
I__2219/O                                                  LocalMux                     330              3850  997012  RISE       1
I__2221/I                                                  InMux                          0              3850  997209  RISE       1
I__2221/O                                                  InMux                        259              4110  997209  RISE       1
spi0.Rx_Lower_Byte_i2_LC_16_16_2/in3                       LogicCell40_SEQ_MODE_1000      0              4110  997209  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i2_LC_16_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_16_16_6/in3
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_16_16_6/clk
Setup Constraint : 1000000p
Path slack       : 997209p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1592
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001319

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout                         LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2112/I                                                  LocalMux                       0              2483  997012  RISE       1
I__2112/O                                                  LocalMux                     330              2812  997012  RISE       1
I__2123/I                                                  InMux                          0              2812  997012  RISE       1
I__2123/O                                                  InMux                        259              3072  997012  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3072  997012  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3521  997012  RISE       7
I__2219/I                                                  LocalMux                       0              3521  997012  RISE       1
I__2219/O                                                  LocalMux                     330              3850  997012  RISE       1
I__2223/I                                                  InMux                          0              3850  997209  RISE       1
I__2223/O                                                  InMux                        259              4110  997209  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_6/in3                       LogicCell40_SEQ_MODE_1000      0              4110  997209  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_16_16_0/in3
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_16_16_0/clk
Setup Constraint : 1000000p
Path slack       : 997209p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1592
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001319

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout                         LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2112/I                                                  LocalMux                       0              2483  997012  RISE       1
I__2112/O                                                  LocalMux                     330              2812  997012  RISE       1
I__2123/I                                                  InMux                          0              2812  997012  RISE       1
I__2123/O                                                  InMux                        259              3072  997012  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3072  997012  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3521  997012  RISE       7
I__2219/I                                                  LocalMux                       0              3521  997012  RISE       1
I__2219/O                                                  LocalMux                     330              3850  997012  RISE       1
I__2224/I                                                  InMux                          0              3850  997209  RISE       1
I__2224/O                                                  InMux                        259              4110  997209  RISE       1
spi0.Rx_Lower_Byte_i7_LC_16_16_0/in3                       LogicCell40_SEQ_MODE_1000      0              4110  997209  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i7_LC_16_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.rx__5_i8_LC_16_16_5/in3
Capture Clock    : spi0.rx__5_i8_LC_16_16_5/clk
Setup Constraint : 1000000p
Path slack       : 997209p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1592
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001319

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2108/I                           LocalMux                       0              2483  996711  RISE       1
I__2108/O                           LocalMux                     330              2812  996711  RISE       1
I__2117/I                           InMux                          0              2812  996711  RISE       1
I__2117/O                           InMux                        259              3072  996711  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0       LogicCell40_SEQ_MODE_0000      0              3072  996711  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout     LogicCell40_SEQ_MODE_0000    449              3521  996711  RISE      23
I__2142/I                           LocalMux                       0              3521  997209  RISE       1
I__2142/O                           LocalMux                     330              3850  997209  RISE       1
I__2159/I                           InMux                          0              3850  997209  RISE       1
I__2159/O                           InMux                        259              4110  997209  RISE       1
spi0.rx__5_i8_LC_16_16_5/in3        LogicCell40_SEQ_MODE_1000      0              4110  997209  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2072/I                         Span4Mux_h                     0               652  RISE       1
I__2072/O                         Span4Mux_h                   302               954  RISE       1
I__2084/I                         LocalMux                       0               954  RISE       1
I__2084/O                         LocalMux                     330              1283  RISE       1
I__2094/I                         ClkMux                         0              1283  RISE       1
I__2094/O                         ClkMux                       309              1592  RISE       1
spi0.rx__5_i8_LC_16_16_5/clk      LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.rx__5_i9_LC_16_16_7/in3
Capture Clock    : spi0.rx__5_i9_LC_16_16_7/clk
Setup Constraint : 1000000p
Path slack       : 997209p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1592
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001319

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2108/I                           LocalMux                       0              2483  996711  RISE       1
I__2108/O                           LocalMux                     330              2812  996711  RISE       1
I__2117/I                           InMux                          0              2812  996711  RISE       1
I__2117/O                           InMux                        259              3072  996711  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0       LogicCell40_SEQ_MODE_0000      0              3072  996711  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout     LogicCell40_SEQ_MODE_0000    449              3521  996711  RISE      23
I__2142/I                           LocalMux                       0              3521  997209  RISE       1
I__2142/O                           LocalMux                     330              3850  997209  RISE       1
I__2160/I                           InMux                          0              3850  997209  RISE       1
I__2160/O                           InMux                        259              4110  997209  RISE       1
spi0.rx__5_i9_LC_16_16_7/in3        LogicCell40_SEQ_MODE_1000      0              4110  997209  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2072/I                         Span4Mux_h                     0               652  RISE       1
I__2072/O                         Span4Mux_h                   302               954  RISE       1
I__2084/I                         LocalMux                       0               954  RISE       1
I__2084/O                         LocalMux                     330              1283  RISE       1
I__2094/I                         ClkMux                         0              1283  RISE       1
I__2094/O                         ClkMux                       309              1592  RISE       1
spi0.rx__5_i9_LC_16_16_7/clk      LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.rx__5_i2_LC_16_17_3/in3
Capture Clock    : spi0.rx__5_i2_LC_16_17_3/clk
Setup Constraint : 1000000p
Path slack       : 997237p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1620
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001347

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2108/I                           LocalMux                       0              2483  996711  RISE       1
I__2108/O                           LocalMux                     330              2812  996711  RISE       1
I__2117/I                           InMux                          0              2812  996711  RISE       1
I__2117/O                           InMux                        259              3072  996711  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0       LogicCell40_SEQ_MODE_0000      0              3072  996711  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout     LogicCell40_SEQ_MODE_0000    449              3521  996711  RISE      23
I__2143/I                           LocalMux                       0              3521  997040  RISE       1
I__2143/O                           LocalMux                     330              3850  997040  RISE       1
I__2161/I                           InMux                          0              3850  997237  RISE       1
I__2161/O                           InMux                        259              4110  997237  RISE       1
spi0.rx__5_i2_LC_16_17_3/in3        LogicCell40_SEQ_MODE_1000      0              4110  997237  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i2_LC_16_17_3/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.rx__5_i5_LC_16_17_5/in3
Capture Clock    : spi0.rx__5_i5_LC_16_17_5/clk
Setup Constraint : 1000000p
Path slack       : 997237p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1620
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001347

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2108/I                           LocalMux                       0              2483  996711  RISE       1
I__2108/O                           LocalMux                     330              2812  996711  RISE       1
I__2117/I                           InMux                          0              2812  996711  RISE       1
I__2117/O                           InMux                        259              3072  996711  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0       LogicCell40_SEQ_MODE_0000      0              3072  996711  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout     LogicCell40_SEQ_MODE_0000    449              3521  996711  RISE      23
I__2143/I                           LocalMux                       0              3521  997040  RISE       1
I__2143/O                           LocalMux                     330              3850  997040  RISE       1
I__2164/I                           InMux                          0              3850  997237  RISE       1
I__2164/O                           InMux                        259              4110  997237  RISE       1
spi0.rx__5_i5_LC_16_17_5/in3        LogicCell40_SEQ_MODE_1000      0              4110  997237  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i5_LC_16_17_5/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.rx__5_i6_LC_16_17_7/in3
Capture Clock    : spi0.rx__5_i6_LC_16_17_7/clk
Setup Constraint : 1000000p
Path slack       : 997237p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1620
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001347

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2108/I                           LocalMux                       0              2483  996711  RISE       1
I__2108/O                           LocalMux                     330              2812  996711  RISE       1
I__2117/I                           InMux                          0              2812  996711  RISE       1
I__2117/O                           InMux                        259              3072  996711  RISE       1
spi0.i19_3_lut_LC_15_16_5/in0       LogicCell40_SEQ_MODE_0000      0              3072  996711  RISE       1
spi0.i19_3_lut_LC_15_16_5/lcout     LogicCell40_SEQ_MODE_0000    449              3521  996711  RISE      23
I__2143/I                           LocalMux                       0              3521  997040  RISE       1
I__2143/O                           LocalMux                     330              3850  997040  RISE       1
I__2165/I                           InMux                          0              3850  997237  RISE       1
I__2165/O                           InMux                        259              4110  997237  RISE       1
spi0.rx__5_i6_LC_16_17_7/in3        LogicCell40_SEQ_MODE_1000      0              4110  997237  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i6_LC_16_17_7/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_16_17_2/in3
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_16_17_2/clk
Setup Constraint : 1000000p
Path slack       : 997237p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1620
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001347

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout                         LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2112/I                                                  LocalMux                       0              2483  997012  RISE       1
I__2112/O                                                  LocalMux                     330              2812  997012  RISE       1
I__2123/I                                                  InMux                          0              2812  997012  RISE       1
I__2123/O                                                  InMux                        259              3072  997012  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3072  997012  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3521  997012  RISE       7
I__2220/I                                                  LocalMux                       0              3521  997040  RISE       1
I__2220/O                                                  LocalMux                     330              3850  997040  RISE       1
I__2225/I                                                  InMux                          0              3850  997237  RISE       1
I__2225/O                                                  InMux                        259              4110  997237  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_17_2/in3                       LogicCell40_SEQ_MODE_1000      0              4110  997237  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_16_17_0/in3
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_16_17_0/clk
Setup Constraint : 1000000p
Path slack       : 997237p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1620
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001347

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout                         LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2112/I                                                  LocalMux                       0              2483  997012  RISE       1
I__2112/O                                                  LocalMux                     330              2812  997012  RISE       1
I__2123/I                                                  InMux                          0              2812  997012  RISE       1
I__2123/O                                                  InMux                        259              3072  997012  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3072  997012  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3521  997012  RISE       7
I__2220/I                                                  LocalMux                       0              3521  997040  RISE       1
I__2220/O                                                  LocalMux                     330              3850  997040  RISE       1
I__2226/I                                                  InMux                          0              3850  997237  RISE       1
I__2226/O                                                  InMux                        259              4110  997237  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_17_0/in3                       LogicCell40_SEQ_MODE_1000      0              4110  997237  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i9_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i10_LC_16_15_1/in0
Capture Clock    : spi0.tx_shift_reg_i10_LC_16_15_1/clk
Setup Constraint : 1000000p
Path slack       : 997306p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1227
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000757

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1971
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3451
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i9_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i9_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2511  997307  RISE       1
I__1809/I                              Odrv4                          0              2511  997307  RISE       1
I__1809/O                              Odrv4                        351              2861  997307  RISE       1
I__1810/I                              LocalMux                       0              2861  997307  RISE       1
I__1810/O                              LocalMux                     330              3191  997307  RISE       1
I__1811/I                              InMux                          0              3191  997307  RISE       1
I__1811/O                              InMux                        259              3451  997307  RISE       1
spi0.tx_shift_reg_i10_LC_16_15_1/in0   LogicCell40_SEQ_MODE_1000      0              3451  997307  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i10_LC_16_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.CS_w_79_LC_14_19_2/in1
Capture Clock    : spi0.CS_w_79_LC_14_19_2/clk
Setup Constraint : 1000000p
Path slack       : 997306p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1129
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000729

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3423
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2113/I                           Odrv4                          0              2483  997307  RISE       1
I__2113/O                           Odrv4                        351              2833  997307  RISE       1
I__2124/I                           LocalMux                       0              2833  997307  RISE       1
I__2124/O                           LocalMux                     330              3163  997307  RISE       1
I__2128/I                           InMux                          0              3163  997307  RISE       1
I__2128/O                           InMux                        259              3423  997307  RISE       1
spi0.CS_w_79_LC_14_19_2/in1         LogicCell40_SEQ_MODE_1001      0              3423  997307  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2051/I                         Odrv12                         0                 0  RISE       1
I__2051/O                         Odrv12                       491               491  RISE       1
I__2058/I                         LocalMux                       0               491  RISE       1
I__2058/O                         LocalMux                     330               821  RISE       1
I__2067/I                         ClkMux                         0               821  RISE       1
I__2067/O                         ClkMux                       309              1129  RISE       1
spi0.CS_w_79_LC_14_19_2/clk       LogicCell40_SEQ_MODE_1001      0              1129  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.busy_86_LC_16_19_1/in0
Capture Clock    : spi0.busy_86_LC_16_19_1/clk
Setup Constraint : 1000000p
Path slack       : 997398p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000821

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3423
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2114/I                           Odrv4                          0              2483  997398  RISE       1
I__2114/O                           Odrv4                        351              2833  997398  RISE       1
I__2125/I                           LocalMux                       0              2833  997398  RISE       1
I__2125/O                           LocalMux                     330              3163  997398  RISE       1
I__2129/I                           InMux                          0              3163  997398  RISE       1
I__2129/O                           InMux                        259              3423  997398  RISE       1
spi0.busy_86_LC_16_19_1/in0         LogicCell40_SEQ_MODE_1000      0              3423  997398  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2064/I                         LocalMux                       0               652  RISE       1
I__2064/O                         LocalMux                     330               982  RISE       1
I__2075/I                         ClkMux                         0               982  RISE       1
I__2075/O                         ClkMux                       309              1290  RISE       1
spi0.busy_86_LC_16_19_1/clk       LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.state_reg_i0_LC_15_17_7/in1
Capture Clock    : spi0.state_reg_i0_LC_15_17_7/clk
Setup Constraint : 1000000p
Path slack       : 997433p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001543

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4110
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout      LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2111/I                               LocalMux                       0              2483  994929  RISE       1
I__2111/O                               LocalMux                     330              2812  994929  RISE       1
I__2122/I                               InMux                          0              2812  994929  RISE       1
I__2122/O                               InMux                        259              3072  994929  RISE       1
spi0.i531_4_lut_4_lut_LC_14_16_0/in0    LogicCell40_SEQ_MODE_0000      0              3072  994929  RISE       1
spi0.i531_4_lut_4_lut_LC_14_16_0/lcout  LogicCell40_SEQ_MODE_0000    449              3521  994929  RISE       5
I__1388/I                               LocalMux                       0              3521  997433  RISE       1
I__1388/O                               LocalMux                     330              3850  997433  RISE       1
I__1393/I                               InMux                          0              3850  997433  RISE       1
I__1393/O                               InMux                        259              4110  997433  RISE       1
spi0.state_reg_i0_LC_15_17_7/in1        LogicCell40_SEQ_MODE_1010      0              4110  997433  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.state_reg_i1_LC_14_16_1/in2
Capture Clock    : spi0.state_reg_i1_LC_14_16_1/clk
Setup Constraint : 1000000p
Path slack       : 997482p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000919

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    954
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3437
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout      LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2111/I                               LocalMux                       0              2483  994929  RISE       1
I__2111/O                               LocalMux                     330              2812  994929  RISE       1
I__2122/I                               InMux                          0              2812  994929  RISE       1
I__2122/O                               InMux                        259              3072  994929  RISE       1
spi0.i531_4_lut_4_lut_LC_14_16_0/in0    LogicCell40_SEQ_MODE_0000      0              3072  994929  RISE       1
spi0.i531_4_lut_4_lut_LC_14_16_0/ltout  LogicCell40_SEQ_MODE_0000    365              3437  997482  RISE       1
I__1090/I                               CascadeMux                     0              3437  997482  RISE       1
I__1090/O                               CascadeMux                     0              3437  997482  RISE       1
spi0.state_reg_i1_LC_14_16_1/in2        LogicCell40_SEQ_MODE_1010      0              3437  997482  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_16_16_4/in2
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_16_16_4/clk
Setup Constraint : 1000000p
Path slack       : 997783p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1592
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001220

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    954
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3437
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout                         LogicCell40_SEQ_MODE_1010    540              2483  994046  RISE      12
I__2112/I                                                  LocalMux                       0              2483  997012  RISE       1
I__2112/O                                                  LocalMux                     330              2812  997012  RISE       1
I__2123/I                                                  InMux                          0              2812  997012  RISE       1
I__2123/O                                                  InMux                        259              3072  997012  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3072  997012  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/ltout  LogicCell40_SEQ_MODE_0000    365              3437  997784  RISE       1
I__2016/I                                                  CascadeMux                     0              3437  997784  RISE       1
I__2016/O                                                  CascadeMux                     0              3437  997784  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_4/in2                       LogicCell40_SEQ_MODE_1000      0              3437  997784  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.CS_w_79_LC_14_19_2/sr
Capture Clock    : spi0.CS_w_79_LC_14_19_2/clk
Setup Constraint : 1000000p
Path slack       : 997812p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1129
- Setup Time                                            -203
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000926

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1283
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3114
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  994614  RISE      30
I__2379/I                           Odrv12                         0              1831  997812  RISE       1
I__2379/O                           Odrv12                       491              2321  997812  RISE       1
I__2400/I                           LocalMux                       0              2321  997812  RISE       1
I__2400/O                           LocalMux                     330              2651  997812  RISE       1
I__2407/I                           SRMux                          0              2651  997812  RISE       1
I__2407/O                           SRMux                        463              3114  997812  RISE       1
spi0.CS_w_79_LC_14_19_2/sr          LogicCell40_SEQ_MODE_1001      0              3114  997812  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2051/I                         Odrv12                         0                 0  RISE       1
I__2051/O                         Odrv12                       491               491  RISE       1
I__2058/I                         LocalMux                       0               491  RISE       1
I__2058/O                         LocalMux                     330               821  RISE       1
I__2067/I                         ClkMux                         0               821  RISE       1
I__2067/O                         ClkMux                       309              1129  RISE       1
spi0.CS_w_79_LC_14_19_2/clk       LogicCell40_SEQ_MODE_1001      0              1129  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.busy_86_LC_16_19_1/in1
Capture Clock    : spi0.busy_86_LC_16_19_1/clk
Setup Constraint : 1000000p
Path slack       : 997819p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000891

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1241
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3072
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995631  RISE      18
I__2427/I                           Odrv4                          0              1831  996865  RISE       1
I__2427/O                           Odrv4                        351              2181  996865  RISE       1
I__2444/I                           Span4Mux_h                     0              2181  997819  RISE       1
I__2444/O                           Span4Mux_h                   302              2483  997819  RISE       1
I__2450/I                           LocalMux                       0              2483  997819  RISE       1
I__2450/O                           LocalMux                     330              2812  997819  RISE       1
I__2452/I                           InMux                          0              2812  997819  RISE       1
I__2452/O                           InMux                        259              3072  997819  RISE       1
spi0.busy_86_LC_16_19_1/in1         LogicCell40_SEQ_MODE_1000      0              3072  997819  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2064/I                         LocalMux                       0               652  RISE       1
I__2064/O                         LocalMux                     330               982  RISE       1
I__2075/I                         ClkMux                         0               982  RISE       1
I__2075/O                         ClkMux                       309              1290  RISE       1
spi0.busy_86_LC_16_19_1/clk       LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i5_LC_15_17_2/lcout
Path End         : spi0.t_FSM_i6_LC_14_16_3/in2
Capture Clock    : spi0.t_FSM_i6_LC_14_16_3/clk
Setup Constraint : 1000000p
Path slack       : 997847p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000919

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3072
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i5_LC_15_17_2/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i5_LC_15_17_2/lcout  LogicCell40_SEQ_MODE_1010    540              2483  997847  RISE       1
I__1410/I                       LocalMux                       0              2483  997847  RISE       1
I__1410/O                       LocalMux                     330              2812  997847  RISE       1
I__1411/I                       InMux                          0              2812  997847  RISE       1
I__1411/O                       InMux                        259              3072  997847  RISE       1
I__1412/I                       CascadeMux                     0              3072  997847  RISE       1
I__1412/O                       CascadeMux                     0              3072  997847  RISE       1
spi0.t_FSM_i6_LC_14_16_3/in2    LogicCell40_SEQ_MODE_1010      0              3072  997847  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i6_LC_14_16_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.busy_86_LC_16_19_1/in3
Capture Clock    : spi0.busy_86_LC_16_19_1/clk
Setup Constraint : 1000000p
Path slack       : 997896p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001017

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1290
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3121
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  994614  RISE      30
I__2380/I                           Odrv4                          0              1831  997896  RISE       1
I__2380/O                           Odrv4                        351              2181  997896  RISE       1
I__2401/I                           Span4Mux_v                     0              2181  997896  RISE       1
I__2401/O                           Span4Mux_v                   351              2532  997896  RISE       1
I__2408/I                           LocalMux                       0              2532  997896  RISE       1
I__2408/O                           LocalMux                     330              2861  997896  RISE       1
I__2420/I                           InMux                          0              2861  997896  RISE       1
I__2420/O                           InMux                        259              3121  997896  RISE       1
spi0.busy_86_LC_16_19_1/in3         LogicCell40_SEQ_MODE_1000      0              3121  997896  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2064/I                         LocalMux                       0               652  RISE       1
I__2064/O                         LocalMux                     330               982  RISE       1
I__2075/I                         ClkMux                         0               982  RISE       1
I__2075/O                         ClkMux                       309              1290  RISE       1
spi0.busy_86_LC_16_19_1/clk       LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i2_LC_16_16_2/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_16_16_2/in0
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_16_16_2/clk
Setup Constraint : 1000000p
Path slack       : 998050p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1592
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001122

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1592
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3072
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i2_LC_16_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i2_LC_16_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2132  998050  RISE       5
I__2017/I                               Odrv4                          0              2132  998050  RISE       1
I__2017/O                               Odrv4                        351              2483  998050  RISE       1
I__2019/I                               LocalMux                       0              2483  998050  RISE       1
I__2019/O                               LocalMux                     330              2812  998050  RISE       1
I__2022/I                               InMux                          0              2812  998050  RISE       1
I__2022/O                               InMux                        259              3072  998050  RISE       1
spi0.Rx_Lower_Byte_i2_LC_16_16_2/in0    LogicCell40_SEQ_MODE_1000      0              3072  998050  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i2_LC_16_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i7_LC_16_18_5/lcout
Path End         : spi0.rx__5_i8_LC_16_16_5/in1
Capture Clock    : spi0.rx__5_i8_LC_16_16_5/clk
Setup Constraint : 1000000p
Path slack       : 998071p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1592
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001192

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3121
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2071/I                         Span4Mux_v                     0               652  RISE       1
I__2071/O                         Span4Mux_v                   351              1003  RISE       1
I__2083/I                         LocalMux                       0              1003  RISE       1
I__2083/O                         LocalMux                     330              1333  RISE       1
I__2093/I                         ClkMux                         0              1333  RISE       1
I__2093/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i7_LC_16_18_5/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i7_LC_16_18_5/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998071  RISE       2
I__2130/I                       Odrv4                          0              2181  998071  RISE       1
I__2130/O                       Odrv4                        351              2532  998071  RISE       1
I__2131/I                       LocalMux                       0              2532  998071  RISE       1
I__2131/O                       LocalMux                     330              2861  998071  RISE       1
I__2132/I                       InMux                          0              2861  998071  RISE       1
I__2132/O                       InMux                        259              3121  998071  RISE       1
spi0.rx__5_i8_LC_16_16_5/in1    LogicCell40_SEQ_MODE_1000      0              3121  998071  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2072/I                         Span4Mux_h                     0               652  RISE       1
I__2072/O                         Span4Mux_h                   302               954  RISE       1
I__2084/I                         LocalMux                       0               954  RISE       1
I__2084/O                         LocalMux                     330              1283  RISE       1
I__2094/I                         ClkMux                         0              1283  RISE       1
I__2094/O                         ClkMux                       309              1592  RISE       1
spi0.rx__5_i8_LC_16_16_5/clk      LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i7_LC_16_18_5/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_16_16_1/in1
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_16_16_1/clk
Setup Constraint : 1000000p
Path slack       : 998071p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1592
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001192

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3121
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2071/I                         Span4Mux_v                     0               652  RISE       1
I__2071/O                         Span4Mux_v                   351              1003  RISE       1
I__2083/I                         LocalMux                       0              1003  RISE       1
I__2083/O                         LocalMux                     330              1333  RISE       1
I__2093/I                         ClkMux                         0              1333  RISE       1
I__2093/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i7_LC_16_18_5/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i7_LC_16_18_5/lcout        LogicCell40_SEQ_MODE_1000    540              2181  998071  RISE       2
I__2130/I                             Odrv4                          0              2181  998071  RISE       1
I__2130/O                             Odrv4                        351              2532  998071  RISE       1
I__2131/I                             LocalMux                       0              2532  998071  RISE       1
I__2131/O                             LocalMux                     330              2861  998071  RISE       1
I__2133/I                             InMux                          0              2861  998071  RISE       1
I__2133/O                             InMux                        259              3121  998071  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_1/in1  LogicCell40_SEQ_MODE_1000      0              3121  998071  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i5_LC_15_16_2/lcout
Path End         : spi0.tx_shift_reg_i6_LC_15_15_5/in0
Capture Clock    : spi0.tx_shift_reg_i6_LC_15_15_5/clk
Setup Constraint : 1000000p
Path slack       : 998085p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1971
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001501

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2286
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3416
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i5_LC_15_16_2/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i5_LC_15_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2826  998085  RISE       1
I__1348/I                              LocalMux                       0              2826  998085  RISE       1
I__1348/O                              LocalMux                     330              3156  998085  RISE       1
I__1349/I                              InMux                          0              3156  998085  RISE       1
I__1349/O                              InMux                        259              3416  998085  RISE       1
spi0.tx_shift_reg_i6_LC_15_15_5/in0    LogicCell40_SEQ_MODE_1000      0              3416  998085  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i6_LC_15_15_5/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.CS_w_79_LC_14_19_2/in3
Capture Clock    : spi0.CS_w_79_LC_14_19_2/clk
Setup Constraint : 1000000p
Path slack       : 998086p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1129
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000856

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995631  RISE      18
I__2427/I                           Odrv4                          0              1831  996865  RISE       1
I__2427/O                           Odrv4                        351              2181  996865  RISE       1
I__2445/I                           LocalMux                       0              2181  998085  RISE       1
I__2445/O                           LocalMux                     330              2511  998085  RISE       1
I__2451/I                           InMux                          0              2511  998085  RISE       1
I__2451/O                           InMux                        259              2770  998085  RISE       1
spi0.CS_w_79_LC_14_19_2/in3         LogicCell40_SEQ_MODE_1001      0              2770  998085  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2051/I                         Odrv12                         0                 0  RISE       1
I__2051/O                         Odrv12                       491               491  RISE       1
I__2058/I                         LocalMux                       0               491  RISE       1
I__2058/O                         LocalMux                     330               821  RISE       1
I__2067/I                         ClkMux                         0               821  RISE       1
I__2067/O                         ClkMux                       309              1129  RISE       1
spi0.CS_w_79_LC_14_19_2/clk       LogicCell40_SEQ_MODE_1001      0              1129  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i8_LC_15_17_0/lcout
Path End         : spi0.t_FSM_i9_LC_15_18_1/in2
Capture Clock    : spi0.t_FSM_i9_LC_15_18_1/clk
Setup Constraint : 1000000p
Path slack       : 998197p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001269

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3072
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i8_LC_15_17_0/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i8_LC_15_17_0/lcout  LogicCell40_SEQ_MODE_1010    540              2483  998198  RISE       1
I__1364/I                       LocalMux                       0              2483  998198  RISE       1
I__1364/O                       LocalMux                     330              2812  998198  RISE       1
I__1365/I                       InMux                          0              2812  998198  RISE       1
I__1365/O                       InMux                        259              3072  998198  RISE       1
I__1366/I                       CascadeMux                     0              3072  998198  RISE       1
I__1366/O                       CascadeMux                     0              3072  998198  RISE       1
spi0.t_FSM_i9_LC_15_18_1/in2    LogicCell40_SEQ_MODE_1010      0              3072  998198  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i9_LC_15_18_1/clk      LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i3_LC_16_17_6/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_16_17_0/in0
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_16_17_0/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1620
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001150

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2749
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i3_LC_16_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i3_LC_16_17_6/lcout        LogicCell40_SEQ_MODE_1000    540              2160  998401  RISE       2
I__2195/I                             LocalMux                       0              2160  998401  RISE       1
I__2195/O                             LocalMux                     330              2490  998401  RISE       1
I__2197/I                             InMux                          0              2490  998401  RISE       1
I__2197/O                             InMux                        259              2749  998401  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_17_0/in0  LogicCell40_SEQ_MODE_1000      0              2749  998401  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i2_LC_16_17_3/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_16_17_2/in0
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_16_17_2/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1620
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001150

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2749
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i2_LC_16_17_3/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i2_LC_16_17_3/lcout        LogicCell40_SEQ_MODE_1000    540              2160  998401  RISE       2
I__2199/I                             LocalMux                       0              2160  998401  RISE       1
I__2199/O                             LocalMux                     330              2490  998401  RISE       1
I__2201/I                             InMux                          0              2490  998401  RISE       1
I__2201/O                             InMux                        259              2749  998401  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_17_2/in0  LogicCell40_SEQ_MODE_1000      0              2749  998401  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i9_LC_16_16_7/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_16_16_0/in0
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_16_16_0/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1592
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001122

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1592
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2721
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2072/I                         Span4Mux_h                     0               652  RISE       1
I__2072/O                         Span4Mux_h                   302               954  RISE       1
I__2084/I                         LocalMux                       0               954  RISE       1
I__2084/O                         LocalMux                     330              1283  RISE       1
I__2094/I                         ClkMux                         0              1283  RISE       1
I__2094/O                         ClkMux                       309              1592  RISE       1
spi0.rx__5_i9_LC_16_16_7/clk      LogicCell40_SEQ_MODE_1000      0              1592  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i9_LC_16_16_7/lcout        LogicCell40_SEQ_MODE_1000    540              2132  998401  RISE       1
I__1983/I                             LocalMux                       0              2132  998401  RISE       1
I__1983/O                             LocalMux                     330              2462  998401  RISE       1
I__1984/I                             InMux                          0              2462  998401  RISE       1
I__1984/O                             InMux                        259              2721  998401  RISE       1
spi0.Rx_Lower_Byte_i7_LC_16_16_0/in0  LogicCell40_SEQ_MODE_1000      0              2721  998401  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i7_LC_16_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i8_LC_16_16_5/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_16_16_6/in0
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_16_16_6/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1592
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001122

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1592
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2721
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2072/I                         Span4Mux_h                     0               652  RISE       1
I__2072/O                         Span4Mux_h                   302               954  RISE       1
I__2084/I                         LocalMux                       0               954  RISE       1
I__2084/O                         LocalMux                     330              1283  RISE       1
I__2094/I                         ClkMux                         0              1283  RISE       1
I__2094/O                         ClkMux                       309              1592  RISE       1
spi0.rx__5_i8_LC_16_16_5/clk      LogicCell40_SEQ_MODE_1000      0              1592  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i8_LC_16_16_5/lcout        LogicCell40_SEQ_MODE_1000    540              2132  998401  RISE       2
I__1985/I                             LocalMux                       0              2132  998401  RISE       1
I__1985/O                             LocalMux                     330              2462  998401  RISE       1
I__1987/I                             InMux                          0              2462  998401  RISE       1
I__1987/O                             InMux                        259              2721  998401  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_6/in0  LogicCell40_SEQ_MODE_1000      0              2721  998401  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i11_LC_16_15_5/lcout
Path End         : spi0.tx_shift_reg_i12_LC_16_15_3/in0
Capture Clock    : spi0.tx_shift_reg_i12_LC_16_15_3/clk
Setup Constraint : 1000000p
Path slack       : 998400p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1227
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000757

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1227
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i11_LC_16_15_5/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i11_LC_16_15_5/lcout  LogicCell40_SEQ_MODE_1000    540              1767  998401  RISE       1
I__1803/I                               LocalMux                       0              1767  998401  RISE       1
I__1803/O                               LocalMux                     330              2097  998401  RISE       1
I__1804/I                               InMux                          0              2097  998401  RISE       1
I__1804/O                               InMux                        259              2357  998401  RISE       1
spi0.tx_shift_reg_i12_LC_16_15_3/in0    LogicCell40_SEQ_MODE_1000      0              2357  998401  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i12_LC_16_15_3/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i10_LC_16_15_1/lcout
Path End         : spi0.tx_shift_reg_i11_LC_16_15_5/in0
Capture Clock    : spi0.tx_shift_reg_i11_LC_16_15_5/clk
Setup Constraint : 1000000p
Path slack       : 998400p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1227
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000757

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1227
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i10_LC_16_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i10_LC_16_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              1767  998401  RISE       1
I__1805/I                               LocalMux                       0              1767  998401  RISE       1
I__1805/O                               LocalMux                     330              2097  998401  RISE       1
I__1806/I                               InMux                          0              2097  998401  RISE       1
I__1806/O                               InMux                        259              2357  998401  RISE       1
spi0.tx_shift_reg_i11_LC_16_15_5/in0    LogicCell40_SEQ_MODE_1000      0              2357  998401  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i11_LC_16_15_5/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i13_LC_16_15_0/lcout
Path End         : spi0.tx_shift_reg_i14_LC_16_15_7/in0
Capture Clock    : spi0.tx_shift_reg_i14_LC_16_15_7/clk
Setup Constraint : 1000000p
Path slack       : 998400p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1227
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000757

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1227
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i13_LC_16_15_0/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i13_LC_16_15_0/lcout  LogicCell40_SEQ_MODE_1000    540              1767  998401  RISE       1
I__1801/I                               LocalMux                       0              1767  998401  RISE       1
I__1801/O                               LocalMux                     330              2097  998401  RISE       1
I__1802/I                               InMux                          0              2097  998401  RISE       1
I__1802/O                               InMux                        259              2357  998401  RISE       1
spi0.tx_shift_reg_i14_LC_16_15_7/in0    LogicCell40_SEQ_MODE_1000      0              2357  998401  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i14_LC_16_15_7/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i1_LC_15_16_0/lcout
Path End         : spi0.tx_shift_reg_i2_LC_15_16_4/in0
Capture Clock    : spi0.tx_shift_reg_i2_LC_15_16_4/clk
Setup Constraint : 1000000p
Path slack       : 998400p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2286
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001816

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2286
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3416
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i1_LC_15_16_0/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i1_LC_15_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2826  998401  RISE       1
I__1344/I                              LocalMux                       0              2826  998401  RISE       1
I__1344/O                              LocalMux                     330              3156  998401  RISE       1
I__1345/I                              InMux                          0              3156  998401  RISE       1
I__1345/O                              InMux                        259              3416  998401  RISE       1
spi0.tx_shift_reg_i2_LC_15_16_4/in0    LogicCell40_SEQ_MODE_1000      0              3416  998401  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i2_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i8_LC_15_15_2/lcout
Path End         : spi0.tx_shift_reg_i9_LC_15_15_1/in0
Capture Clock    : spi0.tx_shift_reg_i9_LC_15_15_1/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1971
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001501

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1971
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3100
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i8_LC_15_15_2/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i8_LC_15_15_2/lcout  LogicCell40_SEQ_MODE_1000    540              2511  998401  RISE       1
I__1278/I                              LocalMux                       0              2511  998401  RISE       1
I__1278/O                              LocalMux                     330              2840  998401  RISE       1
I__1279/I                              InMux                          0              2840  998401  RISE       1
I__1279/O                              InMux                        259              3100  998401  RISE       1
spi0.tx_shift_reg_i9_LC_15_15_1/in0    LogicCell40_SEQ_MODE_1000      0              3100  998401  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i9_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i6_LC_14_16_3/in0
Capture Clock    : spi0.t_FSM_i6_LC_14_16_3/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000821

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  994614  RISE      30
I__2375/I                           LocalMux                       0              1831  995715  RISE       1
I__2375/O                           LocalMux                     330              2160  995715  RISE       1
I__2390/I                           InMux                          0              2160  998401  RISE       1
I__2390/O                           InMux                        259              2420  998401  RISE       1
spi0.t_FSM_i6_LC_14_16_3/in0        LogicCell40_SEQ_MODE_1010      0              2420  998401  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i6_LC_14_16_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i10_LC_15_18_7/in0
Capture Clock    : spi0.t_FSM_i10_LC_15_18_7/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  994614  RISE      30
I__2381/I                           Odrv4                          0              1831  998401  RISE       1
I__2381/O                           Odrv4                        351              2181  998401  RISE       1
I__2402/I                           LocalMux                       0              2181  998401  RISE       1
I__2402/O                           LocalMux                     330              2511  998401  RISE       1
I__2409/I                           InMux                          0              2511  998401  RISE       1
I__2409/O                           InMux                        259              2770  998401  RISE       1
spi0.t_FSM_i10_LC_15_18_7/in0       LogicCell40_SEQ_MODE_1010      0              2770  998401  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i10_LC_15_18_7/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i12_LC_15_18_5/in0
Capture Clock    : spi0.t_FSM_i12_LC_15_18_5/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  994614  RISE      30
I__2381/I                           Odrv4                          0              1831  998401  RISE       1
I__2381/O                           Odrv4                        351              2181  998401  RISE       1
I__2402/I                           LocalMux                       0              2181  998401  RISE       1
I__2402/O                           LocalMux                     330              2511  998401  RISE       1
I__2410/I                           InMux                          0              2511  998401  RISE       1
I__2410/O                           InMux                        259              2770  998401  RISE       1
spi0.t_FSM_i12_LC_15_18_5/in0       LogicCell40_SEQ_MODE_1010      0              2770  998401  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i12_LC_15_18_5/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i14_LC_15_18_3/in0
Capture Clock    : spi0.t_FSM_i14_LC_15_18_3/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  994614  RISE      30
I__2381/I                           Odrv4                          0              1831  998401  RISE       1
I__2381/O                           Odrv4                        351              2181  998401  RISE       1
I__2402/I                           LocalMux                       0              2181  998401  RISE       1
I__2402/O                           LocalMux                     330              2511  998401  RISE       1
I__2411/I                           InMux                          0              2511  998401  RISE       1
I__2411/O                           InMux                        259              2770  998401  RISE       1
spi0.t_FSM_i14_LC_15_18_3/in0       LogicCell40_SEQ_MODE_1010      0              2770  998401  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i14_LC_15_18_3/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i9_LC_15_18_1/in0
Capture Clock    : spi0.t_FSM_i9_LC_15_18_1/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  994614  RISE      30
I__2381/I                           Odrv4                          0              1831  998401  RISE       1
I__2381/O                           Odrv4                        351              2181  998401  RISE       1
I__2402/I                           LocalMux                       0              2181  998401  RISE       1
I__2402/O                           LocalMux                     330              2511  998401  RISE       1
I__2412/I                           InMux                          0              2511  998401  RISE       1
I__2412/O                           InMux                        259              2770  998401  RISE       1
spi0.t_FSM_i9_LC_15_18_1/in0        LogicCell40_SEQ_MODE_1010      0              2770  998401  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i9_LC_15_18_1/clk      LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.state_reg_i2_LC_14_16_7/in0
Capture Clock    : spi0.state_reg_i2_LC_14_16_7/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000821

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995631  RISE      18
I__2423/I                           LocalMux                       0              1831  995631  RISE       1
I__2423/O                           LocalMux                     330              2160  995631  RISE       1
I__2434/I                           InMux                          0              2160  998401  RISE       1
I__2434/O                           InMux                        259              2420  998401  RISE       1
spi0.state_reg_i2_LC_14_16_7/in0    LogicCell40_SEQ_MODE_1010      0              2420  998401  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.state_reg_i1_LC_14_16_1/in0
Capture Clock    : spi0.state_reg_i1_LC_14_16_1/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1290
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000821

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995631  RISE      18
I__2423/I                           LocalMux                       0              1831  995631  RISE       1
I__2423/O                           LocalMux                     330              2160  995631  RISE       1
I__2435/I                           InMux                          0              2160  998401  RISE       1
I__2435/O                           InMux                        259              2420  998401  RISE       1
spi0.state_reg_i1_LC_14_16_1/in0    LogicCell40_SEQ_MODE_1010      0              2420  998401  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i3_LC_14_17_7/in1
Capture Clock    : spi0.t_FSM_i3_LC_14_17_7/clk
Setup Constraint : 1000000p
Path slack       : 998422p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001543

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1290
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3121
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  994614  RISE      30
I__2378/I                           Odrv4                          0              1831  997447  RISE       1
I__2378/O                           Odrv4                        351              2181  997447  RISE       1
I__2399/I                           Span4Mux_v                     0              2181  998422  RISE       1
I__2399/O                           Span4Mux_v                   351              2532  998422  RISE       1
I__2406/I                           LocalMux                       0              2532  998422  RISE       1
I__2406/O                           LocalMux                     330              2861  998422  RISE       1
I__2418/I                           InMux                          0              2861  998422  RISE       1
I__2418/O                           InMux                        259              3121  998422  RISE       1
spi0.t_FSM_i3_LC_14_17_7/in1        LogicCell40_SEQ_MODE_1010      0              3121  998422  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i3_LC_14_17_7/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i4_LC_16_17_4/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_16_16_2/in1
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_16_16_2/clk
Setup Constraint : 1000000p
Path slack       : 998443p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1592
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001192

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2749
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i4_LC_16_17_4/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i4_LC_16_17_4/lcout        LogicCell40_SEQ_MODE_1000    540              2160  998443  RISE       2
I__2203/I                             LocalMux                       0              2160  998443  RISE       1
I__2203/O                             LocalMux                     330              2490  998443  RISE       1
I__2205/I                             InMux                          0              2490  998443  RISE       1
I__2205/O                             InMux                        259              2749  998443  RISE       1
spi0.Rx_Lower_Byte_i2_LC_16_16_2/in1  LogicCell40_SEQ_MODE_1000      0              2749  998443  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i2_LC_16_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i1_LC_16_18_2/lcout
Path End         : spi0.rx__5_i2_LC_16_17_3/in1
Capture Clock    : spi0.rx__5_i2_LC_16_17_3/clk
Setup Constraint : 1000000p
Path slack       : 998450p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1620
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001220

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2071/I                         Span4Mux_v                     0               652  RISE       1
I__2071/O                         Span4Mux_v                   351              1003  RISE       1
I__2083/I                         LocalMux                       0              1003  RISE       1
I__2083/O                         LocalMux                     330              1333  RISE       1
I__2093/I                         ClkMux                         0              1333  RISE       1
I__2093/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i1_LC_16_18_2/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i1_LC_16_18_2/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998450  RISE       1
I__2173/I                       LocalMux                       0              2181  998450  RISE       1
I__2173/O                       LocalMux                     330              2511  998450  RISE       1
I__2174/I                       InMux                          0              2511  998450  RISE       1
I__2174/O                       InMux                        259              2770  998450  RISE       1
spi0.rx__5_i2_LC_16_17_3/in1    LogicCell40_SEQ_MODE_1000      0              2770  998450  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i2_LC_16_17_3/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i1_LC_14_17_0/in2
Capture Clock    : spi0.t_FSM_i1_LC_14_17_0/clk
Setup Constraint : 1000000p
Path slack       : 998450p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001571

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1290
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3121
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  994614  RISE      30
I__2378/I                           Odrv4                          0              1831  997447  RISE       1
I__2378/O                           Odrv4                        351              2181  997447  RISE       1
I__2399/I                           Span4Mux_v                     0              2181  998422  RISE       1
I__2399/O                           Span4Mux_v                   351              2532  998422  RISE       1
I__2406/I                           LocalMux                       0              2532  998422  RISE       1
I__2406/O                           LocalMux                     330              2861  998422  RISE       1
I__2419/I                           InMux                          0              2861  998450  RISE       1
I__2419/O                           InMux                        259              3121  998450  RISE       1
I__2421/I                           CascadeMux                     0              3121  998450  RISE       1
I__2421/O                           CascadeMux                     0              3121  998450  RISE       1
spi0.t_FSM_i1_LC_14_17_0/in2        LogicCell40_SEQ_MODE_1010      0              3121  998450  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i1_LC_14_17_0/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_w_79_LC_14_19_2/lcout
Path End         : spi0.CS_81_LC_13_19_2/in3
Capture Clock    : spi0.CS_81_LC_13_19_2/clk
Setup Constraint : 1000000p
Path slack       : 998457p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                               989
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000715

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1129
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2258
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2051/I                         Odrv12                         0                 0  RISE       1
I__2051/O                         Odrv12                       491               491  RISE       1
I__2058/I                         LocalMux                       0               491  RISE       1
I__2058/O                         LocalMux                     330               821  RISE       1
I__2067/I                         ClkMux                         0               821  RISE       1
I__2067/O                         ClkMux                       309              1129  RISE       1
spi0.CS_w_79_LC_14_19_2/clk       LogicCell40_SEQ_MODE_1001      0              1129  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_w_79_LC_14_19_2/lcout  LogicCell40_SEQ_MODE_1001    540              1669  998457  RISE       1
I__1153/I                      LocalMux                       0              1669  998457  RISE       1
I__1153/O                      LocalMux                     330              1999  998457  RISE       1
I__1154/I                      InMux                          0              1999  998457  RISE       1
I__1154/O                      InMux                        259              2258  998457  RISE       1
spi0.CS_81_LC_13_19_2/in3      LogicCell40_SEQ_MODE_1011      0              2258  998457  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2056/I                         LocalMux                       0               351  RISE       1
I__2056/O                         LocalMux                     330               680  RISE       1
I__2063/I                         ClkMux                         0               680  RISE       1
I__2063/O                         ClkMux                       309               989  RISE       1
spi0.CS_81_LC_13_19_2/clk         LogicCell40_SEQ_MODE_1011      0               989  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i5_LC_16_17_5/lcout
Path End         : spi0.rx__5_i6_LC_16_17_7/in1
Capture Clock    : spi0.rx__5_i6_LC_16_17_7/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1620
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001220

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2749
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i5_LC_16_17_5/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i5_LC_16_17_5/lcout  LogicCell40_SEQ_MODE_1000    540              2160  998471  RISE       2
I__2190/I                       LocalMux                       0              2160  998471  RISE       1
I__2190/O                       LocalMux                     330              2490  998471  RISE       1
I__2192/I                       InMux                          0              2490  998471  RISE       1
I__2192/O                       InMux                        259              2749  998471  RISE       1
spi0.rx__5_i6_LC_16_17_7/in1    LogicCell40_SEQ_MODE_1000      0              2749  998471  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i6_LC_16_17_7/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i0_LC_16_17_2/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_16_17_2/in1
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_16_17_2/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1620
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001220

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2749
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i0_LC_16_17_2/lcout  LogicCell40_SEQ_MODE_1000    540              2160  998471  RISE       5
I__2206/I                               LocalMux                       0              2160  998471  RISE       1
I__2206/O                               LocalMux                     330              2490  998471  RISE       1
I__2209/I                               InMux                          0              2490  998471  RISE       1
I__2209/O                               InMux                        259              2749  998471  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_17_2/in1    LogicCell40_SEQ_MODE_1000      0              2749  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i4_LC_16_17_1/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_16_17_1/in1
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_16_17_1/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1620
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001220

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2749
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_17_1/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i4_LC_16_17_1/lcout  LogicCell40_SEQ_MODE_1000    540              2160  998471  RISE       5
I__1954/I                               LocalMux                       0              2160  998471  RISE       1
I__1954/O                               LocalMux                     330              2490  998471  RISE       1
I__1957/I                               InMux                          0              2490  998471  RISE       1
I__1957/O                               InMux                        259              2749  998471  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_17_1/in1    LogicCell40_SEQ_MODE_1000      0              2749  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_17_1/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i1_LC_16_17_0/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_16_17_0/in1
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_16_17_0/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1620
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001220

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2749
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i1_LC_16_17_0/lcout  LogicCell40_SEQ_MODE_1000    540              2160  998471  RISE       5
I__1971/I                               LocalMux                       0              2160  998471  RISE       1
I__1971/O                               LocalMux                     330              2490  998471  RISE       1
I__1973/I                               InMux                          0              2490  998471  RISE       1
I__1973/O                               InMux                        259              2749  998471  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_17_0/in1    LogicCell40_SEQ_MODE_1000      0              2749  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i6_LC_16_16_6/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_16_16_6/in1
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_16_16_6/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1592
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001192

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1592
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2721
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i6_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2132  998471  RISE       5
I__1988/I                               LocalMux                       0              2132  998471  RISE       1
I__1988/O                               LocalMux                     330              2462  998471  RISE       1
I__1991/I                               InMux                          0              2462  998471  RISE       1
I__1991/O                               InMux                        259              2721  998471  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_6/in1    LogicCell40_SEQ_MODE_1000      0              2721  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i3_LC_16_16_4/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_16_16_4/in1
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_16_16_4/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1592
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001192

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1592
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2721
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i3_LC_16_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2132  998471  RISE       5
I__2001/I                               LocalMux                       0              2132  998471  RISE       1
I__2001/O                               LocalMux                     330              2462  998471  RISE       1
I__2004/I                               InMux                          0              2462  998471  RISE       1
I__2004/O                               InMux                        259              2721  998471  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_4/in1    LogicCell40_SEQ_MODE_1000      0              2721  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i7_LC_16_16_0/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_16_16_0/in1
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_16_16_0/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1592
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001192

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1592
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2721
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i7_LC_16_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i7_LC_16_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2132  998471  RISE       5
I__1766/I                               LocalMux                       0              2132  998471  RISE       1
I__1766/O                               LocalMux                     330              2462  998471  RISE       1
I__1769/I                               InMux                          0              2462  998471  RISE       1
I__1769/O                               InMux                        259              2721  998471  RISE       1
spi0.Rx_Lower_Byte_i7_LC_16_16_0/in1    LogicCell40_SEQ_MODE_1000      0              2721  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i7_LC_16_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i12_LC_16_15_3/lcout
Path End         : spi0.tx_shift_reg_i13_LC_16_15_0/in1
Capture Clock    : spi0.tx_shift_reg_i13_LC_16_15_0/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1227
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000828

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1227
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i12_LC_16_15_3/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i12_LC_16_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              1767  998471  RISE       1
I__1807/I                               LocalMux                       0              1767  998471  RISE       1
I__1807/O                               LocalMux                     330              2097  998471  RISE       1
I__1808/I                               InMux                          0              2097  998471  RISE       1
I__1808/O                               InMux                        259              2357  998471  RISE       1
spi0.tx_shift_reg_i13_LC_16_15_0/in1    LogicCell40_SEQ_MODE_1000      0              2357  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i13_LC_16_15_0/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i4_LC_15_17_3/lcout
Path End         : spi0.t_FSM_i5_LC_15_17_2/in1
Capture Clock    : spi0.t_FSM_i5_LC_15_17_2/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001543

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3072
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i4_LC_15_17_3/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i4_LC_15_17_3/lcout  LogicCell40_SEQ_MODE_1010    540              2483  998471  RISE       1
I__1405/I                       LocalMux                       0              2483  998471  RISE       1
I__1405/O                       LocalMux                     330              2812  998471  RISE       1
I__1406/I                       InMux                          0              2812  998471  RISE       1
I__1406/O                       InMux                        259              3072  998471  RISE       1
spi0.t_FSM_i5_LC_15_17_2/in1    LogicCell40_SEQ_MODE_1010      0              3072  998471  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i5_LC_15_17_2/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i7_LC_15_17_1/lcout
Path End         : spi0.t_FSM_i8_LC_15_17_0/in1
Capture Clock    : spi0.t_FSM_i8_LC_15_17_0/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001543

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3072
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i7_LC_15_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i7_LC_15_17_1/lcout  LogicCell40_SEQ_MODE_1010    540              2483  998471  RISE       1
I__1413/I                       LocalMux                       0              2483  998471  RISE       1
I__1413/O                       LocalMux                     330              2812  998471  RISE       1
I__1414/I                       InMux                          0              2812  998471  RISE       1
I__1414/O                       InMux                        259              3072  998471  RISE       1
spi0.t_FSM_i8_LC_15_17_0/in1    LogicCell40_SEQ_MODE_1010      0              3072  998471  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i8_LC_15_17_0/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i4_LC_15_16_3/lcout
Path End         : spi0.tx_shift_reg_i5_LC_15_16_2/in1
Capture Clock    : spi0.tx_shift_reg_i5_LC_15_16_2/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2286
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001887

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2286
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3416
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i4_LC_15_16_3/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i4_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_1000    540              2826  998471  RISE       1
I__1346/I                              LocalMux                       0              2826  998471  RISE       1
I__1346/O                              LocalMux                     330              3156  998471  RISE       1
I__1347/I                              InMux                          0              3156  998471  RISE       1
I__1347/O                              InMux                        259              3416  998471  RISE       1
spi0.tx_shift_reg_i5_LC_15_16_2/in1    LogicCell40_SEQ_MODE_1000      0              3416  998471  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i5_LC_15_16_2/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i1_LC_14_17_0/lcout
Path End         : spi0.t_FSM_i2_LC_14_17_1/in1
Capture Clock    : spi0.t_FSM_i2_LC_14_17_1/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001543

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3072
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i1_LC_14_17_0/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i1_LC_14_17_0/lcout  LogicCell40_SEQ_MODE_1010    540              2483  993982  RISE       2
I__1082/I                       LocalMux                       0              2483  993982  RISE       1
I__1082/O                       LocalMux                     330              2812  993982  RISE       1
I__1084/I                       InMux                          0              2812  998471  RISE       1
I__1084/O                       InMux                        259              3072  998471  RISE       1
spi0.t_FSM_i2_LC_14_17_1/in1    LogicCell40_SEQ_MODE_1010      0              3072  998471  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i8_LC_16_16_5/lcout
Path End         : spi0.rx__5_i9_LC_16_16_7/in1
Capture Clock    : spi0.rx__5_i9_LC_16_16_7/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1592
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001192

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1592
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2721
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2072/I                         Span4Mux_h                     0               652  RISE       1
I__2072/O                         Span4Mux_h                   302               954  RISE       1
I__2084/I                         LocalMux                       0               954  RISE       1
I__2084/O                         LocalMux                     330              1283  RISE       1
I__2094/I                         ClkMux                         0              1283  RISE       1
I__2094/O                         ClkMux                       309              1592  RISE       1
spi0.rx__5_i8_LC_16_16_5/clk      LogicCell40_SEQ_MODE_1000      0              1592  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i8_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_1000    540              2132  998401  RISE       2
I__1985/I                       LocalMux                       0              2132  998401  RISE       1
I__1985/O                       LocalMux                     330              2462  998401  RISE       1
I__1986/I                       InMux                          0              2462  998471  RISE       1
I__1986/O                       InMux                        259              2721  998471  RISE       1
spi0.rx__5_i9_LC_16_16_7/in1    LogicCell40_SEQ_MODE_1000      0              2721  998471  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2072/I                         Span4Mux_h                     0               652  RISE       1
I__2072/O                         Span4Mux_h                   302               954  RISE       1
I__2084/I                         LocalMux                       0               954  RISE       1
I__2084/O                         LocalMux                     330              1283  RISE       1
I__2094/I                         ClkMux                         0              1283  RISE       1
I__2094/O                         ClkMux                       309              1592  RISE       1
spi0.rx__5_i9_LC_16_16_7/clk      LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i4_LC_16_17_4/lcout
Path End         : spi0.rx__5_i5_LC_16_17_5/in1
Capture Clock    : spi0.rx__5_i5_LC_16_17_5/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1620
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001220

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2749
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i4_LC_16_17_4/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i4_LC_16_17_4/lcout  LogicCell40_SEQ_MODE_1000    540              2160  998443  RISE       2
I__2202/I                       LocalMux                       0              2160  998471  RISE       1
I__2202/O                       LocalMux                     330              2490  998471  RISE       1
I__2204/I                       InMux                          0              2490  998471  RISE       1
I__2204/O                       InMux                        259              2749  998471  RISE       1
spi0.rx__5_i5_LC_16_17_5/in1    LogicCell40_SEQ_MODE_1000      0              2749  998471  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i5_LC_16_17_5/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i10_LC_15_18_7/lcout
Path End         : spi0.t_FSM_i11_LC_15_18_6/in2
Capture Clock    : spi0.t_FSM_i11_LC_15_18_6/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001269

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i10_LC_15_18_7/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i10_LC_15_18_7/lcout  LogicCell40_SEQ_MODE_1010    540              2181  998499  RISE       1
I__1425/I                        LocalMux                       0              2181  998499  RISE       1
I__1425/O                        LocalMux                     330              2511  998499  RISE       1
I__1426/I                        InMux                          0              2511  998499  RISE       1
I__1426/O                        InMux                        259              2770  998499  RISE       1
I__1427/I                        CascadeMux                     0              2770  998499  RISE       1
I__1427/O                        CascadeMux                     0              2770  998499  RISE       1
spi0.t_FSM_i11_LC_15_18_6/in2    LogicCell40_SEQ_MODE_1010      0              2770  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i11_LC_15_18_6/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i11_LC_15_18_6/lcout
Path End         : spi0.t_FSM_i12_LC_15_18_5/in2
Capture Clock    : spi0.t_FSM_i12_LC_15_18_5/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001269

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i11_LC_15_18_6/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i11_LC_15_18_6/lcout  LogicCell40_SEQ_MODE_1010    540              2181  998499  RISE       1
I__1475/I                        LocalMux                       0              2181  998499  RISE       1
I__1475/O                        LocalMux                     330              2511  998499  RISE       1
I__1476/I                        InMux                          0              2511  998499  RISE       1
I__1476/O                        InMux                        259              2770  998499  RISE       1
I__1477/I                        CascadeMux                     0              2770  998499  RISE       1
I__1477/O                        CascadeMux                     0              2770  998499  RISE       1
spi0.t_FSM_i12_LC_15_18_5/in2    LogicCell40_SEQ_MODE_1010      0              2770  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i12_LC_15_18_5/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i12_LC_15_18_5/lcout
Path End         : spi0.t_FSM_i13_LC_15_18_4/in2
Capture Clock    : spi0.t_FSM_i13_LC_15_18_4/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001269

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i12_LC_15_18_5/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i12_LC_15_18_5/lcout  LogicCell40_SEQ_MODE_1010    540              2181  998499  RISE       1
I__1478/I                        LocalMux                       0              2181  998499  RISE       1
I__1478/O                        LocalMux                     330              2511  998499  RISE       1
I__1479/I                        InMux                          0              2511  998499  RISE       1
I__1479/O                        InMux                        259              2770  998499  RISE       1
I__1480/I                        CascadeMux                     0              2770  998499  RISE       1
I__1480/O                        CascadeMux                     0              2770  998499  RISE       1
spi0.t_FSM_i13_LC_15_18_4/in2    LogicCell40_SEQ_MODE_1010      0              2770  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i13_LC_15_18_4/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i13_LC_15_18_4/lcout
Path End         : spi0.t_FSM_i14_LC_15_18_3/in2
Capture Clock    : spi0.t_FSM_i14_LC_15_18_3/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001269

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i13_LC_15_18_4/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i13_LC_15_18_4/lcout  LogicCell40_SEQ_MODE_1010    540              2181  998499  RISE       1
I__1481/I                        LocalMux                       0              2181  998499  RISE       1
I__1481/O                        LocalMux                     330              2511  998499  RISE       1
I__1482/I                        InMux                          0              2511  998499  RISE       1
I__1482/O                        InMux                        259              2770  998499  RISE       1
I__1483/I                        CascadeMux                     0              2770  998499  RISE       1
I__1483/O                        CascadeMux                     0              2770  998499  RISE       1
spi0.t_FSM_i14_LC_15_18_3/in2    LogicCell40_SEQ_MODE_1010      0              2770  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i14_LC_15_18_3/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i14_LC_15_18_3/lcout
Path End         : spi0.t_FSM_i15_LC_15_18_2/in2
Capture Clock    : spi0.t_FSM_i15_LC_15_18_2/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001269

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i14_LC_15_18_3/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i14_LC_15_18_3/lcout  LogicCell40_SEQ_MODE_1010    540              2181  998499  RISE       1
I__1358/I                        LocalMux                       0              2181  998499  RISE       1
I__1358/O                        LocalMux                     330              2511  998499  RISE       1
I__1359/I                        InMux                          0              2511  998499  RISE       1
I__1359/O                        InMux                        259              2770  998499  RISE       1
I__1360/I                        CascadeMux                     0              2770  998499  RISE       1
I__1360/O                        CascadeMux                     0              2770  998499  RISE       1
spi0.t_FSM_i15_LC_15_18_2/in2    LogicCell40_SEQ_MODE_1010      0              2770  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i15_LC_15_18_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i15_LC_15_18_2/lcout
Path End         : spi0.t_FSM_i0_LC_15_18_0/in2
Capture Clock    : spi0.t_FSM_i0_LC_15_18_0/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001269

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i15_LC_15_18_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i15_LC_15_18_2/lcout  LogicCell40_SEQ_MODE_1010    540              2181  998499  RISE       1
I__1361/I                        LocalMux                       0              2181  998499  RISE       1
I__1361/O                        LocalMux                     330              2511  998499  RISE       1
I__1362/I                        InMux                          0              2511  998499  RISE       1
I__1362/O                        InMux                        259              2770  998499  RISE       1
I__1363/I                        CascadeMux                     0              2770  998499  RISE       1
I__1363/O                        CascadeMux                     0              2770  998499  RISE       1
spi0.t_FSM_i0_LC_15_18_0/in2     LogicCell40_SEQ_MODE_1011      0              2770  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i0_LC_15_18_0/clk      LogicCell40_SEQ_MODE_1011      0              1641  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i9_LC_15_18_1/lcout
Path End         : spi0.t_FSM_i10_LC_15_18_7/in2
Capture Clock    : spi0.t_FSM_i10_LC_15_18_7/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001269

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i9_LC_15_18_1/clk      LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i9_LC_15_18_1/lcout  LogicCell40_SEQ_MODE_1010    540              2181  998499  RISE       1
I__1449/I                       LocalMux                       0              2181  998499  RISE       1
I__1449/O                       LocalMux                     330              2511  998499  RISE       1
I__1450/I                       InMux                          0              2511  998499  RISE       1
I__1450/O                       InMux                        259              2770  998499  RISE       1
I__1451/I                       CascadeMux                     0              2770  998499  RISE       1
I__1451/O                       CascadeMux                     0              2770  998499  RISE       1
spi0.t_FSM_i10_LC_15_18_7/in2   LogicCell40_SEQ_MODE_1010      0              2770  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i10_LC_15_18_7/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i3_LC_14_17_7/lcout
Path End         : spi0.t_FSM_i4_LC_15_17_3/in2
Capture Clock    : spi0.t_FSM_i4_LC_15_17_3/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001571

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3072
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i3_LC_14_17_7/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i3_LC_14_17_7/lcout  LogicCell40_SEQ_MODE_1010    540              2483  998499  RISE       1
I__1407/I                       LocalMux                       0              2483  998499  RISE       1
I__1407/O                       LocalMux                     330              2812  998499  RISE       1
I__1408/I                       InMux                          0              2812  998499  RISE       1
I__1408/O                       InMux                        259              3072  998499  RISE       1
I__1409/I                       CascadeMux                     0              3072  998499  RISE       1
I__1409/O                       CascadeMux                     0              3072  998499  RISE       1
spi0.t_FSM_i4_LC_15_17_3/in2    LogicCell40_SEQ_MODE_1010      0              3072  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i4_LC_15_17_3/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i2_LC_14_17_1/in3
Capture Clock    : spi0.t_FSM_i2_LC_14_17_1/clk
Setup Constraint : 1000000p
Path slack       : 998548p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001669

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1290
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3121
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  994614  RISE      30
I__2378/I                           Odrv4                          0              1831  997447  RISE       1
I__2378/O                           Odrv4                        351              2181  997447  RISE       1
I__2399/I                           Span4Mux_v                     0              2181  998422  RISE       1
I__2399/O                           Span4Mux_v                   351              2532  998422  RISE       1
I__2406/I                           LocalMux                       0              2532  998422  RISE       1
I__2406/O                           LocalMux                     330              2861  998422  RISE       1
I__2417/I                           InMux                          0              2861  998548  RISE       1
I__2417/O                           InMux                        259              3121  998548  RISE       1
spi0.t_FSM_i2_LC_14_17_1/in3        LogicCell40_SEQ_MODE_1010      0              3121  998548  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i5_LC_16_17_5/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_16_16_4/in3
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_16_16_4/clk
Setup Constraint : 1000000p
Path slack       : 998570p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1592
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001319

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2749
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i5_LC_16_17_5/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i5_LC_16_17_5/lcout        LogicCell40_SEQ_MODE_1000    540              2160  998471  RISE       2
I__2191/I                             LocalMux                       0              2160  998569  RISE       1
I__2191/O                             LocalMux                     330              2490  998569  RISE       1
I__2193/I                             InMux                          0              2490  998569  RISE       1
I__2193/O                             InMux                        259              2749  998569  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_4/in3  LogicCell40_SEQ_MODE_1000      0              2749  998569  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i6_LC_16_17_7/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_16_17_1/in3
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_16_17_1/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1620
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001347

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2749
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i6_LC_16_17_7/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i6_LC_16_17_7/lcout        LogicCell40_SEQ_MODE_1000    540              2160  998597  RISE       2
I__2135/I                             LocalMux                       0              2160  998597  RISE       1
I__2135/O                             LocalMux                     330              2490  998597  RISE       1
I__2137/I                             InMux                          0              2490  998597  RISE       1
I__2137/O                             InMux                        259              2749  998597  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_17_1/in3  LogicCell40_SEQ_MODE_1000      0              2749  998597  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_17_1/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i5_LC_16_16_1/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_16_16_1/in3
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_16_16_1/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1592
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001319

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1592
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2721
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i5_LC_16_16_1/lcout  LogicCell40_SEQ_MODE_1000    540              2132  998597  RISE       5
I__2032/I                               LocalMux                       0              2132  998597  RISE       1
I__2032/O                               LocalMux                     330              2462  998597  RISE       1
I__2035/I                               InMux                          0              2462  998597  RISE       1
I__2035/O                               InMux                        259              2721  998597  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_1/in3    LogicCell40_SEQ_MODE_1000      0              2721  998597  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i3_LC_15_16_7/lcout
Path End         : spi0.tx_shift_reg_i4_LC_15_16_3/in3
Capture Clock    : spi0.tx_shift_reg_i4_LC_15_16_3/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2286
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1002013

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2286
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3416
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i3_LC_15_16_7/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i3_LC_15_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              2826  998597  RISE       1
I__1336/I                              LocalMux                       0              2826  998597  RISE       1
I__1336/O                              LocalMux                     330              3156  998597  RISE       1
I__1337/I                              InMux                          0              3156  998597  RISE       1
I__1337/O                              InMux                        259              3416  998597  RISE       1
spi0.tx_shift_reg_i4_LC_15_16_3/in3    LogicCell40_SEQ_MODE_1000      0              3416  998597  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i4_LC_15_16_3/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i2_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i3_LC_15_16_7/in3
Capture Clock    : spi0.tx_shift_reg_i3_LC_15_16_7/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2286
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1002013

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2286
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3416
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i2_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i2_LC_15_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2826  998597  RISE       1
I__1338/I                              LocalMux                       0              2826  998597  RISE       1
I__1338/O                              LocalMux                     330              3156  998597  RISE       1
I__1339/I                              InMux                          0              3156  998597  RISE       1
I__1339/O                              InMux                        259              3416  998597  RISE       1
spi0.tx_shift_reg_i3_LC_15_16_7/in3    LogicCell40_SEQ_MODE_1000      0              3416  998597  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i3_LC_15_16_7/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i6_LC_15_15_5/lcout
Path End         : spi0.tx_shift_reg_i7_LC_15_15_4/in3
Capture Clock    : spi0.tx_shift_reg_i7_LC_15_15_4/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1971
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001697

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1971
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3100
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i6_LC_15_15_5/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i6_LC_15_15_5/lcout  LogicCell40_SEQ_MODE_1000    540              2511  998597  RISE       1
I__1274/I                              LocalMux                       0              2511  998597  RISE       1
I__1274/O                              LocalMux                     330              2840  998597  RISE       1
I__1275/I                              InMux                          0              2840  998597  RISE       1
I__1275/O                              InMux                        259              3100  998597  RISE       1
spi0.tx_shift_reg_i7_LC_15_15_4/in3    LogicCell40_SEQ_MODE_1000      0              3100  998597  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i7_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i7_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i8_LC_15_15_2/in3
Capture Clock    : spi0.tx_shift_reg_i8_LC_15_15_2/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1971
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001697

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1971
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3100
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i7_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i7_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1000    540              2511  998597  RISE       1
I__1276/I                              LocalMux                       0              2511  998597  RISE       1
I__1276/O                              LocalMux                     330              2840  998597  RISE       1
I__1277/I                              InMux                          0              2840  998597  RISE       1
I__1277/O                              InMux                        259              3100  998597  RISE       1
spi0.tx_shift_reg_i8_LC_15_15_2/in3    LogicCell40_SEQ_MODE_1000      0              3100  998597  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i8_LC_15_15_2/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i3_LC_16_17_6/lcout
Path End         : spi0.rx__5_i4_LC_16_17_4/in3
Capture Clock    : spi0.rx__5_i4_LC_16_17_4/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1620
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001347

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2749
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i3_LC_16_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i3_LC_16_17_6/lcout  LogicCell40_SEQ_MODE_1000    540              2160  998401  RISE       2
I__2194/I                       LocalMux                       0              2160  998597  RISE       1
I__2194/O                       LocalMux                     330              2490  998597  RISE       1
I__2196/I                       InMux                          0              2490  998597  RISE       1
I__2196/O                       InMux                        259              2749  998597  RISE       1
spi0.rx__5_i4_LC_16_17_4/in3    LogicCell40_SEQ_MODE_1000      0              2749  998597  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i4_LC_16_17_4/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i2_LC_16_17_3/lcout
Path End         : spi0.rx__5_i3_LC_16_17_6/in3
Capture Clock    : spi0.rx__5_i3_LC_16_17_6/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1620
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001347

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2749
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i2_LC_16_17_3/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i2_LC_16_17_3/lcout  LogicCell40_SEQ_MODE_1000    540              2160  998401  RISE       2
I__2198/I                       LocalMux                       0              2160  998597  RISE       1
I__2198/O                       LocalMux                     330              2490  998597  RISE       1
I__2200/I                       InMux                          0              2490  998597  RISE       1
I__2200/O                       InMux                        259              2749  998597  RISE       1
spi0.rx__5_i3_LC_16_17_6/in3    LogicCell40_SEQ_MODE_1000      0              2749  998597  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i3_LC_16_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i0_LC_15_18_0/in3
Capture Clock    : spi0.t_FSM_i0_LC_15_18_0/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  994614  RISE      30
I__2381/I                           Odrv4                          0              1831  998401  RISE       1
I__2381/O                           Odrv4                        351              2181  998401  RISE       1
I__2402/I                           LocalMux                       0              2181  998401  RISE       1
I__2402/O                           LocalMux                     330              2511  998401  RISE       1
I__2413/I                           InMux                          0              2511  998597  RISE       1
I__2413/O                           InMux                        259              2770  998597  RISE       1
spi0.t_FSM_i0_LC_15_18_0/in3        LogicCell40_SEQ_MODE_1011      0              2770  998597  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i0_LC_15_18_0/clk      LogicCell40_SEQ_MODE_1011      0              1641  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i11_LC_15_18_6/in3
Capture Clock    : spi0.t_FSM_i11_LC_15_18_6/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  994614  RISE      30
I__2381/I                           Odrv4                          0              1831  998401  RISE       1
I__2381/O                           Odrv4                        351              2181  998401  RISE       1
I__2402/I                           LocalMux                       0              2181  998401  RISE       1
I__2402/O                           LocalMux                     330              2511  998401  RISE       1
I__2414/I                           InMux                          0              2511  998597  RISE       1
I__2414/O                           InMux                        259              2770  998597  RISE       1
spi0.t_FSM_i11_LC_15_18_6/in3       LogicCell40_SEQ_MODE_1010      0              2770  998597  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i11_LC_15_18_6/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i13_LC_15_18_4/in3
Capture Clock    : spi0.t_FSM_i13_LC_15_18_4/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  994614  RISE      30
I__2381/I                           Odrv4                          0              1831  998401  RISE       1
I__2381/O                           Odrv4                        351              2181  998401  RISE       1
I__2402/I                           LocalMux                       0              2181  998401  RISE       1
I__2402/O                           LocalMux                     330              2511  998401  RISE       1
I__2415/I                           InMux                          0              2511  998597  RISE       1
I__2415/O                           InMux                        259              2770  998597  RISE       1
spi0.t_FSM_i13_LC_15_18_4/in3       LogicCell40_SEQ_MODE_1010      0              2770  998597  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i13_LC_15_18_4/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i15_LC_15_18_2/in3
Capture Clock    : spi0.t_FSM_i15_LC_15_18_2/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  994614  RISE      30
I__2381/I                           Odrv4                          0              1831  998401  RISE       1
I__2381/O                           Odrv4                        351              2181  998401  RISE       1
I__2402/I                           LocalMux                       0              2181  998401  RISE       1
I__2402/O                           LocalMux                     330              2511  998401  RISE       1
I__2416/I                           InMux                          0              2511  998597  RISE       1
I__2416/O                           InMux                        259              2770  998597  RISE       1
spi0.t_FSM_i15_LC_15_18_2/in3       LogicCell40_SEQ_MODE_1010      0              2770  998597  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i15_LC_15_18_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.t_FSM_i3_LC_14_17_7/in3
Capture Clock    : spi0.t_FSM_i3_LC_14_17_7/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001669

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3072
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout  LogicCell40_SEQ_MODE_1010    540              2483  993912  RISE       2
I__1103/I                       LocalMux                       0              2483  993912  RISE       1
I__1103/O                       LocalMux                     330              2812  993912  RISE       1
I__1105/I                       InMux                          0              2812  998597  RISE       1
I__1105/O                       InMux                        259              3072  998597  RISE       1
spi0.t_FSM_i3_LC_14_17_7/in3    LogicCell40_SEQ_MODE_1010      0              3072  998597  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i3_LC_14_17_7/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i6_LC_16_17_7/lcout
Path End         : spi0.rx__5_i7_LC_16_18_5/in3
Capture Clock    : spi0.rx__5_i7_LC_16_18_5/clk
Setup Constraint : 1000000p
Path slack       : 998619p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2749
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i6_LC_16_17_7/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i6_LC_16_17_7/lcout  LogicCell40_SEQ_MODE_1000    540              2160  998597  RISE       2
I__2134/I                       LocalMux                       0              2160  998618  RISE       1
I__2134/O                       LocalMux                     330              2490  998618  RISE       1
I__2136/I                       InMux                          0              2490  998618  RISE       1
I__2136/O                       InMux                        259              2749  998618  RISE       1
spi0.rx__5_i7_LC_16_18_5/in3    LogicCell40_SEQ_MODE_1000      0              2749  998618  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2071/I                         Span4Mux_v                     0               652  RISE       1
I__2071/O                         Span4Mux_v                   351              1003  RISE       1
I__2083/I                         LocalMux                       0              1003  RISE       1
I__2083/O                         LocalMux                     330              1333  RISE       1
I__2093/I                         ClkMux                         0              1333  RISE       1
I__2093/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i7_LC_16_18_5/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i0_LC_15_18_0/lcout
Path End         : spi0.t_FSM_i1_LC_14_17_0/in0
Capture Clock    : spi0.t_FSM_i1_LC_14_17_0/clk
Setup Constraint : 1000000p
Path slack       : 998703p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001473

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i0_LC_15_18_0/clk      LogicCell40_SEQ_MODE_1011      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i0_LC_15_18_0/lcout  LogicCell40_SEQ_MODE_1011    540              2181  998703  RISE       1
I__1367/I                       LocalMux                       0              2181  998703  RISE       1
I__1367/O                       LocalMux                     330              2511  998703  RISE       1
I__1368/I                       InMux                          0              2511  998703  RISE       1
I__1368/O                       InMux                        259              2770  998703  RISE       1
spi0.t_FSM_i1_LC_14_17_0/in0    LogicCell40_SEQ_MODE_1010      0              2770  998703  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i1_LC_14_17_0/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i0_LC_17_16_0/lcout
Path End         : spi0.tx_shift_reg_i1_LC_15_16_0/in0
Capture Clock    : spi0.tx_shift_reg_i1_LC_15_16_0/clk
Setup Constraint : 1000000p
Path slack       : 998793p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2286
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001816

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1543
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3023
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2053/I                            Odrv4                          0                 0  FALL       1
I__2053/O                            Odrv4                        372               372  FALL       1
I__2061/I                            Span4Mux_h                     0               372  FALL       1
I__2061/O                            Span4Mux_h                   316               687  FALL       1
I__2073/I                            Span4Mux_h                     0               687  FALL       1
I__2073/O                            Span4Mux_h                   316              1003  FALL       1
I__2085/I                            LocalMux                       0              1003  FALL       1
I__2085/O                            LocalMux                     309              1312  FALL       1
I__2095/I                            ClkMux                         0              1312  FALL       1
I__2095/O                            ClkMux                       231              1543  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1543  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1543  RISE       1
spi0.tx_shift_reg_i0_LC_17_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1543  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i0_LC_17_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2083  998794  RISE       1
I__2369/I                              Odrv4                          0              2083  998794  RISE       1
I__2369/O                              Odrv4                        351              2434  998794  RISE       1
I__2370/I                              LocalMux                       0              2434  998794  RISE       1
I__2370/O                              LocalMux                     330              2763  998794  RISE       1
I__2371/I                              InMux                          0              2763  998794  RISE       1
I__2371/O                              InMux                        259              3023  998794  RISE       1
spi0.tx_shift_reg_i1_LC_15_16_0/in0    LogicCell40_SEQ_MODE_1000      0              3023  998794  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i1_LC_15_16_0/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i4_LC_15_17_3/in0
Capture Clock    : spi0.t_FSM_i4_LC_15_17_3/clk
Setup Constraint : 1000000p
Path slack       : 999053p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001473

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  994614  RISE      30
I__2376/I                           LocalMux                       0              1831  995862  RISE       1
I__2376/O                           LocalMux                     330              2160  995862  RISE       1
I__2392/I                           InMux                          0              2160  999053  RISE       1
I__2392/O                           InMux                        259              2420  999053  RISE       1
spi0.t_FSM_i4_LC_15_17_3/in0        LogicCell40_SEQ_MODE_1010      0              2420  999053  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i4_LC_15_17_3/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i7_LC_15_17_1/in0
Capture Clock    : spi0.t_FSM_i7_LC_15_17_1/clk
Setup Constraint : 1000000p
Path slack       : 999053p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001473

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  994614  RISE      30
I__2376/I                           LocalMux                       0              1831  995862  RISE       1
I__2376/O                           LocalMux                     330              2160  995862  RISE       1
I__2393/I                           InMux                          0              2160  999053  RISE       1
I__2393/O                           InMux                        259              2420  999053  RISE       1
spi0.t_FSM_i7_LC_15_17_1/in0        LogicCell40_SEQ_MODE_1010      0              2420  999053  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i7_LC_15_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.state_reg_i0_LC_15_17_7/in0
Capture Clock    : spi0.state_reg_i0_LC_15_17_7/clk
Setup Constraint : 1000000p
Path slack       : 999053p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001473

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995631  RISE      18
I__2425/I                           LocalMux                       0              1831  995778  RISE       1
I__2425/O                           LocalMux                     330              2160  995778  RISE       1
I__2440/I                           InMux                          0              2160  999053  RISE       1
I__2440/O                           InMux                        259              2420  999053  RISE       1
spi0.state_reg_i0_LC_15_17_7/in0    LogicCell40_SEQ_MODE_1010      0              2420  999053  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_14_16_3/lcout
Path End         : spi0.t_FSM_i7_LC_15_17_1/in2
Capture Clock    : spi0.t_FSM_i7_LC_15_17_1/clk
Setup Constraint : 1000000p
Path slack       : 999151p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001571

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i6_LC_14_16_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_1010    540              1831  995603  RISE       3
I__1417/I                       LocalMux                       0              1831  999151  RISE       1
I__1417/O                       LocalMux                     330              2160  999151  RISE       1
I__1420/I                       InMux                          0              2160  999151  RISE       1
I__1420/O                       InMux                        259              2420  999151  RISE       1
I__1422/I                       CascadeMux                     0              2420  999151  RISE       1
I__1422/O                       CascadeMux                     0              2420  999151  RISE       1
spi0.t_FSM_i7_LC_15_17_1/in2    LogicCell40_SEQ_MODE_1010      0              2420  999151  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i7_LC_15_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i5_LC_15_17_2/in3
Capture Clock    : spi0.t_FSM_i5_LC_15_17_2/clk
Setup Constraint : 1000000p
Path slack       : 999249p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001669

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  994614  RISE      30
I__2376/I                           LocalMux                       0              1831  995862  RISE       1
I__2376/O                           LocalMux                     330              2160  995862  RISE       1
I__2394/I                           InMux                          0              2160  999250  RISE       1
I__2394/O                           InMux                        259              2420  999250  RISE       1
spi0.t_FSM_i5_LC_15_17_2/in3        LogicCell40_SEQ_MODE_1010      0              2420  999250  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i5_LC_15_17_2/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i8_LC_15_17_0/in3
Capture Clock    : spi0.t_FSM_i8_LC_15_17_0/clk
Setup Constraint : 1000000p
Path slack       : 999249p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1943
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001669

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2420
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831  994614  RISE      30
I__2376/I                           LocalMux                       0              1831  995862  RISE       1
I__2376/O                           LocalMux                     330              2160  995862  RISE       1
I__2395/I                           InMux                          0              2160  999250  RISE       1
I__2395/O                           InMux                        259              2420  999250  RISE       1
spi0.t_FSM_i8_LC_15_17_0/in3        LogicCell40_SEQ_MODE_1010      0              2420  999250  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i8_LC_15_17_0/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FR_RXF
Path End         : DEBUG_9
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9571
---------------------------------------   ---- 
End-of-path arrival time (ps)             9571
 
Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
FR_RXF                             top                         0                 0   +INF  RISE       1
DEBUG_9_c_pad_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
DEBUG_9_c_pad_iopad/DOUT           IO_PAD                    590               590   +INF  RISE       1
DEBUG_9_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
DEBUG_9_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__463/I                           Odrv12                      0              1053   +INF  FALL       1
I__463/O                           Odrv12                    540              1593   +INF  FALL       1
I__464/I                           Span12Mux_v                 0              1593   +INF  FALL       1
I__464/O                           Span12Mux_v               540              2133   +INF  FALL       1
I__465/I                           Span12Mux_v                 0              2133   +INF  FALL       1
I__465/O                           Span12Mux_v               540              2673   +INF  FALL       1
I__466/I                           Span12Mux_h                 0              2673   +INF  FALL       1
I__466/O                           Span12Mux_h               540              3213   +INF  FALL       1
I__467/I                           Span12Mux_h                 0              3213   +INF  FALL       1
I__467/O                           Span12Mux_h               540              3753   +INF  FALL       1
I__468/I                           Sp12to4                     0              3753   +INF  FALL       1
I__468/O                           Sp12to4                   449              4202   +INF  FALL       1
I__469/I                           Span4Mux_s2_v               0              4202   +INF  FALL       1
I__469/O                           Span4Mux_s2_v             252              4454   +INF  FALL       1
I__470/I                           LocalMux                    0              4454   +INF  FALL       1
I__470/O                           LocalMux                  309              4763   +INF  FALL       1
I__471/I                           IoInMux                     0              4763   +INF  FALL       1
I__471/O                           IoInMux                   217              4980   +INF  FALL       1
DEBUG_9_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001      0              4980   +INF  FALL       1
DEBUG_9_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001   2237              7218   +INF  FALL       1
DEBUG_9_pad_iopad/DIN              IO_PAD                      0              7218   +INF  FALL       1
DEBUG_9_pad_iopad/PACKAGEPIN:out   IO_PAD                   2353              9571   +INF  FALL       1
DEBUG_9                            top                         0              9571   +INF  FALL       1


++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ICE_SYSCLK
Path End         : SLM_CLK
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         17475
---------------------------------------   ----- 
End-of-path arrival time (ps)             17475
 
Data path
pin name                                             model name                          delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  ----------------------------------  -----  ----------------  -----  ----  ------
ICE_SYSCLK                                           top                                     0                 0   +INF  RISE       1
ICE_SYSCLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                                  0                 0   +INF  RISE       1
ICE_SYSCLK_pad_iopad/DOUT                            IO_PAD                                590               590   +INF  RISE       1
ICE_SYSCLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001                  0               590   +INF  RISE       1
ICE_SYSCLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001                463              1053   +INF  FALL       1
I__446/I                                             Odrv12                                  0              1053   +INF  FALL       1
I__446/O                                             Odrv12                                540              1593   +INF  FALL       1
I__447/I                                             Span12Mux_v                             0              1593   +INF  FALL       1
I__447/O                                             Span12Mux_v                           540              2133   +INF  FALL       1
I__448/I                                             Span12Mux_h                             0              2133   +INF  FALL       1
I__448/O                                             Span12Mux_h                           540              2673   +INF  FALL       1
I__449/I                                             Sp12to4                                 0              2673   +INF  FALL       1
I__449/O                                             Sp12to4                               449              3122   +INF  FALL       1
I__450/I                                             Span4Mux_s3_v                           0              3122   +INF  FALL       1
I__450/O                                             Span4Mux_s3_v                         337              3459   +INF  FALL       1
I__451/I                                             LocalMux                                0              3459   +INF  FALL       1
I__451/O                                             LocalMux                              309              3767   +INF  FALL       1
I__452/I                                             IoInMux                                 0              3767   +INF  FALL       1
I__452/O                                             IoInMux                               217              3985   +INF  FALL       1
clock_inst.pll_config/REFERENCECLK                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3985   +INF  FALL       1
clock_inst.pll_config/PLLOUTGLOBAL                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2847              6832   +INF  FALL       1
I__459/I                                             GlobalMux                               0              6832   +INF  FALL       1
I__459/O                                             GlobalMux                              77              6909   +INF  FALL       1
I__460/I                                             Glb2LocalMux                            0              6909   +INF  FALL       1
I__460/O                                             Glb2LocalMux                          358              7267   +INF  FALL       1
I__461/I                                             LocalMux                                0              7267   +INF  FALL       1
I__461/O                                             LocalMux                              309              7575   +INF  FALL       1
I__462/I                                             InMux                                   0              7575   +INF  FALL       1
I__462/O                                             InMux                                 217              7793   +INF  FALL       1
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_7_10_7/in3    LogicCell40_SEQ_MODE_0000               0              7793   +INF  FALL       1
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000             288              8080   +INF  FALL       1
I__453/I                                             Odrv4                                   0              8080   +INF  FALL       1
I__453/O                                             Odrv4                                 372              8452   +INF  FALL       1
I__454/I                                             Span4Mux_h                              0              8452   +INF  FALL       1
I__454/O                                             Span4Mux_h                            316              8768   +INF  FALL       1
I__455/I                                             Span4Mux_s3_h                           0              8768   +INF  FALL       1
I__455/O                                             Span4Mux_s3_h                         231              8999   +INF  FALL       1
I__456/I                                             IoSpan4Mux                              0              8999   +INF  FALL       1
I__456/O                                             IoSpan4Mux                            323              9322   +INF  FALL       1
I__457/I                                             LocalMux                                0              9322   +INF  FALL       1
I__457/O                                             LocalMux                              309              9630   +INF  FALL       1
I__458/I                                             IoInMux                                 0              9630   +INF  FALL       1
I__458/O                                             IoInMux                               217              9848   +INF  FALL       1
clk_gb/USERSIGNALTOGLOBALBUFFER                      ICE_GB                                  0              9848   +INF  FALL       1
clk_gb/GLOBALBUFFEROUTPUT                            ICE_GB                                561             10409   +INF  FALL     175
I__2815/I                                            gio2CtrlBuf                             0             10409   +INF  FALL       1
I__2815/O                                            gio2CtrlBuf                             0             10409   +INF  FALL       1
I__2816/I                                            GlobalMux                               0             10409   +INF  FALL       1
I__2816/O                                            GlobalMux                              77             10486   +INF  FALL       1
I__2871/I                                            Glb2LocalMux                            0             10486   +INF  FALL       1
I__2871/O                                            Glb2LocalMux                          358             10844   +INF  FALL       1
I__2878/I                                            LocalMux                                0             10844   +INF  FALL       1
I__2878/O                                            LocalMux                              309             11152   +INF  FALL       1
I__2879/I                                            InMux                                   0             11152   +INF  FALL       1
I__2879/O                                            InMux                                 217             11370   +INF  FALL       1
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_6/in0       LogicCell40_SEQ_MODE_0000               0             11370   +INF  FALL       1
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_6/lcout     LogicCell40_SEQ_MODE_0000             386             11755   +INF  FALL       1
I__2811/I                                            Odrv4                                   0             11755   +INF  FALL       1
I__2811/O                                            Odrv4                                 372             12127   +INF  FALL       1
I__2812/I                                            Span4Mux_s3_h                           0             12127   +INF  FALL       1
I__2812/O                                            Span4Mux_s3_h                         231             12359   +INF  FALL       1
I__2813/I                                            LocalMux                                0             12359   +INF  FALL       1
I__2813/O                                            LocalMux                              309             12667   +INF  FALL       1
I__2814/I                                            IoInMux                                 0             12667   +INF  FALL       1
I__2814/O                                            IoInMux                               217             12885   +INF  FALL       1
SLM_CLK_pad_preio/DOUT0                              PRE_IO_PIN_TYPE_011001                  0             12885   +INF  FALL       1
SLM_CLK_pad_preio/PADOUT                             PRE_IO_PIN_TYPE_011001               2237             15122   +INF  FALL       1
SLM_CLK_pad_iopad/DIN                                IO_PAD                                  0             15122   +INF  FALL       1
SLM_CLK_pad_iopad/PACKAGEPIN:out                     IO_PAD                               2353             17475   +INF  FALL       1
SLM_CLK                                              top                                     0             17475   +INF  FALL       1


++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SOUT
Path End         : DEBUG_5
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9038
---------------------------------------   ---- 
End-of-path arrival time (ps)             9038
 
Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SOUT                               top                         0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                    590               590   +INF  RISE       1
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__2176/I                          Odrv12                      0              1053   +INF  FALL       1
I__2176/O                          Odrv12                    540              1593   +INF  FALL       1
I__2178/I                          Span12Mux_v                 0              1593   +INF  FALL       1
I__2178/O                          Span12Mux_v               540              2133   +INF  FALL       1
I__2180/I                          Span12Mux_v                 0              2133   +INF  FALL       1
I__2180/O                          Span12Mux_v               540              2673   +INF  FALL       1
I__2182/I                          Span12Mux_h                 0              2673   +INF  FALL       1
I__2182/O                          Span12Mux_h               540              3213   +INF  FALL       1
I__2184/I                          Span12Mux_h                 0              3213   +INF  FALL       1
I__2184/O                          Span12Mux_h               540              3753   +INF  FALL       1
I__2186/I                          Span12Mux_s2_h              0              3753   +INF  FALL       1
I__2186/O                          Span12Mux_s2_h            168              3921   +INF  FALL       1
I__2188/I                          LocalMux                    0              3921   +INF  FALL       1
I__2188/O                          LocalMux                  309              4230   +INF  FALL       1
I__2189/I                          IoInMux                     0              4230   +INF  FALL       1
I__2189/O                          IoInMux                   217              4447   +INF  FALL       1
DEBUG_5_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001      0              4447   +INF  FALL       1
DEBUG_5_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001   2237              6685   +INF  FALL       1
DEBUG_5_pad_iopad/DIN              IO_PAD                      0              6685   +INF  FALL       1
DEBUG_5_pad_iopad/PACKAGEPIN:out   IO_PAD                   2353              9038   +INF  FALL       1
DEBUG_5                            top                         0              9038   +INF  FALL       1


++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SOUT
Path End         : spi0.rx__5_i1_LC_16_18_2/in1
Capture Clock    : spi0.rx__5_i1_LC_16_18_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            1641
- Setup Time                                          -379
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3795
---------------------------------------   ---- 
End-of-path arrival time (ps)             3795
 
Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SOUT                               top                            0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__2175/I                          Odrv12                         0              1053   +INF  FALL       1
I__2175/O                          Odrv12                       540              1593   +INF  FALL       1
I__2177/I                          Span12Mux_h                    0              1593   +INF  FALL       1
I__2177/O                          Span12Mux_h                  540              2133   +INF  FALL       1
I__2179/I                          Sp12to4                        0              2133   +INF  FALL       1
I__2179/O                          Sp12to4                      449              2582   +INF  FALL       1
I__2181/I                          Span4Mux_h                     0              2582   +INF  FALL       1
I__2181/O                          Span4Mux_h                   316              2897   +INF  FALL       1
I__2183/I                          Span4Mux_v                     0              2897   +INF  FALL       1
I__2183/O                          Span4Mux_v                   372              3269   +INF  FALL       1
I__2185/I                          LocalMux                       0              3269   +INF  FALL       1
I__2185/O                          LocalMux                     309              3578   +INF  FALL       1
I__2187/I                          InMux                          0              3578   +INF  FALL       1
I__2187/O                          InMux                        217              3795   +INF  FALL       1
spi0.rx__5_i1_LC_16_18_2/in1       LogicCell40_SEQ_MODE_1000      0              3795   +INF  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2071/I                         Span4Mux_v                     0               652  RISE       1
I__2071/O                         Span4Mux_v                   351              1003  RISE       1
I__2083/I                         LocalMux                       0              1003  RISE       1
I__2083/O                         LocalMux                     330              1333  RISE       1
I__2093/I                         ClkMux                         0              1333  RISE       1
I__2093/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i1_LC_16_18_2/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : SCK
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            1943
+ Clock To Q                                          540
+ Data Path Delay                                    9927
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       12410
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout                               LogicCell40_SEQ_MODE_1010    540              2483   +INF  RISE      12
I__2110/I                                                        Odrv4                          0              2483   +INF  RISE       1
I__2110/O                                                        Odrv4                        351              2833   +INF  RISE       1
I__2121/I                                                        LocalMux                       0              2833   +INF  RISE       1
I__2121/O                                                        LocalMux                     330              3163   +INF  RISE       1
I__2127/I                                                        InMux                          0              3163   +INF  RISE       1
I__2127/O                                                        InMux                        259              3423   +INF  RISE       1
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_3_lut_LC_14_15_5/in1    LogicCell40_SEQ_MODE_0000      0              3423   +INF  RISE       1
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_3_lut_LC_14_15_5/lcout  LogicCell40_SEQ_MODE_0000    379              3801   +INF  FALL       2
I__1043/I                                                        LocalMux                       0              3801   +INF  FALL       1
I__1043/O                                                        LocalMux                     309              4110   +INF  FALL       1
I__1045/I                                                        InMux                          0              4110   +INF  FALL       1
I__1045/O                                                        InMux                        217              4327   +INF  FALL       1
spi0.i2_3_lut_LC_13_16_2/in0                                     LogicCell40_SEQ_MODE_0000      0              4327   +INF  FALL       1
spi0.i2_3_lut_LC_13_16_2/lcout                                   LogicCell40_SEQ_MODE_0000    386              4713   +INF  FALL       2
I__901/I                                                         Odrv12                         0              4713   +INF  FALL       1
I__901/O                                                         Odrv12                       540              5253   +INF  FALL       1
I__902/I                                                         Span12Mux_h                    0              5253   +INF  FALL       1
I__902/O                                                         Span12Mux_h                  540              5793   +INF  FALL       1
I__904/I                                                         Span12Mux_v                    0              5793   +INF  FALL       1
I__904/O                                                         Span12Mux_v                  540              6333   +INF  FALL       1
I__906/I                                                         Sp12to4                        0              6333   +INF  FALL       1
I__906/O                                                         Sp12to4                      449              6782   +INF  FALL       1
I__908/I                                                         Span4Mux_s0_v                  0              6782   +INF  FALL       1
I__908/O                                                         Span4Mux_s0_v                189              6971   +INF  FALL       1
I__910/I                                                         IoSpan4Mux                     0              6971   +INF  FALL       1
I__910/O                                                         IoSpan4Mux                   323              7294   +INF  FALL       1
I__912/I                                                         LocalMux                       0              7294   +INF  FALL       1
I__912/O                                                         LocalMux                     309              7603   +INF  FALL       1
I__914/I                                                         IoInMux                        0              7603   +INF  FALL       1
I__914/O                                                         IoInMux                      217              7820   +INF  FALL       1
SCK_pad_preio/DOUT0                                              PRE_IO_PIN_TYPE_011001         0              7820   +INF  FALL       1
SCK_pad_preio/PADOUT                                             PRE_IO_PIN_TYPE_011001      2237             10057   +INF  FALL       1
SCK_pad_iopad/DIN                                                IO_PAD                         0             10057   +INF  FALL       1
SCK_pad_iopad/PACKAGEPIN:out                                     IO_PAD                      2353             12410   +INF  FALL       1
SCK                                                              top                            0             12410   +INF  FALL       1


++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : DEBUG_6
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            1943
+ Clock To Q                                          540
+ Data Path Delay                                    9899
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       12382
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout                               LogicCell40_SEQ_MODE_1010    540              2483   +INF  FALL      12
I__2110/I                                                        Odrv4                          0              2483   +INF  FALL       1
I__2110/O                                                        Odrv4                        372              2854   +INF  FALL       1
I__2121/I                                                        LocalMux                       0              2854   +INF  FALL       1
I__2121/O                                                        LocalMux                     309              3163   +INF  FALL       1
I__2127/I                                                        InMux                          0              3163   +INF  FALL       1
I__2127/O                                                        InMux                        217              3380   +INF  FALL       1
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_3_lut_LC_14_15_5/in1    LogicCell40_SEQ_MODE_0000      0              3380   +INF  FALL       1
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_3_lut_LC_14_15_5/lcout  LogicCell40_SEQ_MODE_0000    379              3759   +INF  FALL       2
I__1043/I                                                        LocalMux                       0              3759   +INF  FALL       1
I__1043/O                                                        LocalMux                     309              4068   +INF  FALL       1
I__1045/I                                                        InMux                          0              4068   +INF  FALL       1
I__1045/O                                                        InMux                        217              4285   +INF  FALL       1
spi0.i2_3_lut_LC_13_16_2/in0                                     LogicCell40_SEQ_MODE_0000      0              4285   +INF  FALL       1
spi0.i2_3_lut_LC_13_16_2/lcout                                   LogicCell40_SEQ_MODE_0000    386              4671   +INF  FALL       2
I__901/I                                                         Odrv12                         0              4671   +INF  FALL       1
I__901/O                                                         Odrv12                       540              5211   +INF  FALL       1
I__903/I                                                         Span12Mux_v                    0              5211   +INF  FALL       1
I__903/O                                                         Span12Mux_v                  540              5751   +INF  FALL       1
I__905/I                                                         Span12Mux_h                    0              5751   +INF  FALL       1
I__905/O                                                         Span12Mux_h                  540              6291   +INF  FALL       1
I__907/I                                                         Sp12to4                        0              6291   +INF  FALL       1
I__907/O                                                         Sp12to4                      449              6740   +INF  FALL       1
I__909/I                                                         Span4Mux_s2_h                  0              6740   +INF  FALL       1
I__909/O                                                         Span4Mux_s2_h                203              6943   +INF  FALL       1
I__911/I                                                         IoSpan4Mux                     0              6943   +INF  FALL       1
I__911/O                                                         IoSpan4Mux                   323              7266   +INF  FALL       1
I__913/I                                                         LocalMux                       0              7266   +INF  FALL       1
I__913/O                                                         LocalMux                     309              7575   +INF  FALL       1
I__915/I                                                         IoInMux                        0              7575   +INF  FALL       1
I__915/O                                                         IoInMux                      217              7792   +INF  FALL       1
DEBUG_6_pad_preio/DOUT0                                          PRE_IO_PIN_TYPE_011001         0              7792   +INF  FALL       1
DEBUG_6_pad_preio/PADOUT                                         PRE_IO_PIN_TYPE_011001      2237             10029   +INF  FALL       1
DEBUG_6_pad_iopad/DIN                                            IO_PAD                         0             10029   +INF  FALL       1
DEBUG_6_pad_iopad/PACKAGEPIN:out                                 IO_PAD                      2353             12382   +INF  FALL       1
DEBUG_6                                                          top                            0             12382   +INF  FALL       1


++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i15_LC_15_14_0/lcout
Path End         : SDAT
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1971
+ Clock To Q                                         540
+ Data Path Delay                                   7283
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9794
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                             Odrv4                          0                 0  FALL       1
I__2050/O                             Odrv4                        372               372  FALL       1
I__2057/I                             Span4Mux_h                     0               372  FALL       1
I__2057/O                             Span4Mux_h                   316               687  FALL       1
I__2066/I                             Span4Mux_v                     0               687  FALL       1
I__2066/O                             Span4Mux_v                   372              1059  FALL       1
I__2080/I                             Span4Mux_v                     0              1059  FALL       1
I__2080/O                             Span4Mux_v                   372              1431  FALL       1
I__2092/I                             LocalMux                       0              1431  FALL       1
I__2092/O                             LocalMux                     309              1739  FALL       1
I__2100/I                             ClkMux                         0              1739  FALL       1
I__2100/O                             ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i15C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i15C/O           INV                            0              1971  RISE       1
spi0.tx_shift_reg_i15_LC_15_14_0/clk  LogicCell40_SEQ_MODE_1001      0              1971  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i15_LC_15_14_0/lcout  LogicCell40_SEQ_MODE_1001    540              2511   +INF  RISE       1
I__1286/I                               Odrv12                         0              2511   +INF  RISE       1
I__1286/O                               Odrv12                       491              3002   +INF  RISE       1
I__1287/I                               Span12Mux_v                    0              3002   +INF  RISE       1
I__1287/O                               Span12Mux_v                  491              3493   +INF  RISE       1
I__1288/I                               Span12Mux_h                    0              3493   +INF  RISE       1
I__1288/O                               Span12Mux_h                  491              3984   +INF  RISE       1
I__1289/I                               Sp12to4                        0              3984   +INF  RISE       1
I__1289/O                               Sp12to4                      428              4411   +INF  RISE       1
I__1290/I                               Span4Mux_s0_v                  0              4411   +INF  RISE       1
I__1290/O                               Span4Mux_s0_v                203              4615   +INF  RISE       1
I__1291/I                               LocalMux                       0              4615   +INF  RISE       1
I__1291/O                               LocalMux                     330              4944   +INF  RISE       1
I__1292/I                               IoInMux                        0              4944   +INF  RISE       1
I__1292/O                               IoInMux                      259              5204   +INF  RISE       1
SDAT_pad_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              5204   +INF  RISE       1
SDAT_pad_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237              7441   +INF  FALL       1
SDAT_pad_iopad/DIN                      IO_PAD                         0              7441   +INF  FALL       1
SDAT_pad_iopad/PACKAGEPIN:out           IO_PAD                      2353              9794   +INF  FALL       1
SDAT                                    top                            0              9794   +INF  FALL       1


++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_81_LC_13_19_2/lcout
Path End         : SEN
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   6540
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8069
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2056/I                         LocalMux                       0               351  RISE       1
I__2056/O                         LocalMux                     330               680  RISE       1
I__2063/I                         ClkMux                         0               680  RISE       1
I__2063/O                         ClkMux                       309               989  RISE       1
spi0.CS_81_LC_13_19_2/clk         LogicCell40_SEQ_MODE_1011      0               989  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_81_LC_13_19_2/lcout   LogicCell40_SEQ_MODE_1011    540              1529   +INF  RISE       2
I__857/I                      Odrv12                         0              1529   +INF  RISE       1
I__857/O                      Odrv12                       491              2020   +INF  RISE       1
I__859/I                      Span12Mux_h                    0              2020   +INF  RISE       1
I__859/O                      Span12Mux_h                  491              2511   +INF  RISE       1
I__861/I                      Span12Mux_s9_v                 0              2511   +INF  RISE       1
I__861/O                      Span12Mux_s9_v               379              2890   +INF  RISE       1
I__862/I                      LocalMux                       0              2890   +INF  RISE       1
I__862/O                      LocalMux                     330              3219   +INF  RISE       1
I__863/I                      IoInMux                        0              3219   +INF  RISE       1
I__863/O                      IoInMux                      259              3479   +INF  RISE       1
SEN_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3479   +INF  RISE       1
SEN_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5716   +INF  FALL       1
SEN_pad_iopad/DIN             IO_PAD                         0              5716   +INF  FALL       1
SEN_pad_iopad/PACKAGEPIN:out  IO_PAD                      2353              8069   +INF  FALL       1
SEN                           top                            0              8069   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.state_reg_i0_LC_15_17_7/in0
Capture Clock    : spi0.state_reg_i0_LC_15_17_7/clk
Hold Constraint  : 0p
Path slack       : 414p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2425/I                           LocalMux                       0              1831    414  FALL       1
I__2425/O                           LocalMux                     309              2139    414  FALL       1
I__2440/I                           InMux                          0              2139    414  FALL       1
I__2440/O                           InMux                        217              2357    414  FALL       1
spi0.state_reg_i0_LC_15_17_7/in0    LogicCell40_SEQ_MODE_1010      0              2357    414  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_14_16_3/lcout
Path End         : spi0.t_FSM_i7_LC_15_17_1/in2
Capture Clock    : spi0.t_FSM_i7_LC_15_17_1/clk
Hold Constraint  : 0p
Path slack       : 414p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i6_LC_14_16_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL       3
I__1417/I                       LocalMux                       0              1831    414  FALL       1
I__1417/O                       LocalMux                     309              2139    414  FALL       1
I__1420/I                       InMux                          0              2139    414  FALL       1
I__1420/O                       InMux                        217              2357    414  FALL       1
I__1422/I                       CascadeMux                     0              2357    414  FALL       1
I__1422/O                       CascadeMux                     0              2357    414  FALL       1
spi0.t_FSM_i7_LC_15_17_1/in2    LogicCell40_SEQ_MODE_1010      0              2357    414  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i7_LC_15_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i4_LC_15_17_3/in0
Capture Clock    : spi0.t_FSM_i4_LC_15_17_3/clk
Hold Constraint  : 0p
Path slack       : 414p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2376/I                           LocalMux                       0              1831    414  FALL       1
I__2376/O                           LocalMux                     309              2139    414  FALL       1
I__2392/I                           InMux                          0              2139    414  FALL       1
I__2392/O                           InMux                        217              2357    414  FALL       1
spi0.t_FSM_i4_LC_15_17_3/in0        LogicCell40_SEQ_MODE_1010      0              2357    414  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i4_LC_15_17_3/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i7_LC_15_17_1/in0
Capture Clock    : spi0.t_FSM_i7_LC_15_17_1/clk
Hold Constraint  : 0p
Path slack       : 414p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2376/I                           LocalMux                       0              1831    414  FALL       1
I__2376/O                           LocalMux                     309              2139    414  FALL       1
I__2393/I                           InMux                          0              2139    414  FALL       1
I__2393/O                           InMux                        217              2357    414  FALL       1
spi0.t_FSM_i7_LC_15_17_1/in0        LogicCell40_SEQ_MODE_1010      0              2357    414  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i7_LC_15_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i5_LC_15_17_2/in3
Capture Clock    : spi0.t_FSM_i5_LC_15_17_2/clk
Hold Constraint  : 0p
Path slack       : 414p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2376/I                           LocalMux                       0              1831    414  FALL       1
I__2376/O                           LocalMux                     309              2139    414  FALL       1
I__2394/I                           InMux                          0              2139    414  FALL       1
I__2394/O                           InMux                        217              2357    414  FALL       1
spi0.t_FSM_i5_LC_15_17_2/in3        LogicCell40_SEQ_MODE_1010      0              2357    414  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i5_LC_15_17_2/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i8_LC_15_17_0/in3
Capture Clock    : spi0.t_FSM_i8_LC_15_17_0/clk
Hold Constraint  : 0p
Path slack       : 414p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2376/I                           LocalMux                       0              1831    414  FALL       1
I__2376/O                           LocalMux                     309              2139    414  FALL       1
I__2395/I                           InMux                          0              2139    414  FALL       1
I__2395/O                           InMux                        217              2357    414  FALL       1
spi0.t_FSM_i8_LC_15_17_0/in3        LogicCell40_SEQ_MODE_1010      0              2357    414  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i8_LC_15_17_0/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i0_LC_17_16_0/lcout
Path End         : spi0.tx_shift_reg_i1_LC_15_16_0/in0
Capture Clock    : spi0.tx_shift_reg_i1_LC_15_16_0/clk
Hold Constraint  : 0p
Path slack       : 695p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2286
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2286

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1543
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2981
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2053/I                            Odrv4                          0                 0  FALL       1
I__2053/O                            Odrv4                        372               372  FALL       1
I__2061/I                            Span4Mux_h                     0               372  FALL       1
I__2061/O                            Span4Mux_h                   316               687  FALL       1
I__2073/I                            Span4Mux_h                     0               687  FALL       1
I__2073/O                            Span4Mux_h                   316              1003  FALL       1
I__2085/I                            LocalMux                       0              1003  FALL       1
I__2085/O                            LocalMux                     309              1312  FALL       1
I__2095/I                            ClkMux                         0              1312  FALL       1
I__2095/O                            ClkMux                       231              1543  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1543  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1543  RISE       1
spi0.tx_shift_reg_i0_LC_17_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1543  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i0_LC_17_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2083    694  FALL       1
I__2369/I                              Odrv4                          0              2083    694  FALL       1
I__2369/O                              Odrv4                        372              2455    694  FALL       1
I__2370/I                              LocalMux                       0              2455    694  FALL       1
I__2370/O                              LocalMux                     309              2763    694  FALL       1
I__2371/I                              InMux                          0              2763    694  FALL       1
I__2371/O                              InMux                        217              2981    694  FALL       1
spi0.tx_shift_reg_i1_LC_15_16_0/in0    LogicCell40_SEQ_MODE_1000      0              2981    694  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i1_LC_15_16_0/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i0_LC_15_18_0/lcout
Path End         : spi0.t_FSM_i1_LC_14_17_0/in0
Capture Clock    : spi0.t_FSM_i1_LC_14_17_0/clk
Hold Constraint  : 0p
Path slack       : 764p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i0_LC_15_18_0/clk      LogicCell40_SEQ_MODE_1011      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i0_LC_15_18_0/lcout  LogicCell40_SEQ_MODE_1011    540              2181    764  FALL       1
I__1367/I                       LocalMux                       0              2181    764  FALL       1
I__1367/O                       LocalMux                     309              2490    764  FALL       1
I__1368/I                       InMux                          0              2490    764  FALL       1
I__1368/O                       InMux                        217              2707    764  FALL       1
spi0.t_FSM_i1_LC_14_17_0/in0    LogicCell40_SEQ_MODE_1010      0              2707    764  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i1_LC_14_17_0/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i3_LC_14_17_7/in2
Capture Clock    : spi0.t_FSM_i3_LC_14_17_7/clk
Hold Constraint  : 0p
Path slack       : 778p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    890
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2721
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2424/I                           LocalMux                       0              1831    778  FALL       1
I__2424/O                           LocalMux                     309              2139    778  FALL       1
I__2438/I                           InMux                          0              2139    778  FALL       1
I__2438/O                           InMux                        217              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/in0        LogicCell40_SEQ_MODE_0000      0              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/ltout      LogicCell40_SEQ_MODE_0000    365              2721    778  RISE       1
I__1106/I                           CascadeMux                     0              2721    778  RISE       1
I__1106/O                           CascadeMux                     0              2721    778  RISE       1
spi0.t_FSM_i3_LC_14_17_7/in2        LogicCell40_SEQ_MODE_1010      0              2721    778  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i3_LC_14_17_7/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i6_LC_16_17_7/lcout
Path End         : spi0.rx__5_i7_LC_16_18_5/in3
Capture Clock    : spi0.rx__5_i7_LC_16_18_5/clk
Hold Constraint  : 0p
Path slack       : 1045p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2686
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i6_LC_16_17_7/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i6_LC_16_17_7/lcout  LogicCell40_SEQ_MODE_1000    540              2160   1045  FALL       2
I__2134/I                       LocalMux                       0              2160   1045  FALL       1
I__2134/O                       LocalMux                     309              2469   1045  FALL       1
I__2136/I                       InMux                          0              2469   1045  FALL       1
I__2136/O                       InMux                        217              2686   1045  FALL       1
spi0.rx__5_i7_LC_16_18_5/in3    LogicCell40_SEQ_MODE_1000      0              2686   1045  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2071/I                         Span4Mux_v                     0               652  RISE       1
I__2071/O                         Span4Mux_v                   351              1003  RISE       1
I__2083/I                         LocalMux                       0              1003  RISE       1
I__2083/O                         LocalMux                     330              1333  RISE       1
I__2093/I                         ClkMux                         0              1333  RISE       1
I__2093/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i7_LC_16_18_5/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i3_LC_16_17_6/lcout
Path End         : spi0.rx__5_i4_LC_16_17_4/in3
Capture Clock    : spi0.rx__5_i4_LC_16_17_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1620
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1620

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2686
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i3_LC_16_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i3_LC_16_17_6/lcout  LogicCell40_SEQ_MODE_1000    540              2160   1066  FALL       2
I__2194/I                       LocalMux                       0              2160   1066  FALL       1
I__2194/O                       LocalMux                     309              2469   1066  FALL       1
I__2196/I                       InMux                          0              2469   1066  FALL       1
I__2196/O                       InMux                        217              2686   1066  FALL       1
spi0.rx__5_i4_LC_16_17_4/in3    LogicCell40_SEQ_MODE_1000      0              2686   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i4_LC_16_17_4/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i5_LC_16_17_5/lcout
Path End         : spi0.rx__5_i6_LC_16_17_7/in1
Capture Clock    : spi0.rx__5_i6_LC_16_17_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1620
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1620

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2686
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i5_LC_16_17_5/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i5_LC_16_17_5/lcout  LogicCell40_SEQ_MODE_1000    540              2160   1066  FALL       2
I__2190/I                       LocalMux                       0              2160   1066  FALL       1
I__2190/O                       LocalMux                     309              2469   1066  FALL       1
I__2192/I                       InMux                          0              2469   1066  FALL       1
I__2192/O                       InMux                        217              2686   1066  FALL       1
spi0.rx__5_i6_LC_16_17_7/in1    LogicCell40_SEQ_MODE_1000      0              2686   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i6_LC_16_17_7/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i4_LC_16_17_4/lcout
Path End         : spi0.rx__5_i5_LC_16_17_5/in1
Capture Clock    : spi0.rx__5_i5_LC_16_17_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1620
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1620

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2686
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i4_LC_16_17_4/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i4_LC_16_17_4/lcout  LogicCell40_SEQ_MODE_1000    540              2160   1066  FALL       2
I__2202/I                       LocalMux                       0              2160   1066  FALL       1
I__2202/O                       LocalMux                     309              2469   1066  FALL       1
I__2204/I                       InMux                          0              2469   1066  FALL       1
I__2204/O                       InMux                        217              2686   1066  FALL       1
spi0.rx__5_i5_LC_16_17_5/in1    LogicCell40_SEQ_MODE_1000      0              2686   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i5_LC_16_17_5/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i2_LC_16_17_3/lcout
Path End         : spi0.rx__5_i3_LC_16_17_6/in3
Capture Clock    : spi0.rx__5_i3_LC_16_17_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1620
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1620

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2686
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i2_LC_16_17_3/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i2_LC_16_17_3/lcout  LogicCell40_SEQ_MODE_1000    540              2160   1066  FALL       2
I__2198/I                       LocalMux                       0              2160   1066  FALL       1
I__2198/O                       LocalMux                     309              2469   1066  FALL       1
I__2200/I                       InMux                          0              2469   1066  FALL       1
I__2200/O                       InMux                        217              2686   1066  FALL       1
spi0.rx__5_i3_LC_16_17_6/in3    LogicCell40_SEQ_MODE_1000      0              2686   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i3_LC_16_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i0_LC_16_17_2/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_16_17_2/in1
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_16_17_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1620
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1620

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2686
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i0_LC_16_17_2/lcout  LogicCell40_SEQ_MODE_1000    540              2160   1066  FALL       5
I__2206/I                               LocalMux                       0              2160   1066  FALL       1
I__2206/O                               LocalMux                     309              2469   1066  FALL       1
I__2209/I                               InMux                          0              2469   1066  FALL       1
I__2209/O                               InMux                        217              2686   1066  FALL       1
spi0.Rx_Lower_Byte_i0_LC_16_17_2/in1    LogicCell40_SEQ_MODE_1000      0              2686   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i4_LC_16_17_1/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_16_17_1/in1
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_16_17_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1620
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1620

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2686
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_17_1/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i4_LC_16_17_1/lcout  LogicCell40_SEQ_MODE_1000    540              2160   1066  FALL       5
I__1954/I                               LocalMux                       0              2160   1066  FALL       1
I__1954/O                               LocalMux                     309              2469   1066  FALL       1
I__1957/I                               InMux                          0              2469   1066  FALL       1
I__1957/O                               InMux                        217              2686   1066  FALL       1
spi0.Rx_Lower_Byte_i4_LC_16_17_1/in1    LogicCell40_SEQ_MODE_1000      0              2686   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_17_1/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i1_LC_16_17_0/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_16_17_0/in1
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_16_17_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1620
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1620

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2686
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i1_LC_16_17_0/lcout  LogicCell40_SEQ_MODE_1000    540              2160   1066  FALL       5
I__1971/I                               LocalMux                       0              2160   1066  FALL       1
I__1971/O                               LocalMux                     309              2469   1066  FALL       1
I__1973/I                               InMux                          0              2469   1066  FALL       1
I__1973/O                               InMux                        217              2686   1066  FALL       1
spi0.Rx_Lower_Byte_i1_LC_16_17_0/in1    LogicCell40_SEQ_MODE_1000      0              2686   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i10_LC_15_18_7/lcout
Path End         : spi0.t_FSM_i11_LC_15_18_6/in2
Capture Clock    : spi0.t_FSM_i11_LC_15_18_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i10_LC_15_18_7/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i10_LC_15_18_7/lcout  LogicCell40_SEQ_MODE_1010    540              2181   1066  FALL       1
I__1425/I                        LocalMux                       0              2181   1066  FALL       1
I__1425/O                        LocalMux                     309              2490   1066  FALL       1
I__1426/I                        InMux                          0              2490   1066  FALL       1
I__1426/O                        InMux                        217              2707   1066  FALL       1
I__1427/I                        CascadeMux                     0              2707   1066  FALL       1
I__1427/O                        CascadeMux                     0              2707   1066  FALL       1
spi0.t_FSM_i11_LC_15_18_6/in2    LogicCell40_SEQ_MODE_1010      0              2707   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i11_LC_15_18_6/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i11_LC_15_18_6/lcout
Path End         : spi0.t_FSM_i12_LC_15_18_5/in2
Capture Clock    : spi0.t_FSM_i12_LC_15_18_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i11_LC_15_18_6/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i11_LC_15_18_6/lcout  LogicCell40_SEQ_MODE_1010    540              2181   1066  FALL       1
I__1475/I                        LocalMux                       0              2181   1066  FALL       1
I__1475/O                        LocalMux                     309              2490   1066  FALL       1
I__1476/I                        InMux                          0              2490   1066  FALL       1
I__1476/O                        InMux                        217              2707   1066  FALL       1
I__1477/I                        CascadeMux                     0              2707   1066  FALL       1
I__1477/O                        CascadeMux                     0              2707   1066  FALL       1
spi0.t_FSM_i12_LC_15_18_5/in2    LogicCell40_SEQ_MODE_1010      0              2707   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i12_LC_15_18_5/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i12_LC_15_18_5/lcout
Path End         : spi0.t_FSM_i13_LC_15_18_4/in2
Capture Clock    : spi0.t_FSM_i13_LC_15_18_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i12_LC_15_18_5/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i12_LC_15_18_5/lcout  LogicCell40_SEQ_MODE_1010    540              2181   1066  FALL       1
I__1478/I                        LocalMux                       0              2181   1066  FALL       1
I__1478/O                        LocalMux                     309              2490   1066  FALL       1
I__1479/I                        InMux                          0              2490   1066  FALL       1
I__1479/O                        InMux                        217              2707   1066  FALL       1
I__1480/I                        CascadeMux                     0              2707   1066  FALL       1
I__1480/O                        CascadeMux                     0              2707   1066  FALL       1
spi0.t_FSM_i13_LC_15_18_4/in2    LogicCell40_SEQ_MODE_1010      0              2707   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i13_LC_15_18_4/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i13_LC_15_18_4/lcout
Path End         : spi0.t_FSM_i14_LC_15_18_3/in2
Capture Clock    : spi0.t_FSM_i14_LC_15_18_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i13_LC_15_18_4/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i13_LC_15_18_4/lcout  LogicCell40_SEQ_MODE_1010    540              2181   1066  FALL       1
I__1481/I                        LocalMux                       0              2181   1066  FALL       1
I__1481/O                        LocalMux                     309              2490   1066  FALL       1
I__1482/I                        InMux                          0              2490   1066  FALL       1
I__1482/O                        InMux                        217              2707   1066  FALL       1
I__1483/I                        CascadeMux                     0              2707   1066  FALL       1
I__1483/O                        CascadeMux                     0              2707   1066  FALL       1
spi0.t_FSM_i14_LC_15_18_3/in2    LogicCell40_SEQ_MODE_1010      0              2707   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i14_LC_15_18_3/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i14_LC_15_18_3/lcout
Path End         : spi0.t_FSM_i15_LC_15_18_2/in2
Capture Clock    : spi0.t_FSM_i15_LC_15_18_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i14_LC_15_18_3/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i14_LC_15_18_3/lcout  LogicCell40_SEQ_MODE_1010    540              2181   1066  FALL       1
I__1358/I                        LocalMux                       0              2181   1066  FALL       1
I__1358/O                        LocalMux                     309              2490   1066  FALL       1
I__1359/I                        InMux                          0              2490   1066  FALL       1
I__1359/O                        InMux                        217              2707   1066  FALL       1
I__1360/I                        CascadeMux                     0              2707   1066  FALL       1
I__1360/O                        CascadeMux                     0              2707   1066  FALL       1
spi0.t_FSM_i15_LC_15_18_2/in2    LogicCell40_SEQ_MODE_1010      0              2707   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i15_LC_15_18_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i15_LC_15_18_2/lcout
Path End         : spi0.t_FSM_i0_LC_15_18_0/in2
Capture Clock    : spi0.t_FSM_i0_LC_15_18_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i15_LC_15_18_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i15_LC_15_18_2/lcout  LogicCell40_SEQ_MODE_1010    540              2181   1066  FALL       1
I__1361/I                        LocalMux                       0              2181   1066  FALL       1
I__1361/O                        LocalMux                     309              2490   1066  FALL       1
I__1362/I                        InMux                          0              2490   1066  FALL       1
I__1362/O                        InMux                        217              2707   1066  FALL       1
I__1363/I                        CascadeMux                     0              2707   1066  FALL       1
I__1363/O                        CascadeMux                     0              2707   1066  FALL       1
spi0.t_FSM_i0_LC_15_18_0/in2     LogicCell40_SEQ_MODE_1011      0              2707   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i0_LC_15_18_0/clk      LogicCell40_SEQ_MODE_1011      0              1641  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i9_LC_15_18_1/lcout
Path End         : spi0.t_FSM_i10_LC_15_18_7/in2
Capture Clock    : spi0.t_FSM_i10_LC_15_18_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i9_LC_15_18_1/clk      LogicCell40_SEQ_MODE_1010      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i9_LC_15_18_1/lcout  LogicCell40_SEQ_MODE_1010    540              2181   1066  FALL       1
I__1449/I                       LocalMux                       0              2181   1066  FALL       1
I__1449/O                       LocalMux                     309              2490   1066  FALL       1
I__1450/I                       InMux                          0              2490   1066  FALL       1
I__1450/O                       InMux                        217              2707   1066  FALL       1
I__1451/I                       CascadeMux                     0              2707   1066  FALL       1
I__1451/O                       CascadeMux                     0              2707   1066  FALL       1
spi0.t_FSM_i10_LC_15_18_7/in2   LogicCell40_SEQ_MODE_1010      0              2707   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i10_LC_15_18_7/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i4_LC_15_17_3/lcout
Path End         : spi0.t_FSM_i5_LC_15_17_2/in1
Capture Clock    : spi0.t_FSM_i5_LC_15_17_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3009
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i4_LC_15_17_3/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i4_LC_15_17_3/lcout  LogicCell40_SEQ_MODE_1010    540              2483   1066  FALL       1
I__1405/I                       LocalMux                       0              2483   1066  FALL       1
I__1405/O                       LocalMux                     309              2791   1066  FALL       1
I__1406/I                       InMux                          0              2791   1066  FALL       1
I__1406/O                       InMux                        217              3009   1066  FALL       1
spi0.t_FSM_i5_LC_15_17_2/in1    LogicCell40_SEQ_MODE_1010      0              3009   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i5_LC_15_17_2/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i7_LC_15_17_1/lcout
Path End         : spi0.t_FSM_i8_LC_15_17_0/in1
Capture Clock    : spi0.t_FSM_i8_LC_15_17_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3009
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i7_LC_15_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i7_LC_15_17_1/lcout  LogicCell40_SEQ_MODE_1010    540              2483   1066  FALL       1
I__1413/I                       LocalMux                       0              2483   1066  FALL       1
I__1413/O                       LocalMux                     309              2791   1066  FALL       1
I__1414/I                       InMux                          0              2791   1066  FALL       1
I__1414/O                       InMux                        217              3009   1066  FALL       1
spi0.t_FSM_i8_LC_15_17_0/in1    LogicCell40_SEQ_MODE_1010      0              3009   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i8_LC_15_17_0/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i3_LC_14_17_7/lcout
Path End         : spi0.t_FSM_i4_LC_15_17_3/in2
Capture Clock    : spi0.t_FSM_i4_LC_15_17_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3009
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i3_LC_14_17_7/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i3_LC_14_17_7/lcout  LogicCell40_SEQ_MODE_1010    540              2483   1066  FALL       1
I__1407/I                       LocalMux                       0              2483   1066  FALL       1
I__1407/O                       LocalMux                     309              2791   1066  FALL       1
I__1408/I                       InMux                          0              2791   1066  FALL       1
I__1408/O                       InMux                        217              3009   1066  FALL       1
I__1409/I                       CascadeMux                     0              3009   1066  FALL       1
I__1409/O                       CascadeMux                     0              3009   1066  FALL       1
spi0.t_FSM_i4_LC_15_17_3/in2    LogicCell40_SEQ_MODE_1010      0              3009   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i4_LC_15_17_3/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_14_17_1/lcout
Path End         : spi0.t_FSM_i3_LC_14_17_7/in3
Capture Clock    : spi0.t_FSM_i3_LC_14_17_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3009
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_14_17_1/lcout  LogicCell40_SEQ_MODE_1010    540              2483   1066  FALL       2
I__1103/I                       LocalMux                       0              2483   1066  FALL       1
I__1103/O                       LocalMux                     309              2791   1066  FALL       1
I__1105/I                       InMux                          0              2791   1066  FALL       1
I__1105/O                       InMux                        217              3009   1066  FALL       1
spi0.t_FSM_i3_LC_14_17_7/in3    LogicCell40_SEQ_MODE_1010      0              3009   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i3_LC_14_17_7/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i1_LC_14_17_0/lcout
Path End         : spi0.t_FSM_i2_LC_14_17_1/in1
Capture Clock    : spi0.t_FSM_i2_LC_14_17_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3009
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i1_LC_14_17_0/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i1_LC_14_17_0/lcout  LogicCell40_SEQ_MODE_1010    540              2483   1066  FALL       2
I__1082/I                       LocalMux                       0              2483   1066  FALL       1
I__1082/O                       LocalMux                     309              2791   1066  FALL       1
I__1084/I                       InMux                          0              2791   1066  FALL       1
I__1084/O                       InMux                        217              3009   1066  FALL       1
spi0.t_FSM_i2_LC_14_17_1/in1    LogicCell40_SEQ_MODE_1010      0              3009   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i6_LC_16_17_7/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_16_17_1/in3
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_16_17_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1620
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1620

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2686
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i6_LC_16_17_7/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i6_LC_16_17_7/lcout        LogicCell40_SEQ_MODE_1000    540              2160   1045  FALL       2
I__2135/I                             LocalMux                       0              2160   1066  FALL       1
I__2135/O                             LocalMux                     309              2469   1066  FALL       1
I__2137/I                             InMux                          0              2469   1066  FALL       1
I__2137/O                             InMux                        217              2686   1066  FALL       1
spi0.Rx_Lower_Byte_i4_LC_16_17_1/in3  LogicCell40_SEQ_MODE_1000      0              2686   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_17_1/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i3_LC_16_17_6/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_16_17_0/in0
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_16_17_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1620
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1620

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2686
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i3_LC_16_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i3_LC_16_17_6/lcout        LogicCell40_SEQ_MODE_1000    540              2160   1066  FALL       2
I__2195/I                             LocalMux                       0              2160   1066  FALL       1
I__2195/O                             LocalMux                     309              2469   1066  FALL       1
I__2197/I                             InMux                          0              2469   1066  FALL       1
I__2197/O                             InMux                        217              2686   1066  FALL       1
spi0.Rx_Lower_Byte_i1_LC_16_17_0/in0  LogicCell40_SEQ_MODE_1000      0              2686   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i2_LC_16_17_3/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_16_17_2/in0
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_16_17_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1620
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1620

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2686
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i2_LC_16_17_3/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i2_LC_16_17_3/lcout        LogicCell40_SEQ_MODE_1000    540              2160   1066  FALL       2
I__2199/I                             LocalMux                       0              2160   1066  FALL       1
I__2199/O                             LocalMux                     309              2469   1066  FALL       1
I__2201/I                             InMux                          0              2469   1066  FALL       1
I__2201/O                             InMux                        217              2686   1066  FALL       1
spi0.Rx_Lower_Byte_i0_LC_16_17_2/in0  LogicCell40_SEQ_MODE_1000      0              2686   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i9_LC_16_16_7/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_16_16_0/in0
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_16_16_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1592
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1592

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1592
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2658
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2072/I                         Span4Mux_h                     0               652  RISE       1
I__2072/O                         Span4Mux_h                   302               954  RISE       1
I__2084/I                         LocalMux                       0               954  RISE       1
I__2084/O                         LocalMux                     330              1283  RISE       1
I__2094/I                         ClkMux                         0              1283  RISE       1
I__2094/O                         ClkMux                       309              1592  RISE       1
spi0.rx__5_i9_LC_16_16_7/clk      LogicCell40_SEQ_MODE_1000      0              1592  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i9_LC_16_16_7/lcout        LogicCell40_SEQ_MODE_1000    540              2132   1066  FALL       1
I__1983/I                             LocalMux                       0              2132   1066  FALL       1
I__1983/O                             LocalMux                     309              2441   1066  FALL       1
I__1984/I                             InMux                          0              2441   1066  FALL       1
I__1984/O                             InMux                        217              2658   1066  FALL       1
spi0.Rx_Lower_Byte_i7_LC_16_16_0/in0  LogicCell40_SEQ_MODE_1000      0              2658   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i7_LC_16_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i6_LC_16_16_6/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_16_16_6/in1
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_16_16_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1592
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1592

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1592
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2658
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i6_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2132   1066  FALL       5
I__1988/I                               LocalMux                       0              2132   1066  FALL       1
I__1988/O                               LocalMux                     309              2441   1066  FALL       1
I__1991/I                               InMux                          0              2441   1066  FALL       1
I__1991/O                               InMux                        217              2658   1066  FALL       1
spi0.Rx_Lower_Byte_i6_LC_16_16_6/in1    LogicCell40_SEQ_MODE_1000      0              2658   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i8_LC_16_16_5/lcout
Path End         : spi0.rx__5_i9_LC_16_16_7/in1
Capture Clock    : spi0.rx__5_i9_LC_16_16_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1592
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1592

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1592
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2658
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2072/I                         Span4Mux_h                     0               652  RISE       1
I__2072/O                         Span4Mux_h                   302               954  RISE       1
I__2084/I                         LocalMux                       0               954  RISE       1
I__2084/O                         LocalMux                     330              1283  RISE       1
I__2094/I                         ClkMux                         0              1283  RISE       1
I__2094/O                         ClkMux                       309              1592  RISE       1
spi0.rx__5_i8_LC_16_16_5/clk      LogicCell40_SEQ_MODE_1000      0              1592  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i8_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_1000    540              2132   1066  FALL       2
I__1985/I                       LocalMux                       0              2132   1066  FALL       1
I__1985/O                       LocalMux                     309              2441   1066  FALL       1
I__1986/I                       InMux                          0              2441   1066  FALL       1
I__1986/O                       InMux                        217              2658   1066  FALL       1
spi0.rx__5_i9_LC_16_16_7/in1    LogicCell40_SEQ_MODE_1000      0              2658   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2072/I                         Span4Mux_h                     0               652  RISE       1
I__2072/O                         Span4Mux_h                   302               954  RISE       1
I__2084/I                         LocalMux                       0               954  RISE       1
I__2084/O                         LocalMux                     330              1283  RISE       1
I__2094/I                         ClkMux                         0              1283  RISE       1
I__2094/O                         ClkMux                       309              1592  RISE       1
spi0.rx__5_i9_LC_16_16_7/clk      LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i3_LC_16_16_4/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_16_16_4/in1
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_16_16_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1592
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1592

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1592
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2658
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i3_LC_16_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2132   1066  FALL       5
I__2001/I                               LocalMux                       0              2132   1066  FALL       1
I__2001/O                               LocalMux                     309              2441   1066  FALL       1
I__2004/I                               InMux                          0              2441   1066  FALL       1
I__2004/O                               InMux                        217              2658   1066  FALL       1
spi0.Rx_Lower_Byte_i3_LC_16_16_4/in1    LogicCell40_SEQ_MODE_1000      0              2658   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i5_LC_16_16_1/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_16_16_1/in3
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_16_16_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1592
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1592

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1592
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2658
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i5_LC_16_16_1/lcout  LogicCell40_SEQ_MODE_1000    540              2132   1066  FALL       5
I__2032/I                               LocalMux                       0              2132   1066  FALL       1
I__2032/O                               LocalMux                     309              2441   1066  FALL       1
I__2035/I                               InMux                          0              2441   1066  FALL       1
I__2035/O                               InMux                        217              2658   1066  FALL       1
spi0.Rx_Lower_Byte_i5_LC_16_16_1/in3    LogicCell40_SEQ_MODE_1000      0              2658   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i7_LC_16_16_0/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_16_16_0/in1
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_16_16_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1592
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1592

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1592
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2658
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i7_LC_16_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i7_LC_16_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2132   1066  FALL       5
I__1766/I                               LocalMux                       0              2132   1066  FALL       1
I__1766/O                               LocalMux                     309              2441   1066  FALL       1
I__1769/I                               InMux                          0              2441   1066  FALL       1
I__1769/O                               InMux                        217              2658   1066  FALL       1
spi0.Rx_Lower_Byte_i7_LC_16_16_0/in1    LogicCell40_SEQ_MODE_1000      0              2658   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i7_LC_16_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i11_LC_16_15_5/lcout
Path End         : spi0.tx_shift_reg_i12_LC_16_15_3/in0
Capture Clock    : spi0.tx_shift_reg_i12_LC_16_15_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1227
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1227

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1227
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2293
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i11_LC_16_15_5/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i11_LC_16_15_5/lcout  LogicCell40_SEQ_MODE_1000    540              1767   1066  FALL       1
I__1803/I                               LocalMux                       0              1767   1066  FALL       1
I__1803/O                               LocalMux                     309              2076   1066  FALL       1
I__1804/I                               InMux                          0              2076   1066  FALL       1
I__1804/O                               InMux                        217              2293   1066  FALL       1
spi0.tx_shift_reg_i12_LC_16_15_3/in0    LogicCell40_SEQ_MODE_1000      0              2293   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i12_LC_16_15_3/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i12_LC_16_15_3/lcout
Path End         : spi0.tx_shift_reg_i13_LC_16_15_0/in1
Capture Clock    : spi0.tx_shift_reg_i13_LC_16_15_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1227
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1227

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1227
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2293
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i12_LC_16_15_3/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i12_LC_16_15_3/lcout  LogicCell40_SEQ_MODE_1000    540              1767   1066  FALL       1
I__1807/I                               LocalMux                       0              1767   1066  FALL       1
I__1807/O                               LocalMux                     309              2076   1066  FALL       1
I__1808/I                               InMux                          0              2076   1066  FALL       1
I__1808/O                               InMux                        217              2293   1066  FALL       1
spi0.tx_shift_reg_i13_LC_16_15_0/in1    LogicCell40_SEQ_MODE_1000      0              2293   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i13_LC_16_15_0/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i10_LC_16_15_1/lcout
Path End         : spi0.tx_shift_reg_i11_LC_16_15_5/in0
Capture Clock    : spi0.tx_shift_reg_i11_LC_16_15_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1227
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1227

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1227
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2293
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i10_LC_16_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i10_LC_16_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              1767   1066  FALL       1
I__1805/I                               LocalMux                       0              1767   1066  FALL       1
I__1805/O                               LocalMux                     309              2076   1066  FALL       1
I__1806/I                               InMux                          0              2076   1066  FALL       1
I__1806/O                               InMux                        217              2293   1066  FALL       1
spi0.tx_shift_reg_i11_LC_16_15_5/in0    LogicCell40_SEQ_MODE_1000      0              2293   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i11_LC_16_15_5/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i13_LC_16_15_0/lcout
Path End         : spi0.tx_shift_reg_i14_LC_16_15_7/in0
Capture Clock    : spi0.tx_shift_reg_i14_LC_16_15_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1227
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1227

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1227
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2293
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i13_LC_16_15_0/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i13_LC_16_15_0/lcout  LogicCell40_SEQ_MODE_1000    540              1767   1066  FALL       1
I__1801/I                               LocalMux                       0              1767   1066  FALL       1
I__1801/O                               LocalMux                     309              2076   1066  FALL       1
I__1802/I                               InMux                          0              2076   1066  FALL       1
I__1802/O                               InMux                        217              2293   1066  FALL       1
spi0.tx_shift_reg_i14_LC_16_15_7/in0    LogicCell40_SEQ_MODE_1000      0              2293   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i14_LC_16_15_7/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i8_LC_16_16_5/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_16_16_6/in0
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_16_16_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1592
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1592

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1592
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2658
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2072/I                         Span4Mux_h                     0               652  RISE       1
I__2072/O                         Span4Mux_h                   302               954  RISE       1
I__2084/I                         LocalMux                       0               954  RISE       1
I__2084/O                         LocalMux                     330              1283  RISE       1
I__2094/I                         ClkMux                         0              1283  RISE       1
I__2094/O                         ClkMux                       309              1592  RISE       1
spi0.rx__5_i8_LC_16_16_5/clk      LogicCell40_SEQ_MODE_1000      0              1592  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i8_LC_16_16_5/lcout        LogicCell40_SEQ_MODE_1000    540              2132   1066  FALL       2
I__1985/I                             LocalMux                       0              2132   1066  FALL       1
I__1985/O                             LocalMux                     309              2441   1066  FALL       1
I__1987/I                             InMux                          0              2441   1066  FALL       1
I__1987/O                             InMux                        217              2658   1066  FALL       1
spi0.Rx_Lower_Byte_i6_LC_16_16_6/in0  LogicCell40_SEQ_MODE_1000      0              2658   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i6_LC_14_16_3/in0
Capture Clock    : spi0.t_FSM_i6_LC_14_16_3/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2375/I                           LocalMux                       0              1831   1066  FALL       1
I__2375/O                           LocalMux                     309              2139   1066  FALL       1
I__2390/I                           InMux                          0              2139   1066  FALL       1
I__2390/O                           InMux                        217              2357   1066  FALL       1
spi0.t_FSM_i6_LC_14_16_3/in0        LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i6_LC_14_16_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.state_reg_i2_LC_14_16_7/in0
Capture Clock    : spi0.state_reg_i2_LC_14_16_7/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2423/I                           LocalMux                       0              1831   1066  FALL       1
I__2423/O                           LocalMux                     309              2139   1066  FALL       1
I__2434/I                           InMux                          0              2139   1066  FALL       1
I__2434/O                           InMux                        217              2357   1066  FALL       1
spi0.state_reg_i2_LC_14_16_7/in0    LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i3_LC_15_16_7/lcout
Path End         : spi0.tx_shift_reg_i4_LC_15_16_3/in3
Capture Clock    : spi0.tx_shift_reg_i4_LC_15_16_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2286
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2286

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2286
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3352
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i3_LC_15_16_7/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i3_LC_15_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              2826   1066  FALL       1
I__1336/I                              LocalMux                       0              2826   1066  FALL       1
I__1336/O                              LocalMux                     309              3135   1066  FALL       1
I__1337/I                              InMux                          0              3135   1066  FALL       1
I__1337/O                              InMux                        217              3352   1066  FALL       1
spi0.tx_shift_reg_i4_LC_15_16_3/in3    LogicCell40_SEQ_MODE_1000      0              3352   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i4_LC_15_16_3/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i2_LC_15_16_4/lcout
Path End         : spi0.tx_shift_reg_i3_LC_15_16_7/in3
Capture Clock    : spi0.tx_shift_reg_i3_LC_15_16_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2286
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2286

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2286
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3352
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i2_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i2_LC_15_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2826   1066  FALL       1
I__1338/I                              LocalMux                       0              2826   1066  FALL       1
I__1338/O                              LocalMux                     309              3135   1066  FALL       1
I__1339/I                              InMux                          0              3135   1066  FALL       1
I__1339/O                              InMux                        217              3352   1066  FALL       1
spi0.tx_shift_reg_i3_LC_15_16_7/in3    LogicCell40_SEQ_MODE_1000      0              3352   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i3_LC_15_16_7/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i4_LC_15_16_3/lcout
Path End         : spi0.tx_shift_reg_i5_LC_15_16_2/in1
Capture Clock    : spi0.tx_shift_reg_i5_LC_15_16_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2286
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2286

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2286
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3352
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i4_LC_15_16_3/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i4_LC_15_16_3/lcout  LogicCell40_SEQ_MODE_1000    540              2826   1066  FALL       1
I__1346/I                              LocalMux                       0              2826   1066  FALL       1
I__1346/O                              LocalMux                     309              3135   1066  FALL       1
I__1347/I                              InMux                          0              3135   1066  FALL       1
I__1347/O                              InMux                        217              3352   1066  FALL       1
spi0.tx_shift_reg_i5_LC_15_16_2/in1    LogicCell40_SEQ_MODE_1000      0              3352   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i5_LC_15_16_2/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i1_LC_15_16_0/lcout
Path End         : spi0.tx_shift_reg_i2_LC_15_16_4/in0
Capture Clock    : spi0.tx_shift_reg_i2_LC_15_16_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           2286
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       2286

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2286
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3352
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i1_LC_15_16_0/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i1_LC_15_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2826   1066  FALL       1
I__1344/I                              LocalMux                       0              2826   1066  FALL       1
I__1344/O                              LocalMux                     309              3135   1066  FALL       1
I__1345/I                              InMux                          0              3135   1066  FALL       1
I__1345/O                              InMux                        217              3352   1066  FALL       1
spi0.tx_shift_reg_i2_LC_15_16_4/in0    LogicCell40_SEQ_MODE_1000      0              3352   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i2_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i6_LC_15_15_5/lcout
Path End         : spi0.tx_shift_reg_i7_LC_15_15_4/in3
Capture Clock    : spi0.tx_shift_reg_i7_LC_15_15_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1971
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1971

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1971
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i6_LC_15_15_5/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i6_LC_15_15_5/lcout  LogicCell40_SEQ_MODE_1000    540              2511   1066  FALL       1
I__1274/I                              LocalMux                       0              2511   1066  FALL       1
I__1274/O                              LocalMux                     309              2819   1066  FALL       1
I__1275/I                              InMux                          0              2819   1066  FALL       1
I__1275/O                              InMux                        217              3037   1066  FALL       1
spi0.tx_shift_reg_i7_LC_15_15_4/in3    LogicCell40_SEQ_MODE_1000      0              3037   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i7_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i7_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i8_LC_15_15_2/in3
Capture Clock    : spi0.tx_shift_reg_i8_LC_15_15_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1971
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1971

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1971
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i7_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i7_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1000    540              2511   1066  FALL       1
I__1276/I                              LocalMux                       0              2511   1066  FALL       1
I__1276/O                              LocalMux                     309              2819   1066  FALL       1
I__1277/I                              InMux                          0              2819   1066  FALL       1
I__1277/O                              InMux                        217              3037   1066  FALL       1
spi0.tx_shift_reg_i8_LC_15_15_2/in3    LogicCell40_SEQ_MODE_1000      0              3037   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i8_LC_15_15_2/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i8_LC_15_15_2/lcout
Path End         : spi0.tx_shift_reg_i9_LC_15_15_1/in0
Capture Clock    : spi0.tx_shift_reg_i9_LC_15_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1971
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1971

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1971
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i8_LC_15_15_2/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i8_LC_15_15_2/lcout  LogicCell40_SEQ_MODE_1000    540              2511   1066  FALL       1
I__1278/I                              LocalMux                       0              2511   1066  FALL       1
I__1278/O                              LocalMux                     309              2819   1066  FALL       1
I__1279/I                              InMux                          0              2819   1066  FALL       1
I__1279/O                              InMux                        217              3037   1066  FALL       1
spi0.tx_shift_reg_i9_LC_15_15_1/in0    LogicCell40_SEQ_MODE_1000      0              3037   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i9_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.state_reg_i1_LC_14_16_1/in0
Capture Clock    : spi0.state_reg_i1_LC_14_16_1/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2357
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2423/I                           LocalMux                       0              1831   1066  FALL       1
I__2423/O                           LocalMux                     309              2139   1066  FALL       1
I__2435/I                           InMux                          0              2139   1066  FALL       1
I__2435/O                           InMux                        217              2357   1066  FALL       1
spi0.state_reg_i1_LC_14_16_1/in0    LogicCell40_SEQ_MODE_1010      0              2357   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i1_LC_16_18_2/lcout
Path End         : spi0.rx__5_i2_LC_16_17_3/in1
Capture Clock    : spi0.rx__5_i2_LC_16_17_3/clk
Hold Constraint  : 0p
Path slack       : 1087p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1620
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1620

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2071/I                         Span4Mux_v                     0               652  RISE       1
I__2071/O                         Span4Mux_v                   351              1003  RISE       1
I__2083/I                         LocalMux                       0              1003  RISE       1
I__2083/O                         LocalMux                     330              1333  RISE       1
I__2093/I                         ClkMux                         0              1333  RISE       1
I__2093/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i1_LC_16_18_2/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i1_LC_16_18_2/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1087  FALL       1
I__2173/I                       LocalMux                       0              2181   1087  FALL       1
I__2173/O                       LocalMux                     309              2490   1087  FALL       1
I__2174/I                       InMux                          0              2490   1087  FALL       1
I__2174/O                       InMux                        217              2707   1087  FALL       1
spi0.rx__5_i2_LC_16_17_3/in1    LogicCell40_SEQ_MODE_1000      0              2707   1087  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i2_LC_16_17_3/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i10_LC_15_18_7/in0
Capture Clock    : spi0.t_FSM_i10_LC_15_18_7/clk
Hold Constraint  : 0p
Path slack       : 1087p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2381/I                           Odrv4                          0              1831   1087  FALL       1
I__2381/O                           Odrv4                        372              2202   1087  FALL       1
I__2402/I                           LocalMux                       0              2202   1087  FALL       1
I__2402/O                           LocalMux                     309              2511   1087  FALL       1
I__2409/I                           InMux                          0              2511   1087  FALL       1
I__2409/O                           InMux                        217              2728   1087  FALL       1
spi0.t_FSM_i10_LC_15_18_7/in0       LogicCell40_SEQ_MODE_1010      0              2728   1087  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i10_LC_15_18_7/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i12_LC_15_18_5/in0
Capture Clock    : spi0.t_FSM_i12_LC_15_18_5/clk
Hold Constraint  : 0p
Path slack       : 1087p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2381/I                           Odrv4                          0              1831   1087  FALL       1
I__2381/O                           Odrv4                        372              2202   1087  FALL       1
I__2402/I                           LocalMux                       0              2202   1087  FALL       1
I__2402/O                           LocalMux                     309              2511   1087  FALL       1
I__2410/I                           InMux                          0              2511   1087  FALL       1
I__2410/O                           InMux                        217              2728   1087  FALL       1
spi0.t_FSM_i12_LC_15_18_5/in0       LogicCell40_SEQ_MODE_1010      0              2728   1087  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i12_LC_15_18_5/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i14_LC_15_18_3/in0
Capture Clock    : spi0.t_FSM_i14_LC_15_18_3/clk
Hold Constraint  : 0p
Path slack       : 1087p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2381/I                           Odrv4                          0              1831   1087  FALL       1
I__2381/O                           Odrv4                        372              2202   1087  FALL       1
I__2402/I                           LocalMux                       0              2202   1087  FALL       1
I__2402/O                           LocalMux                     309              2511   1087  FALL       1
I__2411/I                           InMux                          0              2511   1087  FALL       1
I__2411/O                           InMux                        217              2728   1087  FALL       1
spi0.t_FSM_i14_LC_15_18_3/in0       LogicCell40_SEQ_MODE_1010      0              2728   1087  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i14_LC_15_18_3/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i9_LC_15_18_1/in0
Capture Clock    : spi0.t_FSM_i9_LC_15_18_1/clk
Hold Constraint  : 0p
Path slack       : 1087p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2381/I                           Odrv4                          0              1831   1087  FALL       1
I__2381/O                           Odrv4                        372              2202   1087  FALL       1
I__2402/I                           LocalMux                       0              2202   1087  FALL       1
I__2402/O                           LocalMux                     309              2511   1087  FALL       1
I__2412/I                           InMux                          0              2511   1087  FALL       1
I__2412/O                           InMux                        217              2728   1087  FALL       1
spi0.t_FSM_i9_LC_15_18_1/in0        LogicCell40_SEQ_MODE_1010      0              2728   1087  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i9_LC_15_18_1/clk      LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i0_LC_15_18_0/in3
Capture Clock    : spi0.t_FSM_i0_LC_15_18_0/clk
Hold Constraint  : 0p
Path slack       : 1087p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2381/I                           Odrv4                          0              1831   1087  FALL       1
I__2381/O                           Odrv4                        372              2202   1087  FALL       1
I__2402/I                           LocalMux                       0              2202   1087  FALL       1
I__2402/O                           LocalMux                     309              2511   1087  FALL       1
I__2413/I                           InMux                          0              2511   1087  FALL       1
I__2413/O                           InMux                        217              2728   1087  FALL       1
spi0.t_FSM_i0_LC_15_18_0/in3        LogicCell40_SEQ_MODE_1011      0              2728   1087  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i0_LC_15_18_0/clk      LogicCell40_SEQ_MODE_1011      0              1641  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i11_LC_15_18_6/in3
Capture Clock    : spi0.t_FSM_i11_LC_15_18_6/clk
Hold Constraint  : 0p
Path slack       : 1087p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2381/I                           Odrv4                          0              1831   1087  FALL       1
I__2381/O                           Odrv4                        372              2202   1087  FALL       1
I__2402/I                           LocalMux                       0              2202   1087  FALL       1
I__2402/O                           LocalMux                     309              2511   1087  FALL       1
I__2414/I                           InMux                          0              2511   1087  FALL       1
I__2414/O                           InMux                        217              2728   1087  FALL       1
spi0.t_FSM_i11_LC_15_18_6/in3       LogicCell40_SEQ_MODE_1010      0              2728   1087  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i11_LC_15_18_6/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i13_LC_15_18_4/in3
Capture Clock    : spi0.t_FSM_i13_LC_15_18_4/clk
Hold Constraint  : 0p
Path slack       : 1087p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2381/I                           Odrv4                          0              1831   1087  FALL       1
I__2381/O                           Odrv4                        372              2202   1087  FALL       1
I__2402/I                           LocalMux                       0              2202   1087  FALL       1
I__2402/O                           LocalMux                     309              2511   1087  FALL       1
I__2415/I                           InMux                          0              2511   1087  FALL       1
I__2415/O                           InMux                        217              2728   1087  FALL       1
spi0.t_FSM_i13_LC_15_18_4/in3       LogicCell40_SEQ_MODE_1010      0              2728   1087  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i13_LC_15_18_4/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i15_LC_15_18_2/in3
Capture Clock    : spi0.t_FSM_i15_LC_15_18_2/clk
Hold Constraint  : 0p
Path slack       : 1087p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2381/I                           Odrv4                          0              1831   1087  FALL       1
I__2381/O                           Odrv4                        372              2202   1087  FALL       1
I__2402/I                           LocalMux                       0              2202   1087  FALL       1
I__2402/O                           LocalMux                     309              2511   1087  FALL       1
I__2416/I                           InMux                          0              2511   1087  FALL       1
I__2416/O                           InMux                        217              2728   1087  FALL       1
spi0.t_FSM_i15_LC_15_18_2/in3       LogicCell40_SEQ_MODE_1010      0              2728   1087  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i15_LC_15_18_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i5_LC_16_17_5/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_16_16_4/in3
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_16_16_4/clk
Hold Constraint  : 0p
Path slack       : 1094p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1592
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1592

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2686
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i5_LC_16_17_5/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i5_LC_16_17_5/lcout        LogicCell40_SEQ_MODE_1000    540              2160   1066  FALL       2
I__2191/I                             LocalMux                       0              2160   1094  FALL       1
I__2191/O                             LocalMux                     309              2469   1094  FALL       1
I__2193/I                             InMux                          0              2469   1094  FALL       1
I__2193/O                             InMux                        217              2686   1094  FALL       1
spi0.Rx_Lower_Byte_i3_LC_16_16_4/in3  LogicCell40_SEQ_MODE_1000      0              2686   1094  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i4_LC_16_17_4/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_16_16_2/in1
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_16_16_2/clk
Hold Constraint  : 0p
Path slack       : 1094p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1592
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1592

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1620
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2686
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i4_LC_16_17_4/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i4_LC_16_17_4/lcout        LogicCell40_SEQ_MODE_1000    540              2160   1066  FALL       2
I__2203/I                             LocalMux                       0              2160   1094  FALL       1
I__2203/O                             LocalMux                     309              2469   1094  FALL       1
I__2205/I                             InMux                          0              2469   1094  FALL       1
I__2205/O                             InMux                        217              2686   1094  FALL       1
spi0.Rx_Lower_Byte_i2_LC_16_16_2/in1  LogicCell40_SEQ_MODE_1000      0              2686   1094  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i2_LC_16_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i2_LC_14_17_1/in3
Capture Clock    : spi0.t_FSM_i2_LC_14_17_1/clk
Hold Constraint  : 0p
Path slack       : 1157p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1269
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3100
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2378/I                           Odrv4                          0              1831   1157  FALL       1
I__2378/O                           Odrv4                        372              2202   1157  FALL       1
I__2399/I                           Span4Mux_v                     0              2202   1157  FALL       1
I__2399/O                           Span4Mux_v                   372              2574   1157  FALL       1
I__2406/I                           LocalMux                       0              2574   1157  FALL       1
I__2406/O                           LocalMux                     309              2883   1157  FALL       1
I__2417/I                           InMux                          0              2883   1157  FALL       1
I__2417/O                           InMux                        217              3100   1157  FALL       1
spi0.t_FSM_i2_LC_14_17_1/in3        LogicCell40_SEQ_MODE_1010      0              3100   1157  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i3_LC_14_17_7/in1
Capture Clock    : spi0.t_FSM_i3_LC_14_17_7/clk
Hold Constraint  : 0p
Path slack       : 1157p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1269
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3100
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2378/I                           Odrv4                          0              1831   1157  FALL       1
I__2378/O                           Odrv4                        372              2202   1157  FALL       1
I__2399/I                           Span4Mux_v                     0              2202   1157  FALL       1
I__2399/O                           Span4Mux_v                   372              2574   1157  FALL       1
I__2406/I                           LocalMux                       0              2574   1157  FALL       1
I__2406/O                           LocalMux                     309              2883   1157  FALL       1
I__2418/I                           InMux                          0              2883   1157  FALL       1
I__2418/O                           InMux                        217              3100   1157  FALL       1
spi0.t_FSM_i3_LC_14_17_7/in1        LogicCell40_SEQ_MODE_1010      0              3100   1157  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i3_LC_14_17_7/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.t_FSM_i1_LC_14_17_0/in2
Capture Clock    : spi0.t_FSM_i1_LC_14_17_0/clk
Hold Constraint  : 0p
Path slack       : 1157p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1269
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3100
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2378/I                           Odrv4                          0              1831   1157  FALL       1
I__2378/O                           Odrv4                        372              2202   1157  FALL       1
I__2399/I                           Span4Mux_v                     0              2202   1157  FALL       1
I__2399/O                           Span4Mux_v                   372              2574   1157  FALL       1
I__2406/I                           LocalMux                       0              2574   1157  FALL       1
I__2406/O                           LocalMux                     309              2883   1157  FALL       1
I__2419/I                           InMux                          0              2883   1157  FALL       1
I__2419/O                           InMux                        217              3100   1157  FALL       1
I__2421/I                           CascadeMux                     0              3100   1157  FALL       1
I__2421/O                           CascadeMux                     0              3100   1157  FALL       1
spi0.t_FSM_i1_LC_14_17_0/in2        LogicCell40_SEQ_MODE_1010      0              3100   1157  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i1_LC_14_17_0/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_w_79_LC_14_19_2/lcout
Path End         : spi0.CS_81_LC_13_19_2/in3
Capture Clock    : spi0.CS_81_LC_13_19_2/clk
Hold Constraint  : 0p
Path slack       : 1206p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)     0
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                           989
- Setup Time                                           0
--------------------------------------------------   --- 
End-of-path required time (ps)                       989

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1129
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2195
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2051/I                         Odrv12                         0                 0  RISE       1
I__2051/O                         Odrv12                       491               491  RISE       1
I__2058/I                         LocalMux                       0               491  RISE       1
I__2058/O                         LocalMux                     330               821  RISE       1
I__2067/I                         ClkMux                         0               821  RISE       1
I__2067/O                         ClkMux                       309              1129  RISE       1
spi0.CS_w_79_LC_14_19_2/clk       LogicCell40_SEQ_MODE_1001      0              1129  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_w_79_LC_14_19_2/lcout  LogicCell40_SEQ_MODE_1001    540              1669   1206  FALL       1
I__1153/I                      LocalMux                       0              1669   1206  FALL       1
I__1153/O                      LocalMux                     309              1978   1206  FALL       1
I__1154/I                      InMux                          0              1978   1206  FALL       1
I__1154/O                      InMux                        217              2195   1206  FALL       1
spi0.CS_81_LC_13_19_2/in3      LogicCell40_SEQ_MODE_1011      0              2195   1206  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2056/I                         LocalMux                       0               351  RISE       1
I__2056/O                         LocalMux                     330               680  RISE       1
I__2063/I                         ClkMux                         0               680  RISE       1
I__2063/O                         ClkMux                       309               989  RISE       1
spi0.CS_81_LC_13_19_2/clk         LogicCell40_SEQ_MODE_1011      0               989  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.state_reg_i0_LC_15_17_7/in1
Capture Clock    : spi0.state_reg_i0_LC_15_17_7/clk
Hold Constraint  : 0p
Path slack       : 1227p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout      LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2375/I                               LocalMux                       0              1831   1066  FALL       1
I__2375/O                               LocalMux                     309              2139   1066  FALL       1
I__2389/I                               InMux                          0              2139   1227  FALL       1
I__2389/O                               InMux                        217              2357   1227  FALL       1
spi0.i531_4_lut_4_lut_LC_14_16_0/in3    LogicCell40_SEQ_MODE_0000      0              2357   1227  FALL       1
spi0.i531_4_lut_4_lut_LC_14_16_0/lcout  LogicCell40_SEQ_MODE_0000    288              2644   1227  FALL       5
I__1388/I                               LocalMux                       0              2644   1227  FALL       1
I__1388/O                               LocalMux                     309              2953   1227  FALL       1
I__1393/I                               InMux                          0              2953   1227  FALL       1
I__1393/O                               InMux                        217              3170   1227  FALL       1
spi0.state_reg_i0_LC_15_17_7/in1        LogicCell40_SEQ_MODE_1010      0              3170   1227  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.state_reg_i0_LC_15_17_7/in2
Capture Clock    : spi0.state_reg_i0_LC_15_17_7/clk
Hold Constraint  : 0p
Path slack       : 1318p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1430
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3261
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout      LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2372/I                               LocalMux                       0              1831   1319  FALL       1
I__2372/O                               LocalMux                     309              2139   1319  FALL       1
I__2383/I                               InMux                          0              2139   1319  FALL       1
I__2383/O                               InMux                        217              2357   1319  FALL       1
spi0.mux_507_i1_4_lut_LC_14_17_4/in1    LogicCell40_SEQ_MODE_0000      0              2357   1319  FALL       1
spi0.mux_507_i1_4_lut_LC_14_17_4/lcout  LogicCell40_SEQ_MODE_0000    379              2735   1319  FALL       1
I__1382/I                               LocalMux                       0              2735   1319  FALL       1
I__1382/O                               LocalMux                     309              3044   1319  FALL       1
I__1383/I                               InMux                          0              3044   1319  FALL       1
I__1383/O                               InMux                        217              3261   1319  FALL       1
I__1384/I                               CascadeMux                     0              3261   1319  FALL       1
I__1384/O                               CascadeMux                     0              3261   1319  FALL       1
spi0.state_reg_i0_LC_15_17_7/in2        LogicCell40_SEQ_MODE_1010      0              3261   1319  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i1_LC_14_17_0/in3
Capture Clock    : spi0.t_FSM_i1_LC_14_17_0/clk
Hold Constraint  : 0p
Path slack       : 1325p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2424/I                           LocalMux                       0              1831    778  FALL       1
I__2424/O                           LocalMux                     309              2139    778  FALL       1
I__2438/I                           InMux                          0              2139    778  FALL       1
I__2438/O                           InMux                        217              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/in0        LogicCell40_SEQ_MODE_0000      0              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/lcout      LogicCell40_SEQ_MODE_0000    386              2742   1326  FALL      15
I__1428/I                           LocalMux                       0              2742   1326  FALL       1
I__1428/O                           LocalMux                     309              3051   1326  FALL       1
I__1433/I                           InMux                          0              3051   1326  FALL       1
I__1433/O                           InMux                        217              3268   1326  FALL       1
spi0.t_FSM_i1_LC_14_17_0/in3        LogicCell40_SEQ_MODE_1010      0              3268   1326  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i1_LC_14_17_0/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i4_LC_15_17_3/in3
Capture Clock    : spi0.t_FSM_i4_LC_15_17_3/clk
Hold Constraint  : 0p
Path slack       : 1325p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2424/I                           LocalMux                       0              1831    778  FALL       1
I__2424/O                           LocalMux                     309              2139    778  FALL       1
I__2438/I                           InMux                          0              2139    778  FALL       1
I__2438/O                           InMux                        217              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/in0        LogicCell40_SEQ_MODE_0000      0              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/lcout      LogicCell40_SEQ_MODE_0000    386              2742   1326  FALL      15
I__1429/I                           LocalMux                       0              2742   1326  FALL       1
I__1429/O                           LocalMux                     309              3051   1326  FALL       1
I__1435/I                           InMux                          0              3051   1326  FALL       1
I__1435/O                           InMux                        217              3268   1326  FALL       1
spi0.t_FSM_i4_LC_15_17_3/in3        LogicCell40_SEQ_MODE_1010      0              3268   1326  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i4_LC_15_17_3/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i2_LC_14_17_1/in2
Capture Clock    : spi0.t_FSM_i2_LC_14_17_1/clk
Hold Constraint  : 0p
Path slack       : 1325p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2424/I                           LocalMux                       0              1831    778  FALL       1
I__2424/O                           LocalMux                     309              2139    778  FALL       1
I__2438/I                           InMux                          0              2139    778  FALL       1
I__2438/O                           InMux                        217              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/in0        LogicCell40_SEQ_MODE_0000      0              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/lcout      LogicCell40_SEQ_MODE_0000    386              2742   1326  FALL      15
I__1428/I                           LocalMux                       0              2742   1326  FALL       1
I__1428/O                           LocalMux                     309              3051   1326  FALL       1
I__1434/I                           InMux                          0              3051   1326  FALL       1
I__1434/O                           InMux                        217              3268   1326  FALL       1
I__1448/I                           CascadeMux                     0              3268   1326  FALL       1
I__1448/O                           CascadeMux                     0              3268   1326  FALL       1
spi0.t_FSM_i2_LC_14_17_1/in2        LogicCell40_SEQ_MODE_1010      0              3268   1326  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i5_LC_15_17_2/in0
Capture Clock    : spi0.t_FSM_i5_LC_15_17_2/clk
Hold Constraint  : 0p
Path slack       : 1325p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2424/I                           LocalMux                       0              1831    778  FALL       1
I__2424/O                           LocalMux                     309              2139    778  FALL       1
I__2438/I                           InMux                          0              2139    778  FALL       1
I__2438/O                           InMux                        217              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/in0        LogicCell40_SEQ_MODE_0000      0              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/lcout      LogicCell40_SEQ_MODE_0000    386              2742   1326  FALL      15
I__1429/I                           LocalMux                       0              2742   1326  FALL       1
I__1429/O                           LocalMux                     309              3051   1326  FALL       1
I__1436/I                           InMux                          0              3051   1326  FALL       1
I__1436/O                           InMux                        217              3268   1326  FALL       1
spi0.t_FSM_i5_LC_15_17_2/in0        LogicCell40_SEQ_MODE_1010      0              3268   1326  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i5_LC_15_17_2/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i7_LC_15_17_1/in3
Capture Clock    : spi0.t_FSM_i7_LC_15_17_1/clk
Hold Constraint  : 0p
Path slack       : 1325p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2424/I                           LocalMux                       0              1831    778  FALL       1
I__2424/O                           LocalMux                     309              2139    778  FALL       1
I__2438/I                           InMux                          0              2139    778  FALL       1
I__2438/O                           InMux                        217              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/in0        LogicCell40_SEQ_MODE_0000      0              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/lcout      LogicCell40_SEQ_MODE_0000    386              2742   1326  FALL      15
I__1429/I                           LocalMux                       0              2742   1326  FALL       1
I__1429/O                           LocalMux                     309              3051   1326  FALL       1
I__1437/I                           InMux                          0              3051   1326  FALL       1
I__1437/O                           InMux                        217              3268   1326  FALL       1
spi0.t_FSM_i7_LC_15_17_1/in3        LogicCell40_SEQ_MODE_1010      0              3268   1326  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i7_LC_15_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i8_LC_15_17_0/in0
Capture Clock    : spi0.t_FSM_i8_LC_15_17_0/clk
Hold Constraint  : 0p
Path slack       : 1325p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2424/I                           LocalMux                       0              1831    778  FALL       1
I__2424/O                           LocalMux                     309              2139    778  FALL       1
I__2438/I                           InMux                          0              2139    778  FALL       1
I__2438/O                           InMux                        217              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/in0        LogicCell40_SEQ_MODE_0000      0              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/lcout      LogicCell40_SEQ_MODE_0000    386              2742   1326  FALL      15
I__1429/I                           LocalMux                       0              2742   1326  FALL       1
I__1429/O                           LocalMux                     309              3051   1326  FALL       1
I__1438/I                           InMux                          0              3051   1326  FALL       1
I__1438/O                           InMux                        217              3268   1326  FALL       1
spi0.t_FSM_i8_LC_15_17_0/in0        LogicCell40_SEQ_MODE_1010      0              3268   1326  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i8_LC_15_17_0/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.state_reg_i2_LC_14_16_7/in2
Capture Clock    : spi0.state_reg_i2_LC_14_16_7/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    792
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2623
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout            LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2375/I                                     LocalMux                       0              1831   1066  FALL       1
I__2375/O                                     LocalMux                     309              2139   1066  FALL       1
I__2388/I                                     InMux                          0              2139   1333  FALL       1
I__2388/O                                     InMux                        217              2357   1333  FALL       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2357   1333  FALL       1
spi0.mux_507_i3_3_lut_3_lut_LC_14_16_6/ltout  LogicCell40_SEQ_MODE_0000    267              2623   1333  RISE       1
I__1086/I                                     CascadeMux                     0              2623   1333  RISE       1
I__1086/O                                     CascadeMux                     0              2623   1333  RISE       1
spi0.state_reg_i2_LC_14_16_7/in2              LogicCell40_SEQ_MODE_1010      0              2623   1333  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.state_reg_i1_LC_14_16_1/in2
Capture Clock    : spi0.state_reg_i1_LC_14_16_1/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    792
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2623
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout      LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2375/I                               LocalMux                       0              1831   1066  FALL       1
I__2375/O                               LocalMux                     309              2139   1066  FALL       1
I__2389/I                               InMux                          0              2139   1227  FALL       1
I__2389/O                               InMux                        217              2357   1227  FALL       1
spi0.i531_4_lut_4_lut_LC_14_16_0/in3    LogicCell40_SEQ_MODE_0000      0              2357   1227  FALL       1
spi0.i531_4_lut_4_lut_LC_14_16_0/ltout  LogicCell40_SEQ_MODE_0000    267              2623   1333  RISE       1
I__1090/I                               CascadeMux                     0              2623   1333  RISE       1
I__1090/O                               CascadeMux                     0              2623   1333  RISE       1
spi0.state_reg_i1_LC_14_16_1/in2        LogicCell40_SEQ_MODE_1010      0              2623   1333  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i8_LC_15_17_0/lcout
Path End         : spi0.t_FSM_i9_LC_15_18_1/in2
Capture Clock    : spi0.t_FSM_i9_LC_15_18_1/clk
Hold Constraint  : 0p
Path slack       : 1368p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3009
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i8_LC_15_17_0/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i8_LC_15_17_0/lcout  LogicCell40_SEQ_MODE_1010    540              2483   1368  FALL       1
I__1364/I                       LocalMux                       0              2483   1368  FALL       1
I__1364/O                       LocalMux                     309              2791   1368  FALL       1
I__1365/I                       InMux                          0              2791   1368  FALL       1
I__1365/O                       InMux                        217              3009   1368  FALL       1
I__1366/I                       CascadeMux                     0              3009   1368  FALL       1
I__1366/O                       CascadeMux                     0              3009   1368  FALL       1
spi0.t_FSM_i9_LC_15_18_1/in2    LogicCell40_SEQ_MODE_1010      0              3009   1368  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i9_LC_15_18_1/clk      LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i5_LC_15_16_2/lcout
Path End         : spi0.tx_shift_reg_i6_LC_15_15_5/in0
Capture Clock    : spi0.tx_shift_reg_i6_LC_15_15_5/clk
Hold Constraint  : 0p
Path slack       : 1381p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1971
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1971

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           2286
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3352
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i5_LC_15_16_2/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i5_LC_15_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2826   1382  FALL       1
I__1348/I                              LocalMux                       0              2826   1382  FALL       1
I__1348/O                              LocalMux                     309              3135   1382  FALL       1
I__1349/I                              InMux                          0              3135   1382  FALL       1
I__1349/O                              InMux                        217              3352   1382  FALL       1
spi0.tx_shift_reg_i6_LC_15_15_5/in0    LogicCell40_SEQ_MODE_1000      0              3352   1382  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i6_LC_15_15_5/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_16_16_4/in2
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_16_16_4/clk
Hold Constraint  : 0p
Path slack       : 1403p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1592
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1592

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1164
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2995
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2378/I                                                  Odrv4                          0              1831   1157  FALL       1
I__2378/O                                                  Odrv4                        372              2202   1157  FALL       1
I__2398/I                                                  LocalMux                       0              2202   1403  FALL       1
I__2398/O                                                  LocalMux                     309              2511   1403  FALL       1
I__2405/I                                                  InMux                          0              2511   1403  FALL       1
I__2405/O                                                  InMux                        217              2728   1403  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2728   1403  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/ltout  LogicCell40_SEQ_MODE_0000    267              2995   1403  RISE       1
I__2016/I                                                  CascadeMux                     0              2995   1403  RISE       1
I__2016/O                                                  CascadeMux                     0              2995   1403  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_4/in2                       LogicCell40_SEQ_MODE_1000      0              2995   1403  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i2_LC_16_16_2/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_16_16_2/in0
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_16_16_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1592
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1592

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1592
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3030
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i2_LC_16_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i2_LC_16_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2132   1438  FALL       5
I__2017/I                               Odrv4                          0              2132   1438  FALL       1
I__2017/O                               Odrv4                        372              2504   1438  FALL       1
I__2019/I                               LocalMux                       0              2504   1438  FALL       1
I__2019/O                               LocalMux                     309              2812   1438  FALL       1
I__2022/I                               InMux                          0              2812   1438  FALL       1
I__2022/O                               InMux                        217              3030   1438  FALL       1
spi0.Rx_Lower_Byte_i2_LC_16_16_2/in0    LogicCell40_SEQ_MODE_1000      0              3030   1438  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i2_LC_16_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i7_LC_16_18_5/lcout
Path End         : spi0.rx__5_i8_LC_16_16_5/in1
Capture Clock    : spi0.rx__5_i8_LC_16_16_5/clk
Hold Constraint  : 0p
Path slack       : 1487p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1592
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1592

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3079
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2071/I                         Span4Mux_v                     0               652  RISE       1
I__2071/O                         Span4Mux_v                   351              1003  RISE       1
I__2083/I                         LocalMux                       0              1003  RISE       1
I__2083/O                         LocalMux                     330              1333  RISE       1
I__2093/I                         ClkMux                         0              1333  RISE       1
I__2093/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i7_LC_16_18_5/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i7_LC_16_18_5/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1487  FALL       2
I__2130/I                       Odrv4                          0              2181   1487  FALL       1
I__2130/O                       Odrv4                        372              2553   1487  FALL       1
I__2131/I                       LocalMux                       0              2553   1487  FALL       1
I__2131/O                       LocalMux                     309              2861   1487  FALL       1
I__2132/I                       InMux                          0              2861   1487  FALL       1
I__2132/O                       InMux                        217              3079   1487  FALL       1
spi0.rx__5_i8_LC_16_16_5/in1    LogicCell40_SEQ_MODE_1000      0              3079   1487  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2072/I                         Span4Mux_h                     0               652  RISE       1
I__2072/O                         Span4Mux_h                   302               954  RISE       1
I__2084/I                         LocalMux                       0               954  RISE       1
I__2084/O                         LocalMux                     330              1283  RISE       1
I__2094/I                         ClkMux                         0              1283  RISE       1
I__2094/O                         ClkMux                       309              1592  RISE       1
spi0.rx__5_i8_LC_16_16_5/clk      LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i7_LC_16_18_5/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_16_16_1/in1
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_16_16_1/clk
Hold Constraint  : 0p
Path slack       : 1487p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1592
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1592

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3079
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2071/I                         Span4Mux_v                     0               652  RISE       1
I__2071/O                         Span4Mux_v                   351              1003  RISE       1
I__2083/I                         LocalMux                       0              1003  RISE       1
I__2083/O                         LocalMux                     330              1333  RISE       1
I__2093/I                         ClkMux                         0              1333  RISE       1
I__2093/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i7_LC_16_18_5/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i7_LC_16_18_5/lcout        LogicCell40_SEQ_MODE_1000    540              2181   1487  FALL       2
I__2130/I                             Odrv4                          0              2181   1487  FALL       1
I__2130/O                             Odrv4                        372              2553   1487  FALL       1
I__2131/I                             LocalMux                       0              2553   1487  FALL       1
I__2131/O                             LocalMux                     309              2861   1487  FALL       1
I__2133/I                             InMux                          0              2861   1487  FALL       1
I__2133/O                             InMux                        217              3079   1487  FALL       1
spi0.Rx_Lower_Byte_i5_LC_16_16_1/in1  LogicCell40_SEQ_MODE_1000      0              3079   1487  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.rx__5_i2_LC_16_17_3/in3
Capture Clock    : spi0.rx__5_i2_LC_16_17_3/clk
Hold Constraint  : 0p
Path slack       : 1550p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1620
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1620

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2373/I                           LocalMux                       0              1831   1550  FALL       1
I__2373/O                           LocalMux                     309              2139   1550  FALL       1
I__2385/I                           InMux                          0              2139   1550  FALL       1
I__2385/O                           InMux                        217              2357   1550  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3       LogicCell40_SEQ_MODE_0000      0              2357   1550  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout     LogicCell40_SEQ_MODE_0000    288              2644   1550  FALL      23
I__2143/I                           LocalMux                       0              2644   1550  FALL       1
I__2143/O                           LocalMux                     309              2953   1550  FALL       1
I__2161/I                           InMux                          0              2953   1550  FALL       1
I__2161/O                           InMux                        217              3170   1550  FALL       1
spi0.rx__5_i2_LC_16_17_3/in3        LogicCell40_SEQ_MODE_1000      0              3170   1550  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i2_LC_16_17_3/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.rx__5_i3_LC_16_17_6/in0
Capture Clock    : spi0.rx__5_i3_LC_16_17_6/clk
Hold Constraint  : 0p
Path slack       : 1550p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1620
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1620

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2373/I                           LocalMux                       0              1831   1550  FALL       1
I__2373/O                           LocalMux                     309              2139   1550  FALL       1
I__2385/I                           InMux                          0              2139   1550  FALL       1
I__2385/O                           InMux                        217              2357   1550  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3       LogicCell40_SEQ_MODE_0000      0              2357   1550  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout     LogicCell40_SEQ_MODE_0000    288              2644   1550  FALL      23
I__2143/I                           LocalMux                       0              2644   1550  FALL       1
I__2143/O                           LocalMux                     309              2953   1550  FALL       1
I__2162/I                           InMux                          0              2953   1550  FALL       1
I__2162/O                           InMux                        217              3170   1550  FALL       1
spi0.rx__5_i3_LC_16_17_6/in0        LogicCell40_SEQ_MODE_1000      0              3170   1550  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i3_LC_16_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.rx__5_i4_LC_16_17_4/in0
Capture Clock    : spi0.rx__5_i4_LC_16_17_4/clk
Hold Constraint  : 0p
Path slack       : 1550p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1620
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1620

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2373/I                           LocalMux                       0              1831   1550  FALL       1
I__2373/O                           LocalMux                     309              2139   1550  FALL       1
I__2385/I                           InMux                          0              2139   1550  FALL       1
I__2385/O                           InMux                        217              2357   1550  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3       LogicCell40_SEQ_MODE_0000      0              2357   1550  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout     LogicCell40_SEQ_MODE_0000    288              2644   1550  FALL      23
I__2143/I                           LocalMux                       0              2644   1550  FALL       1
I__2143/O                           LocalMux                     309              2953   1550  FALL       1
I__2163/I                           InMux                          0              2953   1550  FALL       1
I__2163/O                           InMux                        217              3170   1550  FALL       1
spi0.rx__5_i4_LC_16_17_4/in0        LogicCell40_SEQ_MODE_1000      0              3170   1550  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i4_LC_16_17_4/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.rx__5_i5_LC_16_17_5/in3
Capture Clock    : spi0.rx__5_i5_LC_16_17_5/clk
Hold Constraint  : 0p
Path slack       : 1550p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1620
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1620

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2373/I                           LocalMux                       0              1831   1550  FALL       1
I__2373/O                           LocalMux                     309              2139   1550  FALL       1
I__2385/I                           InMux                          0              2139   1550  FALL       1
I__2385/O                           InMux                        217              2357   1550  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3       LogicCell40_SEQ_MODE_0000      0              2357   1550  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout     LogicCell40_SEQ_MODE_0000    288              2644   1550  FALL      23
I__2143/I                           LocalMux                       0              2644   1550  FALL       1
I__2143/O                           LocalMux                     309              2953   1550  FALL       1
I__2164/I                           InMux                          0              2953   1550  FALL       1
I__2164/O                           InMux                        217              3170   1550  FALL       1
spi0.rx__5_i5_LC_16_17_5/in3        LogicCell40_SEQ_MODE_1000      0              3170   1550  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i5_LC_16_17_5/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.rx__5_i6_LC_16_17_7/in3
Capture Clock    : spi0.rx__5_i6_LC_16_17_7/clk
Hold Constraint  : 0p
Path slack       : 1550p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1620
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1620

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2373/I                           LocalMux                       0              1831   1550  FALL       1
I__2373/O                           LocalMux                     309              2139   1550  FALL       1
I__2385/I                           InMux                          0              2139   1550  FALL       1
I__2385/O                           InMux                        217              2357   1550  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3       LogicCell40_SEQ_MODE_0000      0              2357   1550  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout     LogicCell40_SEQ_MODE_0000    288              2644   1550  FALL      23
I__2143/I                           LocalMux                       0              2644   1550  FALL       1
I__2143/O                           LocalMux                     309              2953   1550  FALL       1
I__2165/I                           InMux                          0              2953   1550  FALL       1
I__2165/O                           InMux                        217              3170   1550  FALL       1
spi0.rx__5_i6_LC_16_17_7/in3        LogicCell40_SEQ_MODE_1000      0              3170   1550  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                         Odrv12                         0                 0  RISE       1
I__2054/O                         Odrv12                       491               491  RISE       1
I__2062/I                         Span12Mux_h                    0               491  RISE       1
I__2062/O                         Span12Mux_h                  491               982  RISE       1
I__2074/I                         LocalMux                       0               982  RISE       1
I__2074/O                         LocalMux                     330              1312  RISE       1
I__2086/I                         ClkMux                         0              1312  RISE       1
I__2086/O                         ClkMux                       309              1620  RISE       1
spi0.rx__5_i6_LC_16_17_7/clk      LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.rx__5_i8_LC_16_16_5/in3
Capture Clock    : spi0.rx__5_i8_LC_16_16_5/clk
Hold Constraint  : 0p
Path slack       : 1578p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1592
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1592

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2373/I                           LocalMux                       0              1831   1550  FALL       1
I__2373/O                           LocalMux                     309              2139   1550  FALL       1
I__2385/I                           InMux                          0              2139   1550  FALL       1
I__2385/O                           InMux                        217              2357   1550  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3       LogicCell40_SEQ_MODE_0000      0              2357   1550  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout     LogicCell40_SEQ_MODE_0000    288              2644   1550  FALL      23
I__2142/I                           LocalMux                       0              2644   1578  FALL       1
I__2142/O                           LocalMux                     309              2953   1578  FALL       1
I__2159/I                           InMux                          0              2953   1578  FALL       1
I__2159/O                           InMux                        217              3170   1578  FALL       1
spi0.rx__5_i8_LC_16_16_5/in3        LogicCell40_SEQ_MODE_1000      0              3170   1578  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2072/I                         Span4Mux_h                     0               652  RISE       1
I__2072/O                         Span4Mux_h                   302               954  RISE       1
I__2084/I                         LocalMux                       0               954  RISE       1
I__2084/O                         LocalMux                     330              1283  RISE       1
I__2094/I                         ClkMux                         0              1283  RISE       1
I__2094/O                         ClkMux                       309              1592  RISE       1
spi0.rx__5_i8_LC_16_16_5/clk      LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.rx__5_i9_LC_16_16_7/in3
Capture Clock    : spi0.rx__5_i9_LC_16_16_7/clk
Hold Constraint  : 0p
Path slack       : 1578p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1592
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1592

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2373/I                           LocalMux                       0              1831   1550  FALL       1
I__2373/O                           LocalMux                     309              2139   1550  FALL       1
I__2385/I                           InMux                          0              2139   1550  FALL       1
I__2385/O                           InMux                        217              2357   1550  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3       LogicCell40_SEQ_MODE_0000      0              2357   1550  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout     LogicCell40_SEQ_MODE_0000    288              2644   1550  FALL      23
I__2142/I                           LocalMux                       0              2644   1578  FALL       1
I__2142/O                           LocalMux                     309              2953   1578  FALL       1
I__2160/I                           InMux                          0              2953   1578  FALL       1
I__2160/O                           InMux                        217              3170   1578  FALL       1
spi0.rx__5_i9_LC_16_16_7/in3        LogicCell40_SEQ_MODE_1000      0              3170   1578  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2072/I                         Span4Mux_h                     0               652  RISE       1
I__2072/O                         Span4Mux_h                   302               954  RISE       1
I__2084/I                         LocalMux                       0               954  RISE       1
I__2084/O                         LocalMux                     330              1283  RISE       1
I__2094/I                         ClkMux                         0              1283  RISE       1
I__2094/O                         ClkMux                       309              1592  RISE       1
spi0.rx__5_i9_LC_16_16_7/clk      LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.CS_w_79_LC_14_19_2/in3
Capture Clock    : spi0.CS_w_79_LC_14_19_2/clk
Hold Constraint  : 0p
Path slack       : 1599p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1129
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2427/I                           Odrv4                          0              1831   1599  FALL       1
I__2427/O                           Odrv4                        372              2202   1599  FALL       1
I__2445/I                           LocalMux                       0              2202   1599  FALL       1
I__2445/O                           LocalMux                     309              2511   1599  FALL       1
I__2451/I                           InMux                          0              2511   1599  FALL       1
I__2451/O                           InMux                        217              2728   1599  FALL       1
spi0.CS_w_79_LC_14_19_2/in3         LogicCell40_SEQ_MODE_1001      0              2728   1599  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2051/I                         Odrv12                         0                 0  RISE       1
I__2051/O                         Odrv12                       491               491  RISE       1
I__2058/I                         LocalMux                       0               491  RISE       1
I__2058/O                         LocalMux                     330               821  RISE       1
I__2067/I                         ClkMux                         0               821  RISE       1
I__2067/O                         ClkMux                       309              1129  RISE       1
spi0.CS_w_79_LC_14_19_2/clk       LogicCell40_SEQ_MODE_1001      0              1129  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.state_reg_i0_LC_15_17_7/in3
Capture Clock    : spi0.state_reg_i0_LC_15_17_7/clk
Hold Constraint  : 0p
Path slack       : 1599p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout    LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2374/I                             LocalMux                       0              1831   1599  FALL       1
I__2374/O                             LocalMux                     309              2139   1599  FALL       1
I__2386/I                             InMux                          0              2139   1599  FALL       1
I__2386/O                             InMux                        217              2357   1599  FALL       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in3    LogicCell40_SEQ_MODE_0000      0              2357   1599  FALL       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644   1599  FALL       6
I__1372/I                             Odrv4                          0              2644   1599  FALL       1
I__1372/O                             Odrv4                        372              3016   1599  FALL       1
I__1378/I                             LocalMux                       0              3016   1599  FALL       1
I__1378/O                             LocalMux                     309              3324   1599  FALL       1
I__1381/I                             InMux                          0              3324   1599  FALL       1
I__1381/O                             InMux                        217              3542   1599  FALL       1
spi0.state_reg_i0_LC_15_17_7/in3      LogicCell40_SEQ_MODE_1010      0              3542   1599  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i1_LC_14_17_0/in1
Capture Clock    : spi0.t_FSM_i1_LC_14_17_0/clk
Hold Constraint  : 0p
Path slack       : 1599p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout      LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2427/I                               Odrv4                          0              1831   1599  FALL       1
I__2427/O                               Odrv4                        372              2202   1599  FALL       1
I__2443/I                               LocalMux                       0              2202   1599  FALL       1
I__2443/O                               LocalMux                     309              2511   1599  FALL       1
I__2449/I                               InMux                          0              2511   1599  FALL       1
I__2449/O                               InMux                        217              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in3    LogicCell40_SEQ_MODE_0000      0              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1599  FALL      16
I__1453/I                               LocalMux                       0              3016   1599  FALL       1
I__1453/O                               LocalMux                     309              3324   1599  FALL       1
I__1464/I                               InMux                          0              3324   1599  FALL       1
I__1464/O                               InMux                        217              3542   1599  FALL       1
spi0.t_FSM_i1_LC_14_17_0/in1            LogicCell40_SEQ_MODE_1010      0              3542   1599  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i1_LC_14_17_0/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i4_LC_15_17_3/in1
Capture Clock    : spi0.t_FSM_i4_LC_15_17_3/clk
Hold Constraint  : 0p
Path slack       : 1599p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout      LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2427/I                               Odrv4                          0              1831   1599  FALL       1
I__2427/O                               Odrv4                        372              2202   1599  FALL       1
I__2443/I                               LocalMux                       0              2202   1599  FALL       1
I__2443/O                               LocalMux                     309              2511   1599  FALL       1
I__2449/I                               InMux                          0              2511   1599  FALL       1
I__2449/O                               InMux                        217              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in3    LogicCell40_SEQ_MODE_0000      0              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1599  FALL      16
I__1455/I                               LocalMux                       0              3016   1599  FALL       1
I__1455/O                               LocalMux                     309              3324   1599  FALL       1
I__1468/I                               InMux                          0              3324   1599  FALL       1
I__1468/O                               InMux                        217              3542   1599  FALL       1
spi0.t_FSM_i4_LC_15_17_3/in1            LogicCell40_SEQ_MODE_1010      0              3542   1599  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i4_LC_15_17_3/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i2_LC_14_17_1/in0
Capture Clock    : spi0.t_FSM_i2_LC_14_17_1/clk
Hold Constraint  : 0p
Path slack       : 1599p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout      LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2427/I                               Odrv4                          0              1831   1599  FALL       1
I__2427/O                               Odrv4                        372              2202   1599  FALL       1
I__2443/I                               LocalMux                       0              2202   1599  FALL       1
I__2443/O                               LocalMux                     309              2511   1599  FALL       1
I__2449/I                               InMux                          0              2511   1599  FALL       1
I__2449/O                               InMux                        217              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in3    LogicCell40_SEQ_MODE_0000      0              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1599  FALL      16
I__1453/I                               LocalMux                       0              3016   1599  FALL       1
I__1453/O                               LocalMux                     309              3324   1599  FALL       1
I__1465/I                               InMux                          0              3324   1599  FALL       1
I__1465/O                               InMux                        217              3542   1599  FALL       1
spi0.t_FSM_i2_LC_14_17_1/in0            LogicCell40_SEQ_MODE_1010      0              3542   1599  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i2_LC_14_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i3_LC_14_17_7/in0
Capture Clock    : spi0.t_FSM_i3_LC_14_17_7/clk
Hold Constraint  : 0p
Path slack       : 1599p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout      LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2427/I                               Odrv4                          0              1831   1599  FALL       1
I__2427/O                               Odrv4                        372              2202   1599  FALL       1
I__2443/I                               LocalMux                       0              2202   1599  FALL       1
I__2443/O                               LocalMux                     309              2511   1599  FALL       1
I__2449/I                               InMux                          0              2511   1599  FALL       1
I__2449/O                               InMux                        217              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in3    LogicCell40_SEQ_MODE_0000      0              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1599  FALL      16
I__1453/I                               LocalMux                       0              3016   1599  FALL       1
I__1453/O                               LocalMux                     309              3324   1599  FALL       1
I__1466/I                               InMux                          0              3324   1599  FALL       1
I__1466/O                               InMux                        217              3542   1599  FALL       1
spi0.t_FSM_i3_LC_14_17_7/in0            LogicCell40_SEQ_MODE_1010      0              3542   1599  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2087/I                         LocalMux                       0              1305  RISE       1
I__2087/O                         LocalMux                     330              1634  RISE       1
I__2096/I                         ClkMux                         0              1634  RISE       1
I__2096/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i3_LC_14_17_7/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i5_LC_15_17_2/in2
Capture Clock    : spi0.t_FSM_i5_LC_15_17_2/clk
Hold Constraint  : 0p
Path slack       : 1599p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout      LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2427/I                               Odrv4                          0              1831   1599  FALL       1
I__2427/O                               Odrv4                        372              2202   1599  FALL       1
I__2443/I                               LocalMux                       0              2202   1599  FALL       1
I__2443/O                               LocalMux                     309              2511   1599  FALL       1
I__2449/I                               InMux                          0              2511   1599  FALL       1
I__2449/O                               InMux                        217              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in3    LogicCell40_SEQ_MODE_0000      0              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1599  FALL      16
I__1455/I                               LocalMux                       0              3016   1599  FALL       1
I__1455/O                               LocalMux                     309              3324   1599  FALL       1
I__1469/I                               InMux                          0              3324   1599  FALL       1
I__1469/O                               InMux                        217              3542   1599  FALL       1
I__1473/I                               CascadeMux                     0              3542   1599  FALL       1
I__1473/O                               CascadeMux                     0              3542   1599  FALL       1
spi0.t_FSM_i5_LC_15_17_2/in2            LogicCell40_SEQ_MODE_1010      0              3542   1599  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i5_LC_15_17_2/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i7_LC_15_17_1/in1
Capture Clock    : spi0.t_FSM_i7_LC_15_17_1/clk
Hold Constraint  : 0p
Path slack       : 1599p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout      LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2427/I                               Odrv4                          0              1831   1599  FALL       1
I__2427/O                               Odrv4                        372              2202   1599  FALL       1
I__2443/I                               LocalMux                       0              2202   1599  FALL       1
I__2443/O                               LocalMux                     309              2511   1599  FALL       1
I__2449/I                               InMux                          0              2511   1599  FALL       1
I__2449/O                               InMux                        217              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in3    LogicCell40_SEQ_MODE_0000      0              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1599  FALL      16
I__1455/I                               LocalMux                       0              3016   1599  FALL       1
I__1455/O                               LocalMux                     309              3324   1599  FALL       1
I__1470/I                               InMux                          0              3324   1599  FALL       1
I__1470/O                               InMux                        217              3542   1599  FALL       1
spi0.t_FSM_i7_LC_15_17_1/in1            LogicCell40_SEQ_MODE_1010      0              3542   1599  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i7_LC_15_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i8_LC_15_17_0/in2
Capture Clock    : spi0.t_FSM_i8_LC_15_17_0/clk
Hold Constraint  : 0p
Path slack       : 1599p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1943
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1943

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout      LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2427/I                               Odrv4                          0              1831   1599  FALL       1
I__2427/O                               Odrv4                        372              2202   1599  FALL       1
I__2443/I                               LocalMux                       0              2202   1599  FALL       1
I__2443/O                               LocalMux                     309              2511   1599  FALL       1
I__2449/I                               InMux                          0              2511   1599  FALL       1
I__2449/O                               InMux                        217              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in3    LogicCell40_SEQ_MODE_0000      0              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1599  FALL      16
I__1455/I                               LocalMux                       0              3016   1599  FALL       1
I__1455/O                               LocalMux                     309              3324   1599  FALL       1
I__1471/I                               InMux                          0              3324   1599  FALL       1
I__1471/O                               InMux                        217              3542   1599  FALL       1
I__1474/I                               CascadeMux                     0              3542   1599  FALL       1
I__1474/O                               CascadeMux                     0              3542   1599  FALL       1
spi0.t_FSM_i8_LC_15_17_0/in2            LogicCell40_SEQ_MODE_1010      0              3542   1599  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i8_LC_15_17_0/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i0_LC_15_18_0/in1
Capture Clock    : spi0.t_FSM_i0_LC_15_18_0/clk
Hold Constraint  : 0p
Path slack       : 1627p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2424/I                           LocalMux                       0              1831    778  FALL       1
I__2424/O                           LocalMux                     309              2139    778  FALL       1
I__2438/I                           InMux                          0              2139    778  FALL       1
I__2438/O                           InMux                        217              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/in0        LogicCell40_SEQ_MODE_0000      0              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/lcout      LogicCell40_SEQ_MODE_0000    386              2742   1326  FALL      15
I__1431/I                           LocalMux                       0              2742   1627  FALL       1
I__1431/O                           LocalMux                     309              3051   1627  FALL       1
I__1440/I                           InMux                          0              3051   1627  FALL       1
I__1440/O                           InMux                        217              3268   1627  FALL       1
spi0.t_FSM_i0_LC_15_18_0/in1        LogicCell40_SEQ_MODE_1011      0              3268   1627  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i0_LC_15_18_0/clk      LogicCell40_SEQ_MODE_1011      0              1641  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i10_LC_15_18_7/in3
Capture Clock    : spi0.t_FSM_i10_LC_15_18_7/clk
Hold Constraint  : 0p
Path slack       : 1627p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2424/I                           LocalMux                       0              1831    778  FALL       1
I__2424/O                           LocalMux                     309              2139    778  FALL       1
I__2438/I                           InMux                          0              2139    778  FALL       1
I__2438/O                           InMux                        217              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/in0        LogicCell40_SEQ_MODE_0000      0              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/lcout      LogicCell40_SEQ_MODE_0000    386              2742   1326  FALL      15
I__1432/I                           LocalMux                       0              2742   1627  FALL       1
I__1432/O                           LocalMux                     309              3051   1627  FALL       1
I__1444/I                           InMux                          0              3051   1627  FALL       1
I__1444/O                           InMux                        217              3268   1627  FALL       1
spi0.t_FSM_i10_LC_15_18_7/in3       LogicCell40_SEQ_MODE_1010      0              3268   1627  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i10_LC_15_18_7/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i11_LC_15_18_6/in1
Capture Clock    : spi0.t_FSM_i11_LC_15_18_6/clk
Hold Constraint  : 0p
Path slack       : 1627p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2424/I                           LocalMux                       0              1831    778  FALL       1
I__2424/O                           LocalMux                     309              2139    778  FALL       1
I__2438/I                           InMux                          0              2139    778  FALL       1
I__2438/O                           InMux                        217              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/in0        LogicCell40_SEQ_MODE_0000      0              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/lcout      LogicCell40_SEQ_MODE_0000    386              2742   1326  FALL      15
I__1431/I                           LocalMux                       0              2742   1627  FALL       1
I__1431/O                           LocalMux                     309              3051   1627  FALL       1
I__1441/I                           InMux                          0              3051   1627  FALL       1
I__1441/O                           InMux                        217              3268   1627  FALL       1
spi0.t_FSM_i11_LC_15_18_6/in1       LogicCell40_SEQ_MODE_1010      0              3268   1627  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i11_LC_15_18_6/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i13_LC_15_18_4/in1
Capture Clock    : spi0.t_FSM_i13_LC_15_18_4/clk
Hold Constraint  : 0p
Path slack       : 1627p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2424/I                           LocalMux                       0              1831    778  FALL       1
I__2424/O                           LocalMux                     309              2139    778  FALL       1
I__2438/I                           InMux                          0              2139    778  FALL       1
I__2438/O                           InMux                        217              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/in0        LogicCell40_SEQ_MODE_0000      0              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/lcout      LogicCell40_SEQ_MODE_0000    386              2742   1326  FALL      15
I__1431/I                           LocalMux                       0              2742   1627  FALL       1
I__1431/O                           LocalMux                     309              3051   1627  FALL       1
I__1442/I                           InMux                          0              3051   1627  FALL       1
I__1442/O                           InMux                        217              3268   1627  FALL       1
spi0.t_FSM_i13_LC_15_18_4/in1       LogicCell40_SEQ_MODE_1010      0              3268   1627  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i13_LC_15_18_4/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i15_LC_15_18_2/in1
Capture Clock    : spi0.t_FSM_i15_LC_15_18_2/clk
Hold Constraint  : 0p
Path slack       : 1627p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2424/I                           LocalMux                       0              1831    778  FALL       1
I__2424/O                           LocalMux                     309              2139    778  FALL       1
I__2438/I                           InMux                          0              2139    778  FALL       1
I__2438/O                           InMux                        217              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/in0        LogicCell40_SEQ_MODE_0000      0              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/lcout      LogicCell40_SEQ_MODE_0000    386              2742   1326  FALL      15
I__1431/I                           LocalMux                       0              2742   1627  FALL       1
I__1431/O                           LocalMux                     309              3051   1627  FALL       1
I__1443/I                           InMux                          0              3051   1627  FALL       1
I__1443/O                           InMux                        217              3268   1627  FALL       1
spi0.t_FSM_i15_LC_15_18_2/in1       LogicCell40_SEQ_MODE_1010      0              3268   1627  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i15_LC_15_18_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i12_LC_15_18_5/in3
Capture Clock    : spi0.t_FSM_i12_LC_15_18_5/clk
Hold Constraint  : 0p
Path slack       : 1627p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2424/I                           LocalMux                       0              1831    778  FALL       1
I__2424/O                           LocalMux                     309              2139    778  FALL       1
I__2438/I                           InMux                          0              2139    778  FALL       1
I__2438/O                           InMux                        217              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/in0        LogicCell40_SEQ_MODE_0000      0              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/lcout      LogicCell40_SEQ_MODE_0000    386              2742   1326  FALL      15
I__1432/I                           LocalMux                       0              2742   1627  FALL       1
I__1432/O                           LocalMux                     309              3051   1627  FALL       1
I__1445/I                           InMux                          0              3051   1627  FALL       1
I__1445/O                           InMux                        217              3268   1627  FALL       1
spi0.t_FSM_i12_LC_15_18_5/in3       LogicCell40_SEQ_MODE_1010      0              3268   1627  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i12_LC_15_18_5/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i14_LC_15_18_3/in3
Capture Clock    : spi0.t_FSM_i14_LC_15_18_3/clk
Hold Constraint  : 0p
Path slack       : 1627p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2424/I                           LocalMux                       0              1831    778  FALL       1
I__2424/O                           LocalMux                     309              2139    778  FALL       1
I__2438/I                           InMux                          0              2139    778  FALL       1
I__2438/O                           InMux                        217              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/in0        LogicCell40_SEQ_MODE_0000      0              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/lcout      LogicCell40_SEQ_MODE_0000    386              2742   1326  FALL      15
I__1432/I                           LocalMux                       0              2742   1627  FALL       1
I__1432/O                           LocalMux                     309              3051   1627  FALL       1
I__1446/I                           InMux                          0              3051   1627  FALL       1
I__1446/O                           InMux                        217              3268   1627  FALL       1
spi0.t_FSM_i14_LC_15_18_3/in3       LogicCell40_SEQ_MODE_1010      0              3268   1627  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i14_LC_15_18_3/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i9_LC_15_18_1/in3
Capture Clock    : spi0.t_FSM_i9_LC_15_18_1/clk
Hold Constraint  : 0p
Path slack       : 1627p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2424/I                           LocalMux                       0              1831    778  FALL       1
I__2424/O                           LocalMux                     309              2139    778  FALL       1
I__2438/I                           InMux                          0              2139    778  FALL       1
I__2438/O                           InMux                        217              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/in0        LogicCell40_SEQ_MODE_0000      0              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/lcout      LogicCell40_SEQ_MODE_0000    386              2742   1326  FALL      15
I__1432/I                           LocalMux                       0              2742   1627  FALL       1
I__1432/O                           LocalMux                     309              3051   1627  FALL       1
I__1447/I                           InMux                          0              3051   1627  FALL       1
I__1447/O                           InMux                        217              3268   1627  FALL       1
spi0.t_FSM_i9_LC_15_18_1/in3        LogicCell40_SEQ_MODE_1010      0              3268   1627  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i9_LC_15_18_1/clk      LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i5_LC_15_17_2/lcout
Path End         : spi0.t_FSM_i6_LC_14_16_3/in2
Capture Clock    : spi0.t_FSM_i6_LC_14_16_3/clk
Hold Constraint  : 0p
Path slack       : 1719p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3009
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.t_FSM_i5_LC_15_17_2/clk      LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i5_LC_15_17_2/lcout  LogicCell40_SEQ_MODE_1010    540              2483   1718  FALL       1
I__1410/I                       LocalMux                       0              2483   1718  FALL       1
I__1410/O                       LocalMux                     309              2791   1718  FALL       1
I__1411/I                       InMux                          0              2791   1718  FALL       1
I__1411/O                       InMux                        217              3009   1718  FALL       1
I__1412/I                       CascadeMux                     0              3009   1718  FALL       1
I__1412/O                       CascadeMux                     0              3009   1718  FALL       1
spi0.t_FSM_i6_LC_14_16_3/in2    LogicCell40_SEQ_MODE_1010      0              3009   1718  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i6_LC_14_16_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.busy_86_LC_16_19_1/in1
Capture Clock    : spi0.busy_86_LC_16_19_1/clk
Hold Constraint  : 0p
Path slack       : 1754p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1213
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3044
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2427/I                           Odrv4                          0              1831   1599  FALL       1
I__2427/O                           Odrv4                        372              2202   1599  FALL       1
I__2444/I                           Span4Mux_h                     0              2202   1753  FALL       1
I__2444/O                           Span4Mux_h                   316              2518   1753  FALL       1
I__2450/I                           LocalMux                       0              2518   1753  FALL       1
I__2450/O                           LocalMux                     309              2826   1753  FALL       1
I__2452/I                           InMux                          0              2826   1753  FALL       1
I__2452/O                           InMux                        217              3044   1753  FALL       1
spi0.busy_86_LC_16_19_1/in1         LogicCell40_SEQ_MODE_1000      0              3044   1753  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2064/I                         LocalMux                       0               652  RISE       1
I__2064/O                         LocalMux                     330               982  RISE       1
I__2075/I                         ClkMux                         0               982  RISE       1
I__2075/O                         ClkMux                       309              1290  RISE       1
spi0.busy_86_LC_16_19_1/clk       LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.busy_86_LC_16_19_1/in3
Capture Clock    : spi0.busy_86_LC_16_19_1/clk
Hold Constraint  : 0p
Path slack       : 1810p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1269
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3100
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2380/I                           Odrv4                          0              1831   1809  FALL       1
I__2380/O                           Odrv4                        372              2202   1809  FALL       1
I__2401/I                           Span4Mux_v                     0              2202   1809  FALL       1
I__2401/O                           Span4Mux_v                   372              2574   1809  FALL       1
I__2408/I                           LocalMux                       0              2574   1809  FALL       1
I__2408/O                           LocalMux                     309              2883   1809  FALL       1
I__2420/I                           InMux                          0              2883   1809  FALL       1
I__2420/O                           InMux                        217              3100   1809  FALL       1
spi0.busy_86_LC_16_19_1/in3         LogicCell40_SEQ_MODE_1000      0              3100   1809  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2064/I                         LocalMux                       0               652  RISE       1
I__2064/O                         LocalMux                     330               982  RISE       1
I__2075/I                         ClkMux                         0               982  RISE       1
I__2075/O                         ClkMux                       309              1290  RISE       1
spi0.busy_86_LC_16_19_1/clk       LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.state_reg_i2_LC_14_16_7/in3
Capture Clock    : spi0.state_reg_i2_LC_14_16_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout    LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2374/I                             LocalMux                       0              1831   1599  FALL       1
I__2374/O                             LocalMux                     309              2139   1599  FALL       1
I__2386/I                             InMux                          0              2139   1599  FALL       1
I__2386/O                             InMux                        217              2357   1599  FALL       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in3    LogicCell40_SEQ_MODE_0000      0              2357   1599  FALL       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644   1599  FALL       6
I__1369/I                             LocalMux                       0              2644   1880  FALL       1
I__1369/O                             LocalMux                     309              2953   1880  FALL       1
I__1374/I                             InMux                          0              2953   1880  FALL       1
I__1374/O                             InMux                        217              3170   1880  FALL       1
spi0.state_reg_i2_LC_14_16_7/in3      LogicCell40_SEQ_MODE_1010      0              3170   1880  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.state_reg_i1_LC_14_16_1/in3
Capture Clock    : spi0.state_reg_i1_LC_14_16_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout    LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2374/I                             LocalMux                       0              1831   1599  FALL       1
I__2374/O                             LocalMux                     309              2139   1599  FALL       1
I__2386/I                             InMux                          0              2139   1599  FALL       1
I__2386/O                             InMux                        217              2357   1599  FALL       1
spi0.i2_2_lut_3_lut_LC_14_15_1/in3    LogicCell40_SEQ_MODE_0000      0              2357   1599  FALL       1
spi0.i2_2_lut_3_lut_LC_14_15_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644   1599  FALL       6
I__1369/I                             LocalMux                       0              2644   1880  FALL       1
I__1369/O                             LocalMux                     309              2953   1880  FALL       1
I__1375/I                             InMux                          0              2953   1880  FALL       1
I__1375/O                             InMux                        217              3170   1880  FALL       1
spi0.state_reg_i1_LC_14_16_1/in3      LogicCell40_SEQ_MODE_1010      0              3170   1880  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.state_reg_i2_LC_14_16_7/in1
Capture Clock    : spi0.state_reg_i2_LC_14_16_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout      LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2375/I                               LocalMux                       0              1831   1066  FALL       1
I__2375/O                               LocalMux                     309              2139   1066  FALL       1
I__2389/I                               InMux                          0              2139   1227  FALL       1
I__2389/O                               InMux                        217              2357   1227  FALL       1
spi0.i531_4_lut_4_lut_LC_14_16_0/in3    LogicCell40_SEQ_MODE_0000      0              2357   1227  FALL       1
spi0.i531_4_lut_4_lut_LC_14_16_0/lcout  LogicCell40_SEQ_MODE_0000    288              2644   1227  FALL       5
I__1385/I                               LocalMux                       0              2644   1880  FALL       1
I__1385/O                               LocalMux                     309              2953   1880  FALL       1
I__1390/I                               InMux                          0              2953   1880  FALL       1
I__1390/O                               InMux                        217              3170   1880  FALL       1
spi0.state_reg_i2_LC_14_16_7/in1        LogicCell40_SEQ_MODE_1010      0              3170   1880  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i0_LC_15_18_0/in0
Capture Clock    : spi0.t_FSM_i0_LC_15_18_0/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout      LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2427/I                               Odrv4                          0              1831   1599  FALL       1
I__2427/O                               Odrv4                        372              2202   1599  FALL       1
I__2443/I                               LocalMux                       0              2202   1599  FALL       1
I__2443/O                               LocalMux                     309              2511   1599  FALL       1
I__2449/I                               InMux                          0              2511   1599  FALL       1
I__2449/O                               InMux                        217              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in3    LogicCell40_SEQ_MODE_0000      0              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1599  FALL      16
I__1452/I                               LocalMux                       0              3016   1901  FALL       1
I__1452/O                               LocalMux                     309              3324   1901  FALL       1
I__1456/I                               InMux                          0              3324   1901  FALL       1
I__1456/O                               InMux                        217              3542   1901  FALL       1
spi0.t_FSM_i0_LC_15_18_0/in0            LogicCell40_SEQ_MODE_1011      0              3542   1901  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i0_LC_15_18_0/clk      LogicCell40_SEQ_MODE_1011      0              1641  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i10_LC_15_18_7/in1
Capture Clock    : spi0.t_FSM_i10_LC_15_18_7/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout      LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2427/I                               Odrv4                          0              1831   1599  FALL       1
I__2427/O                               Odrv4                        372              2202   1599  FALL       1
I__2443/I                               LocalMux                       0              2202   1599  FALL       1
I__2443/O                               LocalMux                     309              2511   1599  FALL       1
I__2449/I                               InMux                          0              2511   1599  FALL       1
I__2449/O                               InMux                        217              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in3    LogicCell40_SEQ_MODE_0000      0              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1599  FALL      16
I__1452/I                               LocalMux                       0              3016   1901  FALL       1
I__1452/O                               LocalMux                     309              3324   1901  FALL       1
I__1457/I                               InMux                          0              3324   1901  FALL       1
I__1457/O                               InMux                        217              3542   1901  FALL       1
spi0.t_FSM_i10_LC_15_18_7/in1           LogicCell40_SEQ_MODE_1010      0              3542   1901  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i10_LC_15_18_7/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i11_LC_15_18_6/in0
Capture Clock    : spi0.t_FSM_i11_LC_15_18_6/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout      LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2427/I                               Odrv4                          0              1831   1599  FALL       1
I__2427/O                               Odrv4                        372              2202   1599  FALL       1
I__2443/I                               LocalMux                       0              2202   1599  FALL       1
I__2443/O                               LocalMux                     309              2511   1599  FALL       1
I__2449/I                               InMux                          0              2511   1599  FALL       1
I__2449/O                               InMux                        217              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in3    LogicCell40_SEQ_MODE_0000      0              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1599  FALL      16
I__1452/I                               LocalMux                       0              3016   1901  FALL       1
I__1452/O                               LocalMux                     309              3324   1901  FALL       1
I__1458/I                               InMux                          0              3324   1901  FALL       1
I__1458/O                               InMux                        217              3542   1901  FALL       1
spi0.t_FSM_i11_LC_15_18_6/in0           LogicCell40_SEQ_MODE_1010      0              3542   1901  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i11_LC_15_18_6/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i12_LC_15_18_5/in1
Capture Clock    : spi0.t_FSM_i12_LC_15_18_5/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout      LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2427/I                               Odrv4                          0              1831   1599  FALL       1
I__2427/O                               Odrv4                        372              2202   1599  FALL       1
I__2443/I                               LocalMux                       0              2202   1599  FALL       1
I__2443/O                               LocalMux                     309              2511   1599  FALL       1
I__2449/I                               InMux                          0              2511   1599  FALL       1
I__2449/O                               InMux                        217              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in3    LogicCell40_SEQ_MODE_0000      0              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1599  FALL      16
I__1452/I                               LocalMux                       0              3016   1901  FALL       1
I__1452/O                               LocalMux                     309              3324   1901  FALL       1
I__1459/I                               InMux                          0              3324   1901  FALL       1
I__1459/O                               InMux                        217              3542   1901  FALL       1
spi0.t_FSM_i12_LC_15_18_5/in1           LogicCell40_SEQ_MODE_1010      0              3542   1901  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i12_LC_15_18_5/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i13_LC_15_18_4/in0
Capture Clock    : spi0.t_FSM_i13_LC_15_18_4/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout      LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2427/I                               Odrv4                          0              1831   1599  FALL       1
I__2427/O                               Odrv4                        372              2202   1599  FALL       1
I__2443/I                               LocalMux                       0              2202   1599  FALL       1
I__2443/O                               LocalMux                     309              2511   1599  FALL       1
I__2449/I                               InMux                          0              2511   1599  FALL       1
I__2449/O                               InMux                        217              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in3    LogicCell40_SEQ_MODE_0000      0              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1599  FALL      16
I__1452/I                               LocalMux                       0              3016   1901  FALL       1
I__1452/O                               LocalMux                     309              3324   1901  FALL       1
I__1460/I                               InMux                          0              3324   1901  FALL       1
I__1460/O                               InMux                        217              3542   1901  FALL       1
spi0.t_FSM_i13_LC_15_18_4/in0           LogicCell40_SEQ_MODE_1010      0              3542   1901  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i13_LC_15_18_4/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i14_LC_15_18_3/in1
Capture Clock    : spi0.t_FSM_i14_LC_15_18_3/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout      LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2427/I                               Odrv4                          0              1831   1599  FALL       1
I__2427/O                               Odrv4                        372              2202   1599  FALL       1
I__2443/I                               LocalMux                       0              2202   1599  FALL       1
I__2443/O                               LocalMux                     309              2511   1599  FALL       1
I__2449/I                               InMux                          0              2511   1599  FALL       1
I__2449/O                               InMux                        217              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in3    LogicCell40_SEQ_MODE_0000      0              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1599  FALL      16
I__1452/I                               LocalMux                       0              3016   1901  FALL       1
I__1452/O                               LocalMux                     309              3324   1901  FALL       1
I__1461/I                               InMux                          0              3324   1901  FALL       1
I__1461/O                               InMux                        217              3542   1901  FALL       1
spi0.t_FSM_i14_LC_15_18_3/in1           LogicCell40_SEQ_MODE_1010      0              3542   1901  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i14_LC_15_18_3/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i15_LC_15_18_2/in0
Capture Clock    : spi0.t_FSM_i15_LC_15_18_2/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout      LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2427/I                               Odrv4                          0              1831   1599  FALL       1
I__2427/O                               Odrv4                        372              2202   1599  FALL       1
I__2443/I                               LocalMux                       0              2202   1599  FALL       1
I__2443/O                               LocalMux                     309              2511   1599  FALL       1
I__2449/I                               InMux                          0              2511   1599  FALL       1
I__2449/O                               InMux                        217              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in3    LogicCell40_SEQ_MODE_0000      0              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1599  FALL      16
I__1452/I                               LocalMux                       0              3016   1901  FALL       1
I__1452/O                               LocalMux                     309              3324   1901  FALL       1
I__1462/I                               InMux                          0              3324   1901  FALL       1
I__1462/O                               InMux                        217              3542   1901  FALL       1
spi0.t_FSM_i15_LC_15_18_2/in0           LogicCell40_SEQ_MODE_1010      0              3542   1901  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i15_LC_15_18_2/clk     LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i9_LC_15_18_1/in1
Capture Clock    : spi0.t_FSM_i9_LC_15_18_1/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout      LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2427/I                               Odrv4                          0              1831   1599  FALL       1
I__2427/O                               Odrv4                        372              2202   1599  FALL       1
I__2443/I                               LocalMux                       0              2202   1599  FALL       1
I__2443/O                               LocalMux                     309              2511   1599  FALL       1
I__2449/I                               InMux                          0              2511   1599  FALL       1
I__2449/O                               InMux                        217              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in3    LogicCell40_SEQ_MODE_0000      0              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1599  FALL      16
I__1452/I                               LocalMux                       0              3016   1901  FALL       1
I__1452/O                               LocalMux                     309              3324   1901  FALL       1
I__1463/I                               InMux                          0              3324   1901  FALL       1
I__1463/O                               InMux                        217              3542   1901  FALL       1
spi0.t_FSM_i9_LC_15_18_1/in1            LogicCell40_SEQ_MODE_1010      0              3542   1901  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2066/I                         Span4Mux_v                     0               652  RISE       1
I__2066/O                         Span4Mux_v                   351              1003  RISE       1
I__2078/I                         LocalMux                       0              1003  RISE       1
I__2078/O                         LocalMux                     330              1333  RISE       1
I__2090/I                         ClkMux                         0              1333  RISE       1
I__2090/O                         ClkMux                       309              1641  RISE       1
spi0.t_FSM_i9_LC_15_18_1/clk      LogicCell40_SEQ_MODE_1010      0              1641  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.rx__5_i1_LC_16_18_2/in3
Capture Clock    : spi0.rx__5_i1_LC_16_18_2/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2373/I                           LocalMux                       0              1831   1550  FALL       1
I__2373/O                           LocalMux                     309              2139   1550  FALL       1
I__2385/I                           InMux                          0              2139   1550  FALL       1
I__2385/O                           InMux                        217              2357   1550  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3       LogicCell40_SEQ_MODE_0000      0              2357   1550  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout     LogicCell40_SEQ_MODE_0000    288              2644   1550  FALL      23
I__2144/I                           Odrv4                          0              2644   1901  FALL       1
I__2144/O                           Odrv4                        372              3016   1901  FALL       1
I__2166/I                           LocalMux                       0              3016   1901  FALL       1
I__2166/O                           LocalMux                     309              3324   1901  FALL       1
I__2171/I                           InMux                          0              3324   1901  FALL       1
I__2171/O                           InMux                        217              3542   1901  FALL       1
spi0.rx__5_i1_LC_16_18_2/in3        LogicCell40_SEQ_MODE_1000      0              3542   1901  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2071/I                         Span4Mux_v                     0               652  RISE       1
I__2071/O                         Span4Mux_v                   351              1003  RISE       1
I__2083/I                         LocalMux                       0              1003  RISE       1
I__2083/O                         LocalMux                     330              1333  RISE       1
I__2093/I                         ClkMux                         0              1333  RISE       1
I__2093/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i1_LC_16_18_2/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.rx__5_i7_LC_16_18_5/in0
Capture Clock    : spi0.rx__5_i7_LC_16_18_5/clk
Hold Constraint  : 0p
Path slack       : 1901p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2373/I                           LocalMux                       0              1831   1550  FALL       1
I__2373/O                           LocalMux                     309              2139   1550  FALL       1
I__2385/I                           InMux                          0              2139   1550  FALL       1
I__2385/O                           InMux                        217              2357   1550  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3       LogicCell40_SEQ_MODE_0000      0              2357   1550  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout     LogicCell40_SEQ_MODE_0000    288              2644   1550  FALL      23
I__2144/I                           Odrv4                          0              2644   1901  FALL       1
I__2144/O                           Odrv4                        372              3016   1901  FALL       1
I__2166/I                           LocalMux                       0              3016   1901  FALL       1
I__2166/O                           LocalMux                     309              3324   1901  FALL       1
I__2172/I                           InMux                          0              3324   1901  FALL       1
I__2172/O                           InMux                        217              3542   1901  FALL       1
spi0.rx__5_i7_LC_16_18_5/in0        LogicCell40_SEQ_MODE_1000      0              3542   1901  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2071/I                         Span4Mux_v                     0               652  RISE       1
I__2071/O                         Span4Mux_v                   351              1003  RISE       1
I__2083/I                         LocalMux                       0              1003  RISE       1
I__2083/O                         LocalMux                     330              1333  RISE       1
I__2093/I                         ClkMux                         0              1333  RISE       1
I__2093/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i7_LC_16_18_5/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_16_17_2/in3
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_16_17_2/clk
Hold Constraint  : 0p
Path slack       : 1922p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1620
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1620

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2378/I                                                  Odrv4                          0              1831   1157  FALL       1
I__2378/O                                                  Odrv4                        372              2202   1157  FALL       1
I__2398/I                                                  LocalMux                       0              2202   1403  FALL       1
I__2398/O                                                  LocalMux                     309              2511   1403  FALL       1
I__2405/I                                                  InMux                          0              2511   1403  FALL       1
I__2405/O                                                  InMux                        217              2728   1403  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2728   1403  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1922  FALL       7
I__2220/I                                                  LocalMux                       0              3016   1922  FALL       1
I__2220/O                                                  LocalMux                     309              3324   1922  FALL       1
I__2225/I                                                  InMux                          0              3324   1922  FALL       1
I__2225/O                                                  InMux                        217              3542   1922  FALL       1
spi0.Rx_Lower_Byte_i0_LC_16_17_2/in3                       LogicCell40_SEQ_MODE_1000      0              3542   1922  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_17_2/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_16_17_0/in3
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_16_17_0/clk
Hold Constraint  : 0p
Path slack       : 1922p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1620
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1620

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2378/I                                                  Odrv4                          0              1831   1157  FALL       1
I__2378/O                                                  Odrv4                        372              2202   1157  FALL       1
I__2398/I                                                  LocalMux                       0              2202   1403  FALL       1
I__2398/O                                                  LocalMux                     309              2511   1403  FALL       1
I__2405/I                                                  InMux                          0              2511   1403  FALL       1
I__2405/O                                                  InMux                        217              2728   1403  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2728   1403  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1922  FALL       7
I__2220/I                                                  LocalMux                       0              3016   1922  FALL       1
I__2220/O                                                  LocalMux                     309              3324   1922  FALL       1
I__2226/I                                                  InMux                          0              3324   1922  FALL       1
I__2226/O                                                  InMux                        217              3542   1922  FALL       1
spi0.Rx_Lower_Byte_i1_LC_16_17_0/in3                       LogicCell40_SEQ_MODE_1000      0              3542   1922  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_17_0/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_16_17_1/in0
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_16_17_1/clk
Hold Constraint  : 0p
Path slack       : 1922p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1620
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1620

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2378/I                                                  Odrv4                          0              1831   1157  FALL       1
I__2378/O                                                  Odrv4                        372              2202   1157  FALL       1
I__2398/I                                                  LocalMux                       0              2202   1403  FALL       1
I__2398/O                                                  LocalMux                     309              2511   1403  FALL       1
I__2405/I                                                  InMux                          0              2511   1403  FALL       1
I__2405/O                                                  InMux                        217              2728   1403  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2728   1403  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1922  FALL       7
I__2220/I                                                  LocalMux                       0              3016   1922  FALL       1
I__2220/O                                                  LocalMux                     309              3324   1922  FALL       1
I__2227/I                                                  InMux                          0              3324   1922  FALL       1
I__2227/O                                                  InMux                        217              3542   1922  FALL       1
spi0.Rx_Lower_Byte_i4_LC_16_17_1/in0                       LogicCell40_SEQ_MODE_1000      0              3542   1922  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2054/I                             Odrv12                         0                 0  RISE       1
I__2054/O                             Odrv12                       491               491  RISE       1
I__2062/I                             Span12Mux_h                    0               491  RISE       1
I__2062/O                             Span12Mux_h                  491               982  RISE       1
I__2074/I                             LocalMux                       0               982  RISE       1
I__2074/O                             LocalMux                     330              1312  RISE       1
I__2086/I                             ClkMux                         0              1312  RISE       1
I__2086/O                             ClkMux                       309              1620  RISE       1
spi0.Rx_Lower_Byte_i4_LC_16_17_1/clk  LogicCell40_SEQ_MODE_1000      0              1620  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_16_16_2/in3
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_16_16_2/clk
Hold Constraint  : 0p
Path slack       : 1950p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1592
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1592

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2378/I                                                  Odrv4                          0              1831   1157  FALL       1
I__2378/O                                                  Odrv4                        372              2202   1157  FALL       1
I__2398/I                                                  LocalMux                       0              2202   1403  FALL       1
I__2398/O                                                  LocalMux                     309              2511   1403  FALL       1
I__2405/I                                                  InMux                          0              2511   1403  FALL       1
I__2405/O                                                  InMux                        217              2728   1403  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2728   1403  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1922  FALL       7
I__2219/I                                                  LocalMux                       0              3016   1950  FALL       1
I__2219/O                                                  LocalMux                     309              3324   1950  FALL       1
I__2221/I                                                  InMux                          0              3324   1950  FALL       1
I__2221/O                                                  InMux                        217              3542   1950  FALL       1
spi0.Rx_Lower_Byte_i2_LC_16_16_2/in3                       LogicCell40_SEQ_MODE_1000      0              3542   1950  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i2_LC_16_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_16_16_1/in0
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_16_16_1/clk
Hold Constraint  : 0p
Path slack       : 1950p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1592
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1592

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2378/I                                                  Odrv4                          0              1831   1157  FALL       1
I__2378/O                                                  Odrv4                        372              2202   1157  FALL       1
I__2398/I                                                  LocalMux                       0              2202   1403  FALL       1
I__2398/O                                                  LocalMux                     309              2511   1403  FALL       1
I__2405/I                                                  InMux                          0              2511   1403  FALL       1
I__2405/O                                                  InMux                        217              2728   1403  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2728   1403  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1922  FALL       7
I__2219/I                                                  LocalMux                       0              3016   1950  FALL       1
I__2219/O                                                  LocalMux                     309              3324   1950  FALL       1
I__2222/I                                                  InMux                          0              3324   1950  FALL       1
I__2222/O                                                  InMux                        217              3542   1950  FALL       1
spi0.Rx_Lower_Byte_i5_LC_16_16_1/in0                       LogicCell40_SEQ_MODE_1000      0              3542   1950  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i5_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_16_16_6/in3
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_16_16_6/clk
Hold Constraint  : 0p
Path slack       : 1950p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1592
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1592

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2378/I                                                  Odrv4                          0              1831   1157  FALL       1
I__2378/O                                                  Odrv4                        372              2202   1157  FALL       1
I__2398/I                                                  LocalMux                       0              2202   1403  FALL       1
I__2398/O                                                  LocalMux                     309              2511   1403  FALL       1
I__2405/I                                                  InMux                          0              2511   1403  FALL       1
I__2405/O                                                  InMux                        217              2728   1403  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2728   1403  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1922  FALL       7
I__2219/I                                                  LocalMux                       0              3016   1950  FALL       1
I__2219/O                                                  LocalMux                     309              3324   1950  FALL       1
I__2223/I                                                  InMux                          0              3324   1950  FALL       1
I__2223/O                                                  InMux                        217              3542   1950  FALL       1
spi0.Rx_Lower_Byte_i6_LC_16_16_6/in3                       LogicCell40_SEQ_MODE_1000      0              3542   1950  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_16_16_0/in3
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_16_16_0/clk
Hold Constraint  : 0p
Path slack       : 1950p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1592
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1592

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout                         LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2378/I                                                  Odrv4                          0              1831   1157  FALL       1
I__2378/O                                                  Odrv4                        372              2202   1157  FALL       1
I__2398/I                                                  LocalMux                       0              2202   1403  FALL       1
I__2398/O                                                  LocalMux                     309              2511   1403  FALL       1
I__2405/I                                                  InMux                          0              2511   1403  FALL       1
I__2405/O                                                  InMux                        217              2728   1403  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2728   1403  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1922  FALL       7
I__2219/I                                                  LocalMux                       0              3016   1950  FALL       1
I__2219/O                                                  LocalMux                     309              3324   1950  FALL       1
I__2224/I                                                  InMux                          0              3324   1950  FALL       1
I__2224/O                                                  InMux                        217              3542   1950  FALL       1
spi0.Rx_Lower_Byte_i7_LC_16_16_0/in3                       LogicCell40_SEQ_MODE_1000      0              3542   1950  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                             Odrv4                          0                 0  RISE       1
I__2053/O                             Odrv4                        351               351  RISE       1
I__2061/I                             Span4Mux_h                     0               351  RISE       1
I__2061/O                             Span4Mux_h                   302               652  RISE       1
I__2072/I                             Span4Mux_h                     0               652  RISE       1
I__2072/O                             Span4Mux_h                   302               954  RISE       1
I__2084/I                             LocalMux                       0               954  RISE       1
I__2084/O                             LocalMux                     330              1283  RISE       1
I__2094/I                             ClkMux                         0              1283  RISE       1
I__2094/O                             ClkMux                       309              1592  RISE       1
spi0.Rx_Lower_Byte_i7_LC_16_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1592  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i6_LC_14_16_3/in3
Capture Clock    : spi0.t_FSM_i6_LC_14_16_3/clk
Hold Constraint  : 0p
Path slack       : 1978p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1437
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3268
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2424/I                           LocalMux                       0              1831    778  FALL       1
I__2424/O                           LocalMux                     309              2139    778  FALL       1
I__2438/I                           InMux                          0              2139    778  FALL       1
I__2438/O                           InMux                        217              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/in0        LogicCell40_SEQ_MODE_0000      0              2357    778  FALL       1
spi0.i1_4_lut_LC_14_17_6/lcout      LogicCell40_SEQ_MODE_0000    386              2742   1326  FALL      15
I__1430/I                           LocalMux                       0              2742   1978  FALL       1
I__1430/O                           LocalMux                     309              3051   1978  FALL       1
I__1439/I                           InMux                          0              3051   1978  FALL       1
I__1439/O                           InMux                        217              3268   1978  FALL       1
spi0.t_FSM_i6_LC_14_16_3/in3        LogicCell40_SEQ_MODE_1010      0              3268   1978  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i6_LC_14_16_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.busy_86_LC_16_19_1/in0
Capture Clock    : spi0.busy_86_LC_16_19_1/clk
Hold Constraint  : 0p
Path slack       : 2090p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3380
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1010    540              2483   1333  FALL      12
I__2114/I                           Odrv4                          0              2483   2090  FALL       1
I__2114/O                           Odrv4                        372              2854   2090  FALL       1
I__2125/I                           LocalMux                       0              2854   2090  FALL       1
I__2125/O                           LocalMux                     309              3163   2090  FALL       1
I__2129/I                           InMux                          0              3163   2090  FALL       1
I__2129/O                           InMux                        217              3380   2090  FALL       1
spi0.busy_86_LC_16_19_1/in0         LogicCell40_SEQ_MODE_1000      0              3380   2090  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2064/I                         LocalMux                       0               652  RISE       1
I__2064/O                         LocalMux                     330               982  RISE       1
I__2075/I                         ClkMux                         0               982  RISE       1
I__2075/O                         ClkMux                       309              1290  RISE       1
spi0.busy_86_LC_16_19_1/clk       LogicCell40_SEQ_MODE_1000      0              1290  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.CS_w_79_LC_14_19_2/sr
Capture Clock    : spi0.CS_w_79_LC_14_19_2/clk
Hold Constraint  : 0p
Path slack       : 2105p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1129
- Setup Time                                         -197
--------------------------------------------------   ---- 
End-of-path required time (ps)                        932

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1206
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2379/I                           Odrv12                         0              1831   2105  FALL       1
I__2379/O                           Odrv12                       540              2371   2105  FALL       1
I__2400/I                           LocalMux                       0              2371   2105  FALL       1
I__2400/O                           LocalMux                     309              2679   2105  FALL       1
I__2407/I                           SRMux                          0              2679   2105  FALL       1
I__2407/O                           SRMux                        358              3037   2105  FALL       1
spi0.CS_w_79_LC_14_19_2/sr          LogicCell40_SEQ_MODE_1001      0              3037   2105  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2051/I                         Odrv12                         0                 0  RISE       1
I__2051/O                         Odrv12                       491               491  RISE       1
I__2058/I                         LocalMux                       0               491  RISE       1
I__2058/O                         LocalMux                     330               821  RISE       1
I__2067/I                         ClkMux                         0               821  RISE       1
I__2067/O                         ClkMux                       309              1129  RISE       1
spi0.CS_w_79_LC_14_19_2/clk       LogicCell40_SEQ_MODE_1001      0              1129  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i9_LC_15_15_1/lcout
Path End         : spi0.tx_shift_reg_i10_LC_16_15_1/in0
Capture Clock    : spi0.tx_shift_reg_i10_LC_16_15_1/clk
Hold Constraint  : 0p
Path slack       : 2182p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1227
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1227

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1971
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3409
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i9_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i9_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2511   2181  FALL       1
I__1809/I                              Odrv4                          0              2511   2181  FALL       1
I__1809/O                              Odrv4                        372              2883   2181  FALL       1
I__1810/I                              LocalMux                       0              2883   2181  FALL       1
I__1810/O                              LocalMux                     309              3191   2181  FALL       1
I__1811/I                              InMux                          0              3191   2181  FALL       1
I__1811/O                              InMux                        217              3409   2181  FALL       1
spi0.tx_shift_reg_i10_LC_16_15_1/in0   LogicCell40_SEQ_MODE_1000      0              3409   2181  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i10_LC_16_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i14_LC_16_15_7/lcout
Path End         : spi0.tx_shift_reg_i15_LC_15_14_0/sr
Capture Clock    : spi0.tx_shift_reg_i15_LC_15_14_0/clk
Hold Constraint  : 0p
Path slack       : 2218p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1971
- Setup Time                                         -197
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1773

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1227
+ Clock To Q                                         540
+ Data Path Delay                                   2224
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3991
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i14_LC_16_15_7/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i14_LC_16_15_7/lcout  LogicCell40_SEQ_MODE_1000    540              1767   2217  FALL       1
I__1779/I                               Odrv4                          0              1767   2217  FALL       1
I__1779/O                               Odrv4                        372              2139   2217  FALL       1
I__1780/I                               LocalMux                       0              2139   2217  FALL       1
I__1780/O                               LocalMux                     309              2448   2217  FALL       1
I__1781/I                               InMux                          0              2448   2217  FALL       1
I__1781/O                               InMux                        217              2665   2217  FALL       1
spi0.i1_2_lut_adj_18_LC_15_16_6/in3     LogicCell40_SEQ_MODE_0000      0              2665   2217  FALL       1
spi0.i1_2_lut_adj_18_LC_15_16_6/lcout   LogicCell40_SEQ_MODE_0000    288              2953   2217  FALL       1
I__1340/I                               Odrv4                          0              2953   2217  FALL       1
I__1340/O                               Odrv4                        372              3324   2217  FALL       1
I__1341/I                               LocalMux                       0              3324   2217  FALL       1
I__1341/O                               LocalMux                     309              3633   2217  FALL       1
I__1342/I                               SRMux                          0              3633   2217  FALL       1
I__1342/O                               SRMux                        358              3991   2217  FALL       1
spi0.tx_shift_reg_i15_LC_15_14_0/sr     LogicCell40_SEQ_MODE_1001      0              3991   2217  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                             Odrv4                          0                 0  FALL       1
I__2050/O                             Odrv4                        372               372  FALL       1
I__2057/I                             Span4Mux_h                     0               372  FALL       1
I__2057/O                             Span4Mux_h                   316               687  FALL       1
I__2066/I                             Span4Mux_v                     0               687  FALL       1
I__2066/O                             Span4Mux_v                   372              1059  FALL       1
I__2080/I                             Span4Mux_v                     0              1059  FALL       1
I__2080/O                             Span4Mux_v                   372              1431  FALL       1
I__2092/I                             LocalMux                       0              1431  FALL       1
I__2092/O                             LocalMux                     309              1739  FALL       1
I__2100/I                             ClkMux                         0              1739  FALL       1
I__2100/O                             ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i15C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i15C/O           INV                            0              1971  RISE       1
spi0.tx_shift_reg_i15_LC_15_14_0/clk  LogicCell40_SEQ_MODE_1001      0              1971  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.CS_w_79_LC_14_19_2/in1
Capture Clock    : spi0.CS_w_79_LC_14_19_2/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1129
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3380
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1010    540              2483   1333  FALL      12
I__2113/I                           Odrv4                          0              2483   2251  FALL       1
I__2113/O                           Odrv4                        372              2854   2251  FALL       1
I__2124/I                           LocalMux                       0              2854   2251  FALL       1
I__2124/O                           LocalMux                     309              3163   2251  FALL       1
I__2128/I                           InMux                          0              3163   2251  FALL       1
I__2128/O                           InMux                        217              3380   2251  FALL       1
spi0.CS_w_79_LC_14_19_2/in1         LogicCell40_SEQ_MODE_1001      0              3380   2251  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2051/I                         Odrv12                         0                 0  RISE       1
I__2051/O                         Odrv12                       491               491  RISE       1
I__2058/I                         LocalMux                       0               491  RISE       1
I__2058/O                         LocalMux                     330               821  RISE       1
I__2067/I                         ClkMux                         0               821  RISE       1
I__2067/O                         ClkMux                       309              1129  RISE       1
spi0.CS_w_79_LC_14_19_2/clk       LogicCell40_SEQ_MODE_1001      0              1129  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.t_FSM_i6_LC_14_16_3/in1
Capture Clock    : spi0.t_FSM_i6_LC_14_16_3/clk
Hold Constraint  : 0p
Path slack       : 2624p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   2083
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3914
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout      LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      18
I__2427/I                               Odrv4                          0              1831   1599  FALL       1
I__2427/O                               Odrv4                        372              2202   1599  FALL       1
I__2443/I                               LocalMux                       0              2202   1599  FALL       1
I__2443/O                               LocalMux                     309              2511   1599  FALL       1
I__2449/I                               InMux                          0              2511   1599  FALL       1
I__2449/O                               InMux                        217              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/in3    LogicCell40_SEQ_MODE_0000      0              2728   1599  FALL       1
spi0.mux_514_i2_4_lut_LC_14_18_7/lcout  LogicCell40_SEQ_MODE_0000    288              3016   1599  FALL      16
I__1454/I                               Odrv4                          0              3016   2623  FALL       1
I__1454/O                               Odrv4                        372              3387   2623  FALL       1
I__1467/I                               LocalMux                       0              3387   2623  FALL       1
I__1467/O                               LocalMux                     309              3696   2623  FALL       1
I__1472/I                               InMux                          0              3696   2623  FALL       1
I__1472/O                               InMux                        217              3914   2623  FALL       1
spi0.t_FSM_i6_LC_14_16_3/in1            LogicCell40_SEQ_MODE_1010      0              3914   2623  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.t_FSM_i6_LC_14_16_3/clk      LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.state_reg_i1_LC_14_16_1/in1
Capture Clock    : spi0.state_reg_i1_LC_14_16_1/clk
Hold Constraint  : 0p
Path slack       : 2624p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1290
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1290

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   2083
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3914
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              1831    414  FALL      30
I__2377/I                           Odrv4                          0              1831   1929  FALL       1
I__2377/O                           Odrv4                        372              2202   1929  FALL       1
I__2396/I                           LocalMux                       0              2202   1929  FALL       1
I__2396/O                           LocalMux                     309              2511   1929  FALL       1
I__2403/I                           InMux                          0              2511   1929  FALL       1
I__2403/O                           InMux                        217              2728   1929  FALL       1
spi0.i3240_4_lut_LC_14_18_6/in3     LogicCell40_SEQ_MODE_0000      0              2728   1929  FALL       1
spi0.i3240_4_lut_LC_14_18_6/lcout   LogicCell40_SEQ_MODE_0000    288              3016   2623  FALL       1
I__1092/I                           Odrv4                          0              3016   2623  FALL       1
I__1092/O                           Odrv4                        372              3387   2623  FALL       1
I__1093/I                           LocalMux                       0              3387   2623  FALL       1
I__1093/O                           LocalMux                     309              3696   2623  FALL       1
I__1094/I                           InMux                          0              3696   2623  FALL       1
I__1094/O                           InMux                        217              3914   2623  FALL       1
spi0.state_reg_i1_LC_14_16_1/in1    LogicCell40_SEQ_MODE_1010      0              3914   2623  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i5_LC_15_16_2/in2
Capture Clock    : spi0.tx_shift_reg_i5_LC_15_16_2/clk
Hold Constraint  : -500000p
Path slack       : 500337p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2286
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -497714

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    792
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2623
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                                    LocalMux                       0              1831  500337  FALL       1
I__2373/O                                    LocalMux                     309              2139  500337  FALL       1
I__2384/I                                    InMux                          0              2139  500337  FALL       1
I__2384/O                                    InMux                        217              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in3    LogicCell40_SEQ_MODE_0000      0              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/ltout  LogicCell40_SEQ_MODE_0000    267              2623  500337  RISE       1
I__1350/I                                    CascadeMux                     0              2623  500337  RISE       1
I__1350/O                                    CascadeMux                     0              2623  500337  RISE       1
spi0.tx_shift_reg_i5_LC_15_16_2/in2          LogicCell40_SEQ_MODE_1000      0              2623  500337  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i5_LC_15_16_2/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i1_LC_15_16_0/in1
Capture Clock    : spi0.tx_shift_reg_i1_LC_15_16_0/clk
Hold Constraint  : -500000p
Path slack       : 500884p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2286
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -497714

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                            LocalMux                       0              1831  500337  FALL       1
I__2373/O                            LocalMux                     309              2139  500337  FALL       1
I__2385/I                            InMux                          0              2139  500884  FALL       1
I__2385/O                            InMux                        217              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3        LogicCell40_SEQ_MODE_0000      0              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout      LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      23
I__2138/I                            LocalMux                       0              2644  500884  FALL       1
I__2138/O                            LocalMux                     309              2953  500884  FALL       1
I__2145/I                            InMux                          0              2953  500884  FALL       1
I__2145/O                            InMux                        217              3170  500884  FALL       1
spi0.tx_shift_reg_i1_LC_15_16_0/in1  LogicCell40_SEQ_MODE_1000      0              3170  500884  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i1_LC_15_16_0/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i2_LC_15_16_4/in1
Capture Clock    : spi0.tx_shift_reg_i2_LC_15_16_4/clk
Hold Constraint  : -500000p
Path slack       : 500884p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2286
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -497714

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                            LocalMux                       0              1831  500337  FALL       1
I__2373/O                            LocalMux                     309              2139  500337  FALL       1
I__2385/I                            InMux                          0              2139  500884  FALL       1
I__2385/O                            InMux                        217              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3        LogicCell40_SEQ_MODE_0000      0              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout      LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      23
I__2138/I                            LocalMux                       0              2644  500884  FALL       1
I__2138/O                            LocalMux                     309              2953  500884  FALL       1
I__2146/I                            InMux                          0              2953  500884  FALL       1
I__2146/O                            InMux                        217              3170  500884  FALL       1
spi0.tx_shift_reg_i2_LC_15_16_4/in1  LogicCell40_SEQ_MODE_1000      0              3170  500884  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i2_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i3_LC_15_16_7/in2
Capture Clock    : spi0.tx_shift_reg_i3_LC_15_16_7/clk
Hold Constraint  : -500000p
Path slack       : 500884p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2286
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -497714

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                            LocalMux                       0              1831  500337  FALL       1
I__2373/O                            LocalMux                     309              2139  500337  FALL       1
I__2385/I                            InMux                          0              2139  500884  FALL       1
I__2385/O                            InMux                        217              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3        LogicCell40_SEQ_MODE_0000      0              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout      LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      23
I__2138/I                            LocalMux                       0              2644  500884  FALL       1
I__2138/O                            LocalMux                     309              2953  500884  FALL       1
I__2147/I                            InMux                          0              2953  500884  FALL       1
I__2147/O                            InMux                        217              3170  500884  FALL       1
I__2167/I                            CascadeMux                     0              3170  500884  FALL       1
I__2167/O                            CascadeMux                     0              3170  500884  FALL       1
spi0.tx_shift_reg_i3_LC_15_16_7/in2  LogicCell40_SEQ_MODE_1000      0              3170  500884  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i3_LC_15_16_7/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i4_LC_15_16_3/in2
Capture Clock    : spi0.tx_shift_reg_i4_LC_15_16_3/clk
Hold Constraint  : -500000p
Path slack       : 500884p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2286
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -497714

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                            LocalMux                       0              1831  500337  FALL       1
I__2373/O                            LocalMux                     309              2139  500337  FALL       1
I__2385/I                            InMux                          0              2139  500884  FALL       1
I__2385/O                            InMux                        217              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3        LogicCell40_SEQ_MODE_0000      0              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout      LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      23
I__2138/I                            LocalMux                       0              2644  500884  FALL       1
I__2138/O                            LocalMux                     309              2953  500884  FALL       1
I__2148/I                            InMux                          0              2953  500884  FALL       1
I__2148/O                            InMux                        217              3170  500884  FALL       1
I__2168/I                            CascadeMux                     0              3170  500884  FALL       1
I__2168/O                            CascadeMux                     0              3170  500884  FALL       1
spi0.tx_shift_reg_i4_LC_15_16_3/in2  LogicCell40_SEQ_MODE_1000      0              3170  500884  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i4_LC_15_16_3/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i5_LC_15_16_2/in3
Capture Clock    : spi0.tx_shift_reg_i5_LC_15_16_2/clk
Hold Constraint  : -500000p
Path slack       : 500884p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2286
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -497714

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                            LocalMux                       0              1831  500337  FALL       1
I__2373/O                            LocalMux                     309              2139  500337  FALL       1
I__2385/I                            InMux                          0              2139  500884  FALL       1
I__2385/O                            InMux                        217              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3        LogicCell40_SEQ_MODE_0000      0              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout      LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      23
I__2138/I                            LocalMux                       0              2644  500884  FALL       1
I__2138/O                            LocalMux                     309              2953  500884  FALL       1
I__2149/I                            InMux                          0              2953  500884  FALL       1
I__2149/O                            InMux                        217              3170  500884  FALL       1
spi0.tx_shift_reg_i5_LC_15_16_2/in3  LogicCell40_SEQ_MODE_1000      0              3170  500884  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i5_LC_15_16_2/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i1_LC_15_16_0/in3
Capture Clock    : spi0.tx_shift_reg_i1_LC_15_16_0/clk
Hold Constraint  : -500000p
Path slack       : 500884p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2286
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -497714

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                                    LocalMux                       0              1831  500337  FALL       1
I__2373/O                                    LocalMux                     309              2139  500337  FALL       1
I__2384/I                                    InMux                          0              2139  500337  FALL       1
I__2384/O                                    InMux                        217              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in3    LogicCell40_SEQ_MODE_0000      0              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      14
I__1783/I                                    LocalMux                       0              2644  500884  FALL       1
I__1783/O                                    LocalMux                     309              2953  500884  FALL       1
I__1787/I                                    InMux                          0              2953  500884  FALL       1
I__1787/O                                    InMux                        217              3170  500884  FALL       1
spi0.tx_shift_reg_i1_LC_15_16_0/in3          LogicCell40_SEQ_MODE_1000      0              3170  500884  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i1_LC_15_16_0/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i2_LC_15_16_4/in3
Capture Clock    : spi0.tx_shift_reg_i2_LC_15_16_4/clk
Hold Constraint  : -500000p
Path slack       : 500884p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2286
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -497714

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                                    LocalMux                       0              1831  500337  FALL       1
I__2373/O                                    LocalMux                     309              2139  500337  FALL       1
I__2384/I                                    InMux                          0              2139  500337  FALL       1
I__2384/O                                    InMux                        217              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in3    LogicCell40_SEQ_MODE_0000      0              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      14
I__1783/I                                    LocalMux                       0              2644  500884  FALL       1
I__1783/O                                    LocalMux                     309              2953  500884  FALL       1
I__1788/I                                    InMux                          0              2953  500884  FALL       1
I__1788/O                                    InMux                        217              3170  500884  FALL       1
spi0.tx_shift_reg_i2_LC_15_16_4/in3          LogicCell40_SEQ_MODE_1000      0              3170  500884  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i2_LC_15_16_4/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i3_LC_15_16_7/in0
Capture Clock    : spi0.tx_shift_reg_i3_LC_15_16_7/clk
Hold Constraint  : -500000p
Path slack       : 500884p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2286
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -497714

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                                    LocalMux                       0              1831  500337  FALL       1
I__2373/O                                    LocalMux                     309              2139  500337  FALL       1
I__2384/I                                    InMux                          0              2139  500337  FALL       1
I__2384/O                                    InMux                        217              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in3    LogicCell40_SEQ_MODE_0000      0              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      14
I__1783/I                                    LocalMux                       0              2644  500884  FALL       1
I__1783/O                                    LocalMux                     309              2953  500884  FALL       1
I__1789/I                                    InMux                          0              2953  500884  FALL       1
I__1789/O                                    InMux                        217              3170  500884  FALL       1
spi0.tx_shift_reg_i3_LC_15_16_7/in0          LogicCell40_SEQ_MODE_1000      0              3170  500884  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i3_LC_15_16_7/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i4_LC_15_16_3/in0
Capture Clock    : spi0.tx_shift_reg_i4_LC_15_16_3/clk
Hold Constraint  : -500000p
Path slack       : 500884p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              2286
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -497714

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                                    LocalMux                       0              1831  500337  FALL       1
I__2373/O                                    LocalMux                     309              2139  500337  FALL       1
I__2384/I                                    InMux                          0              2139  500337  FALL       1
I__2384/O                                    InMux                        217              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in3    LogicCell40_SEQ_MODE_0000      0              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      14
I__1783/I                                    LocalMux                       0              2644  500884  FALL       1
I__1783/O                                    LocalMux                     309              2953  500884  FALL       1
I__1790/I                                    InMux                          0              2953  500884  FALL       1
I__1790/O                                    InMux                        217              3170  500884  FALL       1
spi0.tx_shift_reg_i4_LC_15_16_3/in0          LogicCell40_SEQ_MODE_1000      0              3170  500884  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2065/I                            Span4Mux_h                     0               687  FALL       1
I__2065/O                            Span4Mux_h                   316              1003  FALL       1
I__2077/I                            Span4Mux_v                     0              1003  FALL       1
I__2077/O                            Span4Mux_v                   372              1375  FALL       1
I__2089/I                            Span4Mux_v                     0              1375  FALL       1
I__2089/O                            Span4Mux_v                   372              1746  FALL       1
I__2098/I                            LocalMux                       0              1746  FALL       1
I__2098/O                            LocalMux                     309              2055  FALL       1
I__2101/I                            ClkMux                         0              2055  FALL       1
I__2101/O                            ClkMux                       231              2286  FALL       1
INVspi0.tx_shift_reg_i1C/I           INV                            0              2286  FALL       1
INVspi0.tx_shift_reg_i1C/O           INV                            0              2286  RISE       5
spi0.tx_shift_reg_i4_LC_15_16_3/clk  LogicCell40_SEQ_MODE_1000      0              2286  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i0_LC_17_16_0/in3
Capture Clock    : spi0.tx_shift_reg_i0_LC_17_16_0/clk
Hold Constraint  : -500000p
Path slack       : 501185p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1543
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498457

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2378/I                            Odrv4                          0              1831  501185  FALL       1
I__2378/O                            Odrv4                        372              2202  501185  FALL       1
I__2397/I                            LocalMux                       0              2202  501185  FALL       1
I__2397/O                            LocalMux                     309              2511  501185  FALL       1
I__2404/I                            InMux                          0              2511  501185  FALL       1
I__2404/O                            InMux                        217              2728  501185  FALL       1
spi0.tx_shift_reg_i0_LC_17_16_0/in3  LogicCell40_SEQ_MODE_1000      0              2728  501185  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2053/I                            Odrv4                          0                 0  FALL       1
I__2053/O                            Odrv4                        372               372  FALL       1
I__2061/I                            Span4Mux_h                     0               372  FALL       1
I__2061/O                            Span4Mux_h                   316               687  FALL       1
I__2073/I                            Span4Mux_h                     0               687  FALL       1
I__2073/O                            Span4Mux_h                   316              1003  FALL       1
I__2085/I                            LocalMux                       0              1003  FALL       1
I__2085/O                            LocalMux                     309              1312  FALL       1
I__2095/I                            ClkMux                         0              1312  FALL       1
I__2095/O                            ClkMux                       231              1543  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1543  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1543  RISE       1
spi0.tx_shift_reg_i0_LC_17_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1543  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i6_LC_15_15_5/in3
Capture Clock    : spi0.tx_shift_reg_i6_LC_15_15_5/clk
Hold Constraint  : -500000p
Path slack       : 501199p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1971
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498029

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                                    LocalMux                       0              1831  500337  FALL       1
I__2373/O                                    LocalMux                     309              2139  500337  FALL       1
I__2384/I                                    InMux                          0              2139  500337  FALL       1
I__2384/O                                    InMux                        217              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in3    LogicCell40_SEQ_MODE_0000      0              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      14
I__1784/I                                    LocalMux                       0              2644  501199  FALL       1
I__1784/O                                    LocalMux                     309              2953  501199  FALL       1
I__1791/I                                    InMux                          0              2953  501199  FALL       1
I__1791/O                                    InMux                        217              3170  501199  FALL       1
spi0.tx_shift_reg_i6_LC_15_15_5/in3          LogicCell40_SEQ_MODE_1000      0              3170  501199  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i6_LC_15_15_5/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i7_LC_15_15_4/in0
Capture Clock    : spi0.tx_shift_reg_i7_LC_15_15_4/clk
Hold Constraint  : -500000p
Path slack       : 501199p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1971
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498029

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                                    LocalMux                       0              1831  500337  FALL       1
I__2373/O                                    LocalMux                     309              2139  500337  FALL       1
I__2384/I                                    InMux                          0              2139  500337  FALL       1
I__2384/O                                    InMux                        217              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in3    LogicCell40_SEQ_MODE_0000      0              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      14
I__1784/I                                    LocalMux                       0              2644  501199  FALL       1
I__1784/O                                    LocalMux                     309              2953  501199  FALL       1
I__1792/I                                    InMux                          0              2953  501199  FALL       1
I__1792/O                                    InMux                        217              3170  501199  FALL       1
spi0.tx_shift_reg_i7_LC_15_15_4/in0          LogicCell40_SEQ_MODE_1000      0              3170  501199  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i7_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i8_LC_15_15_2/in0
Capture Clock    : spi0.tx_shift_reg_i8_LC_15_15_2/clk
Hold Constraint  : -500000p
Path slack       : 501199p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1971
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498029

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                                    LocalMux                       0              1831  500337  FALL       1
I__2373/O                                    LocalMux                     309              2139  500337  FALL       1
I__2384/I                                    InMux                          0              2139  500337  FALL       1
I__2384/O                                    InMux                        217              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in3    LogicCell40_SEQ_MODE_0000      0              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      14
I__1784/I                                    LocalMux                       0              2644  501199  FALL       1
I__1784/O                                    LocalMux                     309              2953  501199  FALL       1
I__1793/I                                    InMux                          0              2953  501199  FALL       1
I__1793/O                                    InMux                        217              3170  501199  FALL       1
spi0.tx_shift_reg_i8_LC_15_15_2/in0          LogicCell40_SEQ_MODE_1000      0              3170  501199  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i8_LC_15_15_2/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i9_LC_15_15_1/in3
Capture Clock    : spi0.tx_shift_reg_i9_LC_15_15_1/clk
Hold Constraint  : -500000p
Path slack       : 501199p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1971
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498029

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                                    LocalMux                       0              1831  500337  FALL       1
I__2373/O                                    LocalMux                     309              2139  500337  FALL       1
I__2384/I                                    InMux                          0              2139  500337  FALL       1
I__2384/O                                    InMux                        217              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in3    LogicCell40_SEQ_MODE_0000      0              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      14
I__1784/I                                    LocalMux                       0              2644  501199  FALL       1
I__1784/O                                    LocalMux                     309              2953  501199  FALL       1
I__1794/I                                    InMux                          0              2953  501199  FALL       1
I__1794/O                                    InMux                        217              3170  501199  FALL       1
spi0.tx_shift_reg_i9_LC_15_15_1/in3          LogicCell40_SEQ_MODE_1000      0              3170  501199  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i9_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i6_LC_15_15_5/in1
Capture Clock    : spi0.tx_shift_reg_i6_LC_15_15_5/clk
Hold Constraint  : -500000p
Path slack       : 501199p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1971
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498029

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                            LocalMux                       0              1831  500337  FALL       1
I__2373/O                            LocalMux                     309              2139  500337  FALL       1
I__2385/I                            InMux                          0              2139  500884  FALL       1
I__2385/O                            InMux                        217              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3        LogicCell40_SEQ_MODE_0000      0              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout      LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      23
I__2139/I                            LocalMux                       0              2644  501199  FALL       1
I__2139/O                            LocalMux                     309              2953  501199  FALL       1
I__2150/I                            InMux                          0              2953  501199  FALL       1
I__2150/O                            InMux                        217              3170  501199  FALL       1
spi0.tx_shift_reg_i6_LC_15_15_5/in1  LogicCell40_SEQ_MODE_1000      0              3170  501199  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i6_LC_15_15_5/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i7_LC_15_15_4/in2
Capture Clock    : spi0.tx_shift_reg_i7_LC_15_15_4/clk
Hold Constraint  : -500000p
Path slack       : 501199p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1971
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498029

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                            LocalMux                       0              1831  500337  FALL       1
I__2373/O                            LocalMux                     309              2139  500337  FALL       1
I__2385/I                            InMux                          0              2139  500884  FALL       1
I__2385/O                            InMux                        217              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3        LogicCell40_SEQ_MODE_0000      0              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout      LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      23
I__2139/I                            LocalMux                       0              2644  501199  FALL       1
I__2139/O                            LocalMux                     309              2953  501199  FALL       1
I__2151/I                            InMux                          0              2953  501199  FALL       1
I__2151/O                            InMux                        217              3170  501199  FALL       1
I__2169/I                            CascadeMux                     0              3170  501199  FALL       1
I__2169/O                            CascadeMux                     0              3170  501199  FALL       1
spi0.tx_shift_reg_i7_LC_15_15_4/in2  LogicCell40_SEQ_MODE_1000      0              3170  501199  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i7_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i8_LC_15_15_2/in2
Capture Clock    : spi0.tx_shift_reg_i8_LC_15_15_2/clk
Hold Constraint  : -500000p
Path slack       : 501199p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1971
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498029

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                            LocalMux                       0              1831  500337  FALL       1
I__2373/O                            LocalMux                     309              2139  500337  FALL       1
I__2385/I                            InMux                          0              2139  500884  FALL       1
I__2385/O                            InMux                        217              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3        LogicCell40_SEQ_MODE_0000      0              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout      LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      23
I__2139/I                            LocalMux                       0              2644  501199  FALL       1
I__2139/O                            LocalMux                     309              2953  501199  FALL       1
I__2152/I                            InMux                          0              2953  501199  FALL       1
I__2152/O                            InMux                        217              3170  501199  FALL       1
I__2170/I                            CascadeMux                     0              3170  501199  FALL       1
I__2170/O                            CascadeMux                     0              3170  501199  FALL       1
spi0.tx_shift_reg_i8_LC_15_15_2/in2  LogicCell40_SEQ_MODE_1000      0              3170  501199  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i8_LC_15_15_2/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i9_LC_15_15_1/in1
Capture Clock    : spi0.tx_shift_reg_i9_LC_15_15_1/clk
Hold Constraint  : -500000p
Path slack       : 501199p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1971
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498029

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                            LocalMux                       0              1831  500337  FALL       1
I__2373/O                            LocalMux                     309              2139  500337  FALL       1
I__2385/I                            InMux                          0              2139  500884  FALL       1
I__2385/O                            InMux                        217              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3        LogicCell40_SEQ_MODE_0000      0              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout      LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      23
I__2139/I                            LocalMux                       0              2644  501199  FALL       1
I__2139/O                            LocalMux                     309              2953  501199  FALL       1
I__2153/I                            InMux                          0              2953  501199  FALL       1
I__2153/O                            InMux                        217              3170  501199  FALL       1
spi0.tx_shift_reg_i9_LC_15_15_1/in1  LogicCell40_SEQ_MODE_1000      0              3170  501199  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                            Odrv4                          0                 0  FALL       1
I__2050/O                            Odrv4                        372               372  FALL       1
I__2057/I                            Span4Mux_h                     0               372  FALL       1
I__2057/O                            Span4Mux_h                   316               687  FALL       1
I__2066/I                            Span4Mux_v                     0               687  FALL       1
I__2066/O                            Span4Mux_v                   372              1059  FALL       1
I__2079/I                            Span4Mux_v                     0              1059  FALL       1
I__2079/O                            Span4Mux_v                   372              1431  FALL       1
I__2091/I                            LocalMux                       0              1431  FALL       1
I__2091/O                            LocalMux                     309              1739  FALL       1
I__2099/I                            ClkMux                         0              1739  FALL       1
I__2099/O                            ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i9C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i9C/O           INV                            0              1971  RISE       4
spi0.tx_shift_reg_i9_LC_15_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1971  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_14_16_7/lcout
Path End         : spi0.tx_shift_reg_i0_LC_17_16_0/in1
Capture Clock    : spi0.tx_shift_reg_i0_LC_17_16_0/clk
Hold Constraint  : -500000p
Path slack       : 501354p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1543
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498457

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1066
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2897
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i2_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_14_16_7/lcout   LogicCell40_SEQ_MODE_1010    540              1831  500393  FALL      18
I__2426/I                            Odrv12                         0              1831  501354  FALL       1
I__2426/O                            Odrv12                       540              2371  501354  FALL       1
I__2441/I                            LocalMux                       0              2371  501354  FALL       1
I__2441/O                            LocalMux                     309              2679  501354  FALL       1
I__2447/I                            InMux                          0              2679  501354  FALL       1
I__2447/O                            InMux                        217              2897  501354  FALL       1
spi0.tx_shift_reg_i0_LC_17_16_0/in1  LogicCell40_SEQ_MODE_1000      0              2897  501354  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2053/I                            Odrv4                          0                 0  FALL       1
I__2053/O                            Odrv4                        372               372  FALL       1
I__2061/I                            Span4Mux_h                     0               372  FALL       1
I__2061/O                            Span4Mux_h                   316               687  FALL       1
I__2073/I                            Span4Mux_h                     0               687  FALL       1
I__2073/O                            Span4Mux_h                   316              1003  FALL       1
I__2085/I                            LocalMux                       0              1003  FALL       1
I__2085/O                            LocalMux                     309              1312  FALL       1
I__2095/I                            ClkMux                         0              1312  FALL       1
I__2095/O                            ClkMux                       231              1543  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1543  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1543  RISE       1
spi0.tx_shift_reg_i0_LC_17_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1543  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i15_LC_15_14_0/in3
Capture Clock    : spi0.tx_shift_reg_i15_LC_15_14_0/clk
Hold Constraint  : -500000p
Path slack       : 501571p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1971
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498029

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3542
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                                    LocalMux                       0              1831  500337  FALL       1
I__2373/O                                    LocalMux                     309              2139  500337  FALL       1
I__2384/I                                    InMux                          0              2139  500337  FALL       1
I__2384/O                                    InMux                        217              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in3    LogicCell40_SEQ_MODE_0000      0              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      14
I__1782/I                                    Odrv4                          0              2644  501571  FALL       1
I__1782/O                                    Odrv4                        372              3016  501571  FALL       1
I__1786/I                                    LocalMux                       0              3016  501571  FALL       1
I__1786/O                                    LocalMux                     309              3324  501571  FALL       1
I__1800/I                                    InMux                          0              3324  501571  FALL       1
I__1800/O                                    InMux                        217              3542  501571  FALL       1
spi0.tx_shift_reg_i15_LC_15_14_0/in3         LogicCell40_SEQ_MODE_1001      0              3542  501571  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                             Odrv4                          0                 0  FALL       1
I__2050/O                             Odrv4                        372               372  FALL       1
I__2057/I                             Span4Mux_h                     0               372  FALL       1
I__2057/O                             Span4Mux_h                   316               687  FALL       1
I__2066/I                             Span4Mux_v                     0               687  FALL       1
I__2066/O                             Span4Mux_v                   372              1059  FALL       1
I__2080/I                             Span4Mux_v                     0              1059  FALL       1
I__2080/O                             Span4Mux_v                   372              1431  FALL       1
I__2092/I                             LocalMux                       0              1431  FALL       1
I__2092/O                             LocalMux                     309              1739  FALL       1
I__2100/I                             ClkMux                         0              1739  FALL       1
I__2100/O                             ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i15C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i15C/O           INV                            0              1971  RISE       1
spi0.tx_shift_reg_i15_LC_15_14_0/clk  LogicCell40_SEQ_MODE_1001      0              1971  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i10_LC_16_15_1/in3
Capture Clock    : spi0.tx_shift_reg_i10_LC_16_15_1/clk
Hold Constraint  : -500000p
Path slack       : 501943p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1227
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498773

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                                    LocalMux                       0              1831  500337  FALL       1
I__2373/O                                    LocalMux                     309              2139  500337  FALL       1
I__2384/I                                    InMux                          0              2139  500337  FALL       1
I__2384/O                                    InMux                        217              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in3    LogicCell40_SEQ_MODE_0000      0              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      14
I__1785/I                                    LocalMux                       0              2644  501943  FALL       1
I__1785/O                                    LocalMux                     309              2953  501943  FALL       1
I__1795/I                                    InMux                          0              2953  501943  FALL       1
I__1795/O                                    InMux                        217              3170  501943  FALL       1
spi0.tx_shift_reg_i10_LC_16_15_1/in3         LogicCell40_SEQ_MODE_1000      0              3170  501943  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i10_LC_16_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i11_LC_16_15_5/in3
Capture Clock    : spi0.tx_shift_reg_i11_LC_16_15_5/clk
Hold Constraint  : -500000p
Path slack       : 501943p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1227
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498773

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                                    LocalMux                       0              1831  500337  FALL       1
I__2373/O                                    LocalMux                     309              2139  500337  FALL       1
I__2384/I                                    InMux                          0              2139  500337  FALL       1
I__2384/O                                    InMux                        217              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in3    LogicCell40_SEQ_MODE_0000      0              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      14
I__1785/I                                    LocalMux                       0              2644  501943  FALL       1
I__1785/O                                    LocalMux                     309              2953  501943  FALL       1
I__1796/I                                    InMux                          0              2953  501943  FALL       1
I__1796/O                                    InMux                        217              3170  501943  FALL       1
spi0.tx_shift_reg_i11_LC_16_15_5/in3         LogicCell40_SEQ_MODE_1000      0              3170  501943  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i11_LC_16_15_5/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i12_LC_16_15_3/in3
Capture Clock    : spi0.tx_shift_reg_i12_LC_16_15_3/clk
Hold Constraint  : -500000p
Path slack       : 501943p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1227
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498773

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                                    LocalMux                       0              1831  500337  FALL       1
I__2373/O                                    LocalMux                     309              2139  500337  FALL       1
I__2384/I                                    InMux                          0              2139  500337  FALL       1
I__2384/O                                    InMux                        217              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in3    LogicCell40_SEQ_MODE_0000      0              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      14
I__1785/I                                    LocalMux                       0              2644  501943  FALL       1
I__1785/O                                    LocalMux                     309              2953  501943  FALL       1
I__1797/I                                    InMux                          0              2953  501943  FALL       1
I__1797/O                                    InMux                        217              3170  501943  FALL       1
spi0.tx_shift_reg_i12_LC_16_15_3/in3         LogicCell40_SEQ_MODE_1000      0              3170  501943  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i12_LC_16_15_3/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i13_LC_16_15_0/in0
Capture Clock    : spi0.tx_shift_reg_i13_LC_16_15_0/clk
Hold Constraint  : -500000p
Path slack       : 501943p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1227
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498773

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                                    LocalMux                       0              1831  500337  FALL       1
I__2373/O                                    LocalMux                     309              2139  500337  FALL       1
I__2384/I                                    InMux                          0              2139  500337  FALL       1
I__2384/O                                    InMux                        217              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in3    LogicCell40_SEQ_MODE_0000      0              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      14
I__1785/I                                    LocalMux                       0              2644  501943  FALL       1
I__1785/O                                    LocalMux                     309              2953  501943  FALL       1
I__1798/I                                    InMux                          0              2953  501943  FALL       1
I__1798/O                                    InMux                        217              3170  501943  FALL       1
spi0.tx_shift_reg_i13_LC_16_15_0/in0         LogicCell40_SEQ_MODE_1000      0              3170  501943  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i13_LC_16_15_0/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i14_LC_16_15_7/in3
Capture Clock    : spi0.tx_shift_reg_i14_LC_16_15_7/clk
Hold Constraint  : -500000p
Path slack       : 501943p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1227
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498773

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                                    LocalMux                       0              1831  500337  FALL       1
I__2373/O                                    LocalMux                     309              2139  500337  FALL       1
I__2384/I                                    InMux                          0              2139  500337  FALL       1
I__2384/O                                    InMux                        217              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/in3    LogicCell40_SEQ_MODE_0000      0              2357  500337  FALL       1
spi0.i1_2_lut_3_lut_adj_17_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      14
I__1785/I                                    LocalMux                       0              2644  501943  FALL       1
I__1785/O                                    LocalMux                     309              2953  501943  FALL       1
I__1799/I                                    InMux                          0              2953  501943  FALL       1
I__1799/O                                    InMux                        217              3170  501943  FALL       1
spi0.tx_shift_reg_i14_LC_16_15_7/in3         LogicCell40_SEQ_MODE_1000      0              3170  501943  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i14_LC_16_15_7/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i10_LC_16_15_1/in1
Capture Clock    : spi0.tx_shift_reg_i10_LC_16_15_1/clk
Hold Constraint  : -500000p
Path slack       : 501943p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1227
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498773

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout    LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                             LocalMux                       0              1831  500337  FALL       1
I__2373/O                             LocalMux                     309              2139  500337  FALL       1
I__2385/I                             InMux                          0              2139  500884  FALL       1
I__2385/O                             InMux                        217              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3         LogicCell40_SEQ_MODE_0000      0              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout       LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      23
I__2140/I                             LocalMux                       0              2644  501943  FALL       1
I__2140/O                             LocalMux                     309              2953  501943  FALL       1
I__2154/I                             InMux                          0              2953  501943  FALL       1
I__2154/O                             InMux                        217              3170  501943  FALL       1
spi0.tx_shift_reg_i10_LC_16_15_1/in1  LogicCell40_SEQ_MODE_1000      0              3170  501943  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i10_LC_16_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i11_LC_16_15_5/in1
Capture Clock    : spi0.tx_shift_reg_i11_LC_16_15_5/clk
Hold Constraint  : -500000p
Path slack       : 501943p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1227
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498773

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout    LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                             LocalMux                       0              1831  500337  FALL       1
I__2373/O                             LocalMux                     309              2139  500337  FALL       1
I__2385/I                             InMux                          0              2139  500884  FALL       1
I__2385/O                             InMux                        217              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3         LogicCell40_SEQ_MODE_0000      0              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout       LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      23
I__2140/I                             LocalMux                       0              2644  501943  FALL       1
I__2140/O                             LocalMux                     309              2953  501943  FALL       1
I__2155/I                             InMux                          0              2953  501943  FALL       1
I__2155/O                             InMux                        217              3170  501943  FALL       1
spi0.tx_shift_reg_i11_LC_16_15_5/in1  LogicCell40_SEQ_MODE_1000      0              3170  501943  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i11_LC_16_15_5/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i12_LC_16_15_3/in1
Capture Clock    : spi0.tx_shift_reg_i12_LC_16_15_3/clk
Hold Constraint  : -500000p
Path slack       : 501943p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1227
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498773

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout    LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                             LocalMux                       0              1831  500337  FALL       1
I__2373/O                             LocalMux                     309              2139  500337  FALL       1
I__2385/I                             InMux                          0              2139  500884  FALL       1
I__2385/O                             InMux                        217              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3         LogicCell40_SEQ_MODE_0000      0              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout       LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      23
I__2140/I                             LocalMux                       0              2644  501943  FALL       1
I__2140/O                             LocalMux                     309              2953  501943  FALL       1
I__2156/I                             InMux                          0              2953  501943  FALL       1
I__2156/O                             InMux                        217              3170  501943  FALL       1
spi0.tx_shift_reg_i12_LC_16_15_3/in1  LogicCell40_SEQ_MODE_1000      0              3170  501943  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i12_LC_16_15_3/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i14_LC_16_15_7/in1
Capture Clock    : spi0.tx_shift_reg_i14_LC_16_15_7/clk
Hold Constraint  : -500000p
Path slack       : 501943p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1227
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498773

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout    LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                             LocalMux                       0              1831  500337  FALL       1
I__2373/O                             LocalMux                     309              2139  500337  FALL       1
I__2385/I                             InMux                          0              2139  500884  FALL       1
I__2385/O                             InMux                        217              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3         LogicCell40_SEQ_MODE_0000      0              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout       LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      23
I__2140/I                             LocalMux                       0              2644  501943  FALL       1
I__2140/O                             LocalMux                     309              2953  501943  FALL       1
I__2157/I                             InMux                          0              2953  501943  FALL       1
I__2157/O                             InMux                        217              3170  501943  FALL       1
spi0.tx_shift_reg_i14_LC_16_15_7/in1  LogicCell40_SEQ_MODE_1000      0              3170  501943  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i14_LC_16_15_7/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i13_LC_16_15_0/in3
Capture Clock    : spi0.tx_shift_reg_i13_LC_16_15_0/clk
Hold Constraint  : -500000p
Path slack       : 501943p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1227
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498773

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1290
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3170
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2070/I                         LocalMux                       0               652  RISE       1
I__2070/O                         LocalMux                     330               982  RISE       1
I__2082/I                         ClkMux                         0               982  RISE       1
I__2082/O                         ClkMux                       309              1290  RISE       1
spi0.state_reg_i1_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1290  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_14_16_1/lcout    LogicCell40_SEQ_MODE_1010    540              1831  500337  FALL      30
I__2373/I                             LocalMux                       0              1831  500337  FALL       1
I__2373/O                             LocalMux                     309              2139  500337  FALL       1
I__2385/I                             InMux                          0              2139  500884  FALL       1
I__2385/O                             InMux                        217              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/in3         LogicCell40_SEQ_MODE_0000      0              2357  500884  FALL       1
spi0.i19_3_lut_LC_15_16_5/lcout       LogicCell40_SEQ_MODE_0000    288              2644  500884  FALL      23
I__2141/I                             LocalMux                       0              2644  501943  FALL       1
I__2141/O                             LocalMux                     309              2953  501943  FALL       1
I__2158/I                             InMux                          0              2953  501943  FALL       1
I__2158/O                             InMux                        217              3170  501943  FALL       1
spi0.tx_shift_reg_i13_LC_16_15_0/in3  LogicCell40_SEQ_MODE_1000      0              3170  501943  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2052/I                             Odrv4                          0                 0  FALL       1
I__2052/O                             Odrv4                        372               372  FALL       1
I__2060/I                             Span4Mux_h                     0               372  FALL       1
I__2060/O                             Span4Mux_h                   316               687  FALL       1
I__2069/I                             LocalMux                       0               687  FALL       1
I__2069/O                             LocalMux                     309               996  FALL       1
I__2081/I                             ClkMux                         0               996  FALL       1
I__2081/O                             ClkMux                       231              1227  FALL       1
INVspi0.tx_shift_reg_i13C/I           INV                            0              1227  FALL       1
INVspi0.tx_shift_reg_i13C/O           INV                            0              1227  RISE       5
spi0.tx_shift_reg_i13_LC_16_15_0/clk  LogicCell40_SEQ_MODE_1000      0              1227  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : spi0.tx_shift_reg_i0_LC_17_16_0/sr
Capture Clock    : spi0.tx_shift_reg_i0_LC_17_16_0/clk
Hold Constraint  : -500000p
Path slack       : 503360p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1543
- Setup Time                                            -197
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498654

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1943
+ Clock To Q                                         540
+ Data Path Delay                                   2223
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4706
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout  LogicCell40_SEQ_MODE_1010    540              2483  501087  FALL      12
I__2107/I                           LocalMux                       0              2483  503360  FALL       1
I__2107/O                           LocalMux                     309              2791  503360  FALL       1
I__2115/I                           InMux                          0              2791  503360  FALL       1
I__2115/O                           InMux                        217              3009  503360  FALL       1
spi0.i1_1_lut_LC_14_18_5/in3        LogicCell40_SEQ_MODE_0000      0              3009  503360  FALL       1
spi0.i1_1_lut_LC_14_18_5/lcout      LogicCell40_SEQ_MODE_0000    288              3296  503360  FALL       1
I__2365/I                           Odrv4                          0              3296  503360  FALL       1
I__2365/O                           Odrv4                        372              3668  503360  FALL       1
I__2366/I                           Span4Mux_v                     0              3668  503360  FALL       1
I__2366/O                           Span4Mux_v                   372              4040  503360  FALL       1
I__2367/I                           LocalMux                       0              4040  503360  FALL       1
I__2367/O                           LocalMux                     309              4348  503360  FALL       1
I__2368/I                           SRMux                          0              4348  503360  FALL       1
I__2368/O                           SRMux                        358              4706  503360  FALL       1
spi0.tx_shift_reg_i0_LC_17_16_0/sr  LogicCell40_SEQ_MODE_1000      0              4706  503360  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2053/I                            Odrv4                          0                 0  FALL       1
I__2053/O                            Odrv4                        372               372  FALL       1
I__2061/I                            Span4Mux_h                     0               372  FALL       1
I__2061/O                            Span4Mux_h                   316               687  FALL       1
I__2073/I                            Span4Mux_h                     0               687  FALL       1
I__2073/O                            Span4Mux_h                   316              1003  FALL       1
I__2085/I                            LocalMux                       0              1003  FALL       1
I__2085/O                            LocalMux                     309              1312  FALL       1
I__2095/I                            ClkMux                         0              1312  FALL       1
I__2095/O                            ClkMux                       231              1543  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1543  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1543  RISE       1
spi0.tx_shift_reg_i0_LC_17_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1543  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FR_RXF
Path End         : DEBUG_9
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9571
---------------------------------------   ---- 
End-of-path arrival time (ps)             9571
 
Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
FR_RXF                             top                         0                 0   +INF  RISE       1
DEBUG_9_c_pad_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
DEBUG_9_c_pad_iopad/DOUT           IO_PAD                    590               590   +INF  RISE       1
DEBUG_9_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
DEBUG_9_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__463/I                           Odrv12                      0              1053   +INF  FALL       1
I__463/O                           Odrv12                    540              1593   +INF  FALL       1
I__464/I                           Span12Mux_v                 0              1593   +INF  FALL       1
I__464/O                           Span12Mux_v               540              2133   +INF  FALL       1
I__465/I                           Span12Mux_v                 0              2133   +INF  FALL       1
I__465/O                           Span12Mux_v               540              2673   +INF  FALL       1
I__466/I                           Span12Mux_h                 0              2673   +INF  FALL       1
I__466/O                           Span12Mux_h               540              3213   +INF  FALL       1
I__467/I                           Span12Mux_h                 0              3213   +INF  FALL       1
I__467/O                           Span12Mux_h               540              3753   +INF  FALL       1
I__468/I                           Sp12to4                     0              3753   +INF  FALL       1
I__468/O                           Sp12to4                   449              4202   +INF  FALL       1
I__469/I                           Span4Mux_s2_v               0              4202   +INF  FALL       1
I__469/O                           Span4Mux_s2_v             252              4454   +INF  FALL       1
I__470/I                           LocalMux                    0              4454   +INF  FALL       1
I__470/O                           LocalMux                  309              4763   +INF  FALL       1
I__471/I                           IoInMux                     0              4763   +INF  FALL       1
I__471/O                           IoInMux                   217              4980   +INF  FALL       1
DEBUG_9_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001      0              4980   +INF  FALL       1
DEBUG_9_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001   2237              7218   +INF  FALL       1
DEBUG_9_pad_iopad/DIN              IO_PAD                      0              7218   +INF  FALL       1
DEBUG_9_pad_iopad/PACKAGEPIN:out   IO_PAD                   2353              9571   +INF  FALL       1
DEBUG_9                            top                         0              9571   +INF  FALL       1


++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ICE_SYSCLK
Path End         : SLM_CLK
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         17475
---------------------------------------   ----- 
End-of-path arrival time (ps)             17475
 
Data path
pin name                                             model name                          delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  ----------------------------------  -----  ----------------  -----  ----  ------
ICE_SYSCLK                                           top                                     0                 0   +INF  RISE       1
ICE_SYSCLK_pad_iopad/PACKAGEPIN:in                   IO_PAD                                  0                 0   +INF  RISE       1
ICE_SYSCLK_pad_iopad/DOUT                            IO_PAD                                590               590   +INF  RISE       1
ICE_SYSCLK_pad_preio/PADIN                           PRE_IO_PIN_TYPE_000001                  0               590   +INF  RISE       1
ICE_SYSCLK_pad_preio/DIN0                            PRE_IO_PIN_TYPE_000001                463              1053   +INF  FALL       1
I__446/I                                             Odrv12                                  0              1053   +INF  FALL       1
I__446/O                                             Odrv12                                540              1593   +INF  FALL       1
I__447/I                                             Span12Mux_v                             0              1593   +INF  FALL       1
I__447/O                                             Span12Mux_v                           540              2133   +INF  FALL       1
I__448/I                                             Span12Mux_h                             0              2133   +INF  FALL       1
I__448/O                                             Span12Mux_h                           540              2673   +INF  FALL       1
I__449/I                                             Sp12to4                                 0              2673   +INF  FALL       1
I__449/O                                             Sp12to4                               449              3122   +INF  FALL       1
I__450/I                                             Span4Mux_s3_v                           0              3122   +INF  FALL       1
I__450/O                                             Span4Mux_s3_v                         337              3459   +INF  FALL       1
I__451/I                                             LocalMux                                0              3459   +INF  FALL       1
I__451/O                                             LocalMux                              309              3767   +INF  FALL       1
I__452/I                                             IoInMux                                 0              3767   +INF  FALL       1
I__452/O                                             IoInMux                               217              3985   +INF  FALL       1
clock_inst.pll_config/REFERENCECLK                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3985   +INF  FALL       1
clock_inst.pll_config/PLLOUTGLOBAL                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2847              6832   +INF  FALL       1
I__459/I                                             GlobalMux                               0              6832   +INF  FALL       1
I__459/O                                             GlobalMux                              77              6909   +INF  FALL       1
I__460/I                                             Glb2LocalMux                            0              6909   +INF  FALL       1
I__460/O                                             Glb2LocalMux                          358              7267   +INF  FALL       1
I__461/I                                             LocalMux                                0              7267   +INF  FALL       1
I__461/O                                             LocalMux                              309              7575   +INF  FALL       1
I__462/I                                             InMux                                   0              7575   +INF  FALL       1
I__462/O                                             InMux                                 217              7793   +INF  FALL       1
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_7_10_7/in3    LogicCell40_SEQ_MODE_0000               0              7793   +INF  FALL       1
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000             288              8080   +INF  FALL       1
I__453/I                                             Odrv4                                   0              8080   +INF  FALL       1
I__453/O                                             Odrv4                                 372              8452   +INF  FALL       1
I__454/I                                             Span4Mux_h                              0              8452   +INF  FALL       1
I__454/O                                             Span4Mux_h                            316              8768   +INF  FALL       1
I__455/I                                             Span4Mux_s3_h                           0              8768   +INF  FALL       1
I__455/O                                             Span4Mux_s3_h                         231              8999   +INF  FALL       1
I__456/I                                             IoSpan4Mux                              0              8999   +INF  FALL       1
I__456/O                                             IoSpan4Mux                            323              9322   +INF  FALL       1
I__457/I                                             LocalMux                                0              9322   +INF  FALL       1
I__457/O                                             LocalMux                              309              9630   +INF  FALL       1
I__458/I                                             IoInMux                                 0              9630   +INF  FALL       1
I__458/O                                             IoInMux                               217              9848   +INF  FALL       1
clk_gb/USERSIGNALTOGLOBALBUFFER                      ICE_GB                                  0              9848   +INF  FALL       1
clk_gb/GLOBALBUFFEROUTPUT                            ICE_GB                                561             10409   +INF  FALL     175
I__2815/I                                            gio2CtrlBuf                             0             10409   +INF  FALL       1
I__2815/O                                            gio2CtrlBuf                             0             10409   +INF  FALL       1
I__2816/I                                            GlobalMux                               0             10409   +INF  FALL       1
I__2816/O                                            GlobalMux                              77             10486   +INF  FALL       1
I__2871/I                                            Glb2LocalMux                            0             10486   +INF  FALL       1
I__2871/O                                            Glb2LocalMux                          358             10844   +INF  FALL       1
I__2878/I                                            LocalMux                                0             10844   +INF  FALL       1
I__2878/O                                            LocalMux                              309             11152   +INF  FALL       1
I__2879/I                                            InMux                                   0             11152   +INF  FALL       1
I__2879/O                                            InMux                                 217             11370   +INF  FALL       1
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_6/in0       LogicCell40_SEQ_MODE_0000               0             11370   +INF  FALL       1
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_6/lcout     LogicCell40_SEQ_MODE_0000             386             11755   +INF  FALL       1
I__2811/I                                            Odrv4                                   0             11755   +INF  FALL       1
I__2811/O                                            Odrv4                                 372             12127   +INF  FALL       1
I__2812/I                                            Span4Mux_s3_h                           0             12127   +INF  FALL       1
I__2812/O                                            Span4Mux_s3_h                         231             12359   +INF  FALL       1
I__2813/I                                            LocalMux                                0             12359   +INF  FALL       1
I__2813/O                                            LocalMux                              309             12667   +INF  FALL       1
I__2814/I                                            IoInMux                                 0             12667   +INF  FALL       1
I__2814/O                                            IoInMux                               217             12885   +INF  FALL       1
SLM_CLK_pad_preio/DOUT0                              PRE_IO_PIN_TYPE_011001                  0             12885   +INF  FALL       1
SLM_CLK_pad_preio/PADOUT                             PRE_IO_PIN_TYPE_011001               2237             15122   +INF  FALL       1
SLM_CLK_pad_iopad/DIN                                IO_PAD                                  0             15122   +INF  FALL       1
SLM_CLK_pad_iopad/PACKAGEPIN:out                     IO_PAD                               2353             17475   +INF  FALL       1
SLM_CLK                                              top                                     0             17475   +INF  FALL       1


++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SOUT
Path End         : DEBUG_5
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9038
---------------------------------------   ---- 
End-of-path arrival time (ps)             9038
 
Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SOUT                               top                         0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                    590               590   +INF  RISE       1
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__2176/I                          Odrv12                      0              1053   +INF  FALL       1
I__2176/O                          Odrv12                    540              1593   +INF  FALL       1
I__2178/I                          Span12Mux_v                 0              1593   +INF  FALL       1
I__2178/O                          Span12Mux_v               540              2133   +INF  FALL       1
I__2180/I                          Span12Mux_v                 0              2133   +INF  FALL       1
I__2180/O                          Span12Mux_v               540              2673   +INF  FALL       1
I__2182/I                          Span12Mux_h                 0              2673   +INF  FALL       1
I__2182/O                          Span12Mux_h               540              3213   +INF  FALL       1
I__2184/I                          Span12Mux_h                 0              3213   +INF  FALL       1
I__2184/O                          Span12Mux_h               540              3753   +INF  FALL       1
I__2186/I                          Span12Mux_s2_h              0              3753   +INF  FALL       1
I__2186/O                          Span12Mux_s2_h            168              3921   +INF  FALL       1
I__2188/I                          LocalMux                    0              3921   +INF  FALL       1
I__2188/O                          LocalMux                  309              4230   +INF  FALL       1
I__2189/I                          IoInMux                     0              4230   +INF  FALL       1
I__2189/O                          IoInMux                   217              4447   +INF  FALL       1
DEBUG_5_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001      0              4447   +INF  FALL       1
DEBUG_5_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001   2237              6685   +INF  FALL       1
DEBUG_5_pad_iopad/DIN              IO_PAD                      0              6685   +INF  FALL       1
DEBUG_5_pad_iopad/PACKAGEPIN:out   IO_PAD                   2353              9038   +INF  FALL       1
DEBUG_5                            top                         0              9038   +INF  FALL       1


++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SOUT
Path End         : spi0.rx__5_i1_LC_16_18_2/in1
Capture Clock    : spi0.rx__5_i1_LC_16_18_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            1641
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3795
---------------------------------------   ---- 
End-of-path arrival time (ps)             3795
 
Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SOUT                               top                            0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__2175/I                          Odrv12                         0              1053   +INF  FALL       1
I__2175/O                          Odrv12                       540              1593   +INF  FALL       1
I__2177/I                          Span12Mux_h                    0              1593   +INF  FALL       1
I__2177/O                          Span12Mux_h                  540              2133   +INF  FALL       1
I__2179/I                          Sp12to4                        0              2133   +INF  FALL       1
I__2179/O                          Sp12to4                      449              2582   +INF  FALL       1
I__2181/I                          Span4Mux_h                     0              2582   +INF  FALL       1
I__2181/O                          Span4Mux_h                   316              2897   +INF  FALL       1
I__2183/I                          Span4Mux_v                     0              2897   +INF  FALL       1
I__2183/O                          Span4Mux_v                   372              3269   +INF  FALL       1
I__2185/I                          LocalMux                       0              3269   +INF  FALL       1
I__2185/O                          LocalMux                     309              3578   +INF  FALL       1
I__2187/I                          InMux                          0              3578   +INF  FALL       1
I__2187/O                          InMux                        217              3795   +INF  FALL       1
spi0.rx__5_i1_LC_16_18_2/in1       LogicCell40_SEQ_MODE_1000      0              3795   +INF  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2053/I                         Odrv4                          0                 0  RISE       1
I__2053/O                         Odrv4                        351               351  RISE       1
I__2061/I                         Span4Mux_h                     0               351  RISE       1
I__2061/O                         Span4Mux_h                   302               652  RISE       1
I__2071/I                         Span4Mux_v                     0               652  RISE       1
I__2071/O                         Span4Mux_v                   351              1003  RISE       1
I__2083/I                         LocalMux                       0              1003  RISE       1
I__2083/O                         LocalMux                     330              1333  RISE       1
I__2093/I                         ClkMux                         0              1333  RISE       1
I__2093/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i1_LC_16_18_2/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : SCK
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            1943
+ Clock To Q                                          540
+ Data Path Delay                                    9927
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       12410
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout                               LogicCell40_SEQ_MODE_1010    540              2483   +INF  RISE      12
I__2110/I                                                        Odrv4                          0              2483   +INF  RISE       1
I__2110/O                                                        Odrv4                        351              2833   +INF  RISE       1
I__2121/I                                                        LocalMux                       0              2833   +INF  RISE       1
I__2121/O                                                        LocalMux                     330              3163   +INF  RISE       1
I__2127/I                                                        InMux                          0              3163   +INF  RISE       1
I__2127/O                                                        InMux                        259              3423   +INF  RISE       1
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_3_lut_LC_14_15_5/in1    LogicCell40_SEQ_MODE_0000      0              3423   +INF  RISE       1
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_3_lut_LC_14_15_5/lcout  LogicCell40_SEQ_MODE_0000    379              3801   +INF  FALL       2
I__1043/I                                                        LocalMux                       0              3801   +INF  FALL       1
I__1043/O                                                        LocalMux                     309              4110   +INF  FALL       1
I__1045/I                                                        InMux                          0              4110   +INF  FALL       1
I__1045/O                                                        InMux                        217              4327   +INF  FALL       1
spi0.i2_3_lut_LC_13_16_2/in0                                     LogicCell40_SEQ_MODE_0000      0              4327   +INF  FALL       1
spi0.i2_3_lut_LC_13_16_2/lcout                                   LogicCell40_SEQ_MODE_0000    386              4713   +INF  FALL       2
I__901/I                                                         Odrv12                         0              4713   +INF  FALL       1
I__901/O                                                         Odrv12                       540              5253   +INF  FALL       1
I__902/I                                                         Span12Mux_h                    0              5253   +INF  FALL       1
I__902/O                                                         Span12Mux_h                  540              5793   +INF  FALL       1
I__904/I                                                         Span12Mux_v                    0              5793   +INF  FALL       1
I__904/O                                                         Span12Mux_v                  540              6333   +INF  FALL       1
I__906/I                                                         Sp12to4                        0              6333   +INF  FALL       1
I__906/O                                                         Sp12to4                      449              6782   +INF  FALL       1
I__908/I                                                         Span4Mux_s0_v                  0              6782   +INF  FALL       1
I__908/O                                                         Span4Mux_s0_v                189              6971   +INF  FALL       1
I__910/I                                                         IoSpan4Mux                     0              6971   +INF  FALL       1
I__910/O                                                         IoSpan4Mux                   323              7294   +INF  FALL       1
I__912/I                                                         LocalMux                       0              7294   +INF  FALL       1
I__912/O                                                         LocalMux                     309              7603   +INF  FALL       1
I__914/I                                                         IoInMux                        0              7603   +INF  FALL       1
I__914/O                                                         IoInMux                      217              7820   +INF  FALL       1
SCK_pad_preio/DOUT0                                              PRE_IO_PIN_TYPE_011001         0              7820   +INF  FALL       1
SCK_pad_preio/PADOUT                                             PRE_IO_PIN_TYPE_011001      2237             10057   +INF  FALL       1
SCK_pad_iopad/DIN                                                IO_PAD                         0             10057   +INF  FALL       1
SCK_pad_iopad/PACKAGEPIN:out                                     IO_PAD                      2353             12410   +INF  FALL       1
SCK                                                              top                            0             12410   +INF  FALL       1


++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_17_7/lcout
Path End         : DEBUG_6
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            1943
+ Clock To Q                                          540
+ Data Path Delay                                    9899
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       12382
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2057/I                         Span4Mux_h                     0               351  RISE       1
I__2057/O                         Span4Mux_h                   302               652  RISE       1
I__2065/I                         Span4Mux_h                     0               652  RISE       1
I__2065/O                         Span4Mux_h                   302               954  RISE       1
I__2076/I                         Span4Mux_v                     0               954  RISE       1
I__2076/O                         Span4Mux_v                   351              1305  RISE       1
I__2088/I                         LocalMux                       0              1305  RISE       1
I__2088/O                         LocalMux                     330              1634  RISE       1
I__2097/I                         ClkMux                         0              1634  RISE       1
I__2097/O                         ClkMux                       309              1943  RISE       1
spi0.state_reg_i0_LC_15_17_7/clk  LogicCell40_SEQ_MODE_1010      0              1943  RISE       1

Data path
pin name                                                         model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_17_7/lcout                               LogicCell40_SEQ_MODE_1010    540              2483   +INF  FALL      12
I__2110/I                                                        Odrv4                          0              2483   +INF  FALL       1
I__2110/O                                                        Odrv4                        372              2854   +INF  FALL       1
I__2121/I                                                        LocalMux                       0              2854   +INF  FALL       1
I__2121/O                                                        LocalMux                     309              3163   +INF  FALL       1
I__2127/I                                                        InMux                          0              3163   +INF  FALL       1
I__2127/O                                                        InMux                        217              3380   +INF  FALL       1
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_3_lut_LC_14_15_5/in1    LogicCell40_SEQ_MODE_0000      0              3380   +INF  FALL       1
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_3_lut_LC_14_15_5/lcout  LogicCell40_SEQ_MODE_0000    379              3759   +INF  FALL       2
I__1043/I                                                        LocalMux                       0              3759   +INF  FALL       1
I__1043/O                                                        LocalMux                     309              4068   +INF  FALL       1
I__1045/I                                                        InMux                          0              4068   +INF  FALL       1
I__1045/O                                                        InMux                        217              4285   +INF  FALL       1
spi0.i2_3_lut_LC_13_16_2/in0                                     LogicCell40_SEQ_MODE_0000      0              4285   +INF  FALL       1
spi0.i2_3_lut_LC_13_16_2/lcout                                   LogicCell40_SEQ_MODE_0000    386              4671   +INF  FALL       2
I__901/I                                                         Odrv12                         0              4671   +INF  FALL       1
I__901/O                                                         Odrv12                       540              5211   +INF  FALL       1
I__903/I                                                         Span12Mux_v                    0              5211   +INF  FALL       1
I__903/O                                                         Span12Mux_v                  540              5751   +INF  FALL       1
I__905/I                                                         Span12Mux_h                    0              5751   +INF  FALL       1
I__905/O                                                         Span12Mux_h                  540              6291   +INF  FALL       1
I__907/I                                                         Sp12to4                        0              6291   +INF  FALL       1
I__907/O                                                         Sp12to4                      449              6740   +INF  FALL       1
I__909/I                                                         Span4Mux_s2_h                  0              6740   +INF  FALL       1
I__909/O                                                         Span4Mux_s2_h                203              6943   +INF  FALL       1
I__911/I                                                         IoSpan4Mux                     0              6943   +INF  FALL       1
I__911/O                                                         IoSpan4Mux                   323              7266   +INF  FALL       1
I__913/I                                                         LocalMux                       0              7266   +INF  FALL       1
I__913/O                                                         LocalMux                     309              7575   +INF  FALL       1
I__915/I                                                         IoInMux                        0              7575   +INF  FALL       1
I__915/O                                                         IoInMux                      217              7792   +INF  FALL       1
DEBUG_6_pad_preio/DOUT0                                          PRE_IO_PIN_TYPE_011001         0              7792   +INF  FALL       1
DEBUG_6_pad_preio/PADOUT                                         PRE_IO_PIN_TYPE_011001      2237             10029   +INF  FALL       1
DEBUG_6_pad_iopad/DIN                                            IO_PAD                         0             10029   +INF  FALL       1
DEBUG_6_pad_iopad/PACKAGEPIN:out                                 IO_PAD                      2353             12382   +INF  FALL       1
DEBUG_6                                                          top                            0             12382   +INF  FALL       1


++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i15_LC_15_14_0/lcout
Path End         : SDAT
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1971
+ Clock To Q                                         540
+ Data Path Delay                                   7283
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       9794
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2050/I                             Odrv4                          0                 0  FALL       1
I__2050/O                             Odrv4                        372               372  FALL       1
I__2057/I                             Span4Mux_h                     0               372  FALL       1
I__2057/O                             Span4Mux_h                   316               687  FALL       1
I__2066/I                             Span4Mux_v                     0               687  FALL       1
I__2066/O                             Span4Mux_v                   372              1059  FALL       1
I__2080/I                             Span4Mux_v                     0              1059  FALL       1
I__2080/O                             Span4Mux_v                   372              1431  FALL       1
I__2092/I                             LocalMux                       0              1431  FALL       1
I__2092/O                             LocalMux                     309              1739  FALL       1
I__2100/I                             ClkMux                         0              1739  FALL       1
I__2100/O                             ClkMux                       231              1971  FALL       1
INVspi0.tx_shift_reg_i15C/I           INV                            0              1971  FALL       1
INVspi0.tx_shift_reg_i15C/O           INV                            0              1971  RISE       1
spi0.tx_shift_reg_i15_LC_15_14_0/clk  LogicCell40_SEQ_MODE_1001      0              1971  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i15_LC_15_14_0/lcout  LogicCell40_SEQ_MODE_1001    540              2511   +INF  RISE       1
I__1286/I                               Odrv12                         0              2511   +INF  RISE       1
I__1286/O                               Odrv12                       491              3002   +INF  RISE       1
I__1287/I                               Span12Mux_v                    0              3002   +INF  RISE       1
I__1287/O                               Span12Mux_v                  491              3493   +INF  RISE       1
I__1288/I                               Span12Mux_h                    0              3493   +INF  RISE       1
I__1288/O                               Span12Mux_h                  491              3984   +INF  RISE       1
I__1289/I                               Sp12to4                        0              3984   +INF  RISE       1
I__1289/O                               Sp12to4                      428              4411   +INF  RISE       1
I__1290/I                               Span4Mux_s0_v                  0              4411   +INF  RISE       1
I__1290/O                               Span4Mux_s0_v                203              4615   +INF  RISE       1
I__1291/I                               LocalMux                       0              4615   +INF  RISE       1
I__1291/O                               LocalMux                     330              4944   +INF  RISE       1
I__1292/I                               IoInMux                        0              4944   +INF  RISE       1
I__1292/O                               IoInMux                      259              5204   +INF  RISE       1
SDAT_pad_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              5204   +INF  RISE       1
SDAT_pad_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237              7441   +INF  FALL       1
SDAT_pad_iopad/DIN                      IO_PAD                         0              7441   +INF  FALL       1
SDAT_pad_iopad/PACKAGEPIN:out           IO_PAD                      2353              9794   +INF  FALL       1
SDAT                                    top                            0              9794   +INF  FALL       1


++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_81_LC_13_19_2/lcout
Path End         : SEN
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                            989
+ Clock To Q                                         540
+ Data Path Delay                                   6540
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8069
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_12_19_2/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2050/I                         Odrv4                          0                 0  RISE       1
I__2050/O                         Odrv4                        351               351  RISE       1
I__2056/I                         LocalMux                       0               351  RISE       1
I__2056/O                         LocalMux                     330               680  RISE       1
I__2063/I                         ClkMux                         0               680  RISE       1
I__2063/O                         ClkMux                       309               989  RISE       1
spi0.CS_81_LC_13_19_2/clk         LogicCell40_SEQ_MODE_1011      0               989  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_81_LC_13_19_2/lcout   LogicCell40_SEQ_MODE_1011    540              1529   +INF  RISE       2
I__857/I                      Odrv12                         0              1529   +INF  RISE       1
I__857/O                      Odrv12                       491              2020   +INF  RISE       1
I__859/I                      Span12Mux_h                    0              2020   +INF  RISE       1
I__859/O                      Span12Mux_h                  491              2511   +INF  RISE       1
I__861/I                      Span12Mux_s9_v                 0              2511   +INF  RISE       1
I__861/O                      Span12Mux_s9_v               379              2890   +INF  RISE       1
I__862/I                      LocalMux                       0              2890   +INF  RISE       1
I__862/O                      LocalMux                     330              3219   +INF  RISE       1
I__863/I                      IoInMux                        0              3219   +INF  RISE       1
I__863/O                      IoInMux                      259              3479   +INF  RISE       1
SEN_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              3479   +INF  RISE       1
SEN_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              5716   +INF  FALL       1
SEN_pad_iopad/DIN             IO_PAD                         0              5716   +INF  FALL       1
SEN_pad_iopad/PACKAGEPIN:out  IO_PAD                      2353              8069   +INF  FALL       1
SEN                           top                            0              8069   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

