<?xml version="1.0" encoding="UTF-8"?>
<jvgen name="alt_dspbuilder_port" family="Cyclone" style="COMPLEX"
    fixed-name="false" temporary="false">
    <instance version="16.0" decorated-name="alt_dspbuilder_port_GN37ALZBS4">
        <generic name="WIDTH" value="1"/>
        <generic name="HDLTYPE" value="STD_LOGIC"/>
        <port name="input" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="output" dir="Output" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_port_GN37ALZBS4.vhd"/>
    </instance>
    <instance version="16.0" decorated-name="alt_dspbuilder_port_GNOC3SGKQJ">
        <generic name="WIDTH" value="24"/>
        <generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(24-1 downto 0)" width="24" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(24-1 downto 0)" width="24" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_port_GNOC3SGKQJ.vhd"/>
    </instance>
    <instance version="16.0" decorated-name="alt_dspbuilder_port_GN2CABCRLL">
        <generic name="WIDTH" value="18"/>
        <generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(18-1 downto 0)" width="18" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(18-1 downto 0)" width="18" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_port_GN2CABCRLL.vhd"/>
    </instance>
    <instance version="16.0" decorated-name="alt_dspbuilder_port_GNXAOKDYKC">
        <generic name="WIDTH" value="1"/>
        <generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(1-1 downto 0)" width="1" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(1-1 downto 0)" width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_port_GNXAOKDYKC.vhd"/>
    </instance>
    <instance version="16.0" decorated-name="alt_dspbuilder_port_GNBOOX3JQY">
        <generic name="WIDTH" value="14"/>
        <generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(14-1 downto 0)" width="14" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(14-1 downto 0)" width="14" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_port_GNBOOX3JQY.vhd"/>
    </instance>
    <parameter-static name="EXPORT" default="true" type="STRING"/>
    <parameter-static name="PIN" default="" type="STRING"/>
    <parameter-static name="PORTTYPE" default="Input" type="STRING"/>
    <parameter-static name="WIDTH" default="8" type="NATURAL"/>
    <parameter-static name="HDLTYPE" default="STD_LOGIC_VECTOR" type="STRING"/>
</jvgen>
