{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 442, "design__inferred_latch__count": 0, "design__instance__count": 961, "design__instance__area": 9128.76, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0013926547253504395, "power__switching__total": 0.0009885785402730107, "power__leakage__total": 1.0174386666506052e-08, "power__total": 0.002381243510171771, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.11421273972075004, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.11410771261965012, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.48104049882766, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.5836019610535974, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.481041, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.947039, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.12328037550852379, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.12244010318857172, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8435796744359706, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.6874554453609829, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.060006, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 4.183547, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.11216504431621861, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.11216504431621861, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.2673768782059772, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.462215168111641, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.267377, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.96129, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.1102678118913549, "clock__skew__worst_setup": 0.1102678118913549, "timing__hold__ws": 0.2642624249780648, "timing__setup__ws": 0.5869269680840847, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.264262, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 4.08802, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 118.56 129.28", "design__core__bbox": "5.52 10.88 112.7 116.96", "design__io": 147, "design__die__area": 15327.4, "design__core__area": 11369.7, "design__instance__count__stdcell": 1125, "design__instance__area__stdcell": 9333.95, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.820953, "design__instance__utilization__stdcell": 0.820953, "design__rows": 39, "design__rows:unithd": 39, "design__sites": 9087, "design__sites:unithd": 9087, "design__instance__count__class:inverter": 57, "design__instance__area__class:inverter": 215.206, "design__instance__count__class:sequential_cell": 113, "design__instance__area__class:sequential_cell": 2905.29, "design__instance__count__class:multi_input_combinational_cell": 502, "design__instance__area__class:multi_input_combinational_cell": 3894.99, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 145, "design__io__hpwl": 8840082, "design__instance__count__class:timing_repair_buffer": 257, "design__instance__area__class:timing_repair_buffer": 1640.32, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 26609.1, "design__violations": 0, "design__instance__count__class:clock_buffer": 24, "design__instance__area__class:clock_buffer": 322.81, "design__instance__count__class:clock_inverter": 8, "design__instance__area__class:clock_inverter": 150.144, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 70, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "antenna_diodes_count": 0, "route__net": 1024, "route__net__special": 2, "route__drc_errors__iter:0": 889, "route__wirelength__iter:0": 29818, "route__drc_errors__iter:1": 640, "route__wirelength__iter:1": 29405, "route__drc_errors__iter:2": 568, "route__wirelength__iter:2": 29255, "route__drc_errors__iter:3": 137, "route__wirelength__iter:3": 29159, "route__drc_errors__iter:4": 14, "route__wirelength__iter:4": 29129, "route__drc_errors__iter:5": 8, "route__wirelength__iter:5": 29134, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 29162, "route__drc_errors": 0, "route__wirelength": 29162, "route__vias": 7385, "route__vias__singlecut": 7385, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 288.345, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.11252514516444014, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.11206190459431395, "timing__hold__ws__corner:min_tt_025C_1v80": 0.47632682479869715, "timing__setup__ws__corner:min_tt_025C_1v80": 3.6195132360237627, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.476327, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 7.023511, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.1214111484602483, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.12044542093496546, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8572636176906938, "timing__setup__ws__corner:min_ss_100C_1v60": 0.766798202193601, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.049345, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 4.305464, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.1102678118913549, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.1102678118913549, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.2642624249780648, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.488928467107255, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.264262, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 8.011978, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.11751198957633777, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.11751198957633777, "timing__hold__ws__corner:max_tt_025C_1v80": 0.48715283186260233, "timing__setup__ws__corner:max_tt_025C_1v80": 3.5414094881216682, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.487153, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.892081, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.1255921929780834, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.12482219777757769, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8294143384641551, "timing__setup__ws__corner:max_ss_100C_1v60": 0.5869269680840847, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.069132, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 4.08802, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.11538535731252302, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.11538535731252302, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.2714908652512285, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.433416870216812, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.271491, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.923474, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7989, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79964, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.0010981, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00107073, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000328106, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00107073, "design_powergrid__voltage__worst": 0.00107073, "design_powergrid__voltage__worst__net:VPWR": 1.7989, "design_powergrid__drop__worst": 0.0010981, "design_powergrid__drop__worst__net:VPWR": 0.0010981, "design_powergrid__voltage__worst__net:VGND": 0.00107073, "design_powergrid__drop__worst__net:VGND": 0.00107073, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000356, "ir__drop__worst": 0.0011, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}