// Seed: 145093804
module module_0;
  always @(1 + 1) begin : LABEL_0
    id_1 = 1;
  end
  wire id_3;
  reg id_4, id_5;
  timeunit 1ps;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3
  );
  always @(posedge id_4) begin : LABEL_0
    id_5 <= id_5;
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  integer id_3 = 1'd0 == &id_2[1];
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  integer id_15;
  wire id_16;
endmodule
