{"additions": 36, "auther_ref": "PCLSiPixelAli_75X_dev_v0", "auther_sha": "039f7a5cf19a1f8ce82d0afc4d38f2b7d96adb7b", "author": "cerminar", "body": "This PR fixes the following problems:\n- creation of IOVs with the correct since (smaller analyzed run)\n- fix race condition between flushing of the mille files and storage in EDM format\n\nThis is a back-port to 75X of PR  #11203\n", "branch": "CMSSW_7_5_X", "changed_files": 8, "closed_at": "1442475112", "comments": 8, "commits": 3, "created_at": "1442325290", "deletions": 9, "labels": ["alca-approved", "comparison-available", "fully-signed", "tests-approved"], "merge_commit_sha": "dc3f4fe827afbc7782106aaa2d0045696548e6da", "merged_at": "1442475112", "merged_by": "cmsbuild", "milestone": "CMSSW_7_5_X", "number": 11255, "release-notes": [], "review_comments": 0, "state": "closed", "title": "Fix in PCL for SiPixel alignment (75X)", "updated_at": "1442475112", "user": "cerminar"}