[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/RangeSelect/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/RangeSelect/dut.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/RangeSelect/dut.sv".
AST_DEBUG_BEGIN
Count: 138
LIB: work
FILE: ${SURELOG_DIR}/tests/RangeSelect/dut.sv
n<> u<137> t<Top_level_rule> c<1> l<1:1> el<12:1>
  n<> u<1> t<Null_rule> p<137> s<136> l<1:1>
  n<> u<136> t<Source_text> p<137> c<135> l<1:1> el<11:10>
    n<> u<135> t<Description> p<136> c<134> l<1:1> el<11:10>
      n<> u<134> t<Module_declaration> p<135> c<4> l<1:1> el<11:10>
        n<> u<4> t<Module_ansi_header> p<134> c<2> s<33> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
          n<top> u<3> t<StringConst> p<4> l<1:8> el<1:11>
        n<> u<33> t<Non_port_module_item> p<134> c<32> s<48> l<2:4> el<4:15>
          n<> u<32> t<Module_or_generate_item> p<33> c<31> l<2:4> el<4:15>
            n<> u<31> t<Module_common_item> p<32> c<30> l<2:4> el<4:15>
              n<> u<30> t<Module_or_generate_item_declaration> p<31> c<29> l<2:4> el<4:15>
                n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<2:4> el<4:15>
                  n<> u<28> t<Data_declaration> p<29> c<27> l<2:4> el<4:15>
                    n<> u<27> t<Type_declaration> p<28> c<25> l<2:4> el<4:15>
                      n<> u<25> t<Data_type> p<27> c<6> s<26> l<2:12> el<4:5>
                        n<> u<6> t<Struct_union> p<25> c<5> s<7> l<2:12> el<2:18>
                          n<> u<5> t<Struct_keyword> p<6> l<2:12> el<2:18>
                        n<> u<7> t<Packed_keyword> p<25> s<24> l<2:19> el<2:25>
                        n<> u<24> t<Struct_union_member> p<25> c<20> l<3:7> el<3:26>
                          n<> u<20> t<Data_type_or_void> p<24> c<19> s<23> l<3:7> el<3:18>
                            n<> u<19> t<Data_type> p<20> c<8> l<3:7> el<3:18>
                              n<> u<8> t<IntVec_TypeLogic> p<19> s<18> l<3:7> el<3:12>
                              n<> u<18> t<Packed_dimension> p<19> c<17> l<3:13> el<3:18>
                                n<> u<17> t<Constant_range> p<18> c<12> l<3:14> el<3:17>
                                  n<> u<12> t<Constant_expression> p<17> c<11> s<16> l<3:14> el<3:15>
                                    n<> u<11> t<Constant_primary> p<12> c<10> l<3:14> el<3:15>
                                      n<> u<10> t<Primary_literal> p<11> c<9> l<3:14> el<3:15>
                                        n<7> u<9> t<IntConst> p<10> l<3:14> el<3:15>
                                  n<> u<16> t<Constant_expression> p<17> c<15> l<3:16> el<3:17>
                                    n<> u<15> t<Constant_primary> p<16> c<14> l<3:16> el<3:17>
                                      n<> u<14> t<Primary_literal> p<15> c<13> l<3:16> el<3:17>
                                        n<0> u<13> t<IntConst> p<14> l<3:16> el<3:17>
                          n<> u<23> t<List_of_variable_decl_assignments> p<24> c<22> l<3:19> el<3:25>
                            n<> u<22> t<Variable_decl_assignment> p<23> c<21> l<3:19> el<3:25>
                              n<source> u<21> t<StringConst> p<22> l<3:19> el<3:25>
                      n<tl_h2d_t> u<26> t<StringConst> p<27> l<4:6> el<4:14>
        n<> u<48> t<Non_port_module_item> p<134> c<47> s<58> l<6:4> el<6:18>
          n<> u<47> t<Module_or_generate_item> p<48> c<46> l<6:4> el<6:18>
            n<> u<46> t<Module_common_item> p<47> c<45> l<6:4> el<6:18>
              n<> u<45> t<Module_or_generate_item_declaration> p<46> c<44> l<6:4> el<6:18>
                n<> u<44> t<Package_or_generate_item_declaration> p<45> c<43> l<6:4> el<6:18>
                  n<> u<43> t<Net_declaration> p<44> c<34> l<6:4> el<6:18>
                    n<tl_h2d_t> u<34> t<StringConst> p<43> s<42> l<6:4> el<6:12>
                    n<> u<42> t<List_of_net_decl_assignments> p<43> c<41> l<6:13> el<6:17>
                      n<> u<41> t<Net_decl_assignment> p<42> c<35> l<6:13> el<6:17>
                        n<a> u<35> t<StringConst> p<41> s<40> l<6:13> el<6:14>
                        n<> u<40> t<Unpacked_dimension> p<41> c<39> l<6:14> el<6:17>
                          n<> u<39> t<Constant_expression> p<40> c<38> l<6:15> el<6:16>
                            n<> u<38> t<Constant_primary> p<39> c<37> l<6:15> el<6:16>
                              n<> u<37> t<Primary_literal> p<38> c<36> l<6:15> el<6:16>
                                n<4> u<36> t<IntConst> p<37> l<6:15> el<6:16>
        n<> u<58> t<Non_port_module_item> p<134> c<57> s<92> l<7:4> el<7:15>
          n<> u<57> t<Module_or_generate_item> p<58> c<56> l<7:4> el<7:15>
            n<> u<56> t<Module_common_item> p<57> c<55> l<7:4> el<7:15>
              n<> u<55> t<Module_or_generate_item_declaration> p<56> c<54> l<7:4> el<7:15>
                n<> u<54> t<Package_or_generate_item_declaration> p<55> c<53> l<7:4> el<7:15>
                  n<> u<53> t<Net_declaration> p<54> c<49> l<7:4> el<7:15>
                    n<tl_h2d_t> u<49> t<StringConst> p<53> s<52> l<7:4> el<7:12>
                    n<> u<52> t<List_of_net_decl_assignments> p<53> c<51> l<7:13> el<7:14>
                      n<> u<51> t<Net_decl_assignment> p<52> c<50> l<7:13> el<7:14>
                        n<b> u<50> t<StringConst> p<51> l<7:13> el<7:14>
        n<> u<92> t<Non_port_module_item> p<134> c<91> s<132> l<8:4> el<8:34>
          n<> u<91> t<Module_or_generate_item> p<92> c<90> l<8:4> el<8:34>
            n<> u<90> t<Module_common_item> p<91> c<89> l<8:4> el<8:34>
              n<> u<89> t<Module_or_generate_item_declaration> p<90> c<88> l<8:4> el<8:34>
                n<> u<88> t<Package_or_generate_item_declaration> p<89> c<87> l<8:4> el<8:34>
                  n<> u<87> t<Data_declaration> p<88> c<86> l<8:4> el<8:34>
                    n<> u<86> t<Variable_declaration> p<87> c<60> l<8:4> el<8:34>
                      n<> u<60> t<Data_type> p<86> c<59> s<85> l<8:4> el<8:9>
                        n<> u<59> t<IntVec_TypeLogic> p<60> l<8:4> el<8:9>
                      n<> u<85> t<List_of_variable_decl_assignments> p<86> c<84> l<8:10> el<8:33>
                        n<> u<84> t<Variable_decl_assignment> p<85> c<61> l<8:10> el<8:33>
                          n<c> u<61> t<StringConst> p<84> s<83> l<8:10> el<8:11>
                          n<> u<83> t<Expression> p<84> c<82> l<8:14> el<8:33>
                            n<> u<82> t<Primary> p<83> c<81> l<8:14> el<8:33>
                              n<> u<81> t<Complex_func_call> p<82> c<62> l<8:14> el<8:33>
                                n<a> u<62> t<StringConst> p<81> s<66> l<8:14> el<8:15>
                                n<> u<66> t<Constant_expression> p<81> c<65> s<67> l<8:16> el<8:17>
                                  n<> u<65> t<Constant_primary> p<66> c<64> l<8:16> el<8:17>
                                    n<> u<64> t<Primary_literal> p<65> c<63> l<8:16> el<8:17>
                                      n<0> u<63> t<IntConst> p<64> l<8:16> el<8:17>
                                n<source> u<67> t<StringConst> p<81> s<80> l<8:19> el<8:25>
                                n<> u<80> t<Select> p<81> c<68> l<8:25> el<8:33>
                                  n<> u<68> t<Bit_select> p<80> s<79> l<8:25> el<8:25>
                                  n<> u<79> t<Part_select_range> p<80> c<78> l<8:26> el<8:32>
                                    n<> u<78> t<Indexed_range> p<79> c<72> l<8:26> el<8:32>
                                      n<> u<72> t<Expression> p<78> c<71> s<73> l<8:26> el<8:27>
                                        n<> u<71> t<Primary> p<72> c<70> l<8:26> el<8:27>
                                          n<> u<70> t<Primary_literal> p<71> c<69> l<8:26> el<8:27>
                                            n<6> u<69> t<IntConst> p<70> l<8:26> el<8:27>
                                      n<> u<73> t<DecPartSelectOp> p<78> s<77> l<8:28> el<8:30>
                                      n<> u<77> t<Constant_expression> p<78> c<76> l<8:31> el<8:32>
                                        n<> u<76> t<Constant_primary> p<77> c<75> l<8:31> el<8:32>
                                          n<> u<75> t<Primary_literal> p<76> c<74> l<8:31> el<8:32>
                                            n<2> u<74> t<IntConst> p<75> l<8:31> el<8:32>
        n<> u<132> t<Non_port_module_item> p<134> c<131> s<133> l<9:4> el<9:37>
          n<> u<131> t<Module_or_generate_item> p<132> c<130> l<9:4> el<9:37>
            n<> u<130> t<Module_common_item> p<131> c<129> l<9:4> el<9:37>
              n<> u<129> t<Module_or_generate_item_declaration> p<130> c<128> l<9:4> el<9:37>
                n<> u<128> t<Package_or_generate_item_declaration> p<129> c<127> l<9:4> el<9:37>
                  n<> u<127> t<Data_declaration> p<128> c<126> l<9:4> el<9:37>
                    n<> u<126> t<Variable_declaration> p<127> c<104> l<9:4> el<9:37>
                      n<> u<104> t<Data_type> p<126> c<93> s<125> l<9:4> el<9:15>
                        n<> u<93> t<IntVec_TypeLogic> p<104> s<103> l<9:4> el<9:9>
                        n<> u<103> t<Packed_dimension> p<104> c<102> l<9:10> el<9:15>
                          n<> u<102> t<Constant_range> p<103> c<97> l<9:11> el<9:14>
                            n<> u<97> t<Constant_expression> p<102> c<96> s<101> l<9:11> el<9:12>
                              n<> u<96> t<Constant_primary> p<97> c<95> l<9:11> el<9:12>
                                n<> u<95> t<Primary_literal> p<96> c<94> l<9:11> el<9:12>
                                  n<1> u<94> t<IntConst> p<95> l<9:11> el<9:12>
                            n<> u<101> t<Constant_expression> p<102> c<100> l<9:13> el<9:14>
                              n<> u<100> t<Constant_primary> p<101> c<99> l<9:13> el<9:14>
                                n<> u<99> t<Primary_literal> p<100> c<98> l<9:13> el<9:14>
                                  n<0> u<98> t<IntConst> p<99> l<9:13> el<9:14>
                      n<> u<125> t<List_of_variable_decl_assignments> p<126> c<124> l<9:16> el<9:36>
                        n<> u<124> t<Variable_decl_assignment> p<125> c<105> l<9:16> el<9:36>
                          n<d> u<105> t<StringConst> p<124> s<123> l<9:16> el<9:17>
                          n<> u<123> t<Expression> p<124> c<122> l<9:20> el<9:36>
                            n<> u<122> t<Primary> p<123> c<121> l<9:20> el<9:36>
                              n<> u<121> t<Complex_func_call> p<122> c<106> l<9:20> el<9:36>
                                n<b> u<106> t<StringConst> p<121> s<107> l<9:20> el<9:21>
                                n<source> u<107> t<StringConst> p<121> s<120> l<9:22> el<9:28>
                                n<> u<120> t<Select> p<121> c<108> l<9:28> el<9:36>
                                  n<> u<108> t<Bit_select> p<120> s<119> l<9:28> el<9:28>
                                  n<> u<119> t<Part_select_range> p<120> c<118> l<9:29> el<9:35>
                                    n<> u<118> t<Indexed_range> p<119> c<112> l<9:29> el<9:35>
                                      n<> u<112> t<Expression> p<118> c<111> s<113> l<9:29> el<9:30>
                                        n<> u<111> t<Primary> p<112> c<110> l<9:29> el<9:30>
                                          n<> u<110> t<Primary_literal> p<111> c<109> l<9:29> el<9:30>
                                            n<6> u<109> t<IntConst> p<110> l<9:29> el<9:30>
                                      n<> u<113> t<DecPartSelectOp> p<118> s<117> l<9:31> el<9:33>
                                      n<> u<117> t<Constant_expression> p<118> c<116> l<9:34> el<9:35>
                                        n<> u<116> t<Constant_primary> p<117> c<115> l<9:34> el<9:35>
                                          n<> u<115> t<Primary_literal> p<116> c<114> l<9:34> el<9:35>
                                            n<2> u<114> t<IntConst> p<115> l<9:34> el<9:35>
        n<> u<133> t<ENDMODULE> p<134> l<11:1> el<11:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/RangeSelect/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/RangeSelect/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               1
BitSelect                                              1
Constant                                              12
Design                                                 1
HierPath                                               2
IndexedPartSelect                                      2
LogicTypespec                                          3
LogicVar                                               2
Module                                                 1
Operation                                              1
Range                                                  4
RefObj                                                 1
RefTypespec                                            5
StructNet                                              2
StructTypespec                                         1
TypespecMember                                         1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/RangeSelect/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiVariables:
  \_LogicVar: (work@top.c), line:8:10, endln:8:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.c), line:8:4, endln:8:9
      |vpiParent:
      \_LogicVar: (work@top.c), line:8:10, endln:8:11
      |vpiFullName:work@top.c
      |vpiActual:
      \_LogicTypespec: , line:8:4, endln:8:9
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiVisibility:1
    |vpiExpr:
    \_HierPath: (a[0].source[6-:2]), line:8:14, endln:8:32
      |vpiParent:
      \_LogicVar: (work@top.c), line:8:10, endln:8:11
      |vpiActual:
      \_BitSelect: (a[0]), line:8:14, endln:8:15
        |vpiParent:
        \_HierPath: (a[0].source[6-:2]), line:8:14, endln:8:32
        |vpiName:a
        |vpiFullName:a[0]
        |vpiActual:
        \_StructNet: (work@top.a), line:6:13, endln:6:14
        |vpiIndex:
        \_Constant: , line:8:16, endln:8:17
          |vpiParent:
          \_BitSelect: (a[0]), line:8:14, endln:8:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiActual:
      \_IndexedPartSelect: (a[0].source[6-:2]), line:8:19, endln:8:32
        |vpiParent:
        \_HierPath: (a[0].source[6-:2]), line:8:14, endln:8:32
        |vpiName:source
        |vpiFullName:a[0].source[6-:2]
        |vpiActual:
        \_LogicNet: (work@top.source), line:8:19, endln:8:32
        |vpiConstantSelect:1
        |vpiIndexedPartSelectType:2
        |vpiBaseExpr:
        \_Constant: , line:8:26, endln:8:27
          |vpiParent:
          \_IndexedPartSelect: (a[0].source[6-:2]), line:8:19, endln:8:32
          |vpiDecompile:6
          |vpiSize:64
          |UINT:6
          |vpiConstType:9
        |vpiWidthExpr:
        \_Constant: , line:8:31, endln:8:32
          |vpiParent:
          \_IndexedPartSelect: (a[0].source[6-:2]), line:8:19, endln:8:32
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
      |vpiName:a[0].source[6-:2]
  |vpiVariables:
  \_LogicVar: (work@top.d), line:9:16, endln:9:17
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.d), line:9:4, endln:9:15
      |vpiParent:
      \_LogicVar: (work@top.d), line:9:16, endln:9:17
      |vpiFullName:work@top.d
      |vpiActual:
      \_LogicTypespec: , line:9:4, endln:9:15
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiVisibility:1
    |vpiExpr:
    \_HierPath: (b.source[6-:2]), line:9:20, endln:9:35
      |vpiParent:
      \_LogicVar: (work@top.d), line:9:16, endln:9:17
      |vpiActual:
      \_RefObj: (b), line:9:20, endln:9:21
        |vpiParent:
        \_HierPath: (b.source[6-:2]), line:9:20, endln:9:35
        |vpiName:b
        |vpiActual:
        \_StructNet: (work@top.b), line:7:13, endln:7:14
      |vpiActual:
      \_IndexedPartSelect: (b.source[6-:2]), line:9:22, endln:9:35
        |vpiParent:
        \_HierPath: (b.source[6-:2]), line:9:20, endln:9:35
        |vpiName:source
        |vpiFullName:b.source[6-:2]
        |vpiActual:
        \_LogicNet: (work@top.source), line:8:19, endln:8:32
        |vpiConstantSelect:1
        |vpiIndexedPartSelectType:2
        |vpiBaseExpr:
        \_Constant: , line:9:29, endln:9:30
          |vpiParent:
          \_IndexedPartSelect: (b.source[6-:2]), line:9:22, endln:9:35
          |vpiDecompile:6
          |vpiSize:64
          |UINT:6
          |vpiConstType:9
        |vpiWidthExpr:
        \_Constant: , line:9:34, endln:9:35
          |vpiParent:
          \_IndexedPartSelect: (b.source[6-:2]), line:9:22, endln:9:35
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
      |vpiName:b.source[6-:2]
  |vpiReg:
  \_LogicVar: (work@top.c), line:8:10, endln:8:11
  |vpiReg:
  \_LogicVar: (work@top.d), line:9:16, endln:9:17
  |vpiTypedef:
  \_StructTypespec: (tl_h2d_t), line:2:12, endln:4:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiName:tl_h2d_t
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (source), line:3:19, endln:3:25
      |vpiParent:
      \_StructTypespec: (tl_h2d_t), line:2:12, endln:4:5
      |vpiName:source
      |vpiTypespec:
      \_RefTypespec: (work@top.tl_h2d_t.source), line:3:7, endln:3:18
        |vpiParent:
        \_TypespecMember: (source), line:3:19, endln:3:25
        |vpiFullName:work@top.tl_h2d_t.source
        |vpiActual:
        \_LogicTypespec: , line:3:7, endln:3:18
  |vpiTypedef:
  \_LogicTypespec: , line:3:7, endln:3:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiRange:
    \_Range: , line:3:13, endln:3:18
      |vpiParent:
      \_LogicTypespec: , line:3:7, endln:3:18
      |vpiLeftRange:
      \_Constant: , line:3:14, endln:3:15
        |vpiParent:
        \_Range: , line:3:13, endln:3:18
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:16, endln:3:17
        |vpiParent:
        \_Range: , line:3:13, endln:3:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:8:4, endln:8:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
  |vpiTypedef:
  \_LogicTypespec: , line:9:4, endln:9:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiRange:
    \_Range: , line:9:10, endln:9:15
      |vpiParent:
      \_LogicTypespec: , line:9:4, endln:9:15
      |vpiLeftRange:
      \_Constant: , line:9:11, endln:9:12
        |vpiParent:
        \_Range: , line:9:10, endln:9:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:13, endln:9:14
        |vpiParent:
        \_Range: , line:9:10, endln:9:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_StructTypespec: (tl_h2d_t), line:2:12, endln:4:5
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:7, endln:3:18
  |vpiImportTypespec:
  \_StructNet: (work@top.a), line:6:13, endln:6:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.a.a), line:6:4, endln:6:12
      |vpiParent:
      \_StructNet: (work@top.a), line:6:13, endln:6:14
      |vpiName:a
      |vpiFullName:work@top.a.a
      |vpiActual:
      \_StructTypespec: (tl_h2d_t), line:2:12, endln:4:5
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiImportTypespec:
  \_ArrayNet: (work@top.a), line:6:13, endln:6:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiSize:1
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiRange:
    \_Range: , line:6:14, endln:6:17
      |vpiParent:
      \_ArrayNet: (work@top.a), line:6:13, endln:6:14
      |vpiRightRange:
      \_Operation: , line:6:15, endln:6:16
        |vpiParent:
        \_Range: , line:6:14, endln:6:17
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:6:15, endln:6:16
          |vpiParent:
          \_Operation: , line:6:15, endln:6:16
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
  |vpiImportTypespec:
  \_StructNet: (work@top.b), line:7:13, endln:7:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.b.b), line:7:4, endln:7:12
      |vpiParent:
      \_StructNet: (work@top.b), line:7:13, endln:7:14
      |vpiName:b
      |vpiFullName:work@top.b.b
      |vpiActual:
      \_StructTypespec: (tl_h2d_t), line:2:12, endln:4:5
    |vpiName:b
    |vpiFullName:work@top.b
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:4, endln:8:9
  |vpiImportTypespec:
  \_LogicVar: (work@top.c), line:8:10, endln:8:11
  |vpiImportTypespec:
  \_LogicTypespec: , line:9:4, endln:9:15
  |vpiImportTypespec:
  \_LogicVar: (work@top.d), line:9:16, endln:9:17
  |vpiImportTypespec:
  \_LogicNet: (work@top.source), line:8:19, endln:8:32
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/RangeSelect/dut.sv, line:1:1, endln:11:10
    |vpiName:source
    |vpiFullName:work@top.source
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_StructNet: (work@top.a), line:6:13, endln:6:14
  |vpiNet:
  \_StructNet: (work@top.b), line:7:13, endln:7:14
  |vpiNet:
  \_LogicNet: (work@top.source), line:8:19, endln:8:32
  |vpiArrayNet:
  \_ArrayNet: (work@top.a), line:6:13, endln:6:14
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
