Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 14:03:00 2024
| Host         : Thanaphom running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   151 |
|    Minimum number of control sets                        |   151 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   239 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   151 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |   129 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           15 |
| No           | No                    | Yes                    |              36 |           10 |
| No           | Yes                   | No                     |              66 |           20 |
| Yes          | No                    | No                     |             938 |          278 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |               Enable Signal               |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+-------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  baud_BUFG             | uart_instance/receiver/data_out[3]        |                                               |                1 |              1 |         1.00 |
|  baud_BUFG             | uart_instance/receiver/data_out[2]        |                                               |                1 |              1 |         1.00 |
|  baud_BUFG             | uart_instance/receiver/data_out[1]        |                                               |                1 |              1 |         1.00 |
|  baud_BUFG             | uart_instance/receiver/data_out[6]        |                                               |                1 |              1 |         1.00 |
|  baud_BUFG             | uart_instance/receiver/data_out[4]        |                                               |                1 |              1 |         1.00 |
|  baud_BUFG             | uart_instance/receiver/data_out[5]        |                                               |                1 |              1 |         1.00 |
|  baud_BUFG             | uart_instance/receiver/data_out[0]        |                                               |                1 |              1 |         1.00 |
|  baud_BUFG             | uart_instance/receiver/data_out[7]        |                                               |                1 |              1 |         1.00 |
|  baud_BUFG             | uart_instance/transmitter/bit_out_i_2_n_0 | uart_instance/transmitter/bit_out0            |                1 |              1 |         1.00 |
|  target_enable_reg_n_0 |                                           |                                               |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG         | nolabel_line71/E[0]                       |                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_4[0]              |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_1[0]              |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[4]_1[0]              |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[4]_2[0]              |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_8[0]              |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2][0]                |                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_18[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_19[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_25[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_22[0]             |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_26[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_3[0]              |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_11[0]             |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_4[0]              |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_28[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3][0]                |                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_22[0]             |                                               |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_5[0]              |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_2[0]              |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_27[0]             |                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_15[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_10[0]             |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_12[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_15[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_17[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_20[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_3[0]              |                                               |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_21[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_17[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_14[0]             |                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_23[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_12[0]             |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_21[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_16[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_20[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_7[0]              |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_13[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_6[0]              |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_7[0]              |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_9[0]              |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_25[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_10[0]             |                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_16[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_8[0]              |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_2[0]              |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[4][0]                |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[4]_0[0]              |                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[4]_3[0]              |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_0[0]              |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_13[0]             |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_23[0]             |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_24[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_24[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_1[0]              |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[4]_4[0]              |                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_5[0]              |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_18[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_6[0]              |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_14[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[4]_5[0]              |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_33[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_34[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_56[0]             |                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_22[0]             |                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_42[0]             |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_46[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_15[0]             |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_14[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_18[0]             |                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[4]_6[0]              |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_19[0]             |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_0[0]              |                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_10[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_1[0]              |                                               |                6 |              7 |         1.17 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_21[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_27[0]             |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_36[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_29[0]             |                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_37[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_20[0]             |                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_35[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_38[0]             |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_30[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_32[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_41[0]             |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_48[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_49[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_51[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_39[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_52[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_53[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_24[0]             |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_55[0]             |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_5[0]              |                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_43[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_50[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_23[0]             |                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_59[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_2[0]              |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_12[0]             |                                               |                7 |              7 |         1.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_26[0]             |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_28[0]             |                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_4[0]              |                                               |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_31[0]             |                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_57[0]             |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_6[0]              |                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_13[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_47[0]             |                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_8[0]              |                                               |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_9[0]              |                                               |                7 |              7 |         1.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_16[0]             |                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_44[0]             |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_45[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_60[0]             |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_25[0]             |                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_17[0]             |                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_40[0]             |                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_58[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_7[0]              |                                               |                6 |              7 |         1.17 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_11[0]             |                                               |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_54[0]             |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0][0]                |                                               |                3 |              7 |         2.33 |
|  baud_BUFG             |                                           |                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_11[0]             |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/E[0]                        |                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_0[0]              |                                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[2]_9[0]              |                                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG         | uart_instance/wx_reg[3]_19[0]             |                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG         | uart_instance/wy_reg[0]_3[0]              |                                               |                1 |              7 |         7.00 |
|  baud_BUFG             |                                           | uart_instance/receiver/count[7]_i_1_n_0       |                3 |              8 |         2.67 |
|  baud_BUFG             | uart_instance/transmitter/temp[7]_i_1_n_0 |                                               |                4 |              8 |         2.00 |
|  baud_BUFG             |                                           | uart_instance/transmitter/count[7]_i_1__0_n_0 |                3 |              8 |         2.67 |
|  baud_BUFG             | uart_instance/receiver/E[0]               |                                               |                3 |              9 |         3.00 |
|  vga/E[0]              | vga/v_count_next_1                        | reset_IBUF                                    |                3 |             10 |         3.33 |
|  vga/E[0]              |                                           | reset_IBUF                                    |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG         | vga/E[0]                                  |                                               |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG         |                                           |                                               |               10 |             13 |         1.30 |
|  clk_IBUF_BUFG         |                                           | clk_counter[17]_i_1_n_0                       |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG         |                                           | reset_IBUF                                    |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG         |                                           | uart_instance/baudrate_gen/clear              |                8 |             32 |         4.00 |
+------------------------+-------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


