// Seed: 1160041848
module module_0;
  wor id_1 = 1;
  always disable id_2;
  assign module_2.type_18 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6, id_7;
  generate
    for (id_8 = id_6; {id_7{id_6}}; id_8 = 1) begin : LABEL_0
      assign id_3 = "";
    end
  endgenerate
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    inout supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input wor id_6,
    input wire id_7,
    output tri0 id_8,
    output tri0 id_9,
    input tri0 id_10,
    input tri id_11,
    input supply0 id_12,
    inout wor id_13,
    output wor id_14
);
  assign id_9 = id_6;
  module_0 modCall_1 ();
endmodule
