// Seed: 2424575255
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    input uwire id_2
    , id_6,
    input supply1 id_3,
    output tri1 id_4
);
  initial id_6 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output tri id_2,
    output supply0 id_3,
    output tri id_4,
    output uwire id_5,
    input tri id_6,
    input wor id_7,
    input tri id_8,
    input supply1 id_9
);
  wire module_1;
  assign id_5 = 1;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_7,
      id_9,
      id_4
  );
endmodule
