
CNC_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085bc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000348  0800874c  0800874c  0000974c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a94  08008a94  0000a060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008a94  08008a94  00009a94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008a9c  08008a9c  0000a060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a9c  08008a9c  00009a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008aa0  08008aa0  00009aa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08008aa4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a6c  20000060  08008b04  0000a060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000acc  08008b04  0000aacc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015dbd  00000000  00000000  0000a090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038cc  00000000  00000000  0001fe4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001470  00000000  00000000  00023720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fc1  00000000  00000000  00024b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002782f  00000000  00000000  00025b51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e29b  00000000  00000000  0004d380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f430b  00000000  00000000  0006b61b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015f926  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005814  00000000  00000000  0015f96c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  00165180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008734 	.word	0x08008734

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08008734 	.word	0x08008734

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <has_header_tail>:
	return 0;
}

// Generic header/tail validation
static inline int has_header_tail(const uint8_t *raw, uint32_t len,
		uint8_t header, uint8_t tail) {
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	4611      	mov	r1, r2
 80005b8:	461a      	mov	r2, r3
 80005ba:	460b      	mov	r3, r1
 80005bc:	71fb      	strb	r3, [r7, #7]
 80005be:	4613      	mov	r3, r2
 80005c0:	71bb      	strb	r3, [r7, #6]
	return raw && len >= 2 && raw[0] == header && raw[len - 1] == tail;
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d011      	beq.n	80005ec <has_header_tail+0x40>
 80005c8:	68bb      	ldr	r3, [r7, #8]
 80005ca:	2b01      	cmp	r3, #1
 80005cc:	d90e      	bls.n	80005ec <has_header_tail+0x40>
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	79fa      	ldrb	r2, [r7, #7]
 80005d4:	429a      	cmp	r2, r3
 80005d6:	d109      	bne.n	80005ec <has_header_tail+0x40>
 80005d8:	68bb      	ldr	r3, [r7, #8]
 80005da:	3b01      	subs	r3, #1
 80005dc:	68fa      	ldr	r2, [r7, #12]
 80005de:	4413      	add	r3, r2
 80005e0:	781b      	ldrb	r3, [r3, #0]
 80005e2:	79ba      	ldrb	r2, [r7, #6]
 80005e4:	429a      	cmp	r2, r3
 80005e6:	d101      	bne.n	80005ec <has_header_tail+0x40>
 80005e8:	2301      	movs	r3, #1
 80005ea:	e000      	b.n	80005ee <has_header_tail+0x42>
 80005ec:	2300      	movs	r3, #0
}
 80005ee:	4618      	mov	r0, r3
 80005f0:	3714      	adds	r7, #20
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr

080005fa <frame_expect_req>:
// =====================
// Frame validators
// =====================
// Ensure buffer has min length, proper header/tail, and expected type
static inline int frame_expect_req(const uint8_t *raw, uint32_t len,
		req_msg_type_t type, uint32_t min_len) {
 80005fa:	b580      	push	{r7, lr}
 80005fc:	b084      	sub	sp, #16
 80005fe:	af00      	add	r7, sp, #0
 8000600:	60f8      	str	r0, [r7, #12]
 8000602:	60b9      	str	r1, [r7, #8]
 8000604:	603b      	str	r3, [r7, #0]
 8000606:	4613      	mov	r3, r2
 8000608:	71fb      	strb	r3, [r7, #7]
	if (!raw || len < min_len)
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	2b00      	cmp	r3, #0
 800060e:	d003      	beq.n	8000618 <frame_expect_req+0x1e>
 8000610:	68ba      	ldr	r2, [r7, #8]
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	429a      	cmp	r2, r3
 8000616:	d202      	bcs.n	800061e <frame_expect_req+0x24>
		return PROTO_ERR_ARG;
 8000618:	f04f 33ff 	mov.w	r3, #4294967295
 800061c:	e012      	b.n	8000644 <frame_expect_req+0x4a>
	if (!has_header_tail(raw, len, REQ_HEADER, REQ_TAIL)
 800061e:	2355      	movs	r3, #85	@ 0x55
 8000620:	22aa      	movs	r2, #170	@ 0xaa
 8000622:	68b9      	ldr	r1, [r7, #8]
 8000624:	68f8      	ldr	r0, [r7, #12]
 8000626:	f7ff ffc1 	bl	80005ac <has_header_tail>
 800062a:	4603      	mov	r3, r0
 800062c:	2b00      	cmp	r3, #0
 800062e:	d005      	beq.n	800063c <frame_expect_req+0x42>
			|| raw[1] != (uint8_t) type)
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	3301      	adds	r3, #1
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	79fa      	ldrb	r2, [r7, #7]
 8000638:	429a      	cmp	r2, r3
 800063a:	d002      	beq.n	8000642 <frame_expect_req+0x48>
		return PROTO_ERR_FRAME;
 800063c:	f06f 0301 	mvn.w	r3, #1
 8000640:	e000      	b.n	8000644 <frame_expect_req+0x4a>
	return PROTO_OK;
 8000642:	2300      	movs	r3, #0
}
 8000644:	4618      	mov	r0, r3
 8000646:	3710      	adds	r7, #16
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}

0800064c <led_ctrl_req_decoder>:

// New LED_CTRL (RGB) request is 9 bytes total:
// [0]=0xAA, [1]=0x07, [2]=frameId, [3]=ledMask, [4]=R, [5]=G, [6]=B,
// [7]=parity(byte XOR over 1..6), [8]=0x55

int led_ctrl_req_decoder(const uint8_t *raw, uint32_t len, led_ctrl_req_t *out) {
 800064c:	b580      	push	{r7, lr}
 800064e:	b086      	sub	sp, #24
 8000650:	af00      	add	r7, sp, #0
 8000652:	60f8      	str	r0, [r7, #12]
 8000654:	60b9      	str	r1, [r7, #8]
 8000656:	607a      	str	r2, [r7, #4]
    if (!raw || !out)
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d002      	beq.n	8000664 <led_ctrl_req_decoder+0x18>
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d102      	bne.n	800066a <led_ctrl_req_decoder+0x1e>
        return PROTO_ERR_ARG;
 8000664:	f04f 33ff 	mov.w	r3, #4294967295
 8000668:	e025      	b.n	80006b6 <led_ctrl_req_decoder+0x6a>
    int st = frame_expect_req(raw, len, REQ_LED_CTRL, 9);
 800066a:	2309      	movs	r3, #9
 800066c:	2207      	movs	r2, #7
 800066e:	68b9      	ldr	r1, [r7, #8]
 8000670:	68f8      	ldr	r0, [r7, #12]
 8000672:	f7ff ffc2 	bl	80005fa <frame_expect_req>
 8000676:	6178      	str	r0, [r7, #20]
    if (st != PROTO_OK)
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <led_ctrl_req_decoder+0x36>
        return st;
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	e019      	b.n	80006b6 <led_ctrl_req_decoder+0x6a>
    out->frameId = raw[2];
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	3302      	adds	r3, #2
 8000686:	781a      	ldrb	r2, [r3, #0]
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	701a      	strb	r2, [r3, #0]
    out->ledMask = raw[3];
 800068c:	68fb      	ldr	r3, [r7, #12]
 800068e:	3303      	adds	r3, #3
 8000690:	781a      	ldrb	r2, [r3, #0]
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	705a      	strb	r2, [r3, #1]
    out->r = raw[4];
 8000696:	68fb      	ldr	r3, [r7, #12]
 8000698:	3304      	adds	r3, #4
 800069a:	781a      	ldrb	r2, [r3, #0]
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	709a      	strb	r2, [r3, #2]
    out->g = raw[5];
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	3305      	adds	r3, #5
 80006a4:	781a      	ldrb	r2, [r3, #0]
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	70da      	strb	r2, [r3, #3]
    out->b = raw[6];
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	3306      	adds	r3, #6
 80006ae:	781a      	ldrb	r2, [r3, #0]
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	711a      	strb	r2, [r3, #4]
    return PROTO_OK;
 80006b4:	2300      	movs	r3, #0
}
 80006b6:	4618      	mov	r0, r3
 80006b8:	3718      	adds	r7, #24
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
	...

080006c0 <router_init>:
};

static router_handlers_t handlers;

void router_init(router_t *r, response_fifo_t *resp_fifo,
		const router_handlers_t *h) {
 80006c0:	b5b0      	push	{r4, r5, r7, lr}
 80006c2:	b084      	sub	sp, #16
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	60f8      	str	r0, [r7, #12]
 80006c8:	60b9      	str	r1, [r7, #8]
 80006ca:	607a      	str	r2, [r7, #4]
	memset(r, 0, sizeof(*r));
 80006cc:	2248      	movs	r2, #72	@ 0x48
 80006ce:	2100      	movs	r1, #0
 80006d0:	68f8      	ldr	r0, [r7, #12]
 80006d2:	f007 fc5f 	bl	8007f94 <memset>
	r->resp = resp_fifo;
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	68ba      	ldr	r2, [r7, #8]
 80006da:	645a      	str	r2, [r3, #68]	@ 0x44
	if (h) {
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d009      	beq.n	80006f6 <router_init+0x36>
		handlers = *h;
 80006e2:	4a07      	ldr	r2, [pc, #28]	@ (8000700 <router_init+0x40>)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	4614      	mov	r4, r2
 80006e8:	461d      	mov	r5, r3
 80006ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006ee:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80006f2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}
}
 80006f6:	bf00      	nop
 80006f8:	3710      	adds	r7, #16
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bdb0      	pop	{r4, r5, r7, pc}
 80006fe:	bf00      	nop
 8000700:	2000007c 	.word	0x2000007c

08000704 <is_req_complete>:

static int is_req_complete(const uint8_t *a, uint32_t n) {
 8000704:	b480      	push	{r7}
 8000706:	b085      	sub	sp, #20
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
 800070c:	6039      	str	r1, [r7, #0]
	if (n < 4)
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	2b03      	cmp	r3, #3
 8000712:	d801      	bhi.n	8000718 <is_req_complete+0x14>
		return 0; // mínimo
 8000714:	2300      	movs	r3, #0
 8000716:	e01a      	b.n	800074e <is_req_complete+0x4a>
	if (a[0] != REQ_HEADER)
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	2baa      	cmp	r3, #170	@ 0xaa
 800071e:	d002      	beq.n	8000726 <is_req_complete+0x22>
		return -1; // inválido
 8000720:	f04f 33ff 	mov.w	r3, #4294967295
 8000724:	e013      	b.n	800074e <is_req_complete+0x4a>
	// fim quando encontrar REQ_TAIL
	for (uint32_t i = 3; i < n; i++) {
 8000726:	2303      	movs	r3, #3
 8000728:	60fb      	str	r3, [r7, #12]
 800072a:	e00b      	b.n	8000744 <is_req_complete+0x40>
		if (a[i] == REQ_TAIL)
 800072c:	687a      	ldr	r2, [r7, #4]
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	4413      	add	r3, r2
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	2b55      	cmp	r3, #85	@ 0x55
 8000736:	d102      	bne.n	800073e <is_req_complete+0x3a>
			return (int) (i + 1);
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	3301      	adds	r3, #1
 800073c:	e007      	b.n	800074e <is_req_complete+0x4a>
	for (uint32_t i = 3; i < n; i++) {
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	3301      	adds	r3, #1
 8000742:	60fb      	str	r3, [r7, #12]
 8000744:	68fa      	ldr	r2, [r7, #12]
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	429a      	cmp	r2, r3
 800074a:	d3ef      	bcc.n	800072c <is_req_complete+0x28>
	}
	return 0;
 800074c:	2300      	movs	r3, #0
}
 800074e:	4618      	mov	r0, r3
 8000750:	3714      	adds	r7, #20
 8000752:	46bd      	mov	sp, r7
 8000754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000758:	4770      	bx	lr
	...

0800075c <dispatch>:

static void dispatch(router_t *r, const uint8_t *f, uint32_t len) {
 800075c:	b580      	push	{r7, lr}
 800075e:	b086      	sub	sp, #24
 8000760:	af00      	add	r7, sp, #0
 8000762:	60f8      	str	r0, [r7, #12]
 8000764:	60b9      	str	r1, [r7, #8]
 8000766:	607a      	str	r2, [r7, #4]
	if (len < 4)
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	2b03      	cmp	r3, #3
 800076c:	f240 80a4 	bls.w	80008b8 <dispatch+0x15c>
		return;
	uint8_t type = f[1];
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	3301      	adds	r3, #1
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	75fb      	strb	r3, [r7, #23]
	switch (type) {
 8000778:	7dfb      	ldrb	r3, [r7, #23]
 800077a:	3b01      	subs	r3, #1
 800077c:	2b1f      	cmp	r3, #31
 800077e:	f200 809d 	bhi.w	80008bc <dispatch+0x160>
 8000782:	a201      	add	r2, pc, #4	@ (adr r2, 8000788 <dispatch+0x2c>)
 8000784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000788:	08000809 	.word	0x08000809
 800078c:	0800081f 	.word	0x0800081f
 8000790:	08000835 	.word	0x08000835
 8000794:	0800084b 	.word	0x0800084b
 8000798:	08000861 	.word	0x08000861
 800079c:	08000877 	.word	0x08000877
 80007a0:	0800088d 	.word	0x0800088d
 80007a4:	080008bd 	.word	0x080008bd
 80007a8:	080008bd 	.word	0x080008bd
 80007ac:	080008bd 	.word	0x080008bd
 80007b0:	080008bd 	.word	0x080008bd
 80007b4:	080008bd 	.word	0x080008bd
 80007b8:	080008bd 	.word	0x080008bd
 80007bc:	080008bd 	.word	0x080008bd
 80007c0:	080008bd 	.word	0x080008bd
 80007c4:	080008bd 	.word	0x080008bd
 80007c8:	080008bd 	.word	0x080008bd
 80007cc:	080008bd 	.word	0x080008bd
 80007d0:	080008bd 	.word	0x080008bd
 80007d4:	080008bd 	.word	0x080008bd
 80007d8:	080008bd 	.word	0x080008bd
 80007dc:	080008bd 	.word	0x080008bd
 80007e0:	080008bd 	.word	0x080008bd
 80007e4:	080008bd 	.word	0x080008bd
 80007e8:	080008bd 	.word	0x080008bd
 80007ec:	080008bd 	.word	0x080008bd
 80007f0:	080008bd 	.word	0x080008bd
 80007f4:	080008bd 	.word	0x080008bd
 80007f8:	080008bd 	.word	0x080008bd
 80007fc:	080008bd 	.word	0x080008bd
 8000800:	080008bd 	.word	0x080008bd
 8000804:	080008a3 	.word	0x080008a3
	case REQ_MOVE_QUEUE_ADD:
		if (handlers.on_move_queue_add)
 8000808:	4b36      	ldr	r3, [pc, #216]	@ (80008e4 <dispatch+0x188>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d057      	beq.n	80008c0 <dispatch+0x164>
			handlers.on_move_queue_add(r, f, len);
 8000810:	4b34      	ldr	r3, [pc, #208]	@ (80008e4 <dispatch+0x188>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	687a      	ldr	r2, [r7, #4]
 8000816:	68b9      	ldr	r1, [r7, #8]
 8000818:	68f8      	ldr	r0, [r7, #12]
 800081a:	4798      	blx	r3
		break;
 800081c:	e050      	b.n	80008c0 <dispatch+0x164>
	case REQ_MOVE_QUEUE_STATUS:
		if (handlers.on_move_queue_status)
 800081e:	4b31      	ldr	r3, [pc, #196]	@ (80008e4 <dispatch+0x188>)
 8000820:	685b      	ldr	r3, [r3, #4]
 8000822:	2b00      	cmp	r3, #0
 8000824:	d04e      	beq.n	80008c4 <dispatch+0x168>
			handlers.on_move_queue_status(r, f, len);
 8000826:	4b2f      	ldr	r3, [pc, #188]	@ (80008e4 <dispatch+0x188>)
 8000828:	685b      	ldr	r3, [r3, #4]
 800082a:	687a      	ldr	r2, [r7, #4]
 800082c:	68b9      	ldr	r1, [r7, #8]
 800082e:	68f8      	ldr	r0, [r7, #12]
 8000830:	4798      	blx	r3
		break;
 8000832:	e047      	b.n	80008c4 <dispatch+0x168>
	case REQ_START_MOVE:
		if (handlers.on_start_move)
 8000834:	4b2b      	ldr	r3, [pc, #172]	@ (80008e4 <dispatch+0x188>)
 8000836:	689b      	ldr	r3, [r3, #8]
 8000838:	2b00      	cmp	r3, #0
 800083a:	d045      	beq.n	80008c8 <dispatch+0x16c>
			handlers.on_start_move(r, f, len);
 800083c:	4b29      	ldr	r3, [pc, #164]	@ (80008e4 <dispatch+0x188>)
 800083e:	689b      	ldr	r3, [r3, #8]
 8000840:	687a      	ldr	r2, [r7, #4]
 8000842:	68b9      	ldr	r1, [r7, #8]
 8000844:	68f8      	ldr	r0, [r7, #12]
 8000846:	4798      	blx	r3
		break;
 8000848:	e03e      	b.n	80008c8 <dispatch+0x16c>
	case REQ_MOVE_HOME:
		if (handlers.on_move_home)
 800084a:	4b26      	ldr	r3, [pc, #152]	@ (80008e4 <dispatch+0x188>)
 800084c:	68db      	ldr	r3, [r3, #12]
 800084e:	2b00      	cmp	r3, #0
 8000850:	d03c      	beq.n	80008cc <dispatch+0x170>
			handlers.on_move_home(r, f, len);
 8000852:	4b24      	ldr	r3, [pc, #144]	@ (80008e4 <dispatch+0x188>)
 8000854:	68db      	ldr	r3, [r3, #12]
 8000856:	687a      	ldr	r2, [r7, #4]
 8000858:	68b9      	ldr	r1, [r7, #8]
 800085a:	68f8      	ldr	r0, [r7, #12]
 800085c:	4798      	blx	r3
		break;
 800085e:	e035      	b.n	80008cc <dispatch+0x170>
	case REQ_MOVE_PROBE_LEVEL:
		if (handlers.on_move_probe_level)
 8000860:	4b20      	ldr	r3, [pc, #128]	@ (80008e4 <dispatch+0x188>)
 8000862:	691b      	ldr	r3, [r3, #16]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d033      	beq.n	80008d0 <dispatch+0x174>
			handlers.on_move_probe_level(r, f, len);
 8000868:	4b1e      	ldr	r3, [pc, #120]	@ (80008e4 <dispatch+0x188>)
 800086a:	691b      	ldr	r3, [r3, #16]
 800086c:	687a      	ldr	r2, [r7, #4]
 800086e:	68b9      	ldr	r1, [r7, #8]
 8000870:	68f8      	ldr	r0, [r7, #12]
 8000872:	4798      	blx	r3
		break;
 8000874:	e02c      	b.n	80008d0 <dispatch+0x174>
	case REQ_MOVE_END:
		if (handlers.on_move_end)
 8000876:	4b1b      	ldr	r3, [pc, #108]	@ (80008e4 <dispatch+0x188>)
 8000878:	695b      	ldr	r3, [r3, #20]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d02a      	beq.n	80008d4 <dispatch+0x178>
			handlers.on_move_end(r, f, len);
 800087e:	4b19      	ldr	r3, [pc, #100]	@ (80008e4 <dispatch+0x188>)
 8000880:	695b      	ldr	r3, [r3, #20]
 8000882:	687a      	ldr	r2, [r7, #4]
 8000884:	68b9      	ldr	r1, [r7, #8]
 8000886:	68f8      	ldr	r0, [r7, #12]
 8000888:	4798      	blx	r3
		break;
 800088a:	e023      	b.n	80008d4 <dispatch+0x178>
	case REQ_LED_CTRL:
		if (handlers.on_led_ctrl)
 800088c:	4b15      	ldr	r3, [pc, #84]	@ (80008e4 <dispatch+0x188>)
 800088e:	699b      	ldr	r3, [r3, #24]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d021      	beq.n	80008d8 <dispatch+0x17c>
			handlers.on_led_ctrl(r, f, len);
 8000894:	4b13      	ldr	r3, [pc, #76]	@ (80008e4 <dispatch+0x188>)
 8000896:	699b      	ldr	r3, [r3, #24]
 8000898:	687a      	ldr	r2, [r7, #4]
 800089a:	68b9      	ldr	r1, [r7, #8]
 800089c:	68f8      	ldr	r0, [r7, #12]
 800089e:	4798      	blx	r3
		break;
 80008a0:	e01a      	b.n	80008d8 <dispatch+0x17c>
	case REQ_FPGA_STATUS:
		if (handlers.on_fpga_status)
 80008a2:	4b10      	ldr	r3, [pc, #64]	@ (80008e4 <dispatch+0x188>)
 80008a4:	69db      	ldr	r3, [r3, #28]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d018      	beq.n	80008dc <dispatch+0x180>
			handlers.on_fpga_status(r, f, len);
 80008aa:	4b0e      	ldr	r3, [pc, #56]	@ (80008e4 <dispatch+0x188>)
 80008ac:	69db      	ldr	r3, [r3, #28]
 80008ae:	687a      	ldr	r2, [r7, #4]
 80008b0:	68b9      	ldr	r1, [r7, #8]
 80008b2:	68f8      	ldr	r0, [r7, #12]
 80008b4:	4798      	blx	r3
		break;
 80008b6:	e011      	b.n	80008dc <dispatch+0x180>
		return;
 80008b8:	bf00      	nop
 80008ba:	e010      	b.n	80008de <dispatch+0x182>
	default:
		break; // desconhecido
 80008bc:	bf00      	nop
 80008be:	e00e      	b.n	80008de <dispatch+0x182>
		break;
 80008c0:	bf00      	nop
 80008c2:	e00c      	b.n	80008de <dispatch+0x182>
		break;
 80008c4:	bf00      	nop
 80008c6:	e00a      	b.n	80008de <dispatch+0x182>
		break;
 80008c8:	bf00      	nop
 80008ca:	e008      	b.n	80008de <dispatch+0x182>
		break;
 80008cc:	bf00      	nop
 80008ce:	e006      	b.n	80008de <dispatch+0x182>
		break;
 80008d0:	bf00      	nop
 80008d2:	e004      	b.n	80008de <dispatch+0x182>
		break;
 80008d4:	bf00      	nop
 80008d6:	e002      	b.n	80008de <dispatch+0x182>
		break;
 80008d8:	bf00      	nop
 80008da:	e000      	b.n	80008de <dispatch+0x182>
		break;
 80008dc:	bf00      	nop
	}
}
 80008de:	3718      	adds	r7, #24
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	2000007c 	.word	0x2000007c

080008e8 <router_feed_bytes>:

void router_feed_bytes(router_t *r, const uint8_t *data, uint32_t len) {
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b086      	sub	sp, #24
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	60f8      	str	r0, [r7, #12]
 80008f0:	60b9      	str	r1, [r7, #8]
 80008f2:	607a      	str	r2, [r7, #4]
	for (uint32_t i = 0; i < len; i++) {
 80008f4:	2300      	movs	r3, #0
 80008f6:	617b      	str	r3, [r7, #20]
 80008f8:	e038      	b.n	800096c <router_feed_bytes+0x84>
		if (r->idx >= sizeof(r->acc))
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000900:	2b3f      	cmp	r3, #63	@ 0x3f
 8000902:	d903      	bls.n	800090c <router_feed_bytes+0x24>
			r->idx = 0; // evita overflow simples
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	2200      	movs	r2, #0
 8000908:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		r->acc[r->idx++] = data[i];
 800090c:	68ba      	ldr	r2, [r7, #8]
 800090e:	697b      	ldr	r3, [r7, #20]
 8000910:	441a      	add	r2, r3
 8000912:	68fb      	ldr	r3, [r7, #12]
 8000914:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000918:	1c59      	adds	r1, r3, #1
 800091a:	b2c8      	uxtb	r0, r1
 800091c:	68f9      	ldr	r1, [r7, #12]
 800091e:	f881 0040 	strb.w	r0, [r1, #64]	@ 0x40
 8000922:	4619      	mov	r1, r3
 8000924:	7812      	ldrb	r2, [r2, #0]
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	545a      	strb	r2, [r3, r1]
		int comp = is_req_complete(r->acc, r->idx);
 800092a:	68fa      	ldr	r2, [r7, #12]
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000932:	4619      	mov	r1, r3
 8000934:	4610      	mov	r0, r2
 8000936:	f7ff fee5 	bl	8000704 <is_req_complete>
 800093a:	6138      	str	r0, [r7, #16]
		if (comp < 0) {
 800093c:	693b      	ldr	r3, [r7, #16]
 800093e:	2b00      	cmp	r3, #0
 8000940:	da04      	bge.n	800094c <router_feed_bytes+0x64>
			r->idx = 0;
 8000942:	68fb      	ldr	r3, [r7, #12]
 8000944:	2200      	movs	r2, #0
 8000946:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
			continue;
 800094a:	e00c      	b.n	8000966 <router_feed_bytes+0x7e>
		} // descarta até header
		if (comp > 0) {
 800094c:	693b      	ldr	r3, [r7, #16]
 800094e:	2b00      	cmp	r3, #0
 8000950:	dd09      	ble.n	8000966 <router_feed_bytes+0x7e>
			dispatch(r, r->acc, (uint32_t) comp);
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	693a      	ldr	r2, [r7, #16]
 8000956:	4619      	mov	r1, r3
 8000958:	68f8      	ldr	r0, [r7, #12]
 800095a:	f7ff feff 	bl	800075c <dispatch>
			r->idx = 0;
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	2200      	movs	r2, #0
 8000962:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	for (uint32_t i = 0; i < len; i++) {
 8000966:	697b      	ldr	r3, [r7, #20]
 8000968:	3301      	adds	r3, #1
 800096a:	617b      	str	r3, [r7, #20]
 800096c:	697a      	ldr	r2, [r7, #20]
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	429a      	cmp	r2, r3
 8000972:	d3c2      	bcc.n	80008fa <router_feed_bytes+0x12>
		}
	}
}
 8000974:	bf00      	nop
 8000976:	bf00      	nop
 8000978:	3718      	adds	r7, #24
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}

0800097e <resp_fifo_create>:

response_fifo_t* resp_fifo_create(void) {
 800097e:	b580      	push	{r7, lr}
 8000980:	b082      	sub	sp, #8
 8000982:	af00      	add	r7, sp, #0
	response_fifo_t *q = (response_fifo_t*) calloc(1, sizeof(*q));
 8000984:	210c      	movs	r1, #12
 8000986:	2001      	movs	r0, #1
 8000988:	f007 f9fc 	bl	8007d84 <calloc>
 800098c:	4603      	mov	r3, r0
 800098e:	607b      	str	r3, [r7, #4]
	return q;
 8000990:	687b      	ldr	r3, [r7, #4]
}
 8000992:	4618      	mov	r0, r3
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}

0800099a <resp_fifo_pop>:
		q->head = n;
	q->tail = n;
	q->count++;
	return PROTO_OK;
}
int resp_fifo_pop(response_fifo_t *q, uint8_t *out, uint32_t max_len) {
 800099a:	b580      	push	{r7, lr}
 800099c:	b086      	sub	sp, #24
 800099e:	af00      	add	r7, sp, #0
 80009a0:	60f8      	str	r0, [r7, #12]
 80009a2:	60b9      	str	r1, [r7, #8]
 80009a4:	607a      	str	r2, [r7, #4]
	if (!q || !q->head || !out)
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d006      	beq.n	80009ba <resp_fifo_pop+0x20>
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d002      	beq.n	80009ba <resp_fifo_pop+0x20>
 80009b4:	68bb      	ldr	r3, [r7, #8]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d101      	bne.n	80009be <resp_fifo_pop+0x24>
		return 0;
 80009ba:	2300      	movs	r3, #0
 80009bc:	e02e      	b.n	8000a1c <resp_fifo_pop+0x82>
	node_t *n = q->head;
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	617b      	str	r3, [r7, #20]
	if (n->len > max_len)
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	685b      	ldr	r3, [r3, #4]
 80009c8:	687a      	ldr	r2, [r7, #4]
 80009ca:	429a      	cmp	r2, r3
 80009cc:	d202      	bcs.n	80009d4 <resp_fifo_pop+0x3a>
		return PROTO_ERR_RANGE;
 80009ce:	f06f 0303 	mvn.w	r3, #3
 80009d2:	e023      	b.n	8000a1c <resp_fifo_pop+0x82>
	memcpy(out, n->buf, n->len);
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	6819      	ldr	r1, [r3, #0]
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	685b      	ldr	r3, [r3, #4]
 80009dc:	461a      	mov	r2, r3
 80009de:	68b8      	ldr	r0, [r7, #8]
 80009e0:	f007 fb1c 	bl	800801c <memcpy>
	int l = (int) n->len;
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	685b      	ldr	r3, [r3, #4]
 80009e8:	613b      	str	r3, [r7, #16]
	q->head = n->next;
 80009ea:	697b      	ldr	r3, [r7, #20]
 80009ec:	689a      	ldr	r2, [r3, #8]
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	601a      	str	r2, [r3, #0]
	if (!q->head)
 80009f2:	68fb      	ldr	r3, [r7, #12]
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d102      	bne.n	8000a00 <resp_fifo_pop+0x66>
		q->tail = NULL;
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	2200      	movs	r2, #0
 80009fe:	605a      	str	r2, [r3, #4]
	q->count--;
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	689b      	ldr	r3, [r3, #8]
 8000a04:	1e5a      	subs	r2, r3, #1
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	609a      	str	r2, [r3, #8]
	free(n->buf);
 8000a0a:	697b      	ldr	r3, [r7, #20]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f007 f9d4 	bl	8007dbc <free>
	free(n);
 8000a14:	6978      	ldr	r0, [r7, #20]
 8000a16:	f007 f9d1 	bl	8007dbc <free>
	return l;
 8000a1a:	693b      	ldr	r3, [r7, #16]
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	3718      	adds	r7, #24
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}

08000a24 <home_on_move_home>:
}
const home_status_t* home_status_get(void) {
	return &g_home;
}

void home_on_move_home(const uint8_t *frame, uint32_t len) {
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
 8000a2c:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de homing */
}
 8000a2e:	bf00      	nop
 8000a30:	370c      	adds	r7, #12
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
	...

08000a3c <led_service_init>:
#include "gpio.h"
#include "Protocol/Requests/led_control_request.h"
#include "Services/Log/log_service.h"
#include <stdio.h>

void led_service_init(void) {
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b086      	sub	sp, #24
 8000a40:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef gi = {0};
 8000a42:	1d3b      	adds	r3, r7, #4
 8000a44:	2200      	movs	r2, #0
 8000a46:	601a      	str	r2, [r3, #0]
 8000a48:	605a      	str	r2, [r3, #4]
 8000a4a:	609a      	str	r2, [r3, #8]
 8000a4c:	60da      	str	r2, [r3, #12]
 8000a4e:	611a      	str	r2, [r3, #16]
#if defined(LED_R_GPIO_PIN) && defined(LED_G_GPIO_PIN) && defined(LED_B_GPIO_PIN)
    // Configure RGB pins
    gi.Mode = GPIO_MODE_OUTPUT_PP;
 8000a50:	2301      	movs	r3, #1
 8000a52:	60bb      	str	r3, [r7, #8]
    gi.Pull = GPIO_NOPULL;
 8000a54:	2300      	movs	r3, #0
 8000a56:	60fb      	str	r3, [r7, #12]
    gi.Speed = GPIO_SPEED_FREQ_LOW;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	613b      	str	r3, [r7, #16]
    gi.Pin = LED_R_GPIO_PIN; HAL_GPIO_Init(LED_R_GPIO_PORT, &gi);
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	607b      	str	r3, [r7, #4]
 8000a60:	1d3b      	adds	r3, r7, #4
 8000a62:	4619      	mov	r1, r3
 8000a64:	4812      	ldr	r0, [pc, #72]	@ (8000ab0 <led_service_init+0x74>)
 8000a66:	f001 ff57 	bl	8002918 <HAL_GPIO_Init>
    gi.Pin = LED_G_GPIO_PIN; HAL_GPIO_Init(LED_G_GPIO_PORT, &gi);
 8000a6a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000a6e:	607b      	str	r3, [r7, #4]
 8000a70:	1d3b      	adds	r3, r7, #4
 8000a72:	4619      	mov	r1, r3
 8000a74:	480e      	ldr	r0, [pc, #56]	@ (8000ab0 <led_service_init+0x74>)
 8000a76:	f001 ff4f 	bl	8002918 <HAL_GPIO_Init>
    gi.Pin = LED_B_GPIO_PIN; HAL_GPIO_Init(LED_B_GPIO_PORT, &gi);
 8000a7a:	2380      	movs	r3, #128	@ 0x80
 8000a7c:	607b      	str	r3, [r7, #4]
 8000a7e:	1d3b      	adds	r3, r7, #4
 8000a80:	4619      	mov	r1, r3
 8000a82:	480b      	ldr	r0, [pc, #44]	@ (8000ab0 <led_service_init+0x74>)
 8000a84:	f001 ff48 	bl	8002918 <HAL_GPIO_Init>
    // Default OFF
#if LED_ACTIVE_HIGH
    HAL_GPIO_WritePin(LED_R_GPIO_PORT, LED_R_GPIO_PIN, GPIO_PIN_RESET);
 8000a88:	2200      	movs	r2, #0
 8000a8a:	2102      	movs	r1, #2
 8000a8c:	4808      	ldr	r0, [pc, #32]	@ (8000ab0 <led_service_init+0x74>)
 8000a8e:	f002 f9cf 	bl	8002e30 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_G_GPIO_PORT, LED_G_GPIO_PIN, GPIO_PIN_RESET);
 8000a92:	2200      	movs	r2, #0
 8000a94:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a98:	4805      	ldr	r0, [pc, #20]	@ (8000ab0 <led_service_init+0x74>)
 8000a9a:	f002 f9c9 	bl	8002e30 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_B_GPIO_PORT, LED_B_GPIO_PIN, GPIO_PIN_RESET);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	2180      	movs	r1, #128	@ 0x80
 8000aa2:	4803      	ldr	r0, [pc, #12]	@ (8000ab0 <led_service_init+0x74>)
 8000aa4:	f002 f9c4 	bl	8002e30 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GPIO_PORT, LED_GPIO_PIN, GPIO_PIN_RESET);
#else
    HAL_GPIO_WritePin(LED_GPIO_PORT, LED_GPIO_PIN, GPIO_PIN_SET);
#endif
#endif
}
 8000aa8:	bf00      	nop
 8000aaa:	3718      	adds	r7, #24
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	48000400 	.word	0x48000400

08000ab4 <led_apply_rgb>:
    HAL_GPIO_WritePin(LED_GPIO_PORT, LED_GPIO_PIN, on ? GPIO_PIN_RESET : GPIO_PIN_SET);
#endif
}

#if defined(LED_R_GPIO_PIN) && defined(LED_G_GPIO_PIN) && defined(LED_B_GPIO_PIN)
static inline void led_apply_rgb(uint8_t r, uint8_t g, uint8_t b, uint8_t mask) {
 8000ab4:	b590      	push	{r4, r7, lr}
 8000ab6:	b083      	sub	sp, #12
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	4604      	mov	r4, r0
 8000abc:	4608      	mov	r0, r1
 8000abe:	4611      	mov	r1, r2
 8000ac0:	461a      	mov	r2, r3
 8000ac2:	4623      	mov	r3, r4
 8000ac4:	71fb      	strb	r3, [r7, #7]
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	71bb      	strb	r3, [r7, #6]
 8000aca:	460b      	mov	r3, r1
 8000acc:	717b      	strb	r3, [r7, #5]
 8000ace:	4613      	mov	r3, r2
 8000ad0:	713b      	strb	r3, [r7, #4]
    // Treat non-zero as ON (binary per channel). For PWM, integrate TIM later.
    if (mask & LED_MASK_R) {
 8000ad2:	793b      	ldrb	r3, [r7, #4]
 8000ad4:	f003 0301 	and.w	r3, r3, #1
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d00a      	beq.n	8000af2 <led_apply_rgb+0x3e>
#if LED_ACTIVE_HIGH
        HAL_GPIO_WritePin(LED_R_GPIO_PORT, LED_R_GPIO_PIN, r ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000adc:	79fb      	ldrb	r3, [r7, #7]
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	bf14      	ite	ne
 8000ae2:	2301      	movne	r3, #1
 8000ae4:	2300      	moveq	r3, #0
 8000ae6:	b2db      	uxtb	r3, r3
 8000ae8:	461a      	mov	r2, r3
 8000aea:	2102      	movs	r1, #2
 8000aec:	4813      	ldr	r0, [pc, #76]	@ (8000b3c <led_apply_rgb+0x88>)
 8000aee:	f002 f99f 	bl	8002e30 <HAL_GPIO_WritePin>
#else
        HAL_GPIO_WritePin(LED_R_GPIO_PORT, LED_R_GPIO_PIN, r ? GPIO_PIN_RESET : GPIO_PIN_SET);
#endif
    }
    if (mask & LED_MASK_G) {
 8000af2:	793b      	ldrb	r3, [r7, #4]
 8000af4:	f003 0302 	and.w	r3, r3, #2
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d00b      	beq.n	8000b14 <led_apply_rgb+0x60>
#if LED_ACTIVE_HIGH
        HAL_GPIO_WritePin(LED_G_GPIO_PORT, LED_G_GPIO_PIN, g ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000afc:	79bb      	ldrb	r3, [r7, #6]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	bf14      	ite	ne
 8000b02:	2301      	movne	r3, #1
 8000b04:	2300      	moveq	r3, #0
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	461a      	mov	r2, r3
 8000b0a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b0e:	480b      	ldr	r0, [pc, #44]	@ (8000b3c <led_apply_rgb+0x88>)
 8000b10:	f002 f98e 	bl	8002e30 <HAL_GPIO_WritePin>
#else
        HAL_GPIO_WritePin(LED_G_GPIO_PORT, LED_G_GPIO_PIN, g ? GPIO_PIN_RESET : GPIO_PIN_SET);
#endif
    }
    if (mask & LED_MASK_B) {
 8000b14:	793b      	ldrb	r3, [r7, #4]
 8000b16:	f003 0304 	and.w	r3, r3, #4
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d00a      	beq.n	8000b34 <led_apply_rgb+0x80>
#if LED_ACTIVE_HIGH
        HAL_GPIO_WritePin(LED_B_GPIO_PORT, LED_B_GPIO_PIN, b ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000b1e:	797b      	ldrb	r3, [r7, #5]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	bf14      	ite	ne
 8000b24:	2301      	movne	r3, #1
 8000b26:	2300      	moveq	r3, #0
 8000b28:	b2db      	uxtb	r3, r3
 8000b2a:	461a      	mov	r2, r3
 8000b2c:	2180      	movs	r1, #128	@ 0x80
 8000b2e:	4803      	ldr	r0, [pc, #12]	@ (8000b3c <led_apply_rgb+0x88>)
 8000b30:	f002 f97e 	bl	8002e30 <HAL_GPIO_WritePin>
#else
        HAL_GPIO_WritePin(LED_B_GPIO_PORT, LED_B_GPIO_PIN, b ? GPIO_PIN_RESET : GPIO_PIN_SET);
#endif
    }
}
 8000b34:	bf00      	nop
 8000b36:	370c      	adds	r7, #12
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd90      	pop	{r4, r7, pc}
 8000b3c:	48000400 	.word	0x48000400

08000b40 <led_on_led_ctrl>:
#endif

void led_on_led_ctrl(const uint8_t *frame, uint32_t len) {
 8000b40:	b590      	push	{r4, r7, lr}
 8000b42:	b099      	sub	sp, #100	@ 0x64
 8000b44:	af04      	add	r7, sp, #16
 8000b46:	6078      	str	r0, [r7, #4]
 8000b48:	6039      	str	r1, [r7, #0]
    led_ctrl_req_t req;
    if (!frame)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d033      	beq.n	8000bb8 <led_on_led_ctrl+0x78>
        return;
    if (led_ctrl_req_decoder(frame, len, &req) != PROTO_OK)
 8000b50:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000b54:	461a      	mov	r2, r3
 8000b56:	6839      	ldr	r1, [r7, #0]
 8000b58:	6878      	ldr	r0, [r7, #4]
 8000b5a:	f7ff fd77 	bl	800064c <led_ctrl_req_decoder>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d12b      	bne.n	8000bbc <led_on_led_ctrl+0x7c>
        return;
#if defined(LED_R_GPIO_PIN) && defined(LED_G_GPIO_PIN) && defined(LED_B_GPIO_PIN)
    led_apply_rgb(req.r, req.g, req.b, req.ledMask);
 8000b64:	f897 004a 	ldrb.w	r0, [r7, #74]	@ 0x4a
 8000b68:	f897 104b 	ldrb.w	r1, [r7, #75]	@ 0x4b
 8000b6c:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 8000b70:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8000b74:	f7ff ff9e 	bl	8000ab4 <led_apply_rgb>
#if LOG_ENABLE
    // Log concise and verbose (only active mode will emit)
    log_event_ids(1 /*svc:led*/, 1 /*state:applied*/, PROTO_OK);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	2101      	movs	r1, #1
 8000b7c:	2001      	movs	r0, #1
 8000b7e:	f000 f8d5 	bl	8000d2c <log_event_ids>
    char status[64];
    snprintf(status, sizeof status, "mask=0x%02X rgb=%u,%u,%u", (unsigned)req.ledMask, req.r, req.g, req.b);
 8000b82:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8000b86:	461c      	mov	r4, r3
 8000b88:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8000b8c:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 8000b90:	f897 104c 	ldrb.w	r1, [r7, #76]	@ 0x4c
 8000b94:	f107 0008 	add.w	r0, r7, #8
 8000b98:	9102      	str	r1, [sp, #8]
 8000b9a:	9201      	str	r2, [sp, #4]
 8000b9c:	9300      	str	r3, [sp, #0]
 8000b9e:	4623      	mov	r3, r4
 8000ba0:	4a08      	ldr	r2, [pc, #32]	@ (8000bc4 <led_on_led_ctrl+0x84>)
 8000ba2:	2140      	movs	r1, #64	@ 0x40
 8000ba4:	f007 f9c0 	bl	8007f28 <sniprintf>
    log_event_names("led", "applied", status);
 8000ba8:	f107 0308 	add.w	r3, r7, #8
 8000bac:	461a      	mov	r2, r3
 8000bae:	4906      	ldr	r1, [pc, #24]	@ (8000bc8 <led_on_led_ctrl+0x88>)
 8000bb0:	4806      	ldr	r0, [pc, #24]	@ (8000bcc <led_on_led_ctrl+0x8c>)
 8000bb2:	f000 f8ef 	bl	8000d94 <log_event_names>
 8000bb6:	e002      	b.n	8000bbe <led_on_led_ctrl+0x7e>
        return;
 8000bb8:	bf00      	nop
 8000bba:	e000      	b.n	8000bbe <led_on_led_ctrl+0x7e>
        return;
 8000bbc:	bf00      	nop
#if LOG_ENABLE
    log_event_ids(1, 1, PROTO_OK);
    log_event_names("led", "applied", ((req.r | req.g | req.b) ? "on" : "off"));
#endif
#endif
}
 8000bbe:	3754      	adds	r7, #84	@ 0x54
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd90      	pop	{r4, r7, pc}
 8000bc4:	0800874c 	.word	0x0800874c
 8000bc8:	08008768 	.word	0x08008768
 8000bcc:	08008770 	.word	0x08008770

08000bd0 <rb_count>:
static volatile uint16_t s_tail = 0; // read index
static volatile uint8_t s_tx_busy = 0;
static uint8_t s_tx_buf[LOG_CHUNK_MAX];
static uint16_t s_tx_len = 0;

static inline uint16_t rb_count(void){
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
    uint16_t h = s_head, t = s_tail;
 8000bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8000c0c <rb_count+0x3c>)
 8000bd8:	881b      	ldrh	r3, [r3, #0]
 8000bda:	80fb      	strh	r3, [r7, #6]
 8000bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8000c10 <rb_count+0x40>)
 8000bde:	881b      	ldrh	r3, [r3, #0]
 8000be0:	80bb      	strh	r3, [r7, #4]
    return (uint16_t)((h >= t) ? (h - t) : (LOG_BUF_SZ - t + h));
 8000be2:	88fa      	ldrh	r2, [r7, #6]
 8000be4:	88bb      	ldrh	r3, [r7, #4]
 8000be6:	429a      	cmp	r2, r3
 8000be8:	d304      	bcc.n	8000bf4 <rb_count+0x24>
 8000bea:	88fa      	ldrh	r2, [r7, #6]
 8000bec:	88bb      	ldrh	r3, [r7, #4]
 8000bee:	1ad3      	subs	r3, r2, r3
 8000bf0:	b29b      	uxth	r3, r3
 8000bf2:	e005      	b.n	8000c00 <rb_count+0x30>
 8000bf4:	88fa      	ldrh	r2, [r7, #6]
 8000bf6:	88bb      	ldrh	r3, [r7, #4]
 8000bf8:	1ad3      	subs	r3, r2, r3
 8000bfa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000bfe:	b29b      	uxth	r3, r3
}
 8000c00:	4618      	mov	r0, r3
 8000c02:	370c      	adds	r7, #12
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr
 8000c0c:	200004a0 	.word	0x200004a0
 8000c10:	200004a2 	.word	0x200004a2

08000c14 <rb_space>:
static inline uint16_t rb_space(void){
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
    return (uint16_t)(LOG_BUF_SZ - 1 - rb_count());
 8000c18:	f7ff ffda 	bl	8000bd0 <rb_count>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	f5c3 737f 	rsb	r3, r3, #1020	@ 0x3fc
 8000c22:	3303      	adds	r3, #3
 8000c24:	b29b      	uxth	r3, r3
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	bd80      	pop	{r7, pc}
	...

08000c2c <rb_push_bytes>:
static void rb_push_bytes(const uint8_t* data, uint16_t len){
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
 8000c34:	460b      	mov	r3, r1
 8000c36:	807b      	strh	r3, [r7, #2]
    if(!data || !len || !s_enabled) return;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d02e      	beq.n	8000c9c <rb_push_bytes+0x70>
 8000c3e:	887b      	ldrh	r3, [r7, #2]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d02b      	beq.n	8000c9c <rb_push_bytes+0x70>
 8000c44:	4b17      	ldr	r3, [pc, #92]	@ (8000ca4 <rb_push_bytes+0x78>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d027      	beq.n	8000c9c <rb_push_bytes+0x70>
    uint16_t space = rb_space();
 8000c4c:	f7ff ffe2 	bl	8000c14 <rb_space>
 8000c50:	4603      	mov	r3, r0
 8000c52:	81bb      	strh	r3, [r7, #12]
    if(len > space) len = space; // drop excess (lowest priority)
 8000c54:	887a      	ldrh	r2, [r7, #2]
 8000c56:	89bb      	ldrh	r3, [r7, #12]
 8000c58:	429a      	cmp	r2, r3
 8000c5a:	d901      	bls.n	8000c60 <rb_push_bytes+0x34>
 8000c5c:	89bb      	ldrh	r3, [r7, #12]
 8000c5e:	807b      	strh	r3, [r7, #2]
    for(uint16_t i=0;i<len;i++){
 8000c60:	2300      	movs	r3, #0
 8000c62:	81fb      	strh	r3, [r7, #14]
 8000c64:	e015      	b.n	8000c92 <rb_push_bytes+0x66>
        s_buf[s_head] = data[i];
 8000c66:	89fb      	ldrh	r3, [r7, #14]
 8000c68:	687a      	ldr	r2, [r7, #4]
 8000c6a:	4413      	add	r3, r2
 8000c6c:	4a0e      	ldr	r2, [pc, #56]	@ (8000ca8 <rb_push_bytes+0x7c>)
 8000c6e:	8812      	ldrh	r2, [r2, #0]
 8000c70:	b292      	uxth	r2, r2
 8000c72:	7819      	ldrb	r1, [r3, #0]
 8000c74:	4b0d      	ldr	r3, [pc, #52]	@ (8000cac <rb_push_bytes+0x80>)
 8000c76:	5499      	strb	r1, [r3, r2]
        s_head = (uint16_t)((s_head + 1) % LOG_BUF_SZ);
 8000c78:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca8 <rb_push_bytes+0x7c>)
 8000c7a:	881b      	ldrh	r3, [r3, #0]
 8000c7c:	b29b      	uxth	r3, r3
 8000c7e:	3301      	adds	r3, #1
 8000c80:	b29b      	uxth	r3, r3
 8000c82:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000c86:	b29a      	uxth	r2, r3
 8000c88:	4b07      	ldr	r3, [pc, #28]	@ (8000ca8 <rb_push_bytes+0x7c>)
 8000c8a:	801a      	strh	r2, [r3, #0]
    for(uint16_t i=0;i<len;i++){
 8000c8c:	89fb      	ldrh	r3, [r7, #14]
 8000c8e:	3301      	adds	r3, #1
 8000c90:	81fb      	strh	r3, [r7, #14]
 8000c92:	89fa      	ldrh	r2, [r7, #14]
 8000c94:	887b      	ldrh	r3, [r7, #2]
 8000c96:	429a      	cmp	r2, r3
 8000c98:	d3e5      	bcc.n	8000c66 <rb_push_bytes+0x3a>
 8000c9a:	e000      	b.n	8000c9e <rb_push_bytes+0x72>
    if(!data || !len || !s_enabled) return;
 8000c9c:	bf00      	nop
    }
}
 8000c9e:	3710      	adds	r7, #16
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	20000000 	.word	0x20000000
 8000ca8:	200004a0 	.word	0x200004a0
 8000cac:	200000a0 	.word	0x200000a0

08000cb0 <push_line>:

static void push_line(const char* line){
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b084      	sub	sp, #16
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
    if(!line) return;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d00f      	beq.n	8000cde <push_line+0x2e>
    size_t n = strlen(line);
 8000cbe:	6878      	ldr	r0, [r7, #4]
 8000cc0:	f7ff fa86 	bl	80001d0 <strlen>
 8000cc4:	60f8      	str	r0, [r7, #12]
    if(n > 240) n = 240; // trim
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	2bf0      	cmp	r3, #240	@ 0xf0
 8000cca:	d901      	bls.n	8000cd0 <push_line+0x20>
 8000ccc:	23f0      	movs	r3, #240	@ 0xf0
 8000cce:	60fb      	str	r3, [r7, #12]
    rb_push_bytes((const uint8_t*)line, (uint16_t)n);
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	b29b      	uxth	r3, r3
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	6878      	ldr	r0, [r7, #4]
 8000cd8:	f7ff ffa8 	bl	8000c2c <rb_push_bytes>
 8000cdc:	e000      	b.n	8000ce0 <push_line+0x30>
    if(!line) return;
 8000cde:	bf00      	nop
}
 8000ce0:	3710      	adds	r7, #16
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
	...

08000ce8 <log_service_init>:

void log_service_init(void){
 8000ce8:	b480      	push	{r7}
 8000cea:	af00      	add	r7, sp, #0
    s_enabled = LOG_DEFAULT_ENABLED;
 8000cec:	4b0a      	ldr	r3, [pc, #40]	@ (8000d18 <log_service_init+0x30>)
 8000cee:	2201      	movs	r2, #1
 8000cf0:	601a      	str	r2, [r3, #0]
    s_mode = LOG_DEFAULT_MODE;
 8000cf2:	4b0a      	ldr	r3, [pc, #40]	@ (8000d1c <log_service_init+0x34>)
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	701a      	strb	r2, [r3, #0]
    s_head = s_tail = 0;
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4b09      	ldr	r3, [pc, #36]	@ (8000d20 <log_service_init+0x38>)
 8000cfc:	460a      	mov	r2, r1
 8000cfe:	801a      	strh	r2, [r3, #0]
 8000d00:	4b08      	ldr	r3, [pc, #32]	@ (8000d24 <log_service_init+0x3c>)
 8000d02:	460a      	mov	r2, r1
 8000d04:	801a      	strh	r2, [r3, #0]
    s_tx_busy = 0;
 8000d06:	4b08      	ldr	r3, [pc, #32]	@ (8000d28 <log_service_init+0x40>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	701a      	strb	r2, [r3, #0]
}
 8000d0c:	bf00      	nop
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	20000000 	.word	0x20000000
 8000d1c:	2000009c 	.word	0x2000009c
 8000d20:	200004a2 	.word	0x200004a2
 8000d24:	200004a0 	.word	0x200004a0
 8000d28:	200004a4 	.word	0x200004a4

08000d2c <log_event_ids>:

void log_set_enabled(int enabled){ s_enabled = (enabled != 0); }
void log_set_mode(log_mode_t mode){ s_mode = mode; }

void log_event_ids(uint8_t service_id, uint8_t state_id, int32_t status){
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b096      	sub	sp, #88	@ 0x58
 8000d30:	af02      	add	r7, sp, #8
 8000d32:	4603      	mov	r3, r0
 8000d34:	603a      	str	r2, [r7, #0]
 8000d36:	71fb      	strb	r3, [r7, #7]
 8000d38:	460b      	mov	r3, r1
 8000d3a:	71bb      	strb	r3, [r7, #6]
    if(!s_enabled) return;
 8000d3c:	4b12      	ldr	r3, [pc, #72]	@ (8000d88 <log_event_ids+0x5c>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d01a      	beq.n	8000d7a <log_event_ids+0x4e>
    if(s_mode != LOG_MODE_CONCISE) return;
 8000d44:	4b11      	ldr	r3, [pc, #68]	@ (8000d8c <log_event_ids+0x60>)
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d117      	bne.n	8000d7e <log_event_ids+0x52>
    char line[64];
    // Format: L,svc=<id>,state=<id>,status=<num>\r\n
    int nn = snprintf(line, sizeof line, "L:svc=%u,state=%u,status=%ld\r\n",
 8000d4e:	79f9      	ldrb	r1, [r7, #7]
 8000d50:	79bb      	ldrb	r3, [r7, #6]
 8000d52:	f107 000c 	add.w	r0, r7, #12
 8000d56:	683a      	ldr	r2, [r7, #0]
 8000d58:	9201      	str	r2, [sp, #4]
 8000d5a:	9300      	str	r3, [sp, #0]
 8000d5c:	460b      	mov	r3, r1
 8000d5e:	4a0c      	ldr	r2, [pc, #48]	@ (8000d90 <log_event_ids+0x64>)
 8000d60:	2140      	movs	r1, #64	@ 0x40
 8000d62:	f007 f8e1 	bl	8007f28 <sniprintf>
 8000d66:	64f8      	str	r0, [r7, #76]	@ 0x4c
                      (unsigned)service_id, (unsigned)state_id, (long)status);
    if(nn > 0) push_line(line);
 8000d68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	dd08      	ble.n	8000d80 <log_event_ids+0x54>
 8000d6e:	f107 030c 	add.w	r3, r7, #12
 8000d72:	4618      	mov	r0, r3
 8000d74:	f7ff ff9c 	bl	8000cb0 <push_line>
 8000d78:	e002      	b.n	8000d80 <log_event_ids+0x54>
    if(!s_enabled) return;
 8000d7a:	bf00      	nop
 8000d7c:	e000      	b.n	8000d80 <log_event_ids+0x54>
    if(s_mode != LOG_MODE_CONCISE) return;
 8000d7e:	bf00      	nop
}
 8000d80:	3750      	adds	r7, #80	@ 0x50
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	20000000 	.word	0x20000000
 8000d8c:	2000009c 	.word	0x2000009c
 8000d90:	08008774 	.word	0x08008774

08000d94 <log_event_names>:

void log_event_names(const char* service_name, const char* state_name, const char* status_text){
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b0b0      	sub	sp, #192	@ 0xc0
 8000d98:	af02      	add	r7, sp, #8
 8000d9a:	60f8      	str	r0, [r7, #12]
 8000d9c:	60b9      	str	r1, [r7, #8]
 8000d9e:	607a      	str	r2, [r7, #4]
    if(!s_enabled) return;
 8000da0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e0c <log_event_names+0x78>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d02a      	beq.n	8000dfe <log_event_names+0x6a>
    if(s_mode != LOG_MODE_VERBOSE) return;
 8000da8:	4b19      	ldr	r3, [pc, #100]	@ (8000e10 <log_event_names+0x7c>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	2b01      	cmp	r3, #1
 8000db0:	d127      	bne.n	8000e02 <log_event_names+0x6e>
    if(!service_name) service_name = "?";
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d101      	bne.n	8000dbc <log_event_names+0x28>
 8000db8:	4b16      	ldr	r3, [pc, #88]	@ (8000e14 <log_event_names+0x80>)
 8000dba:	60fb      	str	r3, [r7, #12]
    if(!state_name) state_name = "?";
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d101      	bne.n	8000dc6 <log_event_names+0x32>
 8000dc2:	4b14      	ldr	r3, [pc, #80]	@ (8000e14 <log_event_names+0x80>)
 8000dc4:	60bb      	str	r3, [r7, #8]
    if(!status_text) status_text = "?";
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d101      	bne.n	8000dd0 <log_event_names+0x3c>
 8000dcc:	4b11      	ldr	r3, [pc, #68]	@ (8000e14 <log_event_names+0x80>)
 8000dce:	607b      	str	r3, [r7, #4]
    char line[160];
    // Format: LOG,service=<name>,state=<name>,status=<text>\r\n
    int nn = snprintf(line, sizeof line, "LOG:service=%s,state=%s,status=%s\r\n",
 8000dd0:	f107 0014 	add.w	r0, r7, #20
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	9301      	str	r3, [sp, #4]
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	9300      	str	r3, [sp, #0]
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	4a0e      	ldr	r2, [pc, #56]	@ (8000e18 <log_event_names+0x84>)
 8000de0:	21a0      	movs	r1, #160	@ 0xa0
 8000de2:	f007 f8a1 	bl	8007f28 <sniprintf>
 8000de6:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
                      service_name, state_name, status_text);
    if(nn > 0) push_line(line);
 8000dea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	dd08      	ble.n	8000e04 <log_event_names+0x70>
 8000df2:	f107 0314 	add.w	r3, r7, #20
 8000df6:	4618      	mov	r0, r3
 8000df8:	f7ff ff5a 	bl	8000cb0 <push_line>
 8000dfc:	e002      	b.n	8000e04 <log_event_names+0x70>
    if(!s_enabled) return;
 8000dfe:	bf00      	nop
 8000e00:	e000      	b.n	8000e04 <log_event_names+0x70>
    if(s_mode != LOG_MODE_VERBOSE) return;
 8000e02:	bf00      	nop
}
 8000e04:	37b8      	adds	r7, #184	@ 0xb8
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	20000000 	.word	0x20000000
 8000e10:	2000009c 	.word	0x2000009c
 8000e14:	08008794 	.word	0x08008794
 8000e18:	08008798 	.word	0x08008798

08000e1c <log_poll>:

void log_poll(void){
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
    if(!s_enabled) return;
 8000e22:	4b34      	ldr	r3, [pc, #208]	@ (8000ef4 <log_poll+0xd8>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d05b      	beq.n	8000ee2 <log_poll+0xc6>
    if(s_tx_busy) return; // wait for current IT transfer to complete
 8000e2a:	4b33      	ldr	r3, [pc, #204]	@ (8000ef8 <log_poll+0xdc>)
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d158      	bne.n	8000ee6 <log_poll+0xca>
    uint16_t cnt = rb_count();
 8000e34:	f7ff fecc 	bl	8000bd0 <rb_count>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	80bb      	strh	r3, [r7, #4]
    if(!cnt) return;
 8000e3c:	88bb      	ldrh	r3, [r7, #4]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d053      	beq.n	8000eea <log_poll+0xce>
    uint16_t n = (cnt > LOG_CHUNK_MAX) ? LOG_CHUNK_MAX : cnt;
 8000e42:	88bb      	ldrh	r3, [r7, #4]
 8000e44:	2b60      	cmp	r3, #96	@ 0x60
 8000e46:	bf28      	it	cs
 8000e48:	2360      	movcs	r3, #96	@ 0x60
 8000e4a:	807b      	strh	r3, [r7, #2]
    uint16_t first = (uint16_t)((s_head >= s_tail) ? (n) : (uint16_t)(LOG_BUF_SZ - s_tail));
 8000e4c:	4b2b      	ldr	r3, [pc, #172]	@ (8000efc <log_poll+0xe0>)
 8000e4e:	881b      	ldrh	r3, [r3, #0]
 8000e50:	b29a      	uxth	r2, r3
 8000e52:	4b2b      	ldr	r3, [pc, #172]	@ (8000f00 <log_poll+0xe4>)
 8000e54:	881b      	ldrh	r3, [r3, #0]
 8000e56:	b29b      	uxth	r3, r3
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	d206      	bcs.n	8000e6a <log_poll+0x4e>
 8000e5c:	4b28      	ldr	r3, [pc, #160]	@ (8000f00 <log_poll+0xe4>)
 8000e5e:	881b      	ldrh	r3, [r3, #0]
 8000e60:	b29b      	uxth	r3, r3
 8000e62:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8000e66:	b29b      	uxth	r3, r3
 8000e68:	e000      	b.n	8000e6c <log_poll+0x50>
 8000e6a:	887b      	ldrh	r3, [r7, #2]
 8000e6c:	80fb      	strh	r3, [r7, #6]
    if(first > n) first = n;
 8000e6e:	88fa      	ldrh	r2, [r7, #6]
 8000e70:	887b      	ldrh	r3, [r7, #2]
 8000e72:	429a      	cmp	r2, r3
 8000e74:	d901      	bls.n	8000e7a <log_poll+0x5e>
 8000e76:	887b      	ldrh	r3, [r7, #2]
 8000e78:	80fb      	strh	r3, [r7, #6]
    memcpy(s_tx_buf, &s_buf[s_tail], first);
 8000e7a:	4b21      	ldr	r3, [pc, #132]	@ (8000f00 <log_poll+0xe4>)
 8000e7c:	881b      	ldrh	r3, [r3, #0]
 8000e7e:	b29b      	uxth	r3, r3
 8000e80:	461a      	mov	r2, r3
 8000e82:	4b20      	ldr	r3, [pc, #128]	@ (8000f04 <log_poll+0xe8>)
 8000e84:	4413      	add	r3, r2
 8000e86:	88fa      	ldrh	r2, [r7, #6]
 8000e88:	4619      	mov	r1, r3
 8000e8a:	481f      	ldr	r0, [pc, #124]	@ (8000f08 <log_poll+0xec>)
 8000e8c:	f007 f8c6 	bl	800801c <memcpy>
    if(first < n){
 8000e90:	88fa      	ldrh	r2, [r7, #6]
 8000e92:	887b      	ldrh	r3, [r7, #2]
 8000e94:	429a      	cmp	r2, r3
 8000e96:	d209      	bcs.n	8000eac <log_poll+0x90>
        memcpy(s_tx_buf + first, &s_buf[0], n - first);
 8000e98:	88fb      	ldrh	r3, [r7, #6]
 8000e9a:	4a1b      	ldr	r2, [pc, #108]	@ (8000f08 <log_poll+0xec>)
 8000e9c:	1898      	adds	r0, r3, r2
 8000e9e:	887a      	ldrh	r2, [r7, #2]
 8000ea0:	88fb      	ldrh	r3, [r7, #6]
 8000ea2:	1ad3      	subs	r3, r2, r3
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	4917      	ldr	r1, [pc, #92]	@ (8000f04 <log_poll+0xe8>)
 8000ea8:	f007 f8b8 	bl	800801c <memcpy>
    }
    if(HAL_UART_Transmit_IT(&huart1, s_tx_buf, (uint16_t)n) == HAL_OK){
 8000eac:	887b      	ldrh	r3, [r7, #2]
 8000eae:	461a      	mov	r2, r3
 8000eb0:	4915      	ldr	r1, [pc, #84]	@ (8000f08 <log_poll+0xec>)
 8000eb2:	4816      	ldr	r0, [pc, #88]	@ (8000f0c <log_poll+0xf0>)
 8000eb4:	f006 f816 	bl	8006ee4 <HAL_UART_Transmit_IT>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d116      	bne.n	8000eec <log_poll+0xd0>
        s_tail = (uint16_t)((s_tail + n) % LOG_BUF_SZ);
 8000ebe:	4b10      	ldr	r3, [pc, #64]	@ (8000f00 <log_poll+0xe4>)
 8000ec0:	881b      	ldrh	r3, [r3, #0]
 8000ec2:	b29a      	uxth	r2, r3
 8000ec4:	887b      	ldrh	r3, [r7, #2]
 8000ec6:	4413      	add	r3, r2
 8000ec8:	b29b      	uxth	r3, r3
 8000eca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000ece:	b29a      	uxth	r2, r3
 8000ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8000f00 <log_poll+0xe4>)
 8000ed2:	801a      	strh	r2, [r3, #0]
        s_tx_len = n;
 8000ed4:	4a0e      	ldr	r2, [pc, #56]	@ (8000f10 <log_poll+0xf4>)
 8000ed6:	887b      	ldrh	r3, [r7, #2]
 8000ed8:	8013      	strh	r3, [r2, #0]
        s_tx_busy = 1;
 8000eda:	4b07      	ldr	r3, [pc, #28]	@ (8000ef8 <log_poll+0xdc>)
 8000edc:	2201      	movs	r2, #1
 8000ede:	701a      	strb	r2, [r3, #0]
 8000ee0:	e004      	b.n	8000eec <log_poll+0xd0>
    if(!s_enabled) return;
 8000ee2:	bf00      	nop
 8000ee4:	e002      	b.n	8000eec <log_poll+0xd0>
    if(s_tx_busy) return; // wait for current IT transfer to complete
 8000ee6:	bf00      	nop
 8000ee8:	e000      	b.n	8000eec <log_poll+0xd0>
    if(!cnt) return;
 8000eea:	bf00      	nop
    }
}
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	20000000 	.word	0x20000000
 8000ef8:	200004a4 	.word	0x200004a4
 8000efc:	200004a0 	.word	0x200004a0
 8000f00:	200004a2 	.word	0x200004a2
 8000f04:	200000a0 	.word	0x200000a0
 8000f08:	200004a8 	.word	0x200004a8
 8000f0c:	200008f8 	.word	0x200008f8
 8000f10:	20000508 	.word	0x20000508

08000f14 <motion_on_move_queue_add>:
void motion_on_tim6_tick(void) { /* DDA feed aqui futuramente */
}
void motion_on_tim7_tick(void) { /* Atualização de status/PID aqui futuramente */
}

void motion_on_move_queue_add(const uint8_t *frame, uint32_t len) {
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len;
	if (g_status.state == MOTION_IDLE)
 8000f1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f48 <motion_on_move_queue_add+0x34>)
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d102      	bne.n	8000f2e <motion_on_move_queue_add+0x1a>
		g_status.state = MOTION_QUEUED;
 8000f28:	4b07      	ldr	r3, [pc, #28]	@ (8000f48 <motion_on_move_queue_add+0x34>)
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	701a      	strb	r2, [r3, #0]
	g_status.queue_depth++;
 8000f2e:	4b06      	ldr	r3, [pc, #24]	@ (8000f48 <motion_on_move_queue_add+0x34>)
 8000f30:	785b      	ldrb	r3, [r3, #1]
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	3301      	adds	r3, #1
 8000f36:	b2da      	uxtb	r2, r3
 8000f38:	4b03      	ldr	r3, [pc, #12]	@ (8000f48 <motion_on_move_queue_add+0x34>)
 8000f3a:	705a      	strb	r2, [r3, #1]
}
 8000f3c:	bf00      	nop
 8000f3e:	370c      	adds	r7, #12
 8000f40:	46bd      	mov	sp, r7
 8000f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f46:	4770      	bx	lr
 8000f48:	2000050c 	.word	0x2000050c

08000f4c <motion_on_move_queue_status>:
void motion_on_move_queue_status(const uint8_t *frame, uint32_t len) {
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len;
}
 8000f56:	bf00      	nop
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
	...

08000f64 <motion_on_start_move>:
void motion_on_start_move(const uint8_t *frame, uint32_t len) {
 8000f64:	b480      	push	{r7}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len;
	if (g_status.queue_depth)
 8000f6e:	4b07      	ldr	r3, [pc, #28]	@ (8000f8c <motion_on_start_move+0x28>)
 8000f70:	785b      	ldrb	r3, [r3, #1]
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d002      	beq.n	8000f7e <motion_on_start_move+0x1a>
		g_status.state = MOTION_RUNNING;
 8000f78:	4b04      	ldr	r3, [pc, #16]	@ (8000f8c <motion_on_start_move+0x28>)
 8000f7a:	2202      	movs	r2, #2
 8000f7c:	701a      	strb	r2, [r3, #0]
}
 8000f7e:	bf00      	nop
 8000f80:	370c      	adds	r7, #12
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	2000050c 	.word	0x2000050c

08000f90 <motion_on_move_end>:
void motion_on_move_end(const uint8_t *frame, uint32_t len) {
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
 8000f98:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len;
	g_status.state = MOTION_STOPPING;
 8000f9a:	4b04      	ldr	r3, [pc, #16]	@ (8000fac <motion_on_move_end+0x1c>)
 8000f9c:	2204      	movs	r2, #4
 8000f9e:	701a      	strb	r2, [r3, #0]
}
 8000fa0:	bf00      	nop
 8000fa2:	370c      	adds	r7, #12
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr
 8000fac:	2000050c 	.word	0x2000050c

08000fb0 <probe_on_move_probe_level>:
}
const probe_status_t* probe_status_get(void) {
	return &g_probe;
}

void probe_on_move_probe_level(const uint8_t *frame, uint32_t len) {
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	6039      	str	r1, [r7, #0]
	(void) frame;
	(void) len; /* implementar FSM de probe */
}
 8000fba:	bf00      	nop
 8000fbc:	370c      	adds	r7, #12
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr

08000fc6 <h_move_queue_add>:
#include "Services/Home/home_service.h"
#include "Services/Probe/probe_service.h"
#include "Services/Led/led_service.h"

// Static adapter functions matching router callbacks
static void h_move_queue_add(router_t *r, const uint8_t *f, uint32_t l) {
 8000fc6:	b580      	push	{r7, lr}
 8000fc8:	b084      	sub	sp, #16
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	60f8      	str	r0, [r7, #12]
 8000fce:	60b9      	str	r1, [r7, #8]
 8000fd0:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_add(f, l);
 8000fd2:	6879      	ldr	r1, [r7, #4]
 8000fd4:	68b8      	ldr	r0, [r7, #8]
 8000fd6:	f7ff ff9d 	bl	8000f14 <motion_on_move_queue_add>
}
 8000fda:	bf00      	nop
 8000fdc:	3710      	adds	r7, #16
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}

08000fe2 <h_move_queue_status>:
static void h_move_queue_status(router_t *r, const uint8_t *f, uint32_t l) {
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	b084      	sub	sp, #16
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	60f8      	str	r0, [r7, #12]
 8000fea:	60b9      	str	r1, [r7, #8]
 8000fec:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_queue_status(f, l);
 8000fee:	6879      	ldr	r1, [r7, #4]
 8000ff0:	68b8      	ldr	r0, [r7, #8]
 8000ff2:	f7ff ffab 	bl	8000f4c <motion_on_move_queue_status>
}
 8000ff6:	bf00      	nop
 8000ff8:	3710      	adds	r7, #16
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <h_start_move>:
static void h_start_move(router_t *r, const uint8_t *f, uint32_t l) {
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b084      	sub	sp, #16
 8001002:	af00      	add	r7, sp, #0
 8001004:	60f8      	str	r0, [r7, #12]
 8001006:	60b9      	str	r1, [r7, #8]
 8001008:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_start_move(f, l);
 800100a:	6879      	ldr	r1, [r7, #4]
 800100c:	68b8      	ldr	r0, [r7, #8]
 800100e:	f7ff ffa9 	bl	8000f64 <motion_on_start_move>
}
 8001012:	bf00      	nop
 8001014:	3710      	adds	r7, #16
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}

0800101a <h_move_home>:
static void h_move_home(router_t *r, const uint8_t *f, uint32_t l) {
 800101a:	b580      	push	{r7, lr}
 800101c:	b084      	sub	sp, #16
 800101e:	af00      	add	r7, sp, #0
 8001020:	60f8      	str	r0, [r7, #12]
 8001022:	60b9      	str	r1, [r7, #8]
 8001024:	607a      	str	r2, [r7, #4]
	(void) r;
	home_on_move_home(f, l);
 8001026:	6879      	ldr	r1, [r7, #4]
 8001028:	68b8      	ldr	r0, [r7, #8]
 800102a:	f7ff fcfb 	bl	8000a24 <home_on_move_home>
}
 800102e:	bf00      	nop
 8001030:	3710      	adds	r7, #16
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}

08001036 <h_move_probe_level>:
static void h_move_probe_level(router_t *r, const uint8_t *f, uint32_t l) {
 8001036:	b580      	push	{r7, lr}
 8001038:	b084      	sub	sp, #16
 800103a:	af00      	add	r7, sp, #0
 800103c:	60f8      	str	r0, [r7, #12]
 800103e:	60b9      	str	r1, [r7, #8]
 8001040:	607a      	str	r2, [r7, #4]
	(void) r;
	probe_on_move_probe_level(f, l);
 8001042:	6879      	ldr	r1, [r7, #4]
 8001044:	68b8      	ldr	r0, [r7, #8]
 8001046:	f7ff ffb3 	bl	8000fb0 <probe_on_move_probe_level>
}
 800104a:	bf00      	nop
 800104c:	3710      	adds	r7, #16
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <h_move_end>:
static void h_move_end(router_t *r, const uint8_t *f, uint32_t l) {
 8001052:	b580      	push	{r7, lr}
 8001054:	b084      	sub	sp, #16
 8001056:	af00      	add	r7, sp, #0
 8001058:	60f8      	str	r0, [r7, #12]
 800105a:	60b9      	str	r1, [r7, #8]
 800105c:	607a      	str	r2, [r7, #4]
	(void) r;
	motion_on_move_end(f, l);
 800105e:	6879      	ldr	r1, [r7, #4]
 8001060:	68b8      	ldr	r0, [r7, #8]
 8001062:	f7ff ff95 	bl	8000f90 <motion_on_move_end>
}
 8001066:	bf00      	nop
 8001068:	3710      	adds	r7, #16
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <h_led_ctrl>:
static void h_led_ctrl(router_t *r, const uint8_t *f, uint32_t l) {
 800106e:	b580      	push	{r7, lr}
 8001070:	b084      	sub	sp, #16
 8001072:	af00      	add	r7, sp, #0
 8001074:	60f8      	str	r0, [r7, #12]
 8001076:	60b9      	str	r1, [r7, #8]
 8001078:	607a      	str	r2, [r7, #4]
	(void) r;
	led_on_led_ctrl(f, l);
 800107a:	6879      	ldr	r1, [r7, #4]
 800107c:	68b8      	ldr	r0, [r7, #8]
 800107e:	f7ff fd5f 	bl	8000b40 <led_on_led_ctrl>
}
 8001082:	bf00      	nop
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}

0800108a <h_fpga_status>:
static void h_fpga_status(router_t *r, const uint8_t *f, uint32_t l) {
 800108a:	b480      	push	{r7}
 800108c:	b085      	sub	sp, #20
 800108e:	af00      	add	r7, sp, #0
 8001090:	60f8      	str	r0, [r7, #12]
 8001092:	60b9      	str	r1, [r7, #8]
 8001094:	607a      	str	r2, [r7, #4]
	(void) r;
	(void) f;
	(void) l; /* opcional */
}
 8001096:	bf00      	nop
 8001098:	3714      	adds	r7, #20
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
	...

080010a4 <services_register_handlers>:

void services_register_handlers(router_handlers_t *h) {
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
	if (!h)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d018      	beq.n	80010e4 <services_register_handlers+0x40>
		return;
	h->on_move_queue_add = h_move_queue_add;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4a0e      	ldr	r2, [pc, #56]	@ (80010f0 <services_register_handlers+0x4c>)
 80010b6:	601a      	str	r2, [r3, #0]
	h->on_move_queue_status = h_move_queue_status;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	4a0e      	ldr	r2, [pc, #56]	@ (80010f4 <services_register_handlers+0x50>)
 80010bc:	605a      	str	r2, [r3, #4]
	h->on_start_move = h_start_move;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4a0d      	ldr	r2, [pc, #52]	@ (80010f8 <services_register_handlers+0x54>)
 80010c2:	609a      	str	r2, [r3, #8]
	h->on_move_home = h_move_home;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	4a0d      	ldr	r2, [pc, #52]	@ (80010fc <services_register_handlers+0x58>)
 80010c8:	60da      	str	r2, [r3, #12]
	h->on_move_probe_level = h_move_probe_level;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a0c      	ldr	r2, [pc, #48]	@ (8001100 <services_register_handlers+0x5c>)
 80010ce:	611a      	str	r2, [r3, #16]
	h->on_move_end = h_move_end;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	4a0c      	ldr	r2, [pc, #48]	@ (8001104 <services_register_handlers+0x60>)
 80010d4:	615a      	str	r2, [r3, #20]
	h->on_led_ctrl = h_led_ctrl;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a0b      	ldr	r2, [pc, #44]	@ (8001108 <services_register_handlers+0x64>)
 80010da:	619a      	str	r2, [r3, #24]
	h->on_fpga_status = h_fpga_status;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	4a0b      	ldr	r2, [pc, #44]	@ (800110c <services_register_handlers+0x68>)
 80010e0:	61da      	str	r2, [r3, #28]
 80010e2:	e000      	b.n	80010e6 <services_register_handlers+0x42>
		return;
 80010e4:	bf00      	nop
}
 80010e6:	370c      	adds	r7, #12
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr
 80010f0:	08000fc7 	.word	0x08000fc7
 80010f4:	08000fe3 	.word	0x08000fe3
 80010f8:	08000fff 	.word	0x08000fff
 80010fc:	0800101b 	.word	0x0800101b
 8001100:	08001037 	.word	0x08001037
 8001104:	08001053 	.word	0x08001053
 8001108:	0800106f 	.word	0x0800106f
 800110c:	0800108b 	.word	0x0800108b

08001110 <app_init>:
#define APP_SPI_RX_BUF_SZ 256u
#endif
static uint8_t g_spi_rx_buf[APP_SPI_RX_BUF_SZ];
static volatile int g_spi_tx_busy = 0;

void app_init(void) {
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
    // Init services (GPIO for LED etc.)
    led_service_init();
 8001114:	f7ff fc92 	bl	8000a3c <led_service_init>
    log_service_init();
 8001118:	f7ff fde6 	bl	8000ce8 <log_service_init>
    #if LOG_ENABLE
    // Boot log (visible on USART1 VCP terminal)
    log_event_names("app", "start", "ready");
 800111c:	4a12      	ldr	r2, [pc, #72]	@ (8001168 <app_init+0x58>)
 800111e:	4913      	ldr	r1, [pc, #76]	@ (800116c <app_init+0x5c>)
 8001120:	4813      	ldr	r0, [pc, #76]	@ (8001170 <app_init+0x60>)
 8001122:	f7ff fe37 	bl	8000d94 <log_event_names>
    log_event_ids(0 /*svc:app*/, 0 /*state:start*/, PROTO_OK);
 8001126:	2200      	movs	r2, #0
 8001128:	2100      	movs	r1, #0
 800112a:	2000      	movs	r0, #0
 800112c:	f7ff fdfe 	bl	8000d2c <log_event_ids>
    #endif

    // Prepare router and response FIFO
    g_resp_fifo = resp_fifo_create();
 8001130:	f7ff fc25 	bl	800097e <resp_fifo_create>
 8001134:	4603      	mov	r3, r0
 8001136:	4a0f      	ldr	r2, [pc, #60]	@ (8001174 <app_init+0x64>)
 8001138:	6013      	str	r3, [r2, #0]
    memset(&g_handlers, 0, sizeof g_handlers);
 800113a:	2220      	movs	r2, #32
 800113c:	2100      	movs	r1, #0
 800113e:	480e      	ldr	r0, [pc, #56]	@ (8001178 <app_init+0x68>)
 8001140:	f006 ff28 	bl	8007f94 <memset>
    services_register_handlers(&g_handlers);
 8001144:	480c      	ldr	r0, [pc, #48]	@ (8001178 <app_init+0x68>)
 8001146:	f7ff ffad 	bl	80010a4 <services_register_handlers>
    router_init(&g_router, g_resp_fifo, &g_handlers);
 800114a:	4b0a      	ldr	r3, [pc, #40]	@ (8001174 <app_init+0x64>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4a0a      	ldr	r2, [pc, #40]	@ (8001178 <app_init+0x68>)
 8001150:	4619      	mov	r1, r3
 8001152:	480a      	ldr	r0, [pc, #40]	@ (800117c <app_init+0x6c>)
 8001154:	f7ff fab4 	bl	80006c0 <router_init>

    // Start SPI RX DMA in circular mode to feed router from callbacks
    (void)HAL_SPI_Receive_DMA(&hspi1, g_spi_rx_buf, (uint16_t)APP_SPI_RX_BUF_SZ);
 8001158:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800115c:	4908      	ldr	r1, [pc, #32]	@ (8001180 <app_init+0x70>)
 800115e:	4809      	ldr	r0, [pc, #36]	@ (8001184 <app_init+0x74>)
 8001160:	f004 f8d4 	bl	800530c <HAL_SPI_Receive_DMA>
}
 8001164:	bf00      	nop
 8001166:	bd80      	pop	{r7, pc}
 8001168:	080087bc 	.word	0x080087bc
 800116c:	080087c4 	.word	0x080087c4
 8001170:	080087cc 	.word	0x080087cc
 8001174:	2000057c 	.word	0x2000057c
 8001178:	2000055c 	.word	0x2000055c
 800117c:	20000514 	.word	0x20000514
 8001180:	20000580 	.word	0x20000580
 8001184:	20000684 	.word	0x20000684

08001188 <app_poll>:

void app_poll(void) {
 8001188:	b580      	push	{r7, lr}
 800118a:	b092      	sub	sp, #72	@ 0x48
 800118c:	af00      	add	r7, sp, #0
    // If TX is idle, try to pop one response frame from FIFO and transmit
    if (!g_spi_tx_busy && g_resp_fifo) {
 800118e:	4b13      	ldr	r3, [pc, #76]	@ (80011dc <app_poll+0x54>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d11b      	bne.n	80011ce <app_poll+0x46>
 8001196:	4b12      	ldr	r3, [pc, #72]	@ (80011e0 <app_poll+0x58>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d017      	beq.n	80011ce <app_poll+0x46>
        uint8_t out[64];
        int n = resp_fifo_pop(g_resp_fifo, out, sizeof out);
 800119e:	4b10      	ldr	r3, [pc, #64]	@ (80011e0 <app_poll+0x58>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	1d39      	adds	r1, r7, #4
 80011a4:	2240      	movs	r2, #64	@ 0x40
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff fbf7 	bl	800099a <resp_fifo_pop>
 80011ac:	6478      	str	r0, [r7, #68]	@ 0x44
        if (n > 0) {
 80011ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	dd0c      	ble.n	80011ce <app_poll+0x46>
            // Use interrupt-driven TX to avoid DMA mode constraints
            if (HAL_SPI_Transmit_IT(&hspi1, out, (uint16_t)n) == HAL_OK) {
 80011b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80011b6:	b29a      	uxth	r2, r3
 80011b8:	1d3b      	adds	r3, r7, #4
 80011ba:	4619      	mov	r1, r3
 80011bc:	4809      	ldr	r0, [pc, #36]	@ (80011e4 <app_poll+0x5c>)
 80011be:	f004 f80f 	bl	80051e0 <HAL_SPI_Transmit_IT>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d102      	bne.n	80011ce <app_poll+0x46>
                g_spi_tx_busy = 1;
 80011c8:	4b04      	ldr	r3, [pc, #16]	@ (80011dc <app_poll+0x54>)
 80011ca:	2201      	movs	r2, #1
 80011cc:	601a      	str	r2, [r3, #0]
            }
        }
    }

    // Lowest priority: drain log output (non-blocking, only if USART idle)
    log_poll();
 80011ce:	f7ff fe25 	bl	8000e1c <log_poll>
}
 80011d2:	bf00      	nop
 80011d4:	3748      	adds	r7, #72	@ 0x48
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	20000680 	.word	0x20000680
 80011e0:	2000057c 	.word	0x2000057c
 80011e4:	20000684 	.word	0x20000684

080011e8 <HAL_SPI_RxHalfCpltCallback>:

// HAL callbacks (override weak definitions) to feed the router
void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *h) {
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
    if (h && h->Instance == SPI1) {
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d009      	beq.n	800120a <HAL_SPI_RxHalfCpltCallback+0x22>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a06      	ldr	r2, [pc, #24]	@ (8001214 <HAL_SPI_RxHalfCpltCallback+0x2c>)
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d104      	bne.n	800120a <HAL_SPI_RxHalfCpltCallback+0x22>
        router_feed_bytes(&g_router, g_spi_rx_buf, APP_SPI_RX_BUF_SZ / 2);
 8001200:	2280      	movs	r2, #128	@ 0x80
 8001202:	4905      	ldr	r1, [pc, #20]	@ (8001218 <HAL_SPI_RxHalfCpltCallback+0x30>)
 8001204:	4805      	ldr	r0, [pc, #20]	@ (800121c <HAL_SPI_RxHalfCpltCallback+0x34>)
 8001206:	f7ff fb6f 	bl	80008e8 <router_feed_bytes>
    }
}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40013000 	.word	0x40013000
 8001218:	20000580 	.word	0x20000580
 800121c:	20000514 	.word	0x20000514

08001220 <HAL_SPI_RxCpltCallback>:
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *h) {
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
    if (h && h->Instance == SPI1) {
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d00a      	beq.n	8001244 <HAL_SPI_RxCpltCallback+0x24>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4a06      	ldr	r2, [pc, #24]	@ (800124c <HAL_SPI_RxCpltCallback+0x2c>)
 8001234:	4293      	cmp	r3, r2
 8001236:	d105      	bne.n	8001244 <HAL_SPI_RxCpltCallback+0x24>
        router_feed_bytes(&g_router, g_spi_rx_buf + (APP_SPI_RX_BUF_SZ / 2), APP_SPI_RX_BUF_SZ / 2);
 8001238:	4b05      	ldr	r3, [pc, #20]	@ (8001250 <HAL_SPI_RxCpltCallback+0x30>)
 800123a:	2280      	movs	r2, #128	@ 0x80
 800123c:	4619      	mov	r1, r3
 800123e:	4805      	ldr	r0, [pc, #20]	@ (8001254 <HAL_SPI_RxCpltCallback+0x34>)
 8001240:	f7ff fb52 	bl	80008e8 <router_feed_bytes>
    }
}
 8001244:	bf00      	nop
 8001246:	3708      	adds	r7, #8
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	40013000 	.word	0x40013000
 8001250:	20000600 	.word	0x20000600
 8001254:	20000514 	.word	0x20000514

08001258 <HAL_SPI_TxCpltCallback>:
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *h) {
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
    if (h && h->Instance == SPI1) {
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d007      	beq.n	8001276 <HAL_SPI_TxCpltCallback+0x1e>
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a06      	ldr	r2, [pc, #24]	@ (8001284 <HAL_SPI_TxCpltCallback+0x2c>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d102      	bne.n	8001276 <HAL_SPI_TxCpltCallback+0x1e>
        g_spi_tx_busy = 0;
 8001270:	4b05      	ldr	r3, [pc, #20]	@ (8001288 <HAL_SPI_TxCpltCallback+0x30>)
 8001272:	2200      	movs	r2, #0
 8001274:	601a      	str	r2, [r3, #0]
    }
}
 8001276:	bf00      	nop
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	40013000 	.word	0x40013000
 8001288:	20000680 	.word	0x20000680

0800128c <MX_DMA_Init>:
/* USER CODE END 1 */

/**
 * Enable DMA controller clock
 */
void MX_DMA_Init(void) {
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001292:	4b10      	ldr	r3, [pc, #64]	@ (80012d4 <MX_DMA_Init+0x48>)
 8001294:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001296:	4a0f      	ldr	r2, [pc, #60]	@ (80012d4 <MX_DMA_Init+0x48>)
 8001298:	f043 0301 	orr.w	r3, r3, #1
 800129c:	6493      	str	r3, [r2, #72]	@ 0x48
 800129e:	4b0d      	ldr	r3, [pc, #52]	@ (80012d4 <MX_DMA_Init+0x48>)
 80012a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	607b      	str	r3, [r7, #4]
 80012a8:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80012aa:	2200      	movs	r2, #0
 80012ac:	2100      	movs	r1, #0
 80012ae:	200c      	movs	r0, #12
 80012b0:	f000 ff9c 	bl	80021ec <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80012b4:	200c      	movs	r0, #12
 80012b6:	f000 ffc5 	bl	8002244 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80012ba:	2200      	movs	r2, #0
 80012bc:	2100      	movs	r1, #0
 80012be:	200d      	movs	r0, #13
 80012c0:	f000 ff94 	bl	80021ec <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80012c4:	200d      	movs	r0, #13
 80012c6:	f000 ffbd 	bl	8002244 <HAL_NVIC_EnableIRQ>

}
 80012ca:	bf00      	nop
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	40021000 	.word	0x40021000

080012d8 <MX_GPIO_Init>:
 * EVENT_OUT
 * EXTI
 * Free pins are configured automatically as Analog (this feature is enabled through
 * the Code Generation settings)
 */
void MX_GPIO_Init(void) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08c      	sub	sp, #48	@ 0x30
 80012dc:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80012de:	f107 031c 	add.w	r3, r7, #28
 80012e2:	2200      	movs	r2, #0
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	605a      	str	r2, [r3, #4]
 80012e8:	609a      	str	r2, [r3, #8]
 80012ea:	60da      	str	r2, [r3, #12]
 80012ec:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80012ee:	4b4d      	ldr	r3, [pc, #308]	@ (8001424 <MX_GPIO_Init+0x14c>)
 80012f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f2:	4a4c      	ldr	r2, [pc, #304]	@ (8001424 <MX_GPIO_Init+0x14c>)
 80012f4:	f043 0310 	orr.w	r3, r3, #16
 80012f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012fa:	4b4a      	ldr	r3, [pc, #296]	@ (8001424 <MX_GPIO_Init+0x14c>)
 80012fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012fe:	f003 0310 	and.w	r3, r3, #16
 8001302:	61bb      	str	r3, [r7, #24]
 8001304:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001306:	4b47      	ldr	r3, [pc, #284]	@ (8001424 <MX_GPIO_Init+0x14c>)
 8001308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800130a:	4a46      	ldr	r2, [pc, #280]	@ (8001424 <MX_GPIO_Init+0x14c>)
 800130c:	f043 0304 	orr.w	r3, r3, #4
 8001310:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001312:	4b44      	ldr	r3, [pc, #272]	@ (8001424 <MX_GPIO_Init+0x14c>)
 8001314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001316:	f003 0304 	and.w	r3, r3, #4
 800131a:	617b      	str	r3, [r7, #20]
 800131c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800131e:	4b41      	ldr	r3, [pc, #260]	@ (8001424 <MX_GPIO_Init+0x14c>)
 8001320:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001322:	4a40      	ldr	r2, [pc, #256]	@ (8001424 <MX_GPIO_Init+0x14c>)
 8001324:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001328:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800132a:	4b3e      	ldr	r3, [pc, #248]	@ (8001424 <MX_GPIO_Init+0x14c>)
 800132c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800132e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001332:	613b      	str	r3, [r7, #16]
 8001334:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001336:	4b3b      	ldr	r3, [pc, #236]	@ (8001424 <MX_GPIO_Init+0x14c>)
 8001338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133a:	4a3a      	ldr	r2, [pc, #232]	@ (8001424 <MX_GPIO_Init+0x14c>)
 800133c:	f043 0301 	orr.w	r3, r3, #1
 8001340:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001342:	4b38      	ldr	r3, [pc, #224]	@ (8001424 <MX_GPIO_Init+0x14c>)
 8001344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001346:	f003 0301 	and.w	r3, r3, #1
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800134e:	4b35      	ldr	r3, [pc, #212]	@ (8001424 <MX_GPIO_Init+0x14c>)
 8001350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001352:	4a34      	ldr	r2, [pc, #208]	@ (8001424 <MX_GPIO_Init+0x14c>)
 8001354:	f043 0302 	orr.w	r3, r3, #2
 8001358:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135a:	4b32      	ldr	r3, [pc, #200]	@ (8001424 <MX_GPIO_Init+0x14c>)
 800135c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800135e:	f003 0302 	and.w	r3, r3, #2
 8001362:	60bb      	str	r3, [r7, #8]
 8001364:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001366:	4b2f      	ldr	r3, [pc, #188]	@ (8001424 <MX_GPIO_Init+0x14c>)
 8001368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136a:	4a2e      	ldr	r2, [pc, #184]	@ (8001424 <MX_GPIO_Init+0x14c>)
 800136c:	f043 0308 	orr.w	r3, r3, #8
 8001370:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001372:	4b2c      	ldr	r3, [pc, #176]	@ (8001424 <MX_GPIO_Init+0x14c>)
 8001374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001376:	f003 0308 	and.w	r3, r3, #8
 800137a:	607b      	str	r3, [r7, #4]
 800137c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pins : PE2 PE5 PE6 PE7
	 PE8 PE9 PE10 PE11
	 PE12 PE14 PE15 PE0
	 PE1 */
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7
 800137e:	f64d 73e7 	movw	r3, #57319	@ 0xdfe7
 8001382:	61fb      	str	r3, [r7, #28]
			| GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12
			| GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_0 | GPIO_PIN_1;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001384:	2303      	movs	r3, #3
 8001386:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001388:	2300      	movs	r3, #0
 800138a:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800138c:	f107 031c 	add.w	r3, r7, #28
 8001390:	4619      	mov	r1, r3
 8001392:	4825      	ldr	r0, [pc, #148]	@ (8001428 <MX_GPIO_Init+0x150>)
 8001394:	f001 fac0 	bl	8002918 <HAL_GPIO_Init>

	/*Configure GPIO pins : PC13 PC14 PC15 PC0
	 PC1 PC2 PC3 PC4
	 PC5 PC6 PC7 PC8
	 PC9 PC10 PC11 PC12 */
	GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_0
 8001398:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800139c:	61fb      	str	r3, [r7, #28]
			| GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5
			| GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10
			| GPIO_PIN_11 | GPIO_PIN_12;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800139e:	2303      	movs	r3, #3
 80013a0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a2:	2300      	movs	r3, #0
 80013a4:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013a6:	f107 031c 	add.w	r3, r7, #28
 80013aa:	4619      	mov	r1, r3
 80013ac:	481f      	ldr	r0, [pc, #124]	@ (800142c <MX_GPIO_Init+0x154>)
 80013ae:	f001 fab3 	bl	8002918 <HAL_GPIO_Init>

	/*Configure GPIO pins : PH0 PH1 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80013b2:	2303      	movs	r3, #3
 80013b4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013b6:	2303      	movs	r3, #3
 80013b8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ba:	2300      	movs	r3, #0
 80013bc:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80013be:	f107 031c 	add.w	r3, r7, #28
 80013c2:	4619      	mov	r1, r3
 80013c4:	481a      	ldr	r0, [pc, #104]	@ (8001430 <MX_GPIO_Init+0x158>)
 80013c6:	f001 faa7 	bl	8002918 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA2 PA3 PA8 PA11
	 PA12 PA15 */
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_8 | GPIO_PIN_11
 80013ca:	f649 130c 	movw	r3, #39180	@ 0x990c
 80013ce:	61fb      	str	r3, [r7, #28]
			| GPIO_PIN_12 | GPIO_PIN_15;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013d0:	2303      	movs	r3, #3
 80013d2:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	2300      	movs	r3, #0
 80013d6:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d8:	f107 031c 	add.w	r3, r7, #28
 80013dc:	4619      	mov	r1, r3
 80013de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013e2:	f001 fa99 	bl	8002918 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 PB1 PB2 PB10
	 PB11 PB12 PB13 PB14
	 PB15 PB4 PB5 PB6
	 PB7 PB8 PB9 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_10
 80013e6:	f64f 73f7 	movw	r3, #65527	@ 0xfff7
 80013ea:	61fb      	str	r3, [r7, #28]
			| GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14
			| GPIO_PIN_15 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7
			| GPIO_PIN_8 | GPIO_PIN_9;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013ec:	2303      	movs	r3, #3
 80013ee:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f4:	f107 031c 	add.w	r3, r7, #28
 80013f8:	4619      	mov	r1, r3
 80013fa:	480e      	ldr	r0, [pc, #56]	@ (8001434 <MX_GPIO_Init+0x15c>)
 80013fc:	f001 fa8c 	bl	8002918 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD8 PD9 PD10 PD11
	 PD12 PD13 PD14 PD15
	 PD0 PD1 PD2 PD3
	 PD4 PD5 PD6 PD7 */
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11
 8001400:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001404:	61fb      	str	r3, [r7, #28]
			| GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_0
			| GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5
			| GPIO_PIN_6 | GPIO_PIN_7;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001406:	2303      	movs	r3, #3
 8001408:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800140e:	f107 031c 	add.w	r3, r7, #28
 8001412:	4619      	mov	r1, r3
 8001414:	4808      	ldr	r0, [pc, #32]	@ (8001438 <MX_GPIO_Init+0x160>)
 8001416:	f001 fa7f 	bl	8002918 <HAL_GPIO_Init>

}
 800141a:	bf00      	nop
 800141c:	3730      	adds	r7, #48	@ 0x30
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	40021000 	.word	0x40021000
 8001428:	48001000 	.word	0x48001000
 800142c:	48000800 	.word	0x48000800
 8001430:	48001c00 	.word	0x48001c00
 8001434:	48000400 	.word	0x48000400
 8001438:	48000c00 	.word	0x48000c00

0800143c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001440:	f000 fd6f 	bl	8001f22 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001444:	f000 f817 	bl	8001476 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001448:	f7ff ff46 	bl	80012d8 <MX_GPIO_Init>
	MX_DMA_Init();
 800144c:	f7ff ff1e 	bl	800128c <MX_DMA_Init>
	MX_SPI1_Init();
 8001450:	f000 f876 	bl	8001540 <MX_SPI1_Init>
	MX_TIM6_Init();
 8001454:	f000 fb3e 	bl	8001ad4 <MX_TIM6_Init>
	MX_TIM2_Init();
 8001458:	f000 fa3c 	bl	80018d4 <MX_TIM2_Init>
	MX_TIM5_Init();
 800145c:	f000 fae4 	bl	8001a28 <MX_TIM5_Init>
	MX_TIM7_Init();
 8001460:	f000 fb6e 	bl	8001b40 <MX_TIM7_Init>
	MX_TIM3_Init();
 8001464:	f000 fa8a 	bl	800197c <MX_TIM3_Init>
	MX_USART1_UART_Init();
 8001468:	f000 fca4 	bl	8001db4 <MX_USART1_UART_Init>
    /* USER CODE BEGIN 2 */

	app_init();
 800146c:	f7ff fe50 	bl	8001110 <app_init>
        /* USER CODE END WHILE */

        /* USER CODE BEGIN 3 */
		//printf('.'); fflush(stdout);

        app_poll();
 8001470:	f7ff fe8a 	bl	8001188 <app_poll>
 8001474:	e7fc      	b.n	8001470 <main+0x34>

08001476 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001476:	b580      	push	{r7, lr}
 8001478:	b096      	sub	sp, #88	@ 0x58
 800147a:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800147c:	f107 0314 	add.w	r3, r7, #20
 8001480:	2244      	movs	r2, #68	@ 0x44
 8001482:	2100      	movs	r1, #0
 8001484:	4618      	mov	r0, r3
 8001486:	f006 fd85 	bl	8007f94 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800148a:	463b      	mov	r3, r7
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]
 8001490:	605a      	str	r2, [r3, #4]
 8001492:	609a      	str	r2, [r3, #8]
 8001494:	60da      	str	r2, [r3, #12]
 8001496:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 8001498:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800149c:	f001 fd02 	bl	8002ea4 <HAL_PWREx_ControlVoltageScaling>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <SystemClock_Config+0x34>
			!= HAL_OK) {
		Error_Handler();
 80014a6:	f000 f839 	bl	800151c <Error_Handler>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80014aa:	2310      	movs	r3, #16
 80014ac:	617b      	str	r3, [r7, #20]
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80014ae:	2301      	movs	r3, #1
 80014b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.MSICalibrationValue = 0;
 80014b2:	2300      	movs	r3, #0
 80014b4:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80014b6:	2360      	movs	r3, #96	@ 0x60
 80014b8:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014ba:	2302      	movs	r3, #2
 80014bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80014be:	2301      	movs	r3, #1
 80014c0:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLM = 1;
 80014c2:	2301      	movs	r3, #1
 80014c4:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLN = 40;
 80014c6:	2328      	movs	r3, #40	@ 0x28
 80014c8:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80014ca:	2307      	movs	r3, #7
 80014cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014ce:	2302      	movs	r3, #2
 80014d0:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014d2:	2302      	movs	r3, #2
 80014d4:	657b      	str	r3, [r7, #84]	@ 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80014d6:	f107 0314 	add.w	r3, r7, #20
 80014da:	4618      	mov	r0, r3
 80014dc:	f001 fd44 	bl	8002f68 <HAL_RCC_OscConfig>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <SystemClock_Config+0x74>
		Error_Handler();
 80014e6:	f000 f819 	bl	800151c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80014ea:	230f      	movs	r3, #15
 80014ec:	603b      	str	r3, [r7, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014ee:	2303      	movs	r3, #3
 80014f0:	607b      	str	r3, [r7, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014f2:	2300      	movs	r3, #0
 80014f4:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014fa:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014fc:	2300      	movs	r3, #0
 80014fe:	613b      	str	r3, [r7, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 8001500:	463b      	mov	r3, r7
 8001502:	2104      	movs	r1, #4
 8001504:	4618      	mov	r0, r3
 8001506:	f002 fa31 	bl	800396c <HAL_RCC_ClockConfig>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <SystemClock_Config+0x9e>
		Error_Handler();
 8001510:	f000 f804 	bl	800151c <Error_Handler>
	}
}
 8001514:	bf00      	nop
 8001516:	3758      	adds	r7, #88	@ 0x58
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}

0800151c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001520:	b672      	cpsid	i
}
 8001522:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001524:	bf00      	nop
 8001526:	e7fd      	b.n	8001524 <Error_Handler+0x8>

08001528 <assert_failed>:
 *         where the assert_param error has occurred.
 * @param  file: pointer to the source file name
 * @param  line: assert_param error line source number
 * @retval None
 */
void assert_failed(uint8_t *file, uint32_t line) {
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
 8001530:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
	/* USER CODE END 6 */
}
 8001532:	bf00      	nop
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
	...

08001540 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void) {
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
	/* USER CODE END SPI1_Init 0 */

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	hspi1.Instance = SPI1;
 8001544:	4b18      	ldr	r3, [pc, #96]	@ (80015a8 <MX_SPI1_Init+0x68>)
 8001546:	4a19      	ldr	r2, [pc, #100]	@ (80015ac <MX_SPI1_Init+0x6c>)
 8001548:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_SLAVE;
 800154a:	4b17      	ldr	r3, [pc, #92]	@ (80015a8 <MX_SPI1_Init+0x68>)
 800154c:	2200      	movs	r2, #0
 800154e:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001550:	4b15      	ldr	r3, [pc, #84]	@ (80015a8 <MX_SPI1_Init+0x68>)
 8001552:	2200      	movs	r2, #0
 8001554:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001556:	4b14      	ldr	r3, [pc, #80]	@ (80015a8 <MX_SPI1_Init+0x68>)
 8001558:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800155c:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800155e:	4b12      	ldr	r3, [pc, #72]	@ (80015a8 <MX_SPI1_Init+0x68>)
 8001560:	2202      	movs	r2, #2
 8001562:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001564:	4b10      	ldr	r3, [pc, #64]	@ (80015a8 <MX_SPI1_Init+0x68>)
 8001566:	2201      	movs	r2, #1
 8001568:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 800156a:	4b0f      	ldr	r3, [pc, #60]	@ (80015a8 <MX_SPI1_Init+0x68>)
 800156c:	2200      	movs	r2, #0
 800156e:	619a      	str	r2, [r3, #24]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001570:	4b0d      	ldr	r3, [pc, #52]	@ (80015a8 <MX_SPI1_Init+0x68>)
 8001572:	2200      	movs	r2, #0
 8001574:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001576:	4b0c      	ldr	r3, [pc, #48]	@ (80015a8 <MX_SPI1_Init+0x68>)
 8001578:	2200      	movs	r2, #0
 800157a:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800157c:	4b0a      	ldr	r3, [pc, #40]	@ (80015a8 <MX_SPI1_Init+0x68>)
 800157e:	2200      	movs	r2, #0
 8001580:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 7;
 8001582:	4b09      	ldr	r3, [pc, #36]	@ (80015a8 <MX_SPI1_Init+0x68>)
 8001584:	2207      	movs	r2, #7
 8001586:	62da      	str	r2, [r3, #44]	@ 0x2c
	hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001588:	4b07      	ldr	r3, [pc, #28]	@ (80015a8 <MX_SPI1_Init+0x68>)
 800158a:	2200      	movs	r2, #0
 800158c:	631a      	str	r2, [r3, #48]	@ 0x30
	hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800158e:	4b06      	ldr	r3, [pc, #24]	@ (80015a8 <MX_SPI1_Init+0x68>)
 8001590:	2200      	movs	r2, #0
 8001592:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8001594:	4804      	ldr	r0, [pc, #16]	@ (80015a8 <MX_SPI1_Init+0x68>)
 8001596:	f003 fc35 	bl	8004e04 <HAL_SPI_Init>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_SPI1_Init+0x64>
		Error_Handler();
 80015a0:	f7ff ffbc 	bl	800151c <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80015a4:	bf00      	nop
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	20000684 	.word	0x20000684
 80015ac:	40013000 	.word	0x40013000

080015b0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef *spiHandle) {
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b08a      	sub	sp, #40	@ 0x28
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80015b8:	f107 0314 	add.w	r3, r7, #20
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	605a      	str	r2, [r3, #4]
 80015c2:	609a      	str	r2, [r3, #8]
 80015c4:	60da      	str	r2, [r3, #12]
 80015c6:	611a      	str	r2, [r3, #16]
	if (spiHandle->Instance == SPI1) {
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a53      	ldr	r2, [pc, #332]	@ (800171c <HAL_SPI_MspInit+0x16c>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	f040 80a0 	bne.w	8001714 <HAL_SPI_MspInit+0x164>
		/* USER CODE BEGIN SPI1_MspInit 0 */

		/* USER CODE END SPI1_MspInit 0 */
		/* SPI1 clock enable */
		__HAL_RCC_SPI1_CLK_ENABLE();
 80015d4:	4b52      	ldr	r3, [pc, #328]	@ (8001720 <HAL_SPI_MspInit+0x170>)
 80015d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015d8:	4a51      	ldr	r2, [pc, #324]	@ (8001720 <HAL_SPI_MspInit+0x170>)
 80015da:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80015de:	6613      	str	r3, [r2, #96]	@ 0x60
 80015e0:	4b4f      	ldr	r3, [pc, #316]	@ (8001720 <HAL_SPI_MspInit+0x170>)
 80015e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015e8:	613b      	str	r3, [r7, #16]
 80015ea:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 80015ec:	4b4c      	ldr	r3, [pc, #304]	@ (8001720 <HAL_SPI_MspInit+0x170>)
 80015ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f0:	4a4b      	ldr	r2, [pc, #300]	@ (8001720 <HAL_SPI_MspInit+0x170>)
 80015f2:	f043 0301 	orr.w	r3, r3, #1
 80015f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015f8:	4b49      	ldr	r3, [pc, #292]	@ (8001720 <HAL_SPI_MspInit+0x170>)
 80015fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015fc:	f003 0301 	and.w	r3, r3, #1
 8001600:	60fb      	str	r3, [r7, #12]
 8001602:	68fb      	ldr	r3, [r7, #12]
		__HAL_RCC_GPIOE_CLK_ENABLE();
 8001604:	4b46      	ldr	r3, [pc, #280]	@ (8001720 <HAL_SPI_MspInit+0x170>)
 8001606:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001608:	4a45      	ldr	r2, [pc, #276]	@ (8001720 <HAL_SPI_MspInit+0x170>)
 800160a:	f043 0310 	orr.w	r3, r3, #16
 800160e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001610:	4b43      	ldr	r3, [pc, #268]	@ (8001720 <HAL_SPI_MspInit+0x170>)
 8001612:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001614:	f003 0310 	and.w	r3, r3, #16
 8001618:	60bb      	str	r3, [r7, #8]
 800161a:	68bb      	ldr	r3, [r7, #8]
		 PA4     ------> SPI1_NSS
		 PA6     ------> SPI1_MISO
		 PA7     ------> SPI1_MOSI
		 PE13     ------> SPI1_SCK
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_6 | GPIO_PIN_7;
 800161c:	23d0      	movs	r3, #208	@ 0xd0
 800161e:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001620:	2302      	movs	r3, #2
 8001622:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001624:	2300      	movs	r3, #0
 8001626:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001628:	2303      	movs	r3, #3
 800162a:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800162c:	2305      	movs	r3, #5
 800162e:	627b      	str	r3, [r7, #36]	@ 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001630:	f107 0314 	add.w	r3, r7, #20
 8001634:	4619      	mov	r1, r3
 8001636:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800163a:	f001 f96d 	bl	8002918 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_13;
 800163e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001642:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001644:	2302      	movs	r3, #2
 8001646:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	2300      	movs	r3, #0
 800164a:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800164c:	2303      	movs	r3, #3
 800164e:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001650:	2305      	movs	r3, #5
 8001652:	627b      	str	r3, [r7, #36]	@ 0x24
		HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001654:	f107 0314 	add.w	r3, r7, #20
 8001658:	4619      	mov	r1, r3
 800165a:	4832      	ldr	r0, [pc, #200]	@ (8001724 <HAL_SPI_MspInit+0x174>)
 800165c:	f001 f95c 	bl	8002918 <HAL_GPIO_Init>

		/* SPI1 DMA Init */
		/* SPI1_RX Init */
		hdma_spi1_rx.Instance = DMA1_Channel2;
 8001660:	4b31      	ldr	r3, [pc, #196]	@ (8001728 <HAL_SPI_MspInit+0x178>)
 8001662:	4a32      	ldr	r2, [pc, #200]	@ (800172c <HAL_SPI_MspInit+0x17c>)
 8001664:	601a      	str	r2, [r3, #0]
		hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8001666:	4b30      	ldr	r3, [pc, #192]	@ (8001728 <HAL_SPI_MspInit+0x178>)
 8001668:	2201      	movs	r2, #1
 800166a:	605a      	str	r2, [r3, #4]
		hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800166c:	4b2e      	ldr	r3, [pc, #184]	@ (8001728 <HAL_SPI_MspInit+0x178>)
 800166e:	2200      	movs	r2, #0
 8001670:	609a      	str	r2, [r3, #8]
		hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001672:	4b2d      	ldr	r3, [pc, #180]	@ (8001728 <HAL_SPI_MspInit+0x178>)
 8001674:	2200      	movs	r2, #0
 8001676:	60da      	str	r2, [r3, #12]
		hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001678:	4b2b      	ldr	r3, [pc, #172]	@ (8001728 <HAL_SPI_MspInit+0x178>)
 800167a:	2280      	movs	r2, #128	@ 0x80
 800167c:	611a      	str	r2, [r3, #16]
		hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800167e:	4b2a      	ldr	r3, [pc, #168]	@ (8001728 <HAL_SPI_MspInit+0x178>)
 8001680:	2200      	movs	r2, #0
 8001682:	615a      	str	r2, [r3, #20]
		hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001684:	4b28      	ldr	r3, [pc, #160]	@ (8001728 <HAL_SPI_MspInit+0x178>)
 8001686:	2200      	movs	r2, #0
 8001688:	619a      	str	r2, [r3, #24]
		hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 800168a:	4b27      	ldr	r3, [pc, #156]	@ (8001728 <HAL_SPI_MspInit+0x178>)
 800168c:	2220      	movs	r2, #32
 800168e:	61da      	str	r2, [r3, #28]
		hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001690:	4b25      	ldr	r3, [pc, #148]	@ (8001728 <HAL_SPI_MspInit+0x178>)
 8001692:	2200      	movs	r2, #0
 8001694:	621a      	str	r2, [r3, #32]
		if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK) {
 8001696:	4824      	ldr	r0, [pc, #144]	@ (8001728 <HAL_SPI_MspInit+0x178>)
 8001698:	f000 fdf8 	bl	800228c <HAL_DMA_Init>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d001      	beq.n	80016a6 <HAL_SPI_MspInit+0xf6>
			Error_Handler();
 80016a2:	f7ff ff3b 	bl	800151c <Error_Handler>
		}

		__HAL_LINKDMA(spiHandle, hdmarx, hdma_spi1_rx);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	4a1f      	ldr	r2, [pc, #124]	@ (8001728 <HAL_SPI_MspInit+0x178>)
 80016aa:	659a      	str	r2, [r3, #88]	@ 0x58
 80016ac:	4a1e      	ldr	r2, [pc, #120]	@ (8001728 <HAL_SPI_MspInit+0x178>)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6293      	str	r3, [r2, #40]	@ 0x28

		/* SPI1_TX Init */
		hdma_spi1_tx.Instance = DMA1_Channel3;
 80016b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001730 <HAL_SPI_MspInit+0x180>)
 80016b4:	4a1f      	ldr	r2, [pc, #124]	@ (8001734 <HAL_SPI_MspInit+0x184>)
 80016b6:	601a      	str	r2, [r3, #0]
		hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 80016b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001730 <HAL_SPI_MspInit+0x180>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	605a      	str	r2, [r3, #4]
		hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80016be:	4b1c      	ldr	r3, [pc, #112]	@ (8001730 <HAL_SPI_MspInit+0x180>)
 80016c0:	2210      	movs	r2, #16
 80016c2:	609a      	str	r2, [r3, #8]
		hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001730 <HAL_SPI_MspInit+0x180>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	60da      	str	r2, [r3, #12]
		hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80016ca:	4b19      	ldr	r3, [pc, #100]	@ (8001730 <HAL_SPI_MspInit+0x180>)
 80016cc:	2280      	movs	r2, #128	@ 0x80
 80016ce:	611a      	str	r2, [r3, #16]
		hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016d0:	4b17      	ldr	r3, [pc, #92]	@ (8001730 <HAL_SPI_MspInit+0x180>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	615a      	str	r2, [r3, #20]
		hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016d6:	4b16      	ldr	r3, [pc, #88]	@ (8001730 <HAL_SPI_MspInit+0x180>)
 80016d8:	2200      	movs	r2, #0
 80016da:	619a      	str	r2, [r3, #24]
		hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 80016dc:	4b14      	ldr	r3, [pc, #80]	@ (8001730 <HAL_SPI_MspInit+0x180>)
 80016de:	2220      	movs	r2, #32
 80016e0:	61da      	str	r2, [r3, #28]
		hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80016e2:	4b13      	ldr	r3, [pc, #76]	@ (8001730 <HAL_SPI_MspInit+0x180>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	621a      	str	r2, [r3, #32]
		if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK) {
 80016e8:	4811      	ldr	r0, [pc, #68]	@ (8001730 <HAL_SPI_MspInit+0x180>)
 80016ea:	f000 fdcf 	bl	800228c <HAL_DMA_Init>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <HAL_SPI_MspInit+0x148>
			Error_Handler();
 80016f4:	f7ff ff12 	bl	800151c <Error_Handler>
		}

		__HAL_LINKDMA(spiHandle, hdmatx, hdma_spi1_tx);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	4a0d      	ldr	r2, [pc, #52]	@ (8001730 <HAL_SPI_MspInit+0x180>)
 80016fc:	655a      	str	r2, [r3, #84]	@ 0x54
 80016fe:	4a0c      	ldr	r2, [pc, #48]	@ (8001730 <HAL_SPI_MspInit+0x180>)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6293      	str	r3, [r2, #40]	@ 0x28

		/* SPI1 interrupt Init */
		HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001704:	2200      	movs	r2, #0
 8001706:	2100      	movs	r1, #0
 8001708:	2023      	movs	r0, #35	@ 0x23
 800170a:	f000 fd6f 	bl	80021ec <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800170e:	2023      	movs	r0, #35	@ 0x23
 8001710:	f000 fd98 	bl	8002244 <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN SPI1_MspInit 1 */

		/* USER CODE END SPI1_MspInit 1 */
	}
}
 8001714:	bf00      	nop
 8001716:	3728      	adds	r7, #40	@ 0x28
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	40013000 	.word	0x40013000
 8001720:	40021000 	.word	0x40021000
 8001724:	48001000 	.word	0x48001000
 8001728:	200006e8 	.word	0x200006e8
 800172c:	4002001c 	.word	0x4002001c
 8001730:	20000730 	.word	0x20000730
 8001734:	40020030 	.word	0x40020030

08001738 <HAL_MspInit>:

/* USER CODE END 0 */
/**
 * Initializes the Global MSP.
 */
void HAL_MspInit(void) {
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN MspInit 0 */

	/* USER CODE END MspInit 0 */

	__HAL_RCC_SYSCFG_CLK_ENABLE();
 800173e:	4b0f      	ldr	r3, [pc, #60]	@ (800177c <HAL_MspInit+0x44>)
 8001740:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001742:	4a0e      	ldr	r2, [pc, #56]	@ (800177c <HAL_MspInit+0x44>)
 8001744:	f043 0301 	orr.w	r3, r3, #1
 8001748:	6613      	str	r3, [r2, #96]	@ 0x60
 800174a:	4b0c      	ldr	r3, [pc, #48]	@ (800177c <HAL_MspInit+0x44>)
 800174c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	607b      	str	r3, [r7, #4]
 8001754:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_PWR_CLK_ENABLE();
 8001756:	4b09      	ldr	r3, [pc, #36]	@ (800177c <HAL_MspInit+0x44>)
 8001758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800175a:	4a08      	ldr	r2, [pc, #32]	@ (800177c <HAL_MspInit+0x44>)
 800175c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001760:	6593      	str	r3, [r2, #88]	@ 0x58
 8001762:	4b06      	ldr	r3, [pc, #24]	@ (800177c <HAL_MspInit+0x44>)
 8001764:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001766:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800176a:	603b      	str	r3, [r7, #0]
 800176c:	683b      	ldr	r3, [r7, #0]
	/* System interrupt init*/

	/* USER CODE BEGIN MspInit 1 */

	/* USER CODE END MspInit 1 */
}
 800176e:	bf00      	nop
 8001770:	370c      	adds	r7, #12
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	40021000 	.word	0x40021000

08001780 <NMI_Handler>:
/*           Cortex-M4 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8001784:	bf00      	nop
 8001786:	e7fd      	b.n	8001784 <NMI_Handler+0x4>

08001788 <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1) {
 800178c:	bf00      	nop
 800178e:	e7fd      	b.n	800178c <HardFault_Handler+0x4>

08001790 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1) {
 8001794:	bf00      	nop
 8001796:	e7fd      	b.n	8001794 <MemManage_Handler+0x4>

08001798 <BusFault_Handler>:
}

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1) {
 800179c:	bf00      	nop
 800179e:	e7fd      	b.n	800179c <BusFault_Handler+0x4>

080017a0 <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1) {
 80017a4:	bf00      	nop
 80017a6:	e7fd      	b.n	80017a4 <UsageFault_Handler+0x4>

080017a8 <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 80017ac:	bf00      	nop
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr

080017b6 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 80017b6:	b480      	push	{r7}
 80017b8:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 80017ba:	bf00      	nop
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 80017c8:	bf00      	nop
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr

080017d2 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 80017d2:	b580      	push	{r7, lr}
 80017d4:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 80017d6:	f000 fbf9 	bl	8001fcc <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 80017da:	bf00      	nop
 80017dc:	bd80      	pop	{r7, pc}
	...

080017e0 <DMA1_Channel2_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles DMA1 channel2 global interrupt.
 */
void DMA1_Channel2_IRQHandler(void) {
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

	/* USER CODE END DMA1_Channel2_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80017e4:	4802      	ldr	r0, [pc, #8]	@ (80017f0 <DMA1_Channel2_IRQHandler+0x10>)
 80017e6:	f000 ffb8 	bl	800275a <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

	/* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	200006e8 	.word	0x200006e8

080017f4 <DMA1_Channel3_IRQHandler>:

/**
 * @brief This function handles DMA1 channel3 global interrupt.
 */
void DMA1_Channel3_IRQHandler(void) {
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

	/* USER CODE END DMA1_Channel3_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80017f8:	4802      	ldr	r0, [pc, #8]	@ (8001804 <DMA1_Channel3_IRQHandler+0x10>)
 80017fa:	f000 ffae 	bl	800275a <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

	/* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	20000730 	.word	0x20000730

08001808 <SPI1_IRQHandler>:

/**
 * @brief This function handles SPI1 global interrupt.
 */
void SPI1_IRQHandler(void) {
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SPI1_IRQn 0 */

	/* USER CODE END SPI1_IRQn 0 */
	HAL_SPI_IRQHandler(&hspi1);
 800180c:	4802      	ldr	r0, [pc, #8]	@ (8001818 <SPI1_IRQHandler+0x10>)
 800180e:	f004 f855 	bl	80058bc <HAL_SPI_IRQHandler>
	/* USER CODE BEGIN SPI1_IRQn 1 */

	/* USER CODE END SPI1_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	20000684 	.word	0x20000684

0800181c <TIM6_DAC_IRQHandler>:

/**
 * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
 */
void TIM6_DAC_IRQHandler(void) {
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM6_DAC_IRQn 0 */

	/* USER CODE END TIM6_DAC_IRQn 0 */
	HAL_TIM_IRQHandler(&htim6);
 8001820:	4802      	ldr	r0, [pc, #8]	@ (800182c <TIM6_DAC_IRQHandler+0x10>)
 8001822:	f004 ff63 	bl	80066ec <HAL_TIM_IRQHandler>
	/* USER CODE BEGIN TIM6_DAC_IRQn 1 */

	/* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	20000860 	.word	0x20000860

08001830 <TIM7_IRQHandler>:

/**
 * @brief This function handles TIM7 global interrupt.
 */
void TIM7_IRQHandler(void) {
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM7_IRQn 0 */

	/* USER CODE END TIM7_IRQn 0 */
	HAL_TIM_IRQHandler(&htim7);
 8001834:	4802      	ldr	r0, [pc, #8]	@ (8001840 <TIM7_IRQHandler+0x10>)
 8001836:	f004 ff59 	bl	80066ec <HAL_TIM_IRQHandler>
	/* USER CODE BEGIN TIM7_IRQn 1 */

	/* USER CODE END TIM7_IRQn 1 */
}
 800183a:	bf00      	nop
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	200008ac 	.word	0x200008ac

08001844 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 8001844:	b580      	push	{r7, lr}
 8001846:	b086      	sub	sp, #24
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 800184c:	4a14      	ldr	r2, [pc, #80]	@ (80018a0 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 800184e:	4b15      	ldr	r3, [pc, #84]	@ (80018a4 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8001858:	4b13      	ldr	r3, [pc, #76]	@ (80018a8 <_sbrk+0x64>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d102      	bne.n	8001866 <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8001860:	4b11      	ldr	r3, [pc, #68]	@ (80018a8 <_sbrk+0x64>)
 8001862:	4a12      	ldr	r2, [pc, #72]	@ (80018ac <_sbrk+0x68>)
 8001864:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 8001866:	4b10      	ldr	r3, [pc, #64]	@ (80018a8 <_sbrk+0x64>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4413      	add	r3, r2
 800186e:	693a      	ldr	r2, [r7, #16]
 8001870:	429a      	cmp	r2, r3
 8001872:	d207      	bcs.n	8001884 <_sbrk+0x40>
		errno = ENOMEM;
 8001874:	f006 fba6 	bl	8007fc4 <__errno>
 8001878:	4603      	mov	r3, r0
 800187a:	220c      	movs	r2, #12
 800187c:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 800187e:	f04f 33ff 	mov.w	r3, #4294967295
 8001882:	e009      	b.n	8001898 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8001884:	4b08      	ldr	r3, [pc, #32]	@ (80018a8 <_sbrk+0x64>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 800188a:	4b07      	ldr	r3, [pc, #28]	@ (80018a8 <_sbrk+0x64>)
 800188c:	681a      	ldr	r2, [r3, #0]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	4413      	add	r3, r2
 8001892:	4a05      	ldr	r2, [pc, #20]	@ (80018a8 <_sbrk+0x64>)
 8001894:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 8001896:	68fb      	ldr	r3, [r7, #12]
}
 8001898:	4618      	mov	r0, r3
 800189a:	3718      	adds	r7, #24
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	20018000 	.word	0x20018000
 80018a4:	00000400 	.word	0x00000400
 80018a8:	20000778 	.word	0x20000778
 80018ac:	20000ad0 	.word	0x20000ad0

080018b0 <SystemInit>:
/**
 * @brief  Setup the microcontroller system.
 * @retval None
 */

void SystemInit(void) {
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 20U) | (3UL << 22U)); /* set CP10 and CP11 Full Access */
 80018b4:	4b06      	ldr	r3, [pc, #24]	@ (80018d0 <SystemInit+0x20>)
 80018b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018ba:	4a05      	ldr	r2, [pc, #20]	@ (80018d0 <SystemInit+0x20>)
 80018bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80018c4:	bf00      	nop
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop
 80018d0:	e000ed00 	.word	0xe000ed00

080018d4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void) {
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b08c      	sub	sp, #48	@ 0x30
 80018d8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 80018da:	f107 030c 	add.w	r3, r7, #12
 80018de:	2224      	movs	r2, #36	@ 0x24
 80018e0:	2100      	movs	r1, #0
 80018e2:	4618      	mov	r0, r3
 80018e4:	f006 fb56 	bl	8007f94 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80018e8:	463b      	mov	r3, r7
 80018ea:	2200      	movs	r2, #0
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	605a      	str	r2, [r3, #4]
 80018f0:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80018f2:	4b21      	ldr	r3, [pc, #132]	@ (8001978 <MX_TIM2_Init+0xa4>)
 80018f4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018f8:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 80018fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001978 <MX_TIM2_Init+0xa4>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001900:	4b1d      	ldr	r3, [pc, #116]	@ (8001978 <MX_TIM2_Init+0xa4>)
 8001902:	2200      	movs	r2, #0
 8001904:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 4294967295;
 8001906:	4b1c      	ldr	r3, [pc, #112]	@ (8001978 <MX_TIM2_Init+0xa4>)
 8001908:	f04f 32ff 	mov.w	r2, #4294967295
 800190c:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800190e:	4b1a      	ldr	r3, [pc, #104]	@ (8001978 <MX_TIM2_Init+0xa4>)
 8001910:	2200      	movs	r2, #0
 8001912:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001914:	4b18      	ldr	r3, [pc, #96]	@ (8001978 <MX_TIM2_Init+0xa4>)
 8001916:	2200      	movs	r2, #0
 8001918:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800191a:	2301      	movs	r3, #1
 800191c:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800191e:	2300      	movs	r3, #0
 8001920:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001922:	2301      	movs	r3, #1
 8001924:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001926:	2300      	movs	r3, #0
 8001928:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 800192a:	2300      	movs	r3, #0
 800192c:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800192e:	2300      	movs	r3, #0
 8001930:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001932:	2301      	movs	r3, #1
 8001934:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001936:	2300      	movs	r3, #0
 8001938:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 0;
 800193a:	2300      	movs	r3, #0
 800193c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK) {
 800193e:	f107 030c 	add.w	r3, r7, #12
 8001942:	4619      	mov	r1, r3
 8001944:	480c      	ldr	r0, [pc, #48]	@ (8001978 <MX_TIM2_Init+0xa4>)
 8001946:	f004 fd0f 	bl	8006368 <HAL_TIM_Encoder_Init>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <MX_TIM2_Init+0x80>
		Error_Handler();
 8001950:	f7ff fde4 	bl	800151c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001954:	2300      	movs	r3, #0
 8001956:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001958:	2300      	movs	r3, #0
 800195a:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 800195c:	463b      	mov	r3, r7
 800195e:	4619      	mov	r1, r3
 8001960:	4805      	ldr	r0, [pc, #20]	@ (8001978 <MX_TIM2_Init+0xa4>)
 8001962:	f005 f8a3 	bl	8006aac <HAL_TIMEx_MasterConfigSynchronization>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_TIM2_Init+0x9c>
			!= HAL_OK) {
		Error_Handler();
 800196c:	f7ff fdd6 	bl	800151c <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8001970:	bf00      	nop
 8001972:	3730      	adds	r7, #48	@ 0x30
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	2000077c 	.word	0x2000077c

0800197c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void) {
 800197c:	b580      	push	{r7, lr}
 800197e:	b08c      	sub	sp, #48	@ 0x30
 8001980:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8001982:	f107 030c 	add.w	r3, r7, #12
 8001986:	2224      	movs	r2, #36	@ 0x24
 8001988:	2100      	movs	r1, #0
 800198a:	4618      	mov	r0, r3
 800198c:	f006 fb02 	bl	8007f94 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001990:	463b      	mov	r3, r7
 8001992:	2200      	movs	r2, #0
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	605a      	str	r2, [r3, #4]
 8001998:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 800199a:	4b21      	ldr	r3, [pc, #132]	@ (8001a20 <MX_TIM3_Init+0xa4>)
 800199c:	4a21      	ldr	r2, [pc, #132]	@ (8001a24 <MX_TIM3_Init+0xa8>)
 800199e:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 80019a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001a20 <MX_TIM3_Init+0xa4>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001a20 <MX_TIM3_Init+0xa4>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 80019ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001a20 <MX_TIM3_Init+0xa4>)
 80019ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019b2:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019b4:	4b1a      	ldr	r3, [pc, #104]	@ (8001a20 <MX_TIM3_Init+0xa4>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ba:	4b19      	ldr	r3, [pc, #100]	@ (8001a20 <MX_TIM3_Init+0xa4>)
 80019bc:	2200      	movs	r2, #0
 80019be:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80019c0:	2301      	movs	r3, #1
 80019c2:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80019c4:	2300      	movs	r3, #0
 80019c6:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80019c8:	2301      	movs	r3, #1
 80019ca:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80019cc:	2300      	movs	r3, #0
 80019ce:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 80019d0:	2300      	movs	r3, #0
 80019d2:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80019d4:	2300      	movs	r3, #0
 80019d6:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80019d8:	2301      	movs	r3, #1
 80019da:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80019dc:	2300      	movs	r3, #0
 80019de:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 0;
 80019e0:	2300      	movs	r3, #0
 80019e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK) {
 80019e4:	f107 030c 	add.w	r3, r7, #12
 80019e8:	4619      	mov	r1, r3
 80019ea:	480d      	ldr	r0, [pc, #52]	@ (8001a20 <MX_TIM3_Init+0xa4>)
 80019ec:	f004 fcbc 	bl	8006368 <HAL_TIM_Encoder_Init>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_TIM3_Init+0x7e>
		Error_Handler();
 80019f6:	f7ff fd91 	bl	800151c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019fa:	2300      	movs	r3, #0
 80019fc:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019fe:	2300      	movs	r3, #0
 8001a00:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001a02:	463b      	mov	r3, r7
 8001a04:	4619      	mov	r1, r3
 8001a06:	4806      	ldr	r0, [pc, #24]	@ (8001a20 <MX_TIM3_Init+0xa4>)
 8001a08:	f005 f850 	bl	8006aac <HAL_TIMEx_MasterConfigSynchronization>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <MX_TIM3_Init+0x9a>
			!= HAL_OK) {
		Error_Handler();
 8001a12:	f7ff fd83 	bl	800151c <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8001a16:	bf00      	nop
 8001a18:	3730      	adds	r7, #48	@ 0x30
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	200007c8 	.word	0x200007c8
 8001a24:	40000400 	.word	0x40000400

08001a28 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void) {
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b08c      	sub	sp, #48	@ 0x30
 8001a2c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8001a2e:	f107 030c 	add.w	r3, r7, #12
 8001a32:	2224      	movs	r2, #36	@ 0x24
 8001a34:	2100      	movs	r1, #0
 8001a36:	4618      	mov	r0, r3
 8001a38:	f006 faac 	bl	8007f94 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001a3c:	463b      	mov	r3, r7
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]
 8001a42:	605a      	str	r2, [r3, #4]
 8001a44:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8001a46:	4b21      	ldr	r3, [pc, #132]	@ (8001acc <MX_TIM5_Init+0xa4>)
 8001a48:	4a21      	ldr	r2, [pc, #132]	@ (8001ad0 <MX_TIM5_Init+0xa8>)
 8001a4a:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 0;
 8001a4c:	4b1f      	ldr	r3, [pc, #124]	@ (8001acc <MX_TIM5_Init+0xa4>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a52:	4b1e      	ldr	r3, [pc, #120]	@ (8001acc <MX_TIM5_Init+0xa4>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 4294967295;
 8001a58:	4b1c      	ldr	r3, [pc, #112]	@ (8001acc <MX_TIM5_Init+0xa4>)
 8001a5a:	f04f 32ff 	mov.w	r2, #4294967295
 8001a5e:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a60:	4b1a      	ldr	r3, [pc, #104]	@ (8001acc <MX_TIM5_Init+0xa4>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a66:	4b19      	ldr	r3, [pc, #100]	@ (8001acc <MX_TIM5_Init+0xa4>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a70:	2300      	movs	r3, #0
 8001a72:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a74:	2301      	movs	r3, #1
 8001a76:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a80:	2300      	movs	r3, #0
 8001a82:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a84:	2301      	movs	r3, #1
 8001a86:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 0;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK) {
 8001a90:	f107 030c 	add.w	r3, r7, #12
 8001a94:	4619      	mov	r1, r3
 8001a96:	480d      	ldr	r0, [pc, #52]	@ (8001acc <MX_TIM5_Init+0xa4>)
 8001a98:	f004 fc66 	bl	8006368 <HAL_TIM_Encoder_Init>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <MX_TIM5_Init+0x7e>
		Error_Handler();
 8001aa2:	f7ff fd3b 	bl	800151c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 8001aae:	463b      	mov	r3, r7
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4806      	ldr	r0, [pc, #24]	@ (8001acc <MX_TIM5_Init+0xa4>)
 8001ab4:	f004 fffa 	bl	8006aac <HAL_TIMEx_MasterConfigSynchronization>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_TIM5_Init+0x9a>
			!= HAL_OK) {
		Error_Handler();
 8001abe:	f7ff fd2d 	bl	800151c <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */

}
 8001ac2:	bf00      	nop
 8001ac4:	3730      	adds	r7, #48	@ 0x30
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	20000814 	.word	0x20000814
 8001ad0:	40000c00 	.word	0x40000c00

08001ad4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void) {
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM6_Init 0 */

	/* USER CODE END TIM6_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001ada:	1d3b      	adds	r3, r7, #4
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	605a      	str	r2, [r3, #4]
 8001ae2:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM6_Init 1 */

	/* USER CODE END TIM6_Init 1 */
	htim6.Instance = TIM6;
 8001ae4:	4b14      	ldr	r3, [pc, #80]	@ (8001b38 <MX_TIM6_Init+0x64>)
 8001ae6:	4a15      	ldr	r2, [pc, #84]	@ (8001b3c <MX_TIM6_Init+0x68>)
 8001ae8:	601a      	str	r2, [r3, #0]
	htim6.Init.Prescaler = 79;
 8001aea:	4b13      	ldr	r3, [pc, #76]	@ (8001b38 <MX_TIM6_Init+0x64>)
 8001aec:	224f      	movs	r2, #79	@ 0x4f
 8001aee:	605a      	str	r2, [r3, #4]
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001af0:	4b11      	ldr	r3, [pc, #68]	@ (8001b38 <MX_TIM6_Init+0x64>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	609a      	str	r2, [r3, #8]
	htim6.Init.Period = 19;
 8001af6:	4b10      	ldr	r3, [pc, #64]	@ (8001b38 <MX_TIM6_Init+0x64>)
 8001af8:	2213      	movs	r2, #19
 8001afa:	60da      	str	r2, [r3, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001afc:	4b0e      	ldr	r3, [pc, #56]	@ (8001b38 <MX_TIM6_Init+0x64>)
 8001afe:	2280      	movs	r2, #128	@ 0x80
 8001b00:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK) {
 8001b02:	480d      	ldr	r0, [pc, #52]	@ (8001b38 <MX_TIM6_Init+0x64>)
 8001b04:	f004 fb26 	bl	8006154 <HAL_TIM_Base_Init>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <MX_TIM6_Init+0x3e>
		Error_Handler();
 8001b0e:	f7ff fd05 	bl	800151c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001b12:	2320      	movs	r3, #32
 8001b14:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b16:	2300      	movs	r3, #0
 8001b18:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig)
 8001b1a:	1d3b      	adds	r3, r7, #4
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	4806      	ldr	r0, [pc, #24]	@ (8001b38 <MX_TIM6_Init+0x64>)
 8001b20:	f004 ffc4 	bl	8006aac <HAL_TIMEx_MasterConfigSynchronization>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_TIM6_Init+0x5a>
			!= HAL_OK) {
		Error_Handler();
 8001b2a:	f7ff fcf7 	bl	800151c <Error_Handler>
	}
	/* USER CODE BEGIN TIM6_Init 2 */

	/* USER CODE END TIM6_Init 2 */

}
 8001b2e:	bf00      	nop
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	20000860 	.word	0x20000860
 8001b3c:	40001000 	.word	0x40001000

08001b40 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void) {
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM7_Init 0 */

	/* USER CODE END TIM7_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001b46:	1d3b      	adds	r3, r7, #4
 8001b48:	2200      	movs	r2, #0
 8001b4a:	601a      	str	r2, [r3, #0]
 8001b4c:	605a      	str	r2, [r3, #4]
 8001b4e:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM7_Init 1 */

	/* USER CODE END TIM7_Init 1 */
	htim7.Instance = TIM7;
 8001b50:	4b14      	ldr	r3, [pc, #80]	@ (8001ba4 <MX_TIM7_Init+0x64>)
 8001b52:	4a15      	ldr	r2, [pc, #84]	@ (8001ba8 <MX_TIM7_Init+0x68>)
 8001b54:	601a      	str	r2, [r3, #0]
	htim7.Init.Prescaler = 7999;
 8001b56:	4b13      	ldr	r3, [pc, #76]	@ (8001ba4 <MX_TIM7_Init+0x64>)
 8001b58:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8001b5c:	605a      	str	r2, [r3, #4]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b5e:	4b11      	ldr	r3, [pc, #68]	@ (8001ba4 <MX_TIM7_Init+0x64>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	609a      	str	r2, [r3, #8]
	htim7.Init.Period = 9;
 8001b64:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba4 <MX_TIM7_Init+0x64>)
 8001b66:	2209      	movs	r2, #9
 8001b68:	60da      	str	r2, [r3, #12]
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba4 <MX_TIM7_Init+0x64>)
 8001b6c:	2280      	movs	r2, #128	@ 0x80
 8001b6e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK) {
 8001b70:	480c      	ldr	r0, [pc, #48]	@ (8001ba4 <MX_TIM7_Init+0x64>)
 8001b72:	f004 faef 	bl	8006154 <HAL_TIM_Base_Init>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <MX_TIM7_Init+0x40>
		Error_Handler();
 8001b7c:	f7ff fcce 	bl	800151c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b80:	2300      	movs	r3, #0
 8001b82:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b84:	2300      	movs	r3, #0
 8001b86:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig)
 8001b88:	1d3b      	adds	r3, r7, #4
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4805      	ldr	r0, [pc, #20]	@ (8001ba4 <MX_TIM7_Init+0x64>)
 8001b8e:	f004 ff8d 	bl	8006aac <HAL_TIMEx_MasterConfigSynchronization>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <MX_TIM7_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8001b98:	f7ff fcc0 	bl	800151c <Error_Handler>
	}
	/* USER CODE BEGIN TIM7_Init 2 */

	/* USER CODE END TIM7_Init 2 */

}
 8001b9c:	bf00      	nop
 8001b9e:	3710      	adds	r7, #16
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	200008ac 	.word	0x200008ac
 8001ba8:	40001400 	.word	0x40001400

08001bac <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *tim_encoderHandle) {
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b08e      	sub	sp, #56	@ 0x38
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001bb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]
 8001bbc:	605a      	str	r2, [r3, #4]
 8001bbe:	609a      	str	r2, [r3, #8]
 8001bc0:	60da      	str	r2, [r3, #12]
 8001bc2:	611a      	str	r2, [r3, #16]
	if (tim_encoderHandle->Instance == TIM2) {
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001bcc:	d145      	bne.n	8001c5a <HAL_TIM_Encoder_MspInit+0xae>
		/* USER CODE BEGIN TIM2_MspInit 0 */

		/* USER CODE END TIM2_MspInit 0 */
		/* TIM2 clock enable */
		__HAL_RCC_TIM2_CLK_ENABLE();
 8001bce:	4b53      	ldr	r3, [pc, #332]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001bd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bd2:	4a52      	ldr	r2, [pc, #328]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001bd4:	f043 0301 	orr.w	r3, r3, #1
 8001bd8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bda:	4b50      	ldr	r3, [pc, #320]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bde:	f003 0301 	and.w	r3, r3, #1
 8001be2:	623b      	str	r3, [r7, #32]
 8001be4:	6a3b      	ldr	r3, [r7, #32]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 8001be6:	4b4d      	ldr	r3, [pc, #308]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001be8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bea:	4a4c      	ldr	r2, [pc, #304]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001bec:	f043 0301 	orr.w	r3, r3, #1
 8001bf0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bf2:	4b4a      	ldr	r3, [pc, #296]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001bf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	61fb      	str	r3, [r7, #28]
 8001bfc:	69fb      	ldr	r3, [r7, #28]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfe:	4b47      	ldr	r3, [pc, #284]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c02:	4a46      	ldr	r2, [pc, #280]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001c04:	f043 0302 	orr.w	r3, r3, #2
 8001c08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c0a:	4b44      	ldr	r3, [pc, #272]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	61bb      	str	r3, [r7, #24]
 8001c14:	69bb      	ldr	r3, [r7, #24]
		/**TIM2 GPIO Configuration
		 PA5     ------> TIM2_CH1
		 PB3 (JTDO-TRACESWO)     ------> TIM2_CH2
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001c16:	2320      	movs	r3, #32
 8001c18:	627b      	str	r3, [r7, #36]	@ 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c22:	2300      	movs	r3, #0
 8001c24:	633b      	str	r3, [r7, #48]	@ 0x30
		GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c26:	2301      	movs	r3, #1
 8001c28:	637b      	str	r3, [r7, #52]	@ 0x34
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c2e:	4619      	mov	r1, r3
 8001c30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c34:	f000 fe70 	bl	8002918 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c38:	2308      	movs	r3, #8
 8001c3a:	627b      	str	r3, [r7, #36]	@ 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c40:	2300      	movs	r3, #0
 8001c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c44:	2300      	movs	r3, #0
 8001c46:	633b      	str	r3, [r7, #48]	@ 0x30
		GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	637b      	str	r3, [r7, #52]	@ 0x34
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c50:	4619      	mov	r1, r3
 8001c52:	4833      	ldr	r0, [pc, #204]	@ (8001d20 <HAL_TIM_Encoder_MspInit+0x174>)
 8001c54:	f000 fe60 	bl	8002918 <HAL_GPIO_Init>

		/* USER CODE BEGIN TIM5_MspInit 1 */

		/* USER CODE END TIM5_MspInit 1 */
	}
}
 8001c58:	e05b      	b.n	8001d12 <HAL_TIM_Encoder_MspInit+0x166>
	} else if (tim_encoderHandle->Instance == TIM3) {
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a31      	ldr	r2, [pc, #196]	@ (8001d24 <HAL_TIM_Encoder_MspInit+0x178>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d128      	bne.n	8001cb6 <HAL_TIM_Encoder_MspInit+0x10a>
		__HAL_RCC_TIM3_CLK_ENABLE();
 8001c64:	4b2d      	ldr	r3, [pc, #180]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001c66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c68:	4a2c      	ldr	r2, [pc, #176]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001c6a:	f043 0302 	orr.w	r3, r3, #2
 8001c6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c70:	4b2a      	ldr	r3, [pc, #168]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001c72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c74:	f003 0302 	and.w	r3, r3, #2
 8001c78:	617b      	str	r3, [r7, #20]
 8001c7a:	697b      	ldr	r3, [r7, #20]
		__HAL_RCC_GPIOE_CLK_ENABLE();
 8001c7c:	4b27      	ldr	r3, [pc, #156]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001c7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c80:	4a26      	ldr	r2, [pc, #152]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001c82:	f043 0310 	orr.w	r3, r3, #16
 8001c86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c88:	4b24      	ldr	r3, [pc, #144]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001c8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c8c:	f003 0310 	and.w	r3, r3, #16
 8001c90:	613b      	str	r3, [r7, #16]
 8001c92:	693b      	ldr	r3, [r7, #16]
		GPIO_InitStruct.Pin = GPIO_PIN_3 | GPIO_PIN_4;
 8001c94:	2318      	movs	r3, #24
 8001c96:	627b      	str	r3, [r7, #36]	@ 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c98:	2302      	movs	r3, #2
 8001c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	633b      	str	r3, [r7, #48]	@ 0x30
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	637b      	str	r3, [r7, #52]	@ 0x34
		HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ca8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cac:	4619      	mov	r1, r3
 8001cae:	481e      	ldr	r0, [pc, #120]	@ (8001d28 <HAL_TIM_Encoder_MspInit+0x17c>)
 8001cb0:	f000 fe32 	bl	8002918 <HAL_GPIO_Init>
}
 8001cb4:	e02d      	b.n	8001d12 <HAL_TIM_Encoder_MspInit+0x166>
	} else if (tim_encoderHandle->Instance == TIM5) {
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a1c      	ldr	r2, [pc, #112]	@ (8001d2c <HAL_TIM_Encoder_MspInit+0x180>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d128      	bne.n	8001d12 <HAL_TIM_Encoder_MspInit+0x166>
		__HAL_RCC_TIM5_CLK_ENABLE();
 8001cc0:	4b16      	ldr	r3, [pc, #88]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001cc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cc4:	4a15      	ldr	r2, [pc, #84]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001cc6:	f043 0308 	orr.w	r3, r3, #8
 8001cca:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ccc:	4b13      	ldr	r3, [pc, #76]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001cce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cd0:	f003 0308 	and.w	r3, r3, #8
 8001cd4:	60fb      	str	r3, [r7, #12]
 8001cd6:	68fb      	ldr	r3, [r7, #12]
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd8:	4b10      	ldr	r3, [pc, #64]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001cda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cdc:	4a0f      	ldr	r2, [pc, #60]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001cde:	f043 0301 	orr.w	r3, r3, #1
 8001ce2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ce4:	4b0d      	ldr	r3, [pc, #52]	@ (8001d1c <HAL_TIM_Encoder_MspInit+0x170>)
 8001ce6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ce8:	f003 0301 	and.w	r3, r3, #1
 8001cec:	60bb      	str	r3, [r7, #8]
 8001cee:	68bb      	ldr	r3, [r7, #8]
		GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	627b      	str	r3, [r7, #36]	@ 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	633b      	str	r3, [r7, #48]	@ 0x30
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001d00:	2302      	movs	r3, #2
 8001d02:	637b      	str	r3, [r7, #52]	@ 0x34
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d08:	4619      	mov	r1, r3
 8001d0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d0e:	f000 fe03 	bl	8002918 <HAL_GPIO_Init>
}
 8001d12:	bf00      	nop
 8001d14:	3738      	adds	r7, #56	@ 0x38
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40021000 	.word	0x40021000
 8001d20:	48000400 	.word	0x48000400
 8001d24:	40000400 	.word	0x40000400
 8001d28:	48001000 	.word	0x48001000
 8001d2c:	40000c00 	.word	0x40000c00

08001d30 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *tim_baseHandle) {
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]

	if (tim_baseHandle->Instance == TIM6) {
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a1a      	ldr	r2, [pc, #104]	@ (8001da8 <HAL_TIM_Base_MspInit+0x78>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d114      	bne.n	8001d6c <HAL_TIM_Base_MspInit+0x3c>
		/* USER CODE BEGIN TIM6_MspInit 0 */

		/* USER CODE END TIM6_MspInit 0 */
		/* TIM6 clock enable */
		__HAL_RCC_TIM6_CLK_ENABLE();
 8001d42:	4b1a      	ldr	r3, [pc, #104]	@ (8001dac <HAL_TIM_Base_MspInit+0x7c>)
 8001d44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d46:	4a19      	ldr	r2, [pc, #100]	@ (8001dac <HAL_TIM_Base_MspInit+0x7c>)
 8001d48:	f043 0310 	orr.w	r3, r3, #16
 8001d4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d4e:	4b17      	ldr	r3, [pc, #92]	@ (8001dac <HAL_TIM_Base_MspInit+0x7c>)
 8001d50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d52:	f003 0310 	and.w	r3, r3, #16
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	68fb      	ldr	r3, [r7, #12]

		/* TIM6 interrupt Init */
		HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	2036      	movs	r0, #54	@ 0x36
 8001d60:	f000 fa44 	bl	80021ec <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001d64:	2036      	movs	r0, #54	@ 0x36
 8001d66:	f000 fa6d 	bl	8002244 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(TIM7_IRQn);
		/* USER CODE BEGIN TIM7_MspInit 1 */

		/* USER CODE END TIM7_MspInit 1 */
	}
}
 8001d6a:	e018      	b.n	8001d9e <HAL_TIM_Base_MspInit+0x6e>
	} else if (tim_baseHandle->Instance == TIM7) {
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a0f      	ldr	r2, [pc, #60]	@ (8001db0 <HAL_TIM_Base_MspInit+0x80>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d113      	bne.n	8001d9e <HAL_TIM_Base_MspInit+0x6e>
		__HAL_RCC_TIM7_CLK_ENABLE();
 8001d76:	4b0d      	ldr	r3, [pc, #52]	@ (8001dac <HAL_TIM_Base_MspInit+0x7c>)
 8001d78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d7a:	4a0c      	ldr	r2, [pc, #48]	@ (8001dac <HAL_TIM_Base_MspInit+0x7c>)
 8001d7c:	f043 0320 	orr.w	r3, r3, #32
 8001d80:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d82:	4b0a      	ldr	r3, [pc, #40]	@ (8001dac <HAL_TIM_Base_MspInit+0x7c>)
 8001d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d86:	f003 0320 	and.w	r3, r3, #32
 8001d8a:	60bb      	str	r3, [r7, #8]
 8001d8c:	68bb      	ldr	r3, [r7, #8]
		HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001d8e:	2200      	movs	r2, #0
 8001d90:	2100      	movs	r1, #0
 8001d92:	2037      	movs	r0, #55	@ 0x37
 8001d94:	f000 fa2a 	bl	80021ec <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001d98:	2037      	movs	r0, #55	@ 0x37
 8001d9a:	f000 fa53 	bl	8002244 <HAL_NVIC_EnableIRQ>
}
 8001d9e:	bf00      	nop
 8001da0:	3710      	adds	r7, #16
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	40001000 	.word	0x40001000
 8001dac:	40021000 	.word	0x40021000
 8001db0:	40001400 	.word	0x40001400

08001db4 <MX_USART1_UART_Init>:

UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void) {
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001db8:	4b14      	ldr	r3, [pc, #80]	@ (8001e0c <MX_USART1_UART_Init+0x58>)
 8001dba:	4a15      	ldr	r2, [pc, #84]	@ (8001e10 <MX_USART1_UART_Init+0x5c>)
 8001dbc:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001dbe:	4b13      	ldr	r3, [pc, #76]	@ (8001e0c <MX_USART1_UART_Init+0x58>)
 8001dc0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001dc4:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001dc6:	4b11      	ldr	r3, [pc, #68]	@ (8001e0c <MX_USART1_UART_Init+0x58>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8001e0c <MX_USART1_UART_Init+0x58>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001dd2:	4b0e      	ldr	r3, [pc, #56]	@ (8001e0c <MX_USART1_UART_Init+0x58>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e0c <MX_USART1_UART_Init+0x58>)
 8001dda:	220c      	movs	r2, #12
 8001ddc:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dde:	4b0b      	ldr	r3, [pc, #44]	@ (8001e0c <MX_USART1_UART_Init+0x58>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001de4:	4b09      	ldr	r3, [pc, #36]	@ (8001e0c <MX_USART1_UART_Init+0x58>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001dea:	4b08      	ldr	r3, [pc, #32]	@ (8001e0c <MX_USART1_UART_Init+0x58>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001df0:	4b06      	ldr	r3, [pc, #24]	@ (8001e0c <MX_USART1_UART_Init+0x58>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8001df6:	4805      	ldr	r0, [pc, #20]	@ (8001e0c <MX_USART1_UART_Init+0x58>)
 8001df8:	f004 ffcc 	bl	8006d94 <HAL_UART_Init>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <MX_USART1_UART_Init+0x52>
		Error_Handler();
 8001e02:	f7ff fb8b 	bl	800151c <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001e06:	bf00      	nop
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	200008f8 	.word	0x200008f8
 8001e10:	40013800 	.word	0x40013800

08001e14 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *uartHandle) {
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b0ac      	sub	sp, #176	@ 0xb0
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001e1c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e20:	2200      	movs	r2, #0
 8001e22:	601a      	str	r2, [r3, #0]
 8001e24:	605a      	str	r2, [r3, #4]
 8001e26:	609a      	str	r2, [r3, #8]
 8001e28:	60da      	str	r2, [r3, #12]
 8001e2a:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8001e2c:	f107 0314 	add.w	r3, r7, #20
 8001e30:	2288      	movs	r2, #136	@ 0x88
 8001e32:	2100      	movs	r1, #0
 8001e34:	4618      	mov	r0, r3
 8001e36:	f006 f8ad 	bl	8007f94 <memset>
	if (uartHandle->Instance == USART1) {
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a22      	ldr	r2, [pc, #136]	@ (8001ec8 <HAL_UART_MspInit+0xb4>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d13c      	bne.n	8001ebe <HAL_UART_MspInit+0xaa>

		/* USER CODE END USART1_MspInit 0 */

		/** Initializes the peripherals clock
		 */
		PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001e44:	2301      	movs	r3, #1
 8001e46:	617b      	str	r3, [r7, #20]
		PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001e4c:	f107 0314 	add.w	r3, r7, #20
 8001e50:	4618      	mov	r0, r3
 8001e52:	f002 f84f 	bl	8003ef4 <HAL_RCCEx_PeriphCLKConfig>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <HAL_UART_MspInit+0x4c>
			Error_Handler();
 8001e5c:	f7ff fb5e 	bl	800151c <Error_Handler>
		}

		/* USART1 clock enable */
		__HAL_RCC_USART1_CLK_ENABLE();
 8001e60:	4b1a      	ldr	r3, [pc, #104]	@ (8001ecc <HAL_UART_MspInit+0xb8>)
 8001e62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e64:	4a19      	ldr	r2, [pc, #100]	@ (8001ecc <HAL_UART_MspInit+0xb8>)
 8001e66:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e6a:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e6c:	4b17      	ldr	r3, [pc, #92]	@ (8001ecc <HAL_UART_MspInit+0xb8>)
 8001e6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e74:	613b      	str	r3, [r7, #16]
 8001e76:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 8001e78:	4b14      	ldr	r3, [pc, #80]	@ (8001ecc <HAL_UART_MspInit+0xb8>)
 8001e7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e7c:	4a13      	ldr	r2, [pc, #76]	@ (8001ecc <HAL_UART_MspInit+0xb8>)
 8001e7e:	f043 0301 	orr.w	r3, r3, #1
 8001e82:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e84:	4b11      	ldr	r3, [pc, #68]	@ (8001ecc <HAL_UART_MspInit+0xb8>)
 8001e86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e88:	f003 0301 	and.w	r3, r3, #1
 8001e8c:	60fb      	str	r3, [r7, #12]
 8001e8e:	68fb      	ldr	r3, [r7, #12]
		/**USART1 GPIO Configuration
		 PA9     ------> USART1_TX
		 PA10     ------> USART1_RX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10;
 8001e90:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001e94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e98:	2302      	movs	r3, #2
 8001e9a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea4:	2303      	movs	r3, #3
 8001ea6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001eaa:	2307      	movs	r3, #7
 8001eac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eb0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001eba:	f000 fd2d 	bl	8002918 <HAL_GPIO_Init>

		/* USER CODE BEGIN USART1_MspInit 1 */

		/* USER CODE END USART1_MspInit 1 */
	}
}
 8001ebe:	bf00      	nop
 8001ec0:	37b0      	adds	r7, #176	@ 0xb0
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40013800 	.word	0x40013800
 8001ecc:	40021000 	.word	0x40021000

08001ed0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001ed0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f08 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ed4:	f7ff fcec 	bl	80018b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ed8:	480c      	ldr	r0, [pc, #48]	@ (8001f0c <LoopForever+0x6>)
  ldr r1, =_edata
 8001eda:	490d      	ldr	r1, [pc, #52]	@ (8001f10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001edc:	4a0d      	ldr	r2, [pc, #52]	@ (8001f14 <LoopForever+0xe>)
  movs r3, #0
 8001ede:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ee0:	e002      	b.n	8001ee8 <LoopCopyDataInit>

08001ee2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ee2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ee4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ee6:	3304      	adds	r3, #4

08001ee8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ee8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001eec:	d3f9      	bcc.n	8001ee2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eee:	4a0a      	ldr	r2, [pc, #40]	@ (8001f18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ef0:	4c0a      	ldr	r4, [pc, #40]	@ (8001f1c <LoopForever+0x16>)
  movs r3, #0
 8001ef2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ef4:	e001      	b.n	8001efa <LoopFillZerobss>

08001ef6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ef6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ef8:	3204      	adds	r2, #4

08001efa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001efa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001efc:	d3fb      	bcc.n	8001ef6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001efe:	f006 f867 	bl	8007fd0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001f02:	f7ff fa9b 	bl	800143c <main>

08001f06 <LoopForever>:

LoopForever:
    b LoopForever
 8001f06:	e7fe      	b.n	8001f06 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001f08:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001f0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f10:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001f14:	08008aa4 	.word	0x08008aa4
  ldr r2, =_sbss
 8001f18:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001f1c:	20000acc 	.word	0x20000acc

08001f20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f20:	e7fe      	b.n	8001f20 <ADC1_2_IRQHandler>

08001f22 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f22:	b580      	push	{r7, lr}
 8001f24:	b082      	sub	sp, #8
 8001f26:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f2c:	2003      	movs	r0, #3
 8001f2e:	f000 f93d 	bl	80021ac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f32:	200f      	movs	r0, #15
 8001f34:	f000 f80e 	bl	8001f54 <HAL_InitTick>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d002      	beq.n	8001f44 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	71fb      	strb	r3, [r7, #7]
 8001f42:	e001      	b.n	8001f48 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f44:	f7ff fbf8 	bl	8001738 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f48:	79fb      	ldrb	r3, [r7, #7]
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3708      	adds	r7, #8
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	bd80      	pop	{r7, pc}
	...

08001f54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b084      	sub	sp, #16
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001f60:	4b17      	ldr	r3, [pc, #92]	@ (8001fc0 <HAL_InitTick+0x6c>)
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d023      	beq.n	8001fb0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f68:	4b16      	ldr	r3, [pc, #88]	@ (8001fc4 <HAL_InitTick+0x70>)
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	4b14      	ldr	r3, [pc, #80]	@ (8001fc0 <HAL_InitTick+0x6c>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	4619      	mov	r1, r3
 8001f72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f76:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f000 f978 	bl	8002274 <HAL_SYSTICK_Config>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d10f      	bne.n	8001faa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2b0f      	cmp	r3, #15
 8001f8e:	d809      	bhi.n	8001fa4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f90:	2200      	movs	r2, #0
 8001f92:	6879      	ldr	r1, [r7, #4]
 8001f94:	f04f 30ff 	mov.w	r0, #4294967295
 8001f98:	f000 f928 	bl	80021ec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f9c:	4a0a      	ldr	r2, [pc, #40]	@ (8001fc8 <HAL_InitTick+0x74>)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6013      	str	r3, [r2, #0]
 8001fa2:	e007      	b.n	8001fb4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	73fb      	strb	r3, [r7, #15]
 8001fa8:	e004      	b.n	8001fb4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	73fb      	strb	r3, [r7, #15]
 8001fae:	e001      	b.n	8001fb4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3710      	adds	r7, #16
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	2000000c 	.word	0x2000000c
 8001fc4:	20000004 	.word	0x20000004
 8001fc8:	20000008 	.word	0x20000008

08001fcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001fd0:	4b06      	ldr	r3, [pc, #24]	@ (8001fec <HAL_IncTick+0x20>)
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	4b06      	ldr	r3, [pc, #24]	@ (8001ff0 <HAL_IncTick+0x24>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4413      	add	r3, r2
 8001fdc:	4a04      	ldr	r2, [pc, #16]	@ (8001ff0 <HAL_IncTick+0x24>)
 8001fde:	6013      	str	r3, [r2, #0]
}
 8001fe0:	bf00      	nop
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	2000000c 	.word	0x2000000c
 8001ff0:	20000980 	.word	0x20000980

08001ff4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ff8:	4b03      	ldr	r3, [pc, #12]	@ (8002008 <HAL_GetTick+0x14>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	20000980 	.word	0x20000980

0800200c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800200c:	b480      	push	{r7}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f003 0307 	and.w	r3, r3, #7
 800201a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800201c:	4b0c      	ldr	r3, [pc, #48]	@ (8002050 <__NVIC_SetPriorityGrouping+0x44>)
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002022:	68ba      	ldr	r2, [r7, #8]
 8002024:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002028:	4013      	ands	r3, r2
 800202a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002034:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002038:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800203c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800203e:	4a04      	ldr	r2, [pc, #16]	@ (8002050 <__NVIC_SetPriorityGrouping+0x44>)
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	60d3      	str	r3, [r2, #12]
}
 8002044:	bf00      	nop
 8002046:	3714      	adds	r7, #20
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr
 8002050:	e000ed00 	.word	0xe000ed00

08002054 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002058:	4b04      	ldr	r3, [pc, #16]	@ (800206c <__NVIC_GetPriorityGrouping+0x18>)
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	0a1b      	lsrs	r3, r3, #8
 800205e:	f003 0307 	and.w	r3, r3, #7
}
 8002062:	4618      	mov	r0, r3
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr
 800206c:	e000ed00 	.word	0xe000ed00

08002070 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	4603      	mov	r3, r0
 8002078:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800207a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800207e:	2b00      	cmp	r3, #0
 8002080:	db0b      	blt.n	800209a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002082:	79fb      	ldrb	r3, [r7, #7]
 8002084:	f003 021f 	and.w	r2, r3, #31
 8002088:	4907      	ldr	r1, [pc, #28]	@ (80020a8 <__NVIC_EnableIRQ+0x38>)
 800208a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800208e:	095b      	lsrs	r3, r3, #5
 8002090:	2001      	movs	r0, #1
 8002092:	fa00 f202 	lsl.w	r2, r0, r2
 8002096:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800209a:	bf00      	nop
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	e000e100 	.word	0xe000e100

080020ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	6039      	str	r1, [r7, #0]
 80020b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	db0a      	blt.n	80020d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	b2da      	uxtb	r2, r3
 80020c4:	490c      	ldr	r1, [pc, #48]	@ (80020f8 <__NVIC_SetPriority+0x4c>)
 80020c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ca:	0112      	lsls	r2, r2, #4
 80020cc:	b2d2      	uxtb	r2, r2
 80020ce:	440b      	add	r3, r1
 80020d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020d4:	e00a      	b.n	80020ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	b2da      	uxtb	r2, r3
 80020da:	4908      	ldr	r1, [pc, #32]	@ (80020fc <__NVIC_SetPriority+0x50>)
 80020dc:	79fb      	ldrb	r3, [r7, #7]
 80020de:	f003 030f 	and.w	r3, r3, #15
 80020e2:	3b04      	subs	r3, #4
 80020e4:	0112      	lsls	r2, r2, #4
 80020e6:	b2d2      	uxtb	r2, r2
 80020e8:	440b      	add	r3, r1
 80020ea:	761a      	strb	r2, [r3, #24]
}
 80020ec:	bf00      	nop
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	e000e100 	.word	0xe000e100
 80020fc:	e000ed00 	.word	0xe000ed00

08002100 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002100:	b480      	push	{r7}
 8002102:	b089      	sub	sp, #36	@ 0x24
 8002104:	af00      	add	r7, sp, #0
 8002106:	60f8      	str	r0, [r7, #12]
 8002108:	60b9      	str	r1, [r7, #8]
 800210a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f003 0307 	and.w	r3, r3, #7
 8002112:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	f1c3 0307 	rsb	r3, r3, #7
 800211a:	2b04      	cmp	r3, #4
 800211c:	bf28      	it	cs
 800211e:	2304      	movcs	r3, #4
 8002120:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	3304      	adds	r3, #4
 8002126:	2b06      	cmp	r3, #6
 8002128:	d902      	bls.n	8002130 <NVIC_EncodePriority+0x30>
 800212a:	69fb      	ldr	r3, [r7, #28]
 800212c:	3b03      	subs	r3, #3
 800212e:	e000      	b.n	8002132 <NVIC_EncodePriority+0x32>
 8002130:	2300      	movs	r3, #0
 8002132:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002134:	f04f 32ff 	mov.w	r2, #4294967295
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	fa02 f303 	lsl.w	r3, r2, r3
 800213e:	43da      	mvns	r2, r3
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	401a      	ands	r2, r3
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002148:	f04f 31ff 	mov.w	r1, #4294967295
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	fa01 f303 	lsl.w	r3, r1, r3
 8002152:	43d9      	mvns	r1, r3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002158:	4313      	orrs	r3, r2
         );
}
 800215a:	4618      	mov	r0, r3
 800215c:	3724      	adds	r7, #36	@ 0x24
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
	...

08002168 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	3b01      	subs	r3, #1
 8002174:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002178:	d301      	bcc.n	800217e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800217a:	2301      	movs	r3, #1
 800217c:	e00f      	b.n	800219e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800217e:	4a0a      	ldr	r2, [pc, #40]	@ (80021a8 <SysTick_Config+0x40>)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	3b01      	subs	r3, #1
 8002184:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002186:	210f      	movs	r1, #15
 8002188:	f04f 30ff 	mov.w	r0, #4294967295
 800218c:	f7ff ff8e 	bl	80020ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002190:	4b05      	ldr	r3, [pc, #20]	@ (80021a8 <SysTick_Config+0x40>)
 8002192:	2200      	movs	r2, #0
 8002194:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002196:	4b04      	ldr	r3, [pc, #16]	@ (80021a8 <SysTick_Config+0x40>)
 8002198:	2207      	movs	r2, #7
 800219a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800219c:	2300      	movs	r3, #0
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3708      	adds	r7, #8
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	e000e010 	.word	0xe000e010

080021ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2b07      	cmp	r3, #7
 80021b8:	d00f      	beq.n	80021da <HAL_NVIC_SetPriorityGrouping+0x2e>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2b06      	cmp	r3, #6
 80021be:	d00c      	beq.n	80021da <HAL_NVIC_SetPriorityGrouping+0x2e>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2b05      	cmp	r3, #5
 80021c4:	d009      	beq.n	80021da <HAL_NVIC_SetPriorityGrouping+0x2e>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2b04      	cmp	r3, #4
 80021ca:	d006      	beq.n	80021da <HAL_NVIC_SetPriorityGrouping+0x2e>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2b03      	cmp	r3, #3
 80021d0:	d003      	beq.n	80021da <HAL_NVIC_SetPriorityGrouping+0x2e>
 80021d2:	21a6      	movs	r1, #166	@ 0xa6
 80021d4:	4804      	ldr	r0, [pc, #16]	@ (80021e8 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80021d6:	f7ff f9a7 	bl	8001528 <assert_failed>

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f7ff ff16 	bl	800200c <__NVIC_SetPriorityGrouping>
}
 80021e0:	bf00      	nop
 80021e2:	3708      	adds	r7, #8
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	080087d0 	.word	0x080087d0

080021ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b086      	sub	sp, #24
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	4603      	mov	r3, r0
 80021f4:	60b9      	str	r1, [r7, #8]
 80021f6:	607a      	str	r2, [r7, #4]
 80021f8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80021fa:	2300      	movs	r3, #0
 80021fc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2b0f      	cmp	r3, #15
 8002202:	d903      	bls.n	800220c <HAL_NVIC_SetPriority+0x20>
 8002204:	21be      	movs	r1, #190	@ 0xbe
 8002206:	480e      	ldr	r0, [pc, #56]	@ (8002240 <HAL_NVIC_SetPriority+0x54>)
 8002208:	f7ff f98e 	bl	8001528 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	2b0f      	cmp	r3, #15
 8002210:	d903      	bls.n	800221a <HAL_NVIC_SetPriority+0x2e>
 8002212:	21bf      	movs	r1, #191	@ 0xbf
 8002214:	480a      	ldr	r0, [pc, #40]	@ (8002240 <HAL_NVIC_SetPriority+0x54>)
 8002216:	f7ff f987 	bl	8001528 <assert_failed>

  prioritygroup = NVIC_GetPriorityGrouping();
 800221a:	f7ff ff1b 	bl	8002054 <__NVIC_GetPriorityGrouping>
 800221e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	68b9      	ldr	r1, [r7, #8]
 8002224:	6978      	ldr	r0, [r7, #20]
 8002226:	f7ff ff6b 	bl	8002100 <NVIC_EncodePriority>
 800222a:	4602      	mov	r2, r0
 800222c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002230:	4611      	mov	r1, r2
 8002232:	4618      	mov	r0, r3
 8002234:	f7ff ff3a 	bl	80020ac <__NVIC_SetPriority>
}
 8002238:	bf00      	nop
 800223a:	3718      	adds	r7, #24
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	080087d0 	.word	0x080087d0

08002244 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b082      	sub	sp, #8
 8002248:	af00      	add	r7, sp, #0
 800224a:	4603      	mov	r3, r0
 800224c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800224e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002252:	2b00      	cmp	r3, #0
 8002254:	da03      	bge.n	800225e <HAL_NVIC_EnableIRQ+0x1a>
 8002256:	21d2      	movs	r1, #210	@ 0xd2
 8002258:	4805      	ldr	r0, [pc, #20]	@ (8002270 <HAL_NVIC_EnableIRQ+0x2c>)
 800225a:	f7ff f965 	bl	8001528 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800225e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002262:	4618      	mov	r0, r3
 8002264:	f7ff ff04 	bl	8002070 <__NVIC_EnableIRQ>
}
 8002268:	bf00      	nop
 800226a:	3708      	adds	r7, #8
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	080087d0 	.word	0x080087d0

08002274 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b082      	sub	sp, #8
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f7ff ff73 	bl	8002168 <SysTick_Config>
 8002282:	4603      	mov	r3, r0
}
 8002284:	4618      	mov	r0, r3
 8002286:	3708      	adds	r7, #8
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}

0800228c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d101      	bne.n	800229e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e19d      	b.n	80025da <HAL_DMA_Init+0x34e>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a79      	ldr	r2, [pc, #484]	@ (8002488 <HAL_DMA_Init+0x1fc>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d044      	beq.n	8002332 <HAL_DMA_Init+0xa6>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a77      	ldr	r2, [pc, #476]	@ (800248c <HAL_DMA_Init+0x200>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d03f      	beq.n	8002332 <HAL_DMA_Init+0xa6>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a76      	ldr	r2, [pc, #472]	@ (8002490 <HAL_DMA_Init+0x204>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d03a      	beq.n	8002332 <HAL_DMA_Init+0xa6>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a74      	ldr	r2, [pc, #464]	@ (8002494 <HAL_DMA_Init+0x208>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d035      	beq.n	8002332 <HAL_DMA_Init+0xa6>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4a73      	ldr	r2, [pc, #460]	@ (8002498 <HAL_DMA_Init+0x20c>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d030      	beq.n	8002332 <HAL_DMA_Init+0xa6>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a71      	ldr	r2, [pc, #452]	@ (800249c <HAL_DMA_Init+0x210>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d02b      	beq.n	8002332 <HAL_DMA_Init+0xa6>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a70      	ldr	r2, [pc, #448]	@ (80024a0 <HAL_DMA_Init+0x214>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d026      	beq.n	8002332 <HAL_DMA_Init+0xa6>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a6e      	ldr	r2, [pc, #440]	@ (80024a4 <HAL_DMA_Init+0x218>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d021      	beq.n	8002332 <HAL_DMA_Init+0xa6>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a6d      	ldr	r2, [pc, #436]	@ (80024a8 <HAL_DMA_Init+0x21c>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d01c      	beq.n	8002332 <HAL_DMA_Init+0xa6>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a6b      	ldr	r2, [pc, #428]	@ (80024ac <HAL_DMA_Init+0x220>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d017      	beq.n	8002332 <HAL_DMA_Init+0xa6>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a6a      	ldr	r2, [pc, #424]	@ (80024b0 <HAL_DMA_Init+0x224>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d012      	beq.n	8002332 <HAL_DMA_Init+0xa6>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a68      	ldr	r2, [pc, #416]	@ (80024b4 <HAL_DMA_Init+0x228>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d00d      	beq.n	8002332 <HAL_DMA_Init+0xa6>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a67      	ldr	r2, [pc, #412]	@ (80024b8 <HAL_DMA_Init+0x22c>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d008      	beq.n	8002332 <HAL_DMA_Init+0xa6>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a65      	ldr	r2, [pc, #404]	@ (80024bc <HAL_DMA_Init+0x230>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d003      	beq.n	8002332 <HAL_DMA_Init+0xa6>
 800232a:	21a5      	movs	r1, #165	@ 0xa5
 800232c:	4864      	ldr	r0, [pc, #400]	@ (80024c0 <HAL_DMA_Init+0x234>)
 800232e:	f7ff f8fb 	bl	8001528 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d00c      	beq.n	8002354 <HAL_DMA_Init+0xc8>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	2b10      	cmp	r3, #16
 8002340:	d008      	beq.n	8002354 <HAL_DMA_Init+0xc8>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800234a:	d003      	beq.n	8002354 <HAL_DMA_Init+0xc8>
 800234c:	21a6      	movs	r1, #166	@ 0xa6
 800234e:	485c      	ldr	r0, [pc, #368]	@ (80024c0 <HAL_DMA_Init+0x234>)
 8002350:	f7ff f8ea 	bl	8001528 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	2b40      	cmp	r3, #64	@ 0x40
 800235a:	d007      	beq.n	800236c <HAL_DMA_Init+0xe0>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	2b00      	cmp	r3, #0
 8002362:	d003      	beq.n	800236c <HAL_DMA_Init+0xe0>
 8002364:	21a7      	movs	r1, #167	@ 0xa7
 8002366:	4856      	ldr	r0, [pc, #344]	@ (80024c0 <HAL_DMA_Init+0x234>)
 8002368:	f7ff f8de 	bl	8001528 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	691b      	ldr	r3, [r3, #16]
 8002370:	2b80      	cmp	r3, #128	@ 0x80
 8002372:	d007      	beq.n	8002384 <HAL_DMA_Init+0xf8>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	691b      	ldr	r3, [r3, #16]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d003      	beq.n	8002384 <HAL_DMA_Init+0xf8>
 800237c:	21a8      	movs	r1, #168	@ 0xa8
 800237e:	4850      	ldr	r0, [pc, #320]	@ (80024c0 <HAL_DMA_Init+0x234>)
 8002380:	f7ff f8d2 	bl	8001528 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	695b      	ldr	r3, [r3, #20]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d00d      	beq.n	80023a8 <HAL_DMA_Init+0x11c>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	695b      	ldr	r3, [r3, #20]
 8002390:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002394:	d008      	beq.n	80023a8 <HAL_DMA_Init+0x11c>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	695b      	ldr	r3, [r3, #20]
 800239a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800239e:	d003      	beq.n	80023a8 <HAL_DMA_Init+0x11c>
 80023a0:	21a9      	movs	r1, #169	@ 0xa9
 80023a2:	4847      	ldr	r0, [pc, #284]	@ (80024c0 <HAL_DMA_Init+0x234>)
 80023a4:	f7ff f8c0 	bl	8001528 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d00d      	beq.n	80023cc <HAL_DMA_Init+0x140>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	699b      	ldr	r3, [r3, #24]
 80023b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023b8:	d008      	beq.n	80023cc <HAL_DMA_Init+0x140>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	699b      	ldr	r3, [r3, #24]
 80023be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80023c2:	d003      	beq.n	80023cc <HAL_DMA_Init+0x140>
 80023c4:	21aa      	movs	r1, #170	@ 0xaa
 80023c6:	483e      	ldr	r0, [pc, #248]	@ (80024c0 <HAL_DMA_Init+0x234>)
 80023c8:	f7ff f8ae 	bl	8001528 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	69db      	ldr	r3, [r3, #28]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d007      	beq.n	80023e4 <HAL_DMA_Init+0x158>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	69db      	ldr	r3, [r3, #28]
 80023d8:	2b20      	cmp	r3, #32
 80023da:	d003      	beq.n	80023e4 <HAL_DMA_Init+0x158>
 80023dc:	21ab      	movs	r1, #171	@ 0xab
 80023de:	4838      	ldr	r0, [pc, #224]	@ (80024c0 <HAL_DMA_Init+0x234>)
 80023e0:	f7ff f8a2 	bl	8001528 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6a1b      	ldr	r3, [r3, #32]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d012      	beq.n	8002412 <HAL_DMA_Init+0x186>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a1b      	ldr	r3, [r3, #32]
 80023f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023f4:	d00d      	beq.n	8002412 <HAL_DMA_Init+0x186>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a1b      	ldr	r3, [r3, #32]
 80023fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80023fe:	d008      	beq.n	8002412 <HAL_DMA_Init+0x186>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a1b      	ldr	r3, [r3, #32]
 8002404:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002408:	d003      	beq.n	8002412 <HAL_DMA_Init+0x186>
 800240a:	21ac      	movs	r1, #172	@ 0xac
 800240c:	482c      	ldr	r0, [pc, #176]	@ (80024c0 <HAL_DMA_Init+0x234>)
 800240e:	f7ff f88b 	bl	8001528 <assert_failed>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d01f      	beq.n	800245a <HAL_DMA_Init+0x1ce>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	2b01      	cmp	r3, #1
 8002420:	d01b      	beq.n	800245a <HAL_DMA_Init+0x1ce>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	2b02      	cmp	r3, #2
 8002428:	d017      	beq.n	800245a <HAL_DMA_Init+0x1ce>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	2b03      	cmp	r3, #3
 8002430:	d013      	beq.n	800245a <HAL_DMA_Init+0x1ce>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	2b04      	cmp	r3, #4
 8002438:	d00f      	beq.n	800245a <HAL_DMA_Init+0x1ce>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	2b05      	cmp	r3, #5
 8002440:	d00b      	beq.n	800245a <HAL_DMA_Init+0x1ce>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	2b06      	cmp	r3, #6
 8002448:	d007      	beq.n	800245a <HAL_DMA_Init+0x1ce>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	2b07      	cmp	r3, #7
 8002450:	d003      	beq.n	800245a <HAL_DMA_Init+0x1ce>
 8002452:	21ae      	movs	r1, #174	@ 0xae
 8002454:	481a      	ldr	r0, [pc, #104]	@ (80024c0 <HAL_DMA_Init+0x234>)
 8002456:	f7ff f867 	bl	8001528 <assert_failed>

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	461a      	mov	r2, r3
 8002460:	4b18      	ldr	r3, [pc, #96]	@ (80024c4 <HAL_DMA_Init+0x238>)
 8002462:	429a      	cmp	r2, r3
 8002464:	d836      	bhi.n	80024d4 <HAL_DMA_Init+0x248>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	461a      	mov	r2, r3
 800246c:	4b16      	ldr	r3, [pc, #88]	@ (80024c8 <HAL_DMA_Init+0x23c>)
 800246e:	4413      	add	r3, r2
 8002470:	4a16      	ldr	r2, [pc, #88]	@ (80024cc <HAL_DMA_Init+0x240>)
 8002472:	fba2 2303 	umull	r2, r3, r2, r3
 8002476:	091b      	lsrs	r3, r3, #4
 8002478:	009a      	lsls	r2, r3, #2
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a13      	ldr	r2, [pc, #76]	@ (80024d0 <HAL_DMA_Init+0x244>)
 8002482:	641a      	str	r2, [r3, #64]	@ 0x40
 8002484:	e035      	b.n	80024f2 <HAL_DMA_Init+0x266>
 8002486:	bf00      	nop
 8002488:	40020008 	.word	0x40020008
 800248c:	4002001c 	.word	0x4002001c
 8002490:	40020030 	.word	0x40020030
 8002494:	40020044 	.word	0x40020044
 8002498:	40020058 	.word	0x40020058
 800249c:	4002006c 	.word	0x4002006c
 80024a0:	40020080 	.word	0x40020080
 80024a4:	40020408 	.word	0x40020408
 80024a8:	4002041c 	.word	0x4002041c
 80024ac:	40020430 	.word	0x40020430
 80024b0:	40020444 	.word	0x40020444
 80024b4:	40020458 	.word	0x40020458
 80024b8:	4002046c 	.word	0x4002046c
 80024bc:	40020480 	.word	0x40020480
 80024c0:	0800880c 	.word	0x0800880c
 80024c4:	40020407 	.word	0x40020407
 80024c8:	bffdfff8 	.word	0xbffdfff8
 80024cc:	cccccccd 	.word	0xcccccccd
 80024d0:	40020000 	.word	0x40020000
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	461a      	mov	r2, r3
 80024da:	4b42      	ldr	r3, [pc, #264]	@ (80025e4 <HAL_DMA_Init+0x358>)
 80024dc:	4413      	add	r3, r2
 80024de:	4a42      	ldr	r2, [pc, #264]	@ (80025e8 <HAL_DMA_Init+0x35c>)
 80024e0:	fba2 2303 	umull	r2, r3, r2, r3
 80024e4:	091b      	lsrs	r3, r3, #4
 80024e6:	009a      	lsls	r2, r3, #2
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4a3f      	ldr	r2, [pc, #252]	@ (80025ec <HAL_DMA_Init+0x360>)
 80024f0:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2202      	movs	r2, #2
 80024f6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002508:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800250c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002516:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	691b      	ldr	r3, [r3, #16]
 800251c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002522:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	699b      	ldr	r3, [r3, #24]
 8002528:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800252e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6a1b      	ldr	r3, [r3, #32]
 8002534:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002536:	68fa      	ldr	r2, [r7, #12]
 8002538:	4313      	orrs	r3, r2
 800253a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	68fa      	ldr	r2, [r7, #12]
 8002542:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800254c:	d039      	beq.n	80025c2 <HAL_DMA_Init+0x336>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002552:	4a27      	ldr	r2, [pc, #156]	@ (80025f0 <HAL_DMA_Init+0x364>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d11a      	bne.n	800258e <HAL_DMA_Init+0x302>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002558:	4b26      	ldr	r3, [pc, #152]	@ (80025f4 <HAL_DMA_Init+0x368>)
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002560:	f003 031c 	and.w	r3, r3, #28
 8002564:	210f      	movs	r1, #15
 8002566:	fa01 f303 	lsl.w	r3, r1, r3
 800256a:	43db      	mvns	r3, r3
 800256c:	4921      	ldr	r1, [pc, #132]	@ (80025f4 <HAL_DMA_Init+0x368>)
 800256e:	4013      	ands	r3, r2
 8002570:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002572:	4b20      	ldr	r3, [pc, #128]	@ (80025f4 <HAL_DMA_Init+0x368>)
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6859      	ldr	r1, [r3, #4]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257e:	f003 031c 	and.w	r3, r3, #28
 8002582:	fa01 f303 	lsl.w	r3, r1, r3
 8002586:	491b      	ldr	r1, [pc, #108]	@ (80025f4 <HAL_DMA_Init+0x368>)
 8002588:	4313      	orrs	r3, r2
 800258a:	600b      	str	r3, [r1, #0]
 800258c:	e019      	b.n	80025c2 <HAL_DMA_Init+0x336>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800258e:	4b1a      	ldr	r3, [pc, #104]	@ (80025f8 <HAL_DMA_Init+0x36c>)
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002596:	f003 031c 	and.w	r3, r3, #28
 800259a:	210f      	movs	r1, #15
 800259c:	fa01 f303 	lsl.w	r3, r1, r3
 80025a0:	43db      	mvns	r3, r3
 80025a2:	4915      	ldr	r1, [pc, #84]	@ (80025f8 <HAL_DMA_Init+0x36c>)
 80025a4:	4013      	ands	r3, r2
 80025a6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80025a8:	4b13      	ldr	r3, [pc, #76]	@ (80025f8 <HAL_DMA_Init+0x36c>)
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6859      	ldr	r1, [r3, #4]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025b4:	f003 031c 	and.w	r3, r3, #28
 80025b8:	fa01 f303 	lsl.w	r3, r1, r3
 80025bc:	490e      	ldr	r1, [pc, #56]	@ (80025f8 <HAL_DMA_Init+0x36c>)
 80025be:	4313      	orrs	r3, r2
 80025c0:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2201      	movs	r2, #1
 80025cc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2200      	movs	r2, #0
 80025d4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80025d8:	2300      	movs	r3, #0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3710      	adds	r7, #16
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
 80025e2:	bf00      	nop
 80025e4:	bffdfbf8 	.word	0xbffdfbf8
 80025e8:	cccccccd 	.word	0xcccccccd
 80025ec:	40020400 	.word	0x40020400
 80025f0:	40020000 	.word	0x40020000
 80025f4:	400200a8 	.word	0x400200a8
 80025f8:	400204a8 	.word	0x400204a8

080025fc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af00      	add	r7, sp, #0
 8002602:	60f8      	str	r0, [r7, #12]
 8002604:	60b9      	str	r1, [r7, #8]
 8002606:	607a      	str	r2, [r7, #4]
 8002608:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800260a:	2300      	movs	r3, #0
 800260c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d003      	beq.n	800261c <HAL_DMA_Start_IT+0x20>
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800261a:	d304      	bcc.n	8002626 <HAL_DMA_Start_IT+0x2a>
 800261c:	f240 11df 	movw	r1, #479	@ 0x1df
 8002620:	482c      	ldr	r0, [pc, #176]	@ (80026d4 <HAL_DMA_Start_IT+0xd8>)
 8002622:	f7fe ff81 	bl	8001528 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800262c:	2b01      	cmp	r3, #1
 800262e:	d101      	bne.n	8002634 <HAL_DMA_Start_IT+0x38>
 8002630:	2302      	movs	r3, #2
 8002632:	e04b      	b.n	80026cc <HAL_DMA_Start_IT+0xd0>
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002642:	b2db      	uxtb	r3, r3
 8002644:	2b01      	cmp	r3, #1
 8002646:	d13a      	bne.n	80026be <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2202      	movs	r2, #2
 800264c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2200      	movs	r2, #0
 8002654:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f022 0201 	bic.w	r2, r2, #1
 8002664:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	68b9      	ldr	r1, [r7, #8]
 800266c:	68f8      	ldr	r0, [r7, #12]
 800266e:	f000 f923 	bl	80028b8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002676:	2b00      	cmp	r3, #0
 8002678:	d008      	beq.n	800268c <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f042 020e 	orr.w	r2, r2, #14
 8002688:	601a      	str	r2, [r3, #0]
 800268a:	e00f      	b.n	80026ac <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f022 0204 	bic.w	r2, r2, #4
 800269a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f042 020a 	orr.w	r2, r2, #10
 80026aa:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f042 0201 	orr.w	r2, r2, #1
 80026ba:	601a      	str	r2, [r3, #0]
 80026bc:	e005      	b.n	80026ca <HAL_DMA_Start_IT+0xce>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2200      	movs	r2, #0
 80026c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80026c6:	2302      	movs	r3, #2
 80026c8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80026ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3718      	adds	r7, #24
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	0800880c 	.word	0x0800880c

080026d8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026e0:	2300      	movs	r3, #0
 80026e2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d005      	beq.n	80026fc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2204      	movs	r2, #4
 80026f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	73fb      	strb	r3, [r7, #15]
 80026fa:	e029      	b.n	8002750 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f022 020e 	bic.w	r2, r2, #14
 800270a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f022 0201 	bic.w	r2, r2, #1
 800271a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002720:	f003 021c 	and.w	r2, r3, #28
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002728:	2101      	movs	r1, #1
 800272a:	fa01 f202 	lsl.w	r2, r1, r2
 800272e:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2201      	movs	r2, #1
 8002734:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002744:	2b00      	cmp	r3, #0
 8002746:	d003      	beq.n	8002750 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	4798      	blx	r3
    }
  }
  return status;
 8002750:	7bfb      	ldrb	r3, [r7, #15]
}
 8002752:	4618      	mov	r0, r3
 8002754:	3710      	adds	r7, #16
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}

0800275a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800275a:	b580      	push	{r7, lr}
 800275c:	b084      	sub	sp, #16
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002776:	f003 031c 	and.w	r3, r3, #28
 800277a:	2204      	movs	r2, #4
 800277c:	409a      	lsls	r2, r3
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	4013      	ands	r3, r2
 8002782:	2b00      	cmp	r3, #0
 8002784:	d026      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x7a>
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	f003 0304 	and.w	r3, r3, #4
 800278c:	2b00      	cmp	r3, #0
 800278e:	d021      	beq.n	80027d4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0320 	and.w	r3, r3, #32
 800279a:	2b00      	cmp	r3, #0
 800279c:	d107      	bne.n	80027ae <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f022 0204 	bic.w	r2, r2, #4
 80027ac:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027b2:	f003 021c 	and.w	r2, r3, #28
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ba:	2104      	movs	r1, #4
 80027bc:	fa01 f202 	lsl.w	r2, r1, r2
 80027c0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d071      	beq.n	80028ae <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80027d2:	e06c      	b.n	80028ae <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027d8:	f003 031c 	and.w	r3, r3, #28
 80027dc:	2202      	movs	r2, #2
 80027de:	409a      	lsls	r2, r3
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	4013      	ands	r3, r2
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d02e      	beq.n	8002846 <HAL_DMA_IRQHandler+0xec>
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	f003 0302 	and.w	r3, r3, #2
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d029      	beq.n	8002846 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 0320 	and.w	r3, r3, #32
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d10b      	bne.n	8002818 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f022 020a 	bic.w	r2, r2, #10
 800280e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800281c:	f003 021c 	and.w	r2, r3, #28
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002824:	2102      	movs	r1, #2
 8002826:	fa01 f202 	lsl.w	r2, r1, r2
 800282a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2200      	movs	r2, #0
 8002830:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002838:	2b00      	cmp	r3, #0
 800283a:	d038      	beq.n	80028ae <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002844:	e033      	b.n	80028ae <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284a:	f003 031c 	and.w	r3, r3, #28
 800284e:	2208      	movs	r2, #8
 8002850:	409a      	lsls	r2, r3
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	4013      	ands	r3, r2
 8002856:	2b00      	cmp	r3, #0
 8002858:	d02a      	beq.n	80028b0 <HAL_DMA_IRQHandler+0x156>
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	f003 0308 	and.w	r3, r3, #8
 8002860:	2b00      	cmp	r3, #0
 8002862:	d025      	beq.n	80028b0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f022 020e 	bic.w	r2, r2, #14
 8002872:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002878:	f003 021c 	and.w	r2, r3, #28
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002880:	2101      	movs	r1, #1
 8002882:	fa01 f202 	lsl.w	r2, r1, r2
 8002886:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2201      	movs	r2, #1
 800288c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2201      	movs	r2, #1
 8002892:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2200      	movs	r2, #0
 800289a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d004      	beq.n	80028b0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80028ae:	bf00      	nop
 80028b0:	bf00      	nop
}
 80028b2:	3710      	adds	r7, #16
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b085      	sub	sp, #20
 80028bc:	af00      	add	r7, sp, #0
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	607a      	str	r2, [r7, #4]
 80028c4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ca:	f003 021c 	and.w	r2, r3, #28
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d2:	2101      	movs	r1, #1
 80028d4:	fa01 f202 	lsl.w	r2, r1, r2
 80028d8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	683a      	ldr	r2, [r7, #0]
 80028e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	2b10      	cmp	r3, #16
 80028e8:	d108      	bne.n	80028fc <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	68ba      	ldr	r2, [r7, #8]
 80028f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80028fa:	e007      	b.n	800290c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	68ba      	ldr	r2, [r7, #8]
 8002902:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	60da      	str	r2, [r3, #12]
}
 800290c:	bf00      	nop
 800290e:	3714      	adds	r7, #20
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr

08002918 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b086      	sub	sp, #24
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002922:	2300      	movs	r3, #0
 8002924:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800292c:	d01f      	beq.n	800296e <HAL_GPIO_Init+0x56>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a3c      	ldr	r2, [pc, #240]	@ (8002a24 <HAL_GPIO_Init+0x10c>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d01b      	beq.n	800296e <HAL_GPIO_Init+0x56>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a3b      	ldr	r2, [pc, #236]	@ (8002a28 <HAL_GPIO_Init+0x110>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d017      	beq.n	800296e <HAL_GPIO_Init+0x56>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a3a      	ldr	r2, [pc, #232]	@ (8002a2c <HAL_GPIO_Init+0x114>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d013      	beq.n	800296e <HAL_GPIO_Init+0x56>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a39      	ldr	r2, [pc, #228]	@ (8002a30 <HAL_GPIO_Init+0x118>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d00f      	beq.n	800296e <HAL_GPIO_Init+0x56>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a38      	ldr	r2, [pc, #224]	@ (8002a34 <HAL_GPIO_Init+0x11c>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d00b      	beq.n	800296e <HAL_GPIO_Init+0x56>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a37      	ldr	r2, [pc, #220]	@ (8002a38 <HAL_GPIO_Init+0x120>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d007      	beq.n	800296e <HAL_GPIO_Init+0x56>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a36      	ldr	r2, [pc, #216]	@ (8002a3c <HAL_GPIO_Init+0x124>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d003      	beq.n	800296e <HAL_GPIO_Init+0x56>
 8002966:	21aa      	movs	r1, #170	@ 0xaa
 8002968:	4835      	ldr	r0, [pc, #212]	@ (8002a40 <HAL_GPIO_Init+0x128>)
 800296a:	f7fe fddd 	bl	8001528 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	b29b      	uxth	r3, r3
 8002974:	2b00      	cmp	r3, #0
 8002976:	d004      	beq.n	8002982 <HAL_GPIO_Init+0x6a>
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002980:	d303      	bcc.n	800298a <HAL_GPIO_Init+0x72>
 8002982:	21ab      	movs	r1, #171	@ 0xab
 8002984:	482e      	ldr	r0, [pc, #184]	@ (8002a40 <HAL_GPIO_Init+0x128>)
 8002986:	f7fe fdcf 	bl	8001528 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	2b00      	cmp	r3, #0
 8002990:	f000 823d 	beq.w	8002e0e <HAL_GPIO_Init+0x4f6>
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	2b01      	cmp	r3, #1
 800299a:	f000 8238 	beq.w	8002e0e <HAL_GPIO_Init+0x4f6>
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	2b11      	cmp	r3, #17
 80029a4:	f000 8233 	beq.w	8002e0e <HAL_GPIO_Init+0x4f6>
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	2b02      	cmp	r3, #2
 80029ae:	f000 822e 	beq.w	8002e0e <HAL_GPIO_Init+0x4f6>
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	2b12      	cmp	r3, #18
 80029b8:	f000 8229 	beq.w	8002e0e <HAL_GPIO_Init+0x4f6>
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 80029c4:	f000 8223 	beq.w	8002e0e <HAL_GPIO_Init+0x4f6>
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 80029d0:	f000 821d 	beq.w	8002e0e <HAL_GPIO_Init+0x4f6>
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 80029dc:	f000 8217 	beq.w	8002e0e <HAL_GPIO_Init+0x4f6>
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 80029e8:	f000 8211 	beq.w	8002e0e <HAL_GPIO_Init+0x4f6>
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 80029f4:	f000 820b 	beq.w	8002e0e <HAL_GPIO_Init+0x4f6>
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f5b3 1f48 	cmp.w	r3, #3276800	@ 0x320000
 8002a00:	f000 8205 	beq.w	8002e0e <HAL_GPIO_Init+0x4f6>
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	2b03      	cmp	r3, #3
 8002a0a:	f000 8200 	beq.w	8002e0e <HAL_GPIO_Init+0x4f6>
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	2b0b      	cmp	r3, #11
 8002a14:	f000 81fb 	beq.w	8002e0e <HAL_GPIO_Init+0x4f6>
 8002a18:	21ac      	movs	r1, #172	@ 0xac
 8002a1a:	4809      	ldr	r0, [pc, #36]	@ (8002a40 <HAL_GPIO_Init+0x128>)
 8002a1c:	f7fe fd84 	bl	8001528 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a20:	e1f5      	b.n	8002e0e <HAL_GPIO_Init+0x4f6>
 8002a22:	bf00      	nop
 8002a24:	48000400 	.word	0x48000400
 8002a28:	48000800 	.word	0x48000800
 8002a2c:	48000c00 	.word	0x48000c00
 8002a30:	48001000 	.word	0x48001000
 8002a34:	48001400 	.word	0x48001400
 8002a38:	48001800 	.word	0x48001800
 8002a3c:	48001c00 	.word	0x48001c00
 8002a40:	08008844 	.word	0x08008844
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	2101      	movs	r1, #1
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a50:	4013      	ands	r3, r2
 8002a52:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	f000 81d6 	beq.w	8002e08 <HAL_GPIO_Init+0x4f0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f003 0303 	and.w	r3, r3, #3
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d005      	beq.n	8002a74 <HAL_GPIO_Init+0x15c>
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f003 0303 	and.w	r3, r3, #3
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d144      	bne.n	8002afe <HAL_GPIO_Init+0x1e6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d00f      	beq.n	8002a9c <HAL_GPIO_Init+0x184>
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d00b      	beq.n	8002a9c <HAL_GPIO_Init+0x184>
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d007      	beq.n	8002a9c <HAL_GPIO_Init+0x184>
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	68db      	ldr	r3, [r3, #12]
 8002a90:	2b03      	cmp	r3, #3
 8002a92:	d003      	beq.n	8002a9c <HAL_GPIO_Init+0x184>
 8002a94:	21bb      	movs	r1, #187	@ 0xbb
 8002a96:	489c      	ldr	r0, [pc, #624]	@ (8002d08 <HAL_GPIO_Init+0x3f0>)
 8002a98:	f7fe fd46 	bl	8001528 <assert_failed>

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	2203      	movs	r2, #3
 8002aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aac:	43db      	mvns	r3, r3
 8002aae:	693a      	ldr	r2, [r7, #16]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	68da      	ldr	r2, [r3, #12]
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac0:	693a      	ldr	r2, [r7, #16]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	693a      	ldr	r2, [r7, #16]
 8002aca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ada:	43db      	mvns	r3, r3
 8002adc:	693a      	ldr	r2, [r7, #16]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	091b      	lsrs	r3, r3, #4
 8002ae8:	f003 0201 	and.w	r2, r3, #1
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	693a      	ldr	r2, [r7, #16]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	693a      	ldr	r2, [r7, #16]
 8002afc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f003 0303 	and.w	r3, r3, #3
 8002b06:	2b03      	cmp	r3, #3
 8002b08:	d118      	bne.n	8002b3c <HAL_GPIO_Init+0x224>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b0e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002b10:	2201      	movs	r2, #1
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	fa02 f303 	lsl.w	r3, r2, r3
 8002b18:	43db      	mvns	r3, r3
 8002b1a:	693a      	ldr	r2, [r7, #16]
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	08db      	lsrs	r3, r3, #3
 8002b26:	f003 0201 	and.w	r2, r3, #1
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	693a      	ldr	r2, [r7, #16]
 8002b3a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f003 0303 	and.w	r3, r3, #3
 8002b44:	2b03      	cmp	r3, #3
 8002b46:	d027      	beq.n	8002b98 <HAL_GPIO_Init+0x280>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d00b      	beq.n	8002b68 <HAL_GPIO_Init+0x250>
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d007      	beq.n	8002b68 <HAL_GPIO_Init+0x250>
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d003      	beq.n	8002b68 <HAL_GPIO_Init+0x250>
 8002b60:	21dc      	movs	r1, #220	@ 0xdc
 8002b62:	4869      	ldr	r0, [pc, #420]	@ (8002d08 <HAL_GPIO_Init+0x3f0>)
 8002b64:	f7fe fce0 	bl	8001528 <assert_failed>

        temp = GPIOx->PUPDR;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	005b      	lsls	r3, r3, #1
 8002b72:	2203      	movs	r2, #3
 8002b74:	fa02 f303 	lsl.w	r3, r2, r3
 8002b78:	43db      	mvns	r3, r3
 8002b7a:	693a      	ldr	r2, [r7, #16]
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	689a      	ldr	r2, [r3, #8]
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	005b      	lsls	r3, r3, #1
 8002b88:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8c:	693a      	ldr	r2, [r7, #16]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	693a      	ldr	r2, [r7, #16]
 8002b96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f003 0303 	and.w	r3, r3, #3
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d14f      	bne.n	8002c44 <HAL_GPIO_Init+0x32c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002baa:	d01f      	beq.n	8002bec <HAL_GPIO_Init+0x2d4>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	4a57      	ldr	r2, [pc, #348]	@ (8002d0c <HAL_GPIO_Init+0x3f4>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d01b      	beq.n	8002bec <HAL_GPIO_Init+0x2d4>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	4a56      	ldr	r2, [pc, #344]	@ (8002d10 <HAL_GPIO_Init+0x3f8>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d017      	beq.n	8002bec <HAL_GPIO_Init+0x2d4>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4a55      	ldr	r2, [pc, #340]	@ (8002d14 <HAL_GPIO_Init+0x3fc>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d013      	beq.n	8002bec <HAL_GPIO_Init+0x2d4>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	4a54      	ldr	r2, [pc, #336]	@ (8002d18 <HAL_GPIO_Init+0x400>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d00f      	beq.n	8002bec <HAL_GPIO_Init+0x2d4>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	4a53      	ldr	r2, [pc, #332]	@ (8002d1c <HAL_GPIO_Init+0x404>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d00b      	beq.n	8002bec <HAL_GPIO_Init+0x2d4>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4a52      	ldr	r2, [pc, #328]	@ (8002d20 <HAL_GPIO_Init+0x408>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d007      	beq.n	8002bec <HAL_GPIO_Init+0x2d4>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	4a51      	ldr	r2, [pc, #324]	@ (8002d24 <HAL_GPIO_Init+0x40c>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d003      	beq.n	8002bec <HAL_GPIO_Init+0x2d4>
 8002be4:	21e8      	movs	r1, #232	@ 0xe8
 8002be6:	4848      	ldr	r0, [pc, #288]	@ (8002d08 <HAL_GPIO_Init+0x3f0>)
 8002be8:	f7fe fc9e 	bl	8001528 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	691b      	ldr	r3, [r3, #16]
 8002bf0:	2b0f      	cmp	r3, #15
 8002bf2:	d903      	bls.n	8002bfc <HAL_GPIO_Init+0x2e4>
 8002bf4:	21e9      	movs	r1, #233	@ 0xe9
 8002bf6:	4844      	ldr	r0, [pc, #272]	@ (8002d08 <HAL_GPIO_Init+0x3f0>)
 8002bf8:	f7fe fc96 	bl	8001528 <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	08da      	lsrs	r2, r3, #3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	3208      	adds	r2, #8
 8002c04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c08:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	f003 0307 	and.w	r3, r3, #7
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	220f      	movs	r2, #15
 8002c14:	fa02 f303 	lsl.w	r3, r2, r3
 8002c18:	43db      	mvns	r3, r3
 8002c1a:	693a      	ldr	r2, [r7, #16]
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	691a      	ldr	r2, [r3, #16]
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	f003 0307 	and.w	r3, r3, #7
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c30:	693a      	ldr	r2, [r7, #16]
 8002c32:	4313      	orrs	r3, r2
 8002c34:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	08da      	lsrs	r2, r3, #3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	3208      	adds	r2, #8
 8002c3e:	6939      	ldr	r1, [r7, #16]
 8002c40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	005b      	lsls	r3, r3, #1
 8002c4e:	2203      	movs	r2, #3
 8002c50:	fa02 f303 	lsl.w	r3, r2, r3
 8002c54:	43db      	mvns	r3, r3
 8002c56:	693a      	ldr	r2, [r7, #16]
 8002c58:	4013      	ands	r3, r2
 8002c5a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	f003 0203 	and.w	r2, r3, #3
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	005b      	lsls	r3, r3, #1
 8002c68:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6c:	693a      	ldr	r2, [r7, #16]
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	693a      	ldr	r2, [r7, #16]
 8002c76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f000 80c1 	beq.w	8002e08 <HAL_GPIO_Init+0x4f0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c86:	4b28      	ldr	r3, [pc, #160]	@ (8002d28 <HAL_GPIO_Init+0x410>)
 8002c88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c8a:	4a27      	ldr	r2, [pc, #156]	@ (8002d28 <HAL_GPIO_Init+0x410>)
 8002c8c:	f043 0301 	orr.w	r3, r3, #1
 8002c90:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c92:	4b25      	ldr	r3, [pc, #148]	@ (8002d28 <HAL_GPIO_Init+0x410>)
 8002c94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c96:	f003 0301 	and.w	r3, r3, #1
 8002c9a:	60bb      	str	r3, [r7, #8]
 8002c9c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002c9e:	4a23      	ldr	r2, [pc, #140]	@ (8002d2c <HAL_GPIO_Init+0x414>)
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	089b      	lsrs	r3, r3, #2
 8002ca4:	3302      	adds	r3, #2
 8002ca6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002caa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002cac:	697b      	ldr	r3, [r7, #20]
 8002cae:	f003 0303 	and.w	r3, r3, #3
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	220f      	movs	r2, #15
 8002cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cba:	43db      	mvns	r3, r3
 8002cbc:	693a      	ldr	r2, [r7, #16]
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002cc8:	d03a      	beq.n	8002d40 <HAL_GPIO_Init+0x428>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4a0f      	ldr	r2, [pc, #60]	@ (8002d0c <HAL_GPIO_Init+0x3f4>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d034      	beq.n	8002d3c <HAL_GPIO_Init+0x424>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a0e      	ldr	r2, [pc, #56]	@ (8002d10 <HAL_GPIO_Init+0x3f8>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d02e      	beq.n	8002d38 <HAL_GPIO_Init+0x420>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a0d      	ldr	r2, [pc, #52]	@ (8002d14 <HAL_GPIO_Init+0x3fc>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d028      	beq.n	8002d34 <HAL_GPIO_Init+0x41c>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a0c      	ldr	r2, [pc, #48]	@ (8002d18 <HAL_GPIO_Init+0x400>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d022      	beq.n	8002d30 <HAL_GPIO_Init+0x418>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4a0b      	ldr	r2, [pc, #44]	@ (8002d1c <HAL_GPIO_Init+0x404>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d007      	beq.n	8002d02 <HAL_GPIO_Init+0x3ea>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a0a      	ldr	r2, [pc, #40]	@ (8002d20 <HAL_GPIO_Init+0x408>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d101      	bne.n	8002cfe <HAL_GPIO_Init+0x3e6>
 8002cfa:	2306      	movs	r3, #6
 8002cfc:	e021      	b.n	8002d42 <HAL_GPIO_Init+0x42a>
 8002cfe:	2307      	movs	r3, #7
 8002d00:	e01f      	b.n	8002d42 <HAL_GPIO_Init+0x42a>
 8002d02:	2305      	movs	r3, #5
 8002d04:	e01d      	b.n	8002d42 <HAL_GPIO_Init+0x42a>
 8002d06:	bf00      	nop
 8002d08:	08008844 	.word	0x08008844
 8002d0c:	48000400 	.word	0x48000400
 8002d10:	48000800 	.word	0x48000800
 8002d14:	48000c00 	.word	0x48000c00
 8002d18:	48001000 	.word	0x48001000
 8002d1c:	48001400 	.word	0x48001400
 8002d20:	48001800 	.word	0x48001800
 8002d24:	48001c00 	.word	0x48001c00
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	40010000 	.word	0x40010000
 8002d30:	2304      	movs	r3, #4
 8002d32:	e006      	b.n	8002d42 <HAL_GPIO_Init+0x42a>
 8002d34:	2303      	movs	r3, #3
 8002d36:	e004      	b.n	8002d42 <HAL_GPIO_Init+0x42a>
 8002d38:	2302      	movs	r3, #2
 8002d3a:	e002      	b.n	8002d42 <HAL_GPIO_Init+0x42a>
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e000      	b.n	8002d42 <HAL_GPIO_Init+0x42a>
 8002d40:	2300      	movs	r3, #0
 8002d42:	697a      	ldr	r2, [r7, #20]
 8002d44:	f002 0203 	and.w	r2, r2, #3
 8002d48:	0092      	lsls	r2, r2, #2
 8002d4a:	4093      	lsls	r3, r2
 8002d4c:	693a      	ldr	r2, [r7, #16]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002d52:	4935      	ldr	r1, [pc, #212]	@ (8002e28 <HAL_GPIO_Init+0x510>)
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	089b      	lsrs	r3, r3, #2
 8002d58:	3302      	adds	r3, #2
 8002d5a:	693a      	ldr	r2, [r7, #16]
 8002d5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002d60:	4b32      	ldr	r3, [pc, #200]	@ (8002e2c <HAL_GPIO_Init+0x514>)
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	43db      	mvns	r3, r3
 8002d6a:	693a      	ldr	r2, [r7, #16]
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d003      	beq.n	8002d84 <HAL_GPIO_Init+0x46c>
        {
          temp |= iocurrent;
 8002d7c:	693a      	ldr	r2, [r7, #16]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002d84:	4a29      	ldr	r2, [pc, #164]	@ (8002e2c <HAL_GPIO_Init+0x514>)
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002d8a:	4b28      	ldr	r3, [pc, #160]	@ (8002e2c <HAL_GPIO_Init+0x514>)
 8002d8c:	68db      	ldr	r3, [r3, #12]
 8002d8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	43db      	mvns	r3, r3
 8002d94:	693a      	ldr	r2, [r7, #16]
 8002d96:	4013      	ands	r3, r2
 8002d98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d003      	beq.n	8002dae <HAL_GPIO_Init+0x496>
        {
          temp |= iocurrent;
 8002da6:	693a      	ldr	r2, [r7, #16]
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002dae:	4a1f      	ldr	r2, [pc, #124]	@ (8002e2c <HAL_GPIO_Init+0x514>)
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002db4:	4b1d      	ldr	r3, [pc, #116]	@ (8002e2c <HAL_GPIO_Init+0x514>)
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	43db      	mvns	r3, r3
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d003      	beq.n	8002dd8 <HAL_GPIO_Init+0x4c0>
        {
          temp |= iocurrent;
 8002dd0:	693a      	ldr	r2, [r7, #16]
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002dd8:	4a14      	ldr	r2, [pc, #80]	@ (8002e2c <HAL_GPIO_Init+0x514>)
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002dde:	4b13      	ldr	r3, [pc, #76]	@ (8002e2c <HAL_GPIO_Init+0x514>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	43db      	mvns	r3, r3
 8002de8:	693a      	ldr	r2, [r7, #16]
 8002dea:	4013      	ands	r3, r2
 8002dec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d003      	beq.n	8002e02 <HAL_GPIO_Init+0x4ea>
        {
          temp |= iocurrent;
 8002dfa:	693a      	ldr	r2, [r7, #16]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	4313      	orrs	r3, r2
 8002e00:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002e02:	4a0a      	ldr	r2, [pc, #40]	@ (8002e2c <HAL_GPIO_Init+0x514>)
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	fa22 f303 	lsr.w	r3, r2, r3
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	f47f ae13 	bne.w	8002a44 <HAL_GPIO_Init+0x12c>
  }
}
 8002e1e:	bf00      	nop
 8002e20:	bf00      	nop
 8002e22:	3718      	adds	r7, #24
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	40010000 	.word	0x40010000
 8002e2c:	40010400 	.word	0x40010400

08002e30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	460b      	mov	r3, r1
 8002e3a:	807b      	strh	r3, [r7, #2]
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002e40:	887b      	ldrh	r3, [r7, #2]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d104      	bne.n	8002e50 <HAL_GPIO_WritePin+0x20>
 8002e46:	f44f 71d7 	mov.w	r1, #430	@ 0x1ae
 8002e4a:	480e      	ldr	r0, [pc, #56]	@ (8002e84 <HAL_GPIO_WritePin+0x54>)
 8002e4c:	f7fe fb6c 	bl	8001528 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002e50:	787b      	ldrb	r3, [r7, #1]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d007      	beq.n	8002e66 <HAL_GPIO_WritePin+0x36>
 8002e56:	787b      	ldrb	r3, [r7, #1]
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d004      	beq.n	8002e66 <HAL_GPIO_WritePin+0x36>
 8002e5c:	f240 11af 	movw	r1, #431	@ 0x1af
 8002e60:	4808      	ldr	r0, [pc, #32]	@ (8002e84 <HAL_GPIO_WritePin+0x54>)
 8002e62:	f7fe fb61 	bl	8001528 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8002e66:	787b      	ldrb	r3, [r7, #1]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d003      	beq.n	8002e74 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e6c:	887a      	ldrh	r2, [r7, #2]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e72:	e002      	b.n	8002e7a <HAL_GPIO_WritePin+0x4a>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e74:	887a      	ldrh	r2, [r7, #2]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002e7a:	bf00      	nop
 8002e7c:	3708      	adds	r7, #8
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	08008844 	.word	0x08008844

08002e88 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002e8c:	4b04      	ldr	r3, [pc, #16]	@ (8002ea0 <HAL_PWREx_GetVoltageRange+0x18>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	46bd      	mov	sp, r7
 8002e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9c:	4770      	bx	lr
 8002e9e:	bf00      	nop
 8002ea0:	40007000 	.word	0x40007000

08002ea4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002eb2:	d007      	beq.n	8002ec4 <HAL_PWREx_ControlVoltageScaling+0x20>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eba:	d003      	beq.n	8002ec4 <HAL_PWREx_ControlVoltageScaling+0x20>
 8002ebc:	21a7      	movs	r1, #167	@ 0xa7
 8002ebe:	4826      	ldr	r0, [pc, #152]	@ (8002f58 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8002ec0:	f7fe fb32 	bl	8001528 <assert_failed>
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002eca:	d130      	bne.n	8002f2e <HAL_PWREx_ControlVoltageScaling+0x8a>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ecc:	4b23      	ldr	r3, [pc, #140]	@ (8002f5c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002ed4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ed8:	d038      	beq.n	8002f4c <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002eda:	4b20      	ldr	r3, [pc, #128]	@ (8002f5c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002ee2:	4a1e      	ldr	r2, [pc, #120]	@ (8002f5c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8002ee4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ee8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002eea:	4b1d      	ldr	r3, [pc, #116]	@ (8002f60 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2232      	movs	r2, #50	@ 0x32
 8002ef0:	fb02 f303 	mul.w	r3, r2, r3
 8002ef4:	4a1b      	ldr	r2, [pc, #108]	@ (8002f64 <HAL_PWREx_ControlVoltageScaling+0xc0>)
 8002ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8002efa:	0c9b      	lsrs	r3, r3, #18
 8002efc:	3301      	adds	r3, #1
 8002efe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f00:	e002      	b.n	8002f08 <HAL_PWREx_ControlVoltageScaling+0x64>
      {
        wait_loop_index--;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	3b01      	subs	r3, #1
 8002f06:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f08:	4b14      	ldr	r3, [pc, #80]	@ (8002f5c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8002f0a:	695b      	ldr	r3, [r3, #20]
 8002f0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f14:	d102      	bne.n	8002f1c <HAL_PWREx_ControlVoltageScaling+0x78>
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d1f2      	bne.n	8002f02 <HAL_PWREx_ControlVoltageScaling+0x5e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002f1c:	4b0f      	ldr	r3, [pc, #60]	@ (8002f5c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8002f1e:	695b      	ldr	r3, [r3, #20]
 8002f20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f28:	d110      	bne.n	8002f4c <HAL_PWREx_ControlVoltageScaling+0xa8>
      {
        return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e00f      	b.n	8002f4e <HAL_PWREx_ControlVoltageScaling+0xaa>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002f2e:	4b0b      	ldr	r3, [pc, #44]	@ (8002f5c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f3a:	d007      	beq.n	8002f4c <HAL_PWREx_ControlVoltageScaling+0xa8>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002f3c:	4b07      	ldr	r3, [pc, #28]	@ (8002f5c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f44:	4a05      	ldr	r2, [pc, #20]	@ (8002f5c <HAL_PWREx_ControlVoltageScaling+0xb8>)
 8002f46:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f4a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002f4c:	2300      	movs	r3, #0
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3710      	adds	r7, #16
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	08008880 	.word	0x08008880
 8002f5c:	40007000 	.word	0x40007000
 8002f60:	20000004 	.word	0x20000004
 8002f64:	431bde83 	.word	0x431bde83

08002f68 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b088      	sub	sp, #32
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d102      	bne.n	8002f7c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	f000 bcef 	b.w	800395a <HAL_RCC_OscConfig+0x9f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d008      	beq.n	8002f96 <HAL_RCC_OscConfig+0x2e>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2b1f      	cmp	r3, #31
 8002f8a:	d904      	bls.n	8002f96 <HAL_RCC_OscConfig+0x2e>
 8002f8c:	f44f 71d1 	mov.w	r1, #418	@ 0x1a2
 8002f90:	489a      	ldr	r0, [pc, #616]	@ (80031fc <HAL_RCC_OscConfig+0x294>)
 8002f92:	f7fe fac9 	bl	8001528 <assert_failed>

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f96:	4b9a      	ldr	r3, [pc, #616]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	f003 030c 	and.w	r3, r3, #12
 8002f9e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fa0:	4b97      	ldr	r3, [pc, #604]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	f003 0303 	and.w	r3, r3, #3
 8002fa8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0310 	and.w	r3, r3, #16
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	f000 813d 	beq.w	8003232 <HAL_RCC_OscConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	699b      	ldr	r3, [r3, #24]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d008      	beq.n	8002fd2 <HAL_RCC_OscConfig+0x6a>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	699b      	ldr	r3, [r3, #24]
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d004      	beq.n	8002fd2 <HAL_RCC_OscConfig+0x6a>
 8002fc8:	f240 11ab 	movw	r1, #427	@ 0x1ab
 8002fcc:	488b      	ldr	r0, [pc, #556]	@ (80031fc <HAL_RCC_OscConfig+0x294>)
 8002fce:	f7fe faab 	bl	8001528 <assert_failed>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	69db      	ldr	r3, [r3, #28]
 8002fd6:	2bff      	cmp	r3, #255	@ 0xff
 8002fd8:	d904      	bls.n	8002fe4 <HAL_RCC_OscConfig+0x7c>
 8002fda:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 8002fde:	4887      	ldr	r0, [pc, #540]	@ (80031fc <HAL_RCC_OscConfig+0x294>)
 8002fe0:	f7fe faa2 	bl	8001528 <assert_failed>
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6a1b      	ldr	r3, [r3, #32]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d030      	beq.n	800304e <HAL_RCC_OscConfig+0xe6>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a1b      	ldr	r3, [r3, #32]
 8002ff0:	2b10      	cmp	r3, #16
 8002ff2:	d02c      	beq.n	800304e <HAL_RCC_OscConfig+0xe6>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6a1b      	ldr	r3, [r3, #32]
 8002ff8:	2b20      	cmp	r3, #32
 8002ffa:	d028      	beq.n	800304e <HAL_RCC_OscConfig+0xe6>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6a1b      	ldr	r3, [r3, #32]
 8003000:	2b30      	cmp	r3, #48	@ 0x30
 8003002:	d024      	beq.n	800304e <HAL_RCC_OscConfig+0xe6>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a1b      	ldr	r3, [r3, #32]
 8003008:	2b40      	cmp	r3, #64	@ 0x40
 800300a:	d020      	beq.n	800304e <HAL_RCC_OscConfig+0xe6>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6a1b      	ldr	r3, [r3, #32]
 8003010:	2b50      	cmp	r3, #80	@ 0x50
 8003012:	d01c      	beq.n	800304e <HAL_RCC_OscConfig+0xe6>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6a1b      	ldr	r3, [r3, #32]
 8003018:	2b60      	cmp	r3, #96	@ 0x60
 800301a:	d018      	beq.n	800304e <HAL_RCC_OscConfig+0xe6>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6a1b      	ldr	r3, [r3, #32]
 8003020:	2b70      	cmp	r3, #112	@ 0x70
 8003022:	d014      	beq.n	800304e <HAL_RCC_OscConfig+0xe6>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6a1b      	ldr	r3, [r3, #32]
 8003028:	2b80      	cmp	r3, #128	@ 0x80
 800302a:	d010      	beq.n	800304e <HAL_RCC_OscConfig+0xe6>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6a1b      	ldr	r3, [r3, #32]
 8003030:	2b90      	cmp	r3, #144	@ 0x90
 8003032:	d00c      	beq.n	800304e <HAL_RCC_OscConfig+0xe6>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6a1b      	ldr	r3, [r3, #32]
 8003038:	2ba0      	cmp	r3, #160	@ 0xa0
 800303a:	d008      	beq.n	800304e <HAL_RCC_OscConfig+0xe6>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6a1b      	ldr	r3, [r3, #32]
 8003040:	2bb0      	cmp	r3, #176	@ 0xb0
 8003042:	d004      	beq.n	800304e <HAL_RCC_OscConfig+0xe6>
 8003044:	f240 11ad 	movw	r1, #429	@ 0x1ad
 8003048:	486c      	ldr	r0, [pc, #432]	@ (80031fc <HAL_RCC_OscConfig+0x294>)
 800304a:	f7fe fa6d 	bl	8001528 <assert_failed>

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800304e:	69bb      	ldr	r3, [r7, #24]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d007      	beq.n	8003064 <HAL_RCC_OscConfig+0xfc>
 8003054:	69bb      	ldr	r3, [r7, #24]
 8003056:	2b0c      	cmp	r3, #12
 8003058:	f040 808e 	bne.w	8003178 <HAL_RCC_OscConfig+0x210>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800305c:	697b      	ldr	r3, [r7, #20]
 800305e:	2b01      	cmp	r3, #1
 8003060:	f040 808a 	bne.w	8003178 <HAL_RCC_OscConfig+0x210>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003064:	4b66      	ldr	r3, [pc, #408]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0302 	and.w	r3, r3, #2
 800306c:	2b00      	cmp	r3, #0
 800306e:	d006      	beq.n	800307e <HAL_RCC_OscConfig+0x116>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d102      	bne.n	800307e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	f000 bc6e 	b.w	800395a <HAL_RCC_OscConfig+0x9f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6a1a      	ldr	r2, [r3, #32]
 8003082:	4b5f      	ldr	r3, [pc, #380]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0308 	and.w	r3, r3, #8
 800308a:	2b00      	cmp	r3, #0
 800308c:	d004      	beq.n	8003098 <HAL_RCC_OscConfig+0x130>
 800308e:	4b5c      	ldr	r3, [pc, #368]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003096:	e005      	b.n	80030a4 <HAL_RCC_OscConfig+0x13c>
 8003098:	4b59      	ldr	r3, [pc, #356]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 800309a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800309e:	091b      	lsrs	r3, r3, #4
 80030a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d224      	bcs.n	80030f2 <HAL_RCC_OscConfig+0x18a>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6a1b      	ldr	r3, [r3, #32]
 80030ac:	4618      	mov	r0, r3
 80030ae:	f000 fec1 	bl	8003e34 <RCC_SetFlashLatencyFromMSIRange>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d002      	beq.n	80030be <HAL_RCC_OscConfig+0x156>
          {
            return HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	f000 bc4e 	b.w	800395a <HAL_RCC_OscConfig+0x9f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030be:	4b50      	ldr	r3, [pc, #320]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a4f      	ldr	r2, [pc, #316]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 80030c4:	f043 0308 	orr.w	r3, r3, #8
 80030c8:	6013      	str	r3, [r2, #0]
 80030ca:	4b4d      	ldr	r3, [pc, #308]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6a1b      	ldr	r3, [r3, #32]
 80030d6:	494a      	ldr	r1, [pc, #296]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030dc:	4b48      	ldr	r3, [pc, #288]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	69db      	ldr	r3, [r3, #28]
 80030e8:	021b      	lsls	r3, r3, #8
 80030ea:	4945      	ldr	r1, [pc, #276]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 80030ec:	4313      	orrs	r3, r2
 80030ee:	604b      	str	r3, [r1, #4]
 80030f0:	e026      	b.n	8003140 <HAL_RCC_OscConfig+0x1d8>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030f2:	4b43      	ldr	r3, [pc, #268]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a42      	ldr	r2, [pc, #264]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 80030f8:	f043 0308 	orr.w	r3, r3, #8
 80030fc:	6013      	str	r3, [r2, #0]
 80030fe:	4b40      	ldr	r3, [pc, #256]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6a1b      	ldr	r3, [r3, #32]
 800310a:	493d      	ldr	r1, [pc, #244]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 800310c:	4313      	orrs	r3, r2
 800310e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003110:	4b3b      	ldr	r3, [pc, #236]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	69db      	ldr	r3, [r3, #28]
 800311c:	021b      	lsls	r3, r3, #8
 800311e:	4938      	ldr	r1, [pc, #224]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 8003120:	4313      	orrs	r3, r2
 8003122:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003124:	69bb      	ldr	r3, [r7, #24]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d10a      	bne.n	8003140 <HAL_RCC_OscConfig+0x1d8>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6a1b      	ldr	r3, [r3, #32]
 800312e:	4618      	mov	r0, r3
 8003130:	f000 fe80 	bl	8003e34 <RCC_SetFlashLatencyFromMSIRange>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d002      	beq.n	8003140 <HAL_RCC_OscConfig+0x1d8>
            {
              return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	f000 bc0d 	b.w	800395a <HAL_RCC_OscConfig+0x9f2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003140:	f000 fdb4 	bl	8003cac <HAL_RCC_GetSysClockFreq>
 8003144:	4602      	mov	r2, r0
 8003146:	4b2e      	ldr	r3, [pc, #184]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	091b      	lsrs	r3, r3, #4
 800314c:	f003 030f 	and.w	r3, r3, #15
 8003150:	492c      	ldr	r1, [pc, #176]	@ (8003204 <HAL_RCC_OscConfig+0x29c>)
 8003152:	5ccb      	ldrb	r3, [r1, r3]
 8003154:	f003 031f 	and.w	r3, r3, #31
 8003158:	fa22 f303 	lsr.w	r3, r2, r3
 800315c:	4a2a      	ldr	r2, [pc, #168]	@ (8003208 <HAL_RCC_OscConfig+0x2a0>)
 800315e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003160:	4b2a      	ldr	r3, [pc, #168]	@ (800320c <HAL_RCC_OscConfig+0x2a4>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4618      	mov	r0, r3
 8003166:	f7fe fef5 	bl	8001f54 <HAL_InitTick>
 800316a:	4603      	mov	r3, r0
 800316c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800316e:	7bfb      	ldrb	r3, [r7, #15]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d05d      	beq.n	8003230 <HAL_RCC_OscConfig+0x2c8>
        {
          return status;
 8003174:	7bfb      	ldrb	r3, [r7, #15]
 8003176:	e3f0      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	699b      	ldr	r3, [r3, #24]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d032      	beq.n	80031e6 <HAL_RCC_OscConfig+0x27e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003180:	4b1f      	ldr	r3, [pc, #124]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a1e      	ldr	r2, [pc, #120]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 8003186:	f043 0301 	orr.w	r3, r3, #1
 800318a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800318c:	f7fe ff32 	bl	8001ff4 <HAL_GetTick>
 8003190:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003192:	e008      	b.n	80031a6 <HAL_RCC_OscConfig+0x23e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003194:	f7fe ff2e 	bl	8001ff4 <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	2b02      	cmp	r3, #2
 80031a0:	d901      	bls.n	80031a6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e3d9      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031a6:	4b16      	ldr	r3, [pc, #88]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f003 0302 	and.w	r3, r3, #2
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d0f0      	beq.n	8003194 <HAL_RCC_OscConfig+0x22c>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80031b2:	4b13      	ldr	r3, [pc, #76]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a12      	ldr	r2, [pc, #72]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 80031b8:	f043 0308 	orr.w	r3, r3, #8
 80031bc:	6013      	str	r3, [r2, #0]
 80031be:	4b10      	ldr	r3, [pc, #64]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a1b      	ldr	r3, [r3, #32]
 80031ca:	490d      	ldr	r1, [pc, #52]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 80031cc:	4313      	orrs	r3, r2
 80031ce:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031d0:	4b0b      	ldr	r3, [pc, #44]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	69db      	ldr	r3, [r3, #28]
 80031dc:	021b      	lsls	r3, r3, #8
 80031de:	4908      	ldr	r1, [pc, #32]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 80031e0:	4313      	orrs	r3, r2
 80031e2:	604b      	str	r3, [r1, #4]
 80031e4:	e025      	b.n	8003232 <HAL_RCC_OscConfig+0x2ca>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80031e6:	4b06      	ldr	r3, [pc, #24]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a05      	ldr	r2, [pc, #20]	@ (8003200 <HAL_RCC_OscConfig+0x298>)
 80031ec:	f023 0301 	bic.w	r3, r3, #1
 80031f0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80031f2:	f7fe feff 	bl	8001ff4 <HAL_GetTick>
 80031f6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80031f8:	e013      	b.n	8003222 <HAL_RCC_OscConfig+0x2ba>
 80031fa:	bf00      	nop
 80031fc:	080088bc 	.word	0x080088bc
 8003200:	40021000 	.word	0x40021000
 8003204:	08008a18 	.word	0x08008a18
 8003208:	20000004 	.word	0x20000004
 800320c:	20000008 	.word	0x20000008
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003210:	f7fe fef0 	bl	8001ff4 <HAL_GetTick>
 8003214:	4602      	mov	r2, r0
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	1ad3      	subs	r3, r2, r3
 800321a:	2b02      	cmp	r3, #2
 800321c:	d901      	bls.n	8003222 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800321e:	2303      	movs	r3, #3
 8003220:	e39b      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003222:	4b97      	ldr	r3, [pc, #604]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0302 	and.w	r3, r3, #2
 800322a:	2b00      	cmp	r3, #0
 800322c:	d1f0      	bne.n	8003210 <HAL_RCC_OscConfig+0x2a8>
 800322e:	e000      	b.n	8003232 <HAL_RCC_OscConfig+0x2ca>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003230:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	2b00      	cmp	r3, #0
 800323c:	d07e      	beq.n	800333c <HAL_RCC_OscConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d00e      	beq.n	8003264 <HAL_RCC_OscConfig+0x2fc>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800324e:	d009      	beq.n	8003264 <HAL_RCC_OscConfig+0x2fc>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003258:	d004      	beq.n	8003264 <HAL_RCC_OscConfig+0x2fc>
 800325a:	f240 2119 	movw	r1, #537	@ 0x219
 800325e:	4889      	ldr	r0, [pc, #548]	@ (8003484 <HAL_RCC_OscConfig+0x51c>)
 8003260:	f7fe f962 	bl	8001528 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003264:	69bb      	ldr	r3, [r7, #24]
 8003266:	2b08      	cmp	r3, #8
 8003268:	d005      	beq.n	8003276 <HAL_RCC_OscConfig+0x30e>
 800326a:	69bb      	ldr	r3, [r7, #24]
 800326c:	2b0c      	cmp	r3, #12
 800326e:	d10e      	bne.n	800328e <HAL_RCC_OscConfig+0x326>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	2b03      	cmp	r3, #3
 8003274:	d10b      	bne.n	800328e <HAL_RCC_OscConfig+0x326>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003276:	4b82      	ldr	r3, [pc, #520]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d05b      	beq.n	800333a <HAL_RCC_OscConfig+0x3d2>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d157      	bne.n	800333a <HAL_RCC_OscConfig+0x3d2>
      {
        return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e365      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003296:	d106      	bne.n	80032a6 <HAL_RCC_OscConfig+0x33e>
 8003298:	4b79      	ldr	r3, [pc, #484]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a78      	ldr	r2, [pc, #480]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 800329e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032a2:	6013      	str	r3, [r2, #0]
 80032a4:	e01d      	b.n	80032e2 <HAL_RCC_OscConfig+0x37a>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032ae:	d10c      	bne.n	80032ca <HAL_RCC_OscConfig+0x362>
 80032b0:	4b73      	ldr	r3, [pc, #460]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a72      	ldr	r2, [pc, #456]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 80032b6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032ba:	6013      	str	r3, [r2, #0]
 80032bc:	4b70      	ldr	r3, [pc, #448]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a6f      	ldr	r2, [pc, #444]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 80032c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032c6:	6013      	str	r3, [r2, #0]
 80032c8:	e00b      	b.n	80032e2 <HAL_RCC_OscConfig+0x37a>
 80032ca:	4b6d      	ldr	r3, [pc, #436]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a6c      	ldr	r2, [pc, #432]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 80032d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032d4:	6013      	str	r3, [r2, #0]
 80032d6:	4b6a      	ldr	r3, [pc, #424]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a69      	ldr	r2, [pc, #420]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 80032dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032e0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d013      	beq.n	8003312 <HAL_RCC_OscConfig+0x3aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ea:	f7fe fe83 	bl	8001ff4 <HAL_GetTick>
 80032ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032f0:	e008      	b.n	8003304 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032f2:	f7fe fe7f 	bl	8001ff4 <HAL_GetTick>
 80032f6:	4602      	mov	r2, r0
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	2b64      	cmp	r3, #100	@ 0x64
 80032fe:	d901      	bls.n	8003304 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e32a      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003304:	4b5e      	ldr	r3, [pc, #376]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d0f0      	beq.n	80032f2 <HAL_RCC_OscConfig+0x38a>
 8003310:	e014      	b.n	800333c <HAL_RCC_OscConfig+0x3d4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003312:	f7fe fe6f 	bl	8001ff4 <HAL_GetTick>
 8003316:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003318:	e008      	b.n	800332c <HAL_RCC_OscConfig+0x3c4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800331a:	f7fe fe6b 	bl	8001ff4 <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	2b64      	cmp	r3, #100	@ 0x64
 8003326:	d901      	bls.n	800332c <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e316      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800332c:	4b54      	ldr	r3, [pc, #336]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d1f0      	bne.n	800331a <HAL_RCC_OscConfig+0x3b2>
 8003338:	e000      	b.n	800333c <HAL_RCC_OscConfig+0x3d4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800333a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0302 	and.w	r3, r3, #2
 8003344:	2b00      	cmp	r3, #0
 8003346:	d077      	beq.n	8003438 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d009      	beq.n	8003364 <HAL_RCC_OscConfig+0x3fc>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003358:	d004      	beq.n	8003364 <HAL_RCC_OscConfig+0x3fc>
 800335a:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 800335e:	4849      	ldr	r0, [pc, #292]	@ (8003484 <HAL_RCC_OscConfig+0x51c>)
 8003360:	f7fe f8e2 	bl	8001528 <assert_failed>
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	691b      	ldr	r3, [r3, #16]
 8003368:	2b1f      	cmp	r3, #31
 800336a:	d904      	bls.n	8003376 <HAL_RCC_OscConfig+0x40e>
 800336c:	f240 214d 	movw	r1, #589	@ 0x24d
 8003370:	4844      	ldr	r0, [pc, #272]	@ (8003484 <HAL_RCC_OscConfig+0x51c>)
 8003372:	f7fe f8d9 	bl	8001528 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003376:	69bb      	ldr	r3, [r7, #24]
 8003378:	2b04      	cmp	r3, #4
 800337a:	d005      	beq.n	8003388 <HAL_RCC_OscConfig+0x420>
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	2b0c      	cmp	r3, #12
 8003380:	d119      	bne.n	80033b6 <HAL_RCC_OscConfig+0x44e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	2b02      	cmp	r3, #2
 8003386:	d116      	bne.n	80033b6 <HAL_RCC_OscConfig+0x44e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003388:	4b3d      	ldr	r3, [pc, #244]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003390:	2b00      	cmp	r3, #0
 8003392:	d005      	beq.n	80033a0 <HAL_RCC_OscConfig+0x438>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	68db      	ldr	r3, [r3, #12]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d101      	bne.n	80033a0 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e2dc      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033a0:	4b37      	ldr	r3, [pc, #220]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	691b      	ldr	r3, [r3, #16]
 80033ac:	061b      	lsls	r3, r3, #24
 80033ae:	4934      	ldr	r1, [pc, #208]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 80033b0:	4313      	orrs	r3, r2
 80033b2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033b4:	e040      	b.n	8003438 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d023      	beq.n	8003406 <HAL_RCC_OscConfig+0x49e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033be:	4b30      	ldr	r3, [pc, #192]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a2f      	ldr	r2, [pc, #188]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 80033c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ca:	f7fe fe13 	bl	8001ff4 <HAL_GetTick>
 80033ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033d0:	e008      	b.n	80033e4 <HAL_RCC_OscConfig+0x47c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033d2:	f7fe fe0f 	bl	8001ff4 <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d901      	bls.n	80033e4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e2ba      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033e4:	4b26      	ldr	r3, [pc, #152]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d0f0      	beq.n	80033d2 <HAL_RCC_OscConfig+0x46a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033f0:	4b23      	ldr	r3, [pc, #140]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	691b      	ldr	r3, [r3, #16]
 80033fc:	061b      	lsls	r3, r3, #24
 80033fe:	4920      	ldr	r1, [pc, #128]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 8003400:	4313      	orrs	r3, r2
 8003402:	604b      	str	r3, [r1, #4]
 8003404:	e018      	b.n	8003438 <HAL_RCC_OscConfig+0x4d0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003406:	4b1e      	ldr	r3, [pc, #120]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a1d      	ldr	r2, [pc, #116]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 800340c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003410:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003412:	f7fe fdef 	bl	8001ff4 <HAL_GetTick>
 8003416:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003418:	e008      	b.n	800342c <HAL_RCC_OscConfig+0x4c4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800341a:	f7fe fdeb 	bl	8001ff4 <HAL_GetTick>
 800341e:	4602      	mov	r2, r0
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	2b02      	cmp	r3, #2
 8003426:	d901      	bls.n	800342c <HAL_RCC_OscConfig+0x4c4>
          {
            return HAL_TIMEOUT;
 8003428:	2303      	movs	r3, #3
 800342a:	e296      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800342c:	4b14      	ldr	r3, [pc, #80]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003434:	2b00      	cmp	r3, #0
 8003436:	d1f0      	bne.n	800341a <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 0308 	and.w	r3, r3, #8
 8003440:	2b00      	cmp	r3, #0
 8003442:	d04e      	beq.n	80034e2 <HAL_RCC_OscConfig+0x57a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	695b      	ldr	r3, [r3, #20]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d008      	beq.n	800345e <HAL_RCC_OscConfig+0x4f6>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	695b      	ldr	r3, [r3, #20]
 8003450:	2b01      	cmp	r3, #1
 8003452:	d004      	beq.n	800345e <HAL_RCC_OscConfig+0x4f6>
 8003454:	f240 218d 	movw	r1, #653	@ 0x28d
 8003458:	480a      	ldr	r0, [pc, #40]	@ (8003484 <HAL_RCC_OscConfig+0x51c>)
 800345a:	f7fe f865 	bl	8001528 <assert_failed>

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d021      	beq.n	80034aa <HAL_RCC_OscConfig+0x542>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003466:	4b06      	ldr	r3, [pc, #24]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 8003468:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800346c:	4a04      	ldr	r2, [pc, #16]	@ (8003480 <HAL_RCC_OscConfig+0x518>)
 800346e:	f043 0301 	orr.w	r3, r3, #1
 8003472:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003476:	f7fe fdbd 	bl	8001ff4 <HAL_GetTick>
 800347a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800347c:	e00d      	b.n	800349a <HAL_RCC_OscConfig+0x532>
 800347e:	bf00      	nop
 8003480:	40021000 	.word	0x40021000
 8003484:	080088bc 	.word	0x080088bc
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003488:	f7fe fdb4 	bl	8001ff4 <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	2b02      	cmp	r3, #2
 8003494:	d901      	bls.n	800349a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8003496:	2303      	movs	r3, #3
 8003498:	e25f      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800349a:	4b66      	ldr	r3, [pc, #408]	@ (8003634 <HAL_RCC_OscConfig+0x6cc>)
 800349c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034a0:	f003 0302 	and.w	r3, r3, #2
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d0ef      	beq.n	8003488 <HAL_RCC_OscConfig+0x520>
 80034a8:	e01b      	b.n	80034e2 <HAL_RCC_OscConfig+0x57a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034aa:	4b62      	ldr	r3, [pc, #392]	@ (8003634 <HAL_RCC_OscConfig+0x6cc>)
 80034ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034b0:	4a60      	ldr	r2, [pc, #384]	@ (8003634 <HAL_RCC_OscConfig+0x6cc>)
 80034b2:	f023 0301 	bic.w	r3, r3, #1
 80034b6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ba:	f7fe fd9b 	bl	8001ff4 <HAL_GetTick>
 80034be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034c0:	e008      	b.n	80034d4 <HAL_RCC_OscConfig+0x56c>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034c2:	f7fe fd97 	bl	8001ff4 <HAL_GetTick>
 80034c6:	4602      	mov	r2, r0
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	1ad3      	subs	r3, r2, r3
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	d901      	bls.n	80034d4 <HAL_RCC_OscConfig+0x56c>
        {
          return HAL_TIMEOUT;
 80034d0:	2303      	movs	r3, #3
 80034d2:	e242      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034d4:	4b57      	ldr	r3, [pc, #348]	@ (8003634 <HAL_RCC_OscConfig+0x6cc>)
 80034d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034da:	f003 0302 	and.w	r3, r3, #2
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d1ef      	bne.n	80034c2 <HAL_RCC_OscConfig+0x55a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0304 	and.w	r3, r3, #4
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	f000 80b8 	beq.w	8003660 <HAL_RCC_OscConfig+0x6f8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034f0:	2300      	movs	r3, #0
 80034f2:	77fb      	strb	r3, [r7, #31]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d00c      	beq.n	8003516 <HAL_RCC_OscConfig+0x5ae>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	2b01      	cmp	r3, #1
 8003502:	d008      	beq.n	8003516 <HAL_RCC_OscConfig+0x5ae>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	2b05      	cmp	r3, #5
 800350a:	d004      	beq.n	8003516 <HAL_RCC_OscConfig+0x5ae>
 800350c:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 8003510:	4849      	ldr	r0, [pc, #292]	@ (8003638 <HAL_RCC_OscConfig+0x6d0>)
 8003512:	f7fe f809 	bl	8001528 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003516:	4b47      	ldr	r3, [pc, #284]	@ (8003634 <HAL_RCC_OscConfig+0x6cc>)
 8003518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800351a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d10d      	bne.n	800353e <HAL_RCC_OscConfig+0x5d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003522:	4b44      	ldr	r3, [pc, #272]	@ (8003634 <HAL_RCC_OscConfig+0x6cc>)
 8003524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003526:	4a43      	ldr	r2, [pc, #268]	@ (8003634 <HAL_RCC_OscConfig+0x6cc>)
 8003528:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800352c:	6593      	str	r3, [r2, #88]	@ 0x58
 800352e:	4b41      	ldr	r3, [pc, #260]	@ (8003634 <HAL_RCC_OscConfig+0x6cc>)
 8003530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003532:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003536:	60bb      	str	r3, [r7, #8]
 8003538:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800353a:	2301      	movs	r3, #1
 800353c:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800353e:	4b3f      	ldr	r3, [pc, #252]	@ (800363c <HAL_RCC_OscConfig+0x6d4>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003546:	2b00      	cmp	r3, #0
 8003548:	d118      	bne.n	800357c <HAL_RCC_OscConfig+0x614>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800354a:	4b3c      	ldr	r3, [pc, #240]	@ (800363c <HAL_RCC_OscConfig+0x6d4>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a3b      	ldr	r2, [pc, #236]	@ (800363c <HAL_RCC_OscConfig+0x6d4>)
 8003550:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003554:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003556:	f7fe fd4d 	bl	8001ff4 <HAL_GetTick>
 800355a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800355c:	e008      	b.n	8003570 <HAL_RCC_OscConfig+0x608>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800355e:	f7fe fd49 	bl	8001ff4 <HAL_GetTick>
 8003562:	4602      	mov	r2, r0
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	1ad3      	subs	r3, r2, r3
 8003568:	2b02      	cmp	r3, #2
 800356a:	d901      	bls.n	8003570 <HAL_RCC_OscConfig+0x608>
        {
          return HAL_TIMEOUT;
 800356c:	2303      	movs	r3, #3
 800356e:	e1f4      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003570:	4b32      	ldr	r3, [pc, #200]	@ (800363c <HAL_RCC_OscConfig+0x6d4>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003578:	2b00      	cmp	r3, #0
 800357a:	d0f0      	beq.n	800355e <HAL_RCC_OscConfig+0x5f6>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	2b01      	cmp	r3, #1
 8003582:	d108      	bne.n	8003596 <HAL_RCC_OscConfig+0x62e>
 8003584:	4b2b      	ldr	r3, [pc, #172]	@ (8003634 <HAL_RCC_OscConfig+0x6cc>)
 8003586:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800358a:	4a2a      	ldr	r2, [pc, #168]	@ (8003634 <HAL_RCC_OscConfig+0x6cc>)
 800358c:	f043 0301 	orr.w	r3, r3, #1
 8003590:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003594:	e024      	b.n	80035e0 <HAL_RCC_OscConfig+0x678>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	2b05      	cmp	r3, #5
 800359c:	d110      	bne.n	80035c0 <HAL_RCC_OscConfig+0x658>
 800359e:	4b25      	ldr	r3, [pc, #148]	@ (8003634 <HAL_RCC_OscConfig+0x6cc>)
 80035a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035a4:	4a23      	ldr	r2, [pc, #140]	@ (8003634 <HAL_RCC_OscConfig+0x6cc>)
 80035a6:	f043 0304 	orr.w	r3, r3, #4
 80035aa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035ae:	4b21      	ldr	r3, [pc, #132]	@ (8003634 <HAL_RCC_OscConfig+0x6cc>)
 80035b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035b4:	4a1f      	ldr	r2, [pc, #124]	@ (8003634 <HAL_RCC_OscConfig+0x6cc>)
 80035b6:	f043 0301 	orr.w	r3, r3, #1
 80035ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035be:	e00f      	b.n	80035e0 <HAL_RCC_OscConfig+0x678>
 80035c0:	4b1c      	ldr	r3, [pc, #112]	@ (8003634 <HAL_RCC_OscConfig+0x6cc>)
 80035c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035c6:	4a1b      	ldr	r2, [pc, #108]	@ (8003634 <HAL_RCC_OscConfig+0x6cc>)
 80035c8:	f023 0301 	bic.w	r3, r3, #1
 80035cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035d0:	4b18      	ldr	r3, [pc, #96]	@ (8003634 <HAL_RCC_OscConfig+0x6cc>)
 80035d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035d6:	4a17      	ldr	r2, [pc, #92]	@ (8003634 <HAL_RCC_OscConfig+0x6cc>)
 80035d8:	f023 0304 	bic.w	r3, r3, #4
 80035dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d016      	beq.n	8003616 <HAL_RCC_OscConfig+0x6ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035e8:	f7fe fd04 	bl	8001ff4 <HAL_GetTick>
 80035ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035ee:	e00a      	b.n	8003606 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035f0:	f7fe fd00 	bl	8001ff4 <HAL_GetTick>
 80035f4:	4602      	mov	r2, r0
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	1ad3      	subs	r3, r2, r3
 80035fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035fe:	4293      	cmp	r3, r2
 8003600:	d901      	bls.n	8003606 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8003602:	2303      	movs	r3, #3
 8003604:	e1a9      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003606:	4b0b      	ldr	r3, [pc, #44]	@ (8003634 <HAL_RCC_OscConfig+0x6cc>)
 8003608:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800360c:	f003 0302 	and.w	r3, r3, #2
 8003610:	2b00      	cmp	r3, #0
 8003612:	d0ed      	beq.n	80035f0 <HAL_RCC_OscConfig+0x688>
 8003614:	e01b      	b.n	800364e <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003616:	f7fe fced 	bl	8001ff4 <HAL_GetTick>
 800361a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800361c:	e010      	b.n	8003640 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800361e:	f7fe fce9 	bl	8001ff4 <HAL_GetTick>
 8003622:	4602      	mov	r2, r0
 8003624:	693b      	ldr	r3, [r7, #16]
 8003626:	1ad3      	subs	r3, r2, r3
 8003628:	f241 3288 	movw	r2, #5000	@ 0x1388
 800362c:	4293      	cmp	r3, r2
 800362e:	d907      	bls.n	8003640 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 8003630:	2303      	movs	r3, #3
 8003632:	e192      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
 8003634:	40021000 	.word	0x40021000
 8003638:	080088bc 	.word	0x080088bc
 800363c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003640:	4b98      	ldr	r3, [pc, #608]	@ (80038a4 <HAL_RCC_OscConfig+0x93c>)
 8003642:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003646:	f003 0302 	and.w	r3, r3, #2
 800364a:	2b00      	cmp	r3, #0
 800364c:	d1e7      	bne.n	800361e <HAL_RCC_OscConfig+0x6b6>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800364e:	7ffb      	ldrb	r3, [r7, #31]
 8003650:	2b01      	cmp	r3, #1
 8003652:	d105      	bne.n	8003660 <HAL_RCC_OscConfig+0x6f8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003654:	4b93      	ldr	r3, [pc, #588]	@ (80038a4 <HAL_RCC_OscConfig+0x93c>)
 8003656:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003658:	4a92      	ldr	r2, [pc, #584]	@ (80038a4 <HAL_RCC_OscConfig+0x93c>)
 800365a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800365e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003664:	2b00      	cmp	r3, #0
 8003666:	d00c      	beq.n	8003682 <HAL_RCC_OscConfig+0x71a>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800366c:	2b01      	cmp	r3, #1
 800366e:	d008      	beq.n	8003682 <HAL_RCC_OscConfig+0x71a>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003674:	2b02      	cmp	r3, #2
 8003676:	d004      	beq.n	8003682 <HAL_RCC_OscConfig+0x71a>
 8003678:	f240 316e 	movw	r1, #878	@ 0x36e
 800367c:	488a      	ldr	r0, [pc, #552]	@ (80038a8 <HAL_RCC_OscConfig+0x940>)
 800367e:	f7fd ff53 	bl	8001528 <assert_failed>

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003686:	2b00      	cmp	r3, #0
 8003688:	f000 8166 	beq.w	8003958 <HAL_RCC_OscConfig+0x9f0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003690:	2b02      	cmp	r3, #2
 8003692:	f040 813c 	bne.w	800390e <HAL_RCC_OscConfig+0x9a6>
    {
      /* Check the parameters */
      assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800369a:	2b00      	cmp	r3, #0
 800369c:	d010      	beq.n	80036c0 <HAL_RCC_OscConfig+0x758>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d00c      	beq.n	80036c0 <HAL_RCC_OscConfig+0x758>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036aa:	2b02      	cmp	r3, #2
 80036ac:	d008      	beq.n	80036c0 <HAL_RCC_OscConfig+0x758>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036b2:	2b03      	cmp	r3, #3
 80036b4:	d004      	beq.n	80036c0 <HAL_RCC_OscConfig+0x758>
 80036b6:	f240 3176 	movw	r1, #886	@ 0x376
 80036ba:	487b      	ldr	r0, [pc, #492]	@ (80038a8 <HAL_RCC_OscConfig+0x940>)
 80036bc:	f7fd ff34 	bl	8001528 <assert_failed>
      assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d003      	beq.n	80036d0 <HAL_RCC_OscConfig+0x768>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036cc:	2b08      	cmp	r3, #8
 80036ce:	d904      	bls.n	80036da <HAL_RCC_OscConfig+0x772>
 80036d0:	f240 3177 	movw	r1, #887	@ 0x377
 80036d4:	4874      	ldr	r0, [pc, #464]	@ (80038a8 <HAL_RCC_OscConfig+0x940>)
 80036d6:	f7fd ff27 	bl	8001528 <assert_failed>
      assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036de:	2b07      	cmp	r3, #7
 80036e0:	d903      	bls.n	80036ea <HAL_RCC_OscConfig+0x782>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036e6:	2b56      	cmp	r3, #86	@ 0x56
 80036e8:	d904      	bls.n	80036f4 <HAL_RCC_OscConfig+0x78c>
 80036ea:	f44f 715e 	mov.w	r1, #888	@ 0x378
 80036ee:	486e      	ldr	r0, [pc, #440]	@ (80038a8 <HAL_RCC_OscConfig+0x940>)
 80036f0:	f7fd ff1a 	bl	8001528 <assert_failed>
#if defined(RCC_PLLP_SUPPORT)
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036f8:	2b07      	cmp	r3, #7
 80036fa:	d008      	beq.n	800370e <HAL_RCC_OscConfig+0x7a6>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003700:	2b11      	cmp	r3, #17
 8003702:	d004      	beq.n	800370e <HAL_RCC_OscConfig+0x7a6>
 8003704:	f240 317a 	movw	r1, #890	@ 0x37a
 8003708:	4867      	ldr	r0, [pc, #412]	@ (80038a8 <HAL_RCC_OscConfig+0x940>)
 800370a:	f7fd ff0d 	bl	8001528 <assert_failed>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003712:	2b02      	cmp	r3, #2
 8003714:	d010      	beq.n	8003738 <HAL_RCC_OscConfig+0x7d0>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800371a:	2b04      	cmp	r3, #4
 800371c:	d00c      	beq.n	8003738 <HAL_RCC_OscConfig+0x7d0>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003722:	2b06      	cmp	r3, #6
 8003724:	d008      	beq.n	8003738 <HAL_RCC_OscConfig+0x7d0>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800372a:	2b08      	cmp	r3, #8
 800372c:	d004      	beq.n	8003738 <HAL_RCC_OscConfig+0x7d0>
 800372e:	f44f 715f 	mov.w	r1, #892	@ 0x37c
 8003732:	485d      	ldr	r0, [pc, #372]	@ (80038a8 <HAL_RCC_OscConfig+0x940>)
 8003734:	f7fd fef8 	bl	8001528 <assert_failed>
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800373c:	2b02      	cmp	r3, #2
 800373e:	d010      	beq.n	8003762 <HAL_RCC_OscConfig+0x7fa>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003744:	2b04      	cmp	r3, #4
 8003746:	d00c      	beq.n	8003762 <HAL_RCC_OscConfig+0x7fa>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374c:	2b06      	cmp	r3, #6
 800374e:	d008      	beq.n	8003762 <HAL_RCC_OscConfig+0x7fa>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003754:	2b08      	cmp	r3, #8
 8003756:	d004      	beq.n	8003762 <HAL_RCC_OscConfig+0x7fa>
 8003758:	f240 317d 	movw	r1, #893	@ 0x37d
 800375c:	4852      	ldr	r0, [pc, #328]	@ (80038a8 <HAL_RCC_OscConfig+0x940>)
 800375e:	f7fd fee3 	bl	8001528 <assert_failed>

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003762:	4b50      	ldr	r3, [pc, #320]	@ (80038a4 <HAL_RCC_OscConfig+0x93c>)
 8003764:	68db      	ldr	r3, [r3, #12]
 8003766:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	f003 0203 	and.w	r2, r3, #3
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003772:	429a      	cmp	r2, r3
 8003774:	d130      	bne.n	80037d8 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003780:	3b01      	subs	r3, #1
 8003782:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003784:	429a      	cmp	r2, r3
 8003786:	d127      	bne.n	80037d8 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003788:	697b      	ldr	r3, [r7, #20]
 800378a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003792:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003794:	429a      	cmp	r2, r3
 8003796:	d11f      	bne.n	80037d8 <HAL_RCC_OscConfig+0x870>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80037a2:	2a07      	cmp	r2, #7
 80037a4:	bf14      	ite	ne
 80037a6:	2201      	movne	r2, #1
 80037a8:	2200      	moveq	r2, #0
 80037aa:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d113      	bne.n	80037d8 <HAL_RCC_OscConfig+0x870>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037ba:	085b      	lsrs	r3, r3, #1
 80037bc:	3b01      	subs	r3, #1
 80037be:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d109      	bne.n	80037d8 <HAL_RCC_OscConfig+0x870>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ce:	085b      	lsrs	r3, r3, #1
 80037d0:	3b01      	subs	r3, #1
 80037d2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d074      	beq.n	80038c2 <HAL_RCC_OscConfig+0x95a>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80037d8:	69bb      	ldr	r3, [r7, #24]
 80037da:	2b0c      	cmp	r3, #12
 80037dc:	d06f      	beq.n	80038be <HAL_RCC_OscConfig+0x956>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80037de:	4b31      	ldr	r3, [pc, #196]	@ (80038a4 <HAL_RCC_OscConfig+0x93c>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d105      	bne.n	80037f6 <HAL_RCC_OscConfig+0x88e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80037ea:	4b2e      	ldr	r3, [pc, #184]	@ (80038a4 <HAL_RCC_OscConfig+0x93c>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <HAL_RCC_OscConfig+0x892>
#endif
            )
          {
            return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e0af      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80037fa:	4b2a      	ldr	r3, [pc, #168]	@ (80038a4 <HAL_RCC_OscConfig+0x93c>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a29      	ldr	r2, [pc, #164]	@ (80038a4 <HAL_RCC_OscConfig+0x93c>)
 8003800:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003804:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003806:	f7fe fbf5 	bl	8001ff4 <HAL_GetTick>
 800380a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800380c:	e008      	b.n	8003820 <HAL_RCC_OscConfig+0x8b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800380e:	f7fe fbf1 	bl	8001ff4 <HAL_GetTick>
 8003812:	4602      	mov	r2, r0
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	2b02      	cmp	r3, #2
 800381a:	d901      	bls.n	8003820 <HAL_RCC_OscConfig+0x8b8>
              {
                return HAL_TIMEOUT;
 800381c:	2303      	movs	r3, #3
 800381e:	e09c      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003820:	4b20      	ldr	r3, [pc, #128]	@ (80038a4 <HAL_RCC_OscConfig+0x93c>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d1f0      	bne.n	800380e <HAL_RCC_OscConfig+0x8a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800382c:	4b1d      	ldr	r3, [pc, #116]	@ (80038a4 <HAL_RCC_OscConfig+0x93c>)
 800382e:	68da      	ldr	r2, [r3, #12]
 8003830:	4b1e      	ldr	r3, [pc, #120]	@ (80038ac <HAL_RCC_OscConfig+0x944>)
 8003832:	4013      	ands	r3, r2
 8003834:	687a      	ldr	r2, [r7, #4]
 8003836:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003838:	687a      	ldr	r2, [r7, #4]
 800383a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800383c:	3a01      	subs	r2, #1
 800383e:	0112      	lsls	r2, r2, #4
 8003840:	4311      	orrs	r1, r2
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003846:	0212      	lsls	r2, r2, #8
 8003848:	4311      	orrs	r1, r2
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800384e:	0852      	lsrs	r2, r2, #1
 8003850:	3a01      	subs	r2, #1
 8003852:	0552      	lsls	r2, r2, #21
 8003854:	4311      	orrs	r1, r2
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800385a:	0852      	lsrs	r2, r2, #1
 800385c:	3a01      	subs	r2, #1
 800385e:	0652      	lsls	r2, r2, #25
 8003860:	4311      	orrs	r1, r2
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003866:	0912      	lsrs	r2, r2, #4
 8003868:	0452      	lsls	r2, r2, #17
 800386a:	430a      	orrs	r2, r1
 800386c:	490d      	ldr	r1, [pc, #52]	@ (80038a4 <HAL_RCC_OscConfig+0x93c>)
 800386e:	4313      	orrs	r3, r2
 8003870:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003872:	4b0c      	ldr	r3, [pc, #48]	@ (80038a4 <HAL_RCC_OscConfig+0x93c>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a0b      	ldr	r2, [pc, #44]	@ (80038a4 <HAL_RCC_OscConfig+0x93c>)
 8003878:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800387c:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800387e:	4b09      	ldr	r3, [pc, #36]	@ (80038a4 <HAL_RCC_OscConfig+0x93c>)
 8003880:	68db      	ldr	r3, [r3, #12]
 8003882:	4a08      	ldr	r2, [pc, #32]	@ (80038a4 <HAL_RCC_OscConfig+0x93c>)
 8003884:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003888:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800388a:	f7fe fbb3 	bl	8001ff4 <HAL_GetTick>
 800388e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003890:	e00e      	b.n	80038b0 <HAL_RCC_OscConfig+0x948>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003892:	f7fe fbaf 	bl	8001ff4 <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	2b02      	cmp	r3, #2
 800389e:	d907      	bls.n	80038b0 <HAL_RCC_OscConfig+0x948>
              {
                return HAL_TIMEOUT;
 80038a0:	2303      	movs	r3, #3
 80038a2:	e05a      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
 80038a4:	40021000 	.word	0x40021000
 80038a8:	080088bc 	.word	0x080088bc
 80038ac:	f99d808c 	.word	0xf99d808c
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038b0:	4b2c      	ldr	r3, [pc, #176]	@ (8003964 <HAL_RCC_OscConfig+0x9fc>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d0ea      	beq.n	8003892 <HAL_RCC_OscConfig+0x92a>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80038bc:	e04c      	b.n	8003958 <HAL_RCC_OscConfig+0x9f0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e04b      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038c2:	4b28      	ldr	r3, [pc, #160]	@ (8003964 <HAL_RCC_OscConfig+0x9fc>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d144      	bne.n	8003958 <HAL_RCC_OscConfig+0x9f0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80038ce:	4b25      	ldr	r3, [pc, #148]	@ (8003964 <HAL_RCC_OscConfig+0x9fc>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a24      	ldr	r2, [pc, #144]	@ (8003964 <HAL_RCC_OscConfig+0x9fc>)
 80038d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038d8:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80038da:	4b22      	ldr	r3, [pc, #136]	@ (8003964 <HAL_RCC_OscConfig+0x9fc>)
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	4a21      	ldr	r2, [pc, #132]	@ (8003964 <HAL_RCC_OscConfig+0x9fc>)
 80038e0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80038e4:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80038e6:	f7fe fb85 	bl	8001ff4 <HAL_GetTick>
 80038ea:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038ec:	e008      	b.n	8003900 <HAL_RCC_OscConfig+0x998>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038ee:	f7fe fb81 	bl	8001ff4 <HAL_GetTick>
 80038f2:	4602      	mov	r2, r0
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	1ad3      	subs	r3, r2, r3
 80038f8:	2b02      	cmp	r3, #2
 80038fa:	d901      	bls.n	8003900 <HAL_RCC_OscConfig+0x998>
            {
              return HAL_TIMEOUT;
 80038fc:	2303      	movs	r3, #3
 80038fe:	e02c      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003900:	4b18      	ldr	r3, [pc, #96]	@ (8003964 <HAL_RCC_OscConfig+0x9fc>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d0f0      	beq.n	80038ee <HAL_RCC_OscConfig+0x986>
 800390c:	e024      	b.n	8003958 <HAL_RCC_OscConfig+0x9f0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800390e:	69bb      	ldr	r3, [r7, #24]
 8003910:	2b0c      	cmp	r3, #12
 8003912:	d01f      	beq.n	8003954 <HAL_RCC_OscConfig+0x9ec>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003914:	4b13      	ldr	r3, [pc, #76]	@ (8003964 <HAL_RCC_OscConfig+0x9fc>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a12      	ldr	r2, [pc, #72]	@ (8003964 <HAL_RCC_OscConfig+0x9fc>)
 800391a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800391e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003920:	f7fe fb68 	bl	8001ff4 <HAL_GetTick>
 8003924:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003926:	e008      	b.n	800393a <HAL_RCC_OscConfig+0x9d2>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003928:	f7fe fb64 	bl	8001ff4 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b02      	cmp	r3, #2
 8003934:	d901      	bls.n	800393a <HAL_RCC_OscConfig+0x9d2>
          {
            return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e00f      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800393a:	4b0a      	ldr	r3, [pc, #40]	@ (8003964 <HAL_RCC_OscConfig+0x9fc>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d1f0      	bne.n	8003928 <HAL_RCC_OscConfig+0x9c0>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003946:	4b07      	ldr	r3, [pc, #28]	@ (8003964 <HAL_RCC_OscConfig+0x9fc>)
 8003948:	68da      	ldr	r2, [r3, #12]
 800394a:	4906      	ldr	r1, [pc, #24]	@ (8003964 <HAL_RCC_OscConfig+0x9fc>)
 800394c:	4b06      	ldr	r3, [pc, #24]	@ (8003968 <HAL_RCC_OscConfig+0xa00>)
 800394e:	4013      	ands	r3, r2
 8003950:	60cb      	str	r3, [r1, #12]
 8003952:	e001      	b.n	8003958 <HAL_RCC_OscConfig+0x9f0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e000      	b.n	800395a <HAL_RCC_OscConfig+0x9f2>
      }
    }
  }
  return HAL_OK;
 8003958:	2300      	movs	r3, #0
}
 800395a:	4618      	mov	r0, r3
 800395c:	3720      	adds	r7, #32
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	40021000 	.word	0x40021000
 8003968:	feeefffc 	.word	0xfeeefffc

0800396c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b084      	sub	sp, #16
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
 8003974:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d101      	bne.n	8003980 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e186      	b.n	8003c8e <HAL_RCC_ClockConfig+0x322>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d003      	beq.n	8003990 <HAL_RCC_ClockConfig+0x24>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	2b0f      	cmp	r3, #15
 800398e:	d904      	bls.n	800399a <HAL_RCC_ClockConfig+0x2e>
 8003990:	f240 4159 	movw	r1, #1113	@ 0x459
 8003994:	4882      	ldr	r0, [pc, #520]	@ (8003ba0 <HAL_RCC_ClockConfig+0x234>)
 8003996:	f7fd fdc7 	bl	8001528 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d010      	beq.n	80039c2 <HAL_RCC_ClockConfig+0x56>
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d00d      	beq.n	80039c2 <HAL_RCC_ClockConfig+0x56>
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	d00a      	beq.n	80039c2 <HAL_RCC_ClockConfig+0x56>
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	2b03      	cmp	r3, #3
 80039b0:	d007      	beq.n	80039c2 <HAL_RCC_ClockConfig+0x56>
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	2b04      	cmp	r3, #4
 80039b6:	d004      	beq.n	80039c2 <HAL_RCC_ClockConfig+0x56>
 80039b8:	f240 415a 	movw	r1, #1114	@ 0x45a
 80039bc:	4878      	ldr	r0, [pc, #480]	@ (8003ba0 <HAL_RCC_ClockConfig+0x234>)
 80039be:	f7fd fdb3 	bl	8001528 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80039c2:	4b78      	ldr	r3, [pc, #480]	@ (8003ba4 <HAL_RCC_ClockConfig+0x238>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0307 	and.w	r3, r3, #7
 80039ca:	683a      	ldr	r2, [r7, #0]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d910      	bls.n	80039f2 <HAL_RCC_ClockConfig+0x86>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039d0:	4b74      	ldr	r3, [pc, #464]	@ (8003ba4 <HAL_RCC_ClockConfig+0x238>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f023 0207 	bic.w	r2, r3, #7
 80039d8:	4972      	ldr	r1, [pc, #456]	@ (8003ba4 <HAL_RCC_ClockConfig+0x238>)
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	4313      	orrs	r3, r2
 80039de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039e0:	4b70      	ldr	r3, [pc, #448]	@ (8003ba4 <HAL_RCC_ClockConfig+0x238>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 0307 	and.w	r3, r3, #7
 80039e8:	683a      	ldr	r2, [r7, #0]
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d001      	beq.n	80039f2 <HAL_RCC_ClockConfig+0x86>
    {
      return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e14d      	b.n	8003c8e <HAL_RCC_ClockConfig+0x322>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0302 	and.w	r3, r3, #2
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d039      	beq.n	8003a72 <HAL_RCC_ClockConfig+0x106>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d024      	beq.n	8003a50 <HAL_RCC_ClockConfig+0xe4>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	2b80      	cmp	r3, #128	@ 0x80
 8003a0c:	d020      	beq.n	8003a50 <HAL_RCC_ClockConfig+0xe4>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	2b90      	cmp	r3, #144	@ 0x90
 8003a14:	d01c      	beq.n	8003a50 <HAL_RCC_ClockConfig+0xe4>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	2ba0      	cmp	r3, #160	@ 0xa0
 8003a1c:	d018      	beq.n	8003a50 <HAL_RCC_ClockConfig+0xe4>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	2bb0      	cmp	r3, #176	@ 0xb0
 8003a24:	d014      	beq.n	8003a50 <HAL_RCC_ClockConfig+0xe4>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8003a2c:	d010      	beq.n	8003a50 <HAL_RCC_ClockConfig+0xe4>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	689b      	ldr	r3, [r3, #8]
 8003a32:	2bd0      	cmp	r3, #208	@ 0xd0
 8003a34:	d00c      	beq.n	8003a50 <HAL_RCC_ClockConfig+0xe4>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	2be0      	cmp	r3, #224	@ 0xe0
 8003a3c:	d008      	beq.n	8003a50 <HAL_RCC_ClockConfig+0xe4>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	2bf0      	cmp	r3, #240	@ 0xf0
 8003a44:	d004      	beq.n	8003a50 <HAL_RCC_ClockConfig+0xe4>
 8003a46:	f240 4172 	movw	r1, #1138	@ 0x472
 8003a4a:	4855      	ldr	r0, [pc, #340]	@ (8003ba0 <HAL_RCC_ClockConfig+0x234>)
 8003a4c:	f7fd fd6c 	bl	8001528 <assert_failed>

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	689a      	ldr	r2, [r3, #8]
 8003a54:	4b54      	ldr	r3, [pc, #336]	@ (8003ba8 <HAL_RCC_ClockConfig+0x23c>)
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d908      	bls.n	8003a72 <HAL_RCC_ClockConfig+0x106>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a60:	4b51      	ldr	r3, [pc, #324]	@ (8003ba8 <HAL_RCC_ClockConfig+0x23c>)
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	494e      	ldr	r1, [pc, #312]	@ (8003ba8 <HAL_RCC_ClockConfig+0x23c>)
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0301 	and.w	r3, r3, #1
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d061      	beq.n	8003b42 <HAL_RCC_ClockConfig+0x1d6>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d010      	beq.n	8003aa8 <HAL_RCC_ClockConfig+0x13c>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d00c      	beq.n	8003aa8 <HAL_RCC_ClockConfig+0x13c>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d008      	beq.n	8003aa8 <HAL_RCC_ClockConfig+0x13c>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	2b03      	cmp	r3, #3
 8003a9c:	d004      	beq.n	8003aa8 <HAL_RCC_ClockConfig+0x13c>
 8003a9e:	f240 417d 	movw	r1, #1149	@ 0x47d
 8003aa2:	483f      	ldr	r0, [pc, #252]	@ (8003ba0 <HAL_RCC_ClockConfig+0x234>)
 8003aa4:	f7fd fd40 	bl	8001528 <assert_failed>

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	2b03      	cmp	r3, #3
 8003aae:	d107      	bne.n	8003ac0 <HAL_RCC_ClockConfig+0x154>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ab0:	4b3d      	ldr	r3, [pc, #244]	@ (8003ba8 <HAL_RCC_ClockConfig+0x23c>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d121      	bne.n	8003b00 <HAL_RCC_ClockConfig+0x194>
      {
        return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	e0e6      	b.n	8003c8e <HAL_RCC_ClockConfig+0x322>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d107      	bne.n	8003ad8 <HAL_RCC_ClockConfig+0x16c>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003ac8:	4b37      	ldr	r3, [pc, #220]	@ (8003ba8 <HAL_RCC_ClockConfig+0x23c>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d115      	bne.n	8003b00 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e0da      	b.n	8003c8e <HAL_RCC_ClockConfig+0x322>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	685b      	ldr	r3, [r3, #4]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d107      	bne.n	8003af0 <HAL_RCC_ClockConfig+0x184>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ae0:	4b31      	ldr	r3, [pc, #196]	@ (8003ba8 <HAL_RCC_ClockConfig+0x23c>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0302 	and.w	r3, r3, #2
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d109      	bne.n	8003b00 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	e0ce      	b.n	8003c8e <HAL_RCC_ClockConfig+0x322>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003af0:	4b2d      	ldr	r3, [pc, #180]	@ (8003ba8 <HAL_RCC_ClockConfig+0x23c>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d101      	bne.n	8003b00 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	e0c6      	b.n	8003c8e <HAL_RCC_ClockConfig+0x322>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b00:	4b29      	ldr	r3, [pc, #164]	@ (8003ba8 <HAL_RCC_ClockConfig+0x23c>)
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	f023 0203 	bic.w	r2, r3, #3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	4926      	ldr	r1, [pc, #152]	@ (8003ba8 <HAL_RCC_ClockConfig+0x23c>)
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b12:	f7fe fa6f 	bl	8001ff4 <HAL_GetTick>
 8003b16:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b18:	e00a      	b.n	8003b30 <HAL_RCC_ClockConfig+0x1c4>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b1a:	f7fe fa6b 	bl	8001ff4 <HAL_GetTick>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	1ad3      	subs	r3, r2, r3
 8003b24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d901      	bls.n	8003b30 <HAL_RCC_ClockConfig+0x1c4>
      {
        return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e0ae      	b.n	8003c8e <HAL_RCC_ClockConfig+0x322>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b30:	4b1d      	ldr	r3, [pc, #116]	@ (8003ba8 <HAL_RCC_ClockConfig+0x23c>)
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	f003 020c 	and.w	r2, r3, #12
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	009b      	lsls	r3, r3, #2
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d1eb      	bne.n	8003b1a <HAL_RCC_ClockConfig+0x1ae>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d010      	beq.n	8003b70 <HAL_RCC_ClockConfig+0x204>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	689a      	ldr	r2, [r3, #8]
 8003b52:	4b15      	ldr	r3, [pc, #84]	@ (8003ba8 <HAL_RCC_ClockConfig+0x23c>)
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d208      	bcs.n	8003b70 <HAL_RCC_ClockConfig+0x204>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b5e:	4b12      	ldr	r3, [pc, #72]	@ (8003ba8 <HAL_RCC_ClockConfig+0x23c>)
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	490f      	ldr	r1, [pc, #60]	@ (8003ba8 <HAL_RCC_ClockConfig+0x23c>)
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b70:	4b0c      	ldr	r3, [pc, #48]	@ (8003ba4 <HAL_RCC_ClockConfig+0x238>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 0307 	and.w	r3, r3, #7
 8003b78:	683a      	ldr	r2, [r7, #0]
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d216      	bcs.n	8003bac <HAL_RCC_ClockConfig+0x240>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b7e:	4b09      	ldr	r3, [pc, #36]	@ (8003ba4 <HAL_RCC_ClockConfig+0x238>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f023 0207 	bic.w	r2, r3, #7
 8003b86:	4907      	ldr	r1, [pc, #28]	@ (8003ba4 <HAL_RCC_ClockConfig+0x238>)
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b8e:	4b05      	ldr	r3, [pc, #20]	@ (8003ba4 <HAL_RCC_ClockConfig+0x238>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0307 	and.w	r3, r3, #7
 8003b96:	683a      	ldr	r2, [r7, #0]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d007      	beq.n	8003bac <HAL_RCC_ClockConfig+0x240>
    {
      return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e076      	b.n	8003c8e <HAL_RCC_ClockConfig+0x322>
 8003ba0:	080088bc 	.word	0x080088bc
 8003ba4:	40022000 	.word	0x40022000
 8003ba8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 0304 	and.w	r3, r3, #4
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d025      	beq.n	8003c04 <HAL_RCC_ClockConfig+0x298>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d018      	beq.n	8003bf2 <HAL_RCC_ClockConfig+0x286>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bc8:	d013      	beq.n	8003bf2 <HAL_RCC_ClockConfig+0x286>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003bd2:	d00e      	beq.n	8003bf2 <HAL_RCC_ClockConfig+0x286>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003bdc:	d009      	beq.n	8003bf2 <HAL_RCC_ClockConfig+0x286>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003be6:	d004      	beq.n	8003bf2 <HAL_RCC_ClockConfig+0x286>
 8003be8:	f240 41f5 	movw	r1, #1269	@ 0x4f5
 8003bec:	482a      	ldr	r0, [pc, #168]	@ (8003c98 <HAL_RCC_ClockConfig+0x32c>)
 8003bee:	f7fd fc9b 	bl	8001528 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bf2:	4b2a      	ldr	r3, [pc, #168]	@ (8003c9c <HAL_RCC_ClockConfig+0x330>)
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	68db      	ldr	r3, [r3, #12]
 8003bfe:	4927      	ldr	r1, [pc, #156]	@ (8003c9c <HAL_RCC_ClockConfig+0x330>)
 8003c00:	4313      	orrs	r3, r2
 8003c02:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0308 	and.w	r3, r3, #8
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d026      	beq.n	8003c5e <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	691b      	ldr	r3, [r3, #16]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d018      	beq.n	8003c4a <HAL_RCC_ClockConfig+0x2de>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	691b      	ldr	r3, [r3, #16]
 8003c1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c20:	d013      	beq.n	8003c4a <HAL_RCC_ClockConfig+0x2de>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	691b      	ldr	r3, [r3, #16]
 8003c26:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8003c2a:	d00e      	beq.n	8003c4a <HAL_RCC_ClockConfig+0x2de>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	691b      	ldr	r3, [r3, #16]
 8003c30:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003c34:	d009      	beq.n	8003c4a <HAL_RCC_ClockConfig+0x2de>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c3e:	d004      	beq.n	8003c4a <HAL_RCC_ClockConfig+0x2de>
 8003c40:	f240 41fc 	movw	r1, #1276	@ 0x4fc
 8003c44:	4814      	ldr	r0, [pc, #80]	@ (8003c98 <HAL_RCC_ClockConfig+0x32c>)
 8003c46:	f7fd fc6f 	bl	8001528 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c4a:	4b14      	ldr	r3, [pc, #80]	@ (8003c9c <HAL_RCC_ClockConfig+0x330>)
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	691b      	ldr	r3, [r3, #16]
 8003c56:	00db      	lsls	r3, r3, #3
 8003c58:	4910      	ldr	r1, [pc, #64]	@ (8003c9c <HAL_RCC_ClockConfig+0x330>)
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c5e:	f000 f825 	bl	8003cac <HAL_RCC_GetSysClockFreq>
 8003c62:	4602      	mov	r2, r0
 8003c64:	4b0d      	ldr	r3, [pc, #52]	@ (8003c9c <HAL_RCC_ClockConfig+0x330>)
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	091b      	lsrs	r3, r3, #4
 8003c6a:	f003 030f 	and.w	r3, r3, #15
 8003c6e:	490c      	ldr	r1, [pc, #48]	@ (8003ca0 <HAL_RCC_ClockConfig+0x334>)
 8003c70:	5ccb      	ldrb	r3, [r1, r3]
 8003c72:	f003 031f 	and.w	r3, r3, #31
 8003c76:	fa22 f303 	lsr.w	r3, r2, r3
 8003c7a:	4a0a      	ldr	r2, [pc, #40]	@ (8003ca4 <HAL_RCC_ClockConfig+0x338>)
 8003c7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8003ca8 <HAL_RCC_ClockConfig+0x33c>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4618      	mov	r0, r3
 8003c84:	f7fe f966 	bl	8001f54 <HAL_InitTick>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	72fb      	strb	r3, [r7, #11]

  return status;
 8003c8c:	7afb      	ldrb	r3, [r7, #11]
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3710      	adds	r7, #16
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	bf00      	nop
 8003c98:	080088bc 	.word	0x080088bc
 8003c9c:	40021000 	.word	0x40021000
 8003ca0:	08008a18 	.word	0x08008a18
 8003ca4:	20000004 	.word	0x20000004
 8003ca8:	20000008 	.word	0x20000008

08003cac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b089      	sub	sp, #36	@ 0x24
 8003cb0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	61fb      	str	r3, [r7, #28]
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cba:	4b3e      	ldr	r3, [pc, #248]	@ (8003db4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f003 030c 	and.w	r3, r3, #12
 8003cc2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cc4:	4b3b      	ldr	r3, [pc, #236]	@ (8003db4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cc6:	68db      	ldr	r3, [r3, #12]
 8003cc8:	f003 0303 	and.w	r3, r3, #3
 8003ccc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d005      	beq.n	8003ce0 <HAL_RCC_GetSysClockFreq+0x34>
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	2b0c      	cmp	r3, #12
 8003cd8:	d121      	bne.n	8003d1e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d11e      	bne.n	8003d1e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003ce0:	4b34      	ldr	r3, [pc, #208]	@ (8003db4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 0308 	and.w	r3, r3, #8
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d107      	bne.n	8003cfc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003cec:	4b31      	ldr	r3, [pc, #196]	@ (8003db4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cf2:	0a1b      	lsrs	r3, r3, #8
 8003cf4:	f003 030f 	and.w	r3, r3, #15
 8003cf8:	61fb      	str	r3, [r7, #28]
 8003cfa:	e005      	b.n	8003d08 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003cfc:	4b2d      	ldr	r3, [pc, #180]	@ (8003db4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	091b      	lsrs	r3, r3, #4
 8003d02:	f003 030f 	and.w	r3, r3, #15
 8003d06:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003d08:	4a2b      	ldr	r2, [pc, #172]	@ (8003db8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d10:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d10d      	bne.n	8003d34 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003d1c:	e00a      	b.n	8003d34 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	2b04      	cmp	r3, #4
 8003d22:	d102      	bne.n	8003d2a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003d24:	4b25      	ldr	r3, [pc, #148]	@ (8003dbc <HAL_RCC_GetSysClockFreq+0x110>)
 8003d26:	61bb      	str	r3, [r7, #24]
 8003d28:	e004      	b.n	8003d34 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	2b08      	cmp	r3, #8
 8003d2e:	d101      	bne.n	8003d34 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d30:	4b23      	ldr	r3, [pc, #140]	@ (8003dc0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d32:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003d34:	693b      	ldr	r3, [r7, #16]
 8003d36:	2b0c      	cmp	r3, #12
 8003d38:	d134      	bne.n	8003da4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d3a:	4b1e      	ldr	r3, [pc, #120]	@ (8003db4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d3c:	68db      	ldr	r3, [r3, #12]
 8003d3e:	f003 0303 	and.w	r3, r3, #3
 8003d42:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	2b02      	cmp	r3, #2
 8003d48:	d003      	beq.n	8003d52 <HAL_RCC_GetSysClockFreq+0xa6>
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	2b03      	cmp	r3, #3
 8003d4e:	d003      	beq.n	8003d58 <HAL_RCC_GetSysClockFreq+0xac>
 8003d50:	e005      	b.n	8003d5e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003d52:	4b1a      	ldr	r3, [pc, #104]	@ (8003dbc <HAL_RCC_GetSysClockFreq+0x110>)
 8003d54:	617b      	str	r3, [r7, #20]
      break;
 8003d56:	e005      	b.n	8003d64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003d58:	4b19      	ldr	r3, [pc, #100]	@ (8003dc0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d5a:	617b      	str	r3, [r7, #20]
      break;
 8003d5c:	e002      	b.n	8003d64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	617b      	str	r3, [r7, #20]
      break;
 8003d62:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d64:	4b13      	ldr	r3, [pc, #76]	@ (8003db4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	091b      	lsrs	r3, r3, #4
 8003d6a:	f003 0307 	and.w	r3, r3, #7
 8003d6e:	3301      	adds	r3, #1
 8003d70:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003d72:	4b10      	ldr	r3, [pc, #64]	@ (8003db4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	0a1b      	lsrs	r3, r3, #8
 8003d78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d7c:	697a      	ldr	r2, [r7, #20]
 8003d7e:	fb03 f202 	mul.w	r2, r3, r2
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d88:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d8a:	4b0a      	ldr	r3, [pc, #40]	@ (8003db4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	0e5b      	lsrs	r3, r3, #25
 8003d90:	f003 0303 	and.w	r3, r3, #3
 8003d94:	3301      	adds	r3, #1
 8003d96:	005b      	lsls	r3, r3, #1
 8003d98:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003d9a:	697a      	ldr	r2, [r7, #20]
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003da2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003da4:	69bb      	ldr	r3, [r7, #24]
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3724      	adds	r7, #36	@ 0x24
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
 8003db2:	bf00      	nop
 8003db4:	40021000 	.word	0x40021000
 8003db8:	08008a30 	.word	0x08008a30
 8003dbc:	00f42400 	.word	0x00f42400
 8003dc0:	007a1200 	.word	0x007a1200

08003dc4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003dc8:	4b03      	ldr	r3, [pc, #12]	@ (8003dd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003dca:	681b      	ldr	r3, [r3, #0]
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr
 8003dd6:	bf00      	nop
 8003dd8:	20000004 	.word	0x20000004

08003ddc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003de0:	f7ff fff0 	bl	8003dc4 <HAL_RCC_GetHCLKFreq>
 8003de4:	4602      	mov	r2, r0
 8003de6:	4b06      	ldr	r3, [pc, #24]	@ (8003e00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	0a1b      	lsrs	r3, r3, #8
 8003dec:	f003 0307 	and.w	r3, r3, #7
 8003df0:	4904      	ldr	r1, [pc, #16]	@ (8003e04 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003df2:	5ccb      	ldrb	r3, [r1, r3]
 8003df4:	f003 031f 	and.w	r3, r3, #31
 8003df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	40021000 	.word	0x40021000
 8003e04:	08008a28 	.word	0x08008a28

08003e08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003e0c:	f7ff ffda 	bl	8003dc4 <HAL_RCC_GetHCLKFreq>
 8003e10:	4602      	mov	r2, r0
 8003e12:	4b06      	ldr	r3, [pc, #24]	@ (8003e2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	0adb      	lsrs	r3, r3, #11
 8003e18:	f003 0307 	and.w	r3, r3, #7
 8003e1c:	4904      	ldr	r1, [pc, #16]	@ (8003e30 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003e1e:	5ccb      	ldrb	r3, [r1, r3]
 8003e20:	f003 031f 	and.w	r3, r3, #31
 8003e24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	40021000 	.word	0x40021000
 8003e30:	08008a28 	.word	0x08008a28

08003e34 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b086      	sub	sp, #24
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003e40:	4b2a      	ldr	r3, [pc, #168]	@ (8003eec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d003      	beq.n	8003e54 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003e4c:	f7ff f81c 	bl	8002e88 <HAL_PWREx_GetVoltageRange>
 8003e50:	6178      	str	r0, [r7, #20]
 8003e52:	e014      	b.n	8003e7e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e54:	4b25      	ldr	r3, [pc, #148]	@ (8003eec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e58:	4a24      	ldr	r2, [pc, #144]	@ (8003eec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e60:	4b22      	ldr	r3, [pc, #136]	@ (8003eec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e68:	60fb      	str	r3, [r7, #12]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003e6c:	f7ff f80c 	bl	8002e88 <HAL_PWREx_GetVoltageRange>
 8003e70:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003e72:	4b1e      	ldr	r3, [pc, #120]	@ (8003eec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e76:	4a1d      	ldr	r2, [pc, #116]	@ (8003eec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e7c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e84:	d10b      	bne.n	8003e9e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2b80      	cmp	r3, #128	@ 0x80
 8003e8a:	d919      	bls.n	8003ec0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003e90:	d902      	bls.n	8003e98 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e92:	2302      	movs	r3, #2
 8003e94:	613b      	str	r3, [r7, #16]
 8003e96:	e013      	b.n	8003ec0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e98:	2301      	movs	r3, #1
 8003e9a:	613b      	str	r3, [r7, #16]
 8003e9c:	e010      	b.n	8003ec0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2b80      	cmp	r3, #128	@ 0x80
 8003ea2:	d902      	bls.n	8003eaa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003ea4:	2303      	movs	r3, #3
 8003ea6:	613b      	str	r3, [r7, #16]
 8003ea8:	e00a      	b.n	8003ec0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2b80      	cmp	r3, #128	@ 0x80
 8003eae:	d102      	bne.n	8003eb6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	613b      	str	r3, [r7, #16]
 8003eb4:	e004      	b.n	8003ec0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2b70      	cmp	r3, #112	@ 0x70
 8003eba:	d101      	bne.n	8003ec0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8003ef0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f023 0207 	bic.w	r2, r3, #7
 8003ec8:	4909      	ldr	r1, [pc, #36]	@ (8003ef0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003ed0:	4b07      	ldr	r3, [pc, #28]	@ (8003ef0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0307 	and.w	r3, r3, #7
 8003ed8:	693a      	ldr	r2, [r7, #16]
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d001      	beq.n	8003ee2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e000      	b.n	8003ee4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003ee2:	2300      	movs	r3, #0
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3718      	adds	r7, #24
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	40021000 	.word	0x40021000
 8003ef0:	40022000 	.word	0x40022000

08003ef4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b086      	sub	sp, #24
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003efc:	2300      	movs	r3, #0
 8003efe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003f00:	2300      	movs	r3, #0
 8003f02:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d004      	beq.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f18:	d303      	bcc.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x2e>
 8003f1a:	21c9      	movs	r1, #201	@ 0xc9
 8003f1c:	4889      	ldr	r0, [pc, #548]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003f1e:	f7fd fb03 	bl	8001528 <assert_failed>

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d058      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d012      	beq.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x68>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f3a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f3e:	d00d      	beq.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x68>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f44:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f48:	d008      	beq.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x68>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f4e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003f52:	d003      	beq.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x68>
 8003f54:	21d1      	movs	r1, #209	@ 0xd1
 8003f56:	487b      	ldr	r0, [pc, #492]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003f58:	f7fd fae6 	bl	8001528 <assert_failed>

    switch(PeriphClkInit->Sai1ClockSelection)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f60:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003f64:	d02a      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0xc8>
 8003f66:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003f6a:	d824      	bhi.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
 8003f6c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f70:	d008      	beq.n	8003f84 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003f72:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f76:	d81e      	bhi.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d00a      	beq.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8003f7c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f80:	d010      	beq.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xb0>
 8003f82:	e018      	b.n	8003fb6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f84:	4b70      	ldr	r3, [pc, #448]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	4a6f      	ldr	r2, [pc, #444]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003f8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f8e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f90:	e015      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0xca>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	3304      	adds	r3, #4
 8003f96:	2100      	movs	r1, #0
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f000 fc69 	bl	8004870 <RCCEx_PLLSAI1_Config>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003fa2:	e00c      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0xca>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	3320      	adds	r3, #32
 8003fa8:	2100      	movs	r1, #0
 8003faa:	4618      	mov	r0, r3
 8003fac:	f000 fde0 	bl	8004b70 <RCCEx_PLLSAI2_Config>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003fb4:	e003      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0xca>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	74fb      	strb	r3, [r7, #19]
      break;
 8003fba:	e000      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0xca>
      break;
 8003fbc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fbe:	7cfb      	ldrb	r3, [r7, #19]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d10b      	bne.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003fc4:	4b60      	ldr	r3, [pc, #384]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fca:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003fd2:	495d      	ldr	r1, [pc, #372]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003fda:	e001      	b.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fdc:	7cfb      	ldrb	r3, [r7, #19]
 8003fde:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d059      	beq.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d013      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x128>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ff8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ffc:	d00e      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x128>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004002:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004006:	d009      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x128>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800400c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004010:	d004      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x128>
 8004012:	f240 110f 	movw	r1, #271	@ 0x10f
 8004016:	484b      	ldr	r0, [pc, #300]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004018:	f7fd fa86 	bl	8001528 <assert_failed>

    switch(PeriphClkInit->Sai2ClockSelection)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004020:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004024:	d02a      	beq.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x188>
 8004026:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800402a:	d824      	bhi.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x182>
 800402c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004030:	d008      	beq.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x150>
 8004032:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004036:	d81e      	bhi.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8004038:	2b00      	cmp	r3, #0
 800403a:	d00a      	beq.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800403c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004040:	d010      	beq.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x170>
 8004042:	e018      	b.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004044:	4b40      	ldr	r3, [pc, #256]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	4a3f      	ldr	r2, [pc, #252]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800404a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800404e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004050:	e015      	b.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	3304      	adds	r3, #4
 8004056:	2100      	movs	r1, #0
 8004058:	4618      	mov	r0, r3
 800405a:	f000 fc09 	bl	8004870 <RCCEx_PLLSAI1_Config>
 800405e:	4603      	mov	r3, r0
 8004060:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004062:	e00c      	b.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x18a>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	3320      	adds	r3, #32
 8004068:	2100      	movs	r1, #0
 800406a:	4618      	mov	r0, r3
 800406c:	f000 fd80 	bl	8004b70 <RCCEx_PLLSAI2_Config>
 8004070:	4603      	mov	r3, r0
 8004072:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004074:	e003      	b.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x18a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	74fb      	strb	r3, [r7, #19]
      break;
 800407a:	e000      	b.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x18a>
      break;
 800407c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800407e:	7cfb      	ldrb	r3, [r7, #19]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d10b      	bne.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004084:	4b30      	ldr	r3, [pc, #192]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800408a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004092:	492d      	ldr	r1, [pc, #180]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004094:	4313      	orrs	r3, r2
 8004096:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800409a:	e001      	b.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800409c:	7cfb      	ldrb	r3, [r7, #19]
 800409e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	f000 80c2 	beq.w	8004232 <HAL_RCCEx_PeriphCLKConfig+0x33e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040ae:	2300      	movs	r3, #0
 80040b0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d016      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040c6:	d010      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040d2:	d00a      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80040da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040de:	d004      	beq.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 80040e0:	f44f 71a2 	mov.w	r1, #324	@ 0x144
 80040e4:	4817      	ldr	r0, [pc, #92]	@ (8004144 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80040e6:	f7fd fa1f 	bl	8001528 <assert_failed>

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80040ea:	4b17      	ldr	r3, [pc, #92]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80040ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d101      	bne.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x206>
 80040f6:	2301      	movs	r3, #1
 80040f8:	e000      	b.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0x208>
 80040fa:	2300      	movs	r3, #0
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d00d      	beq.n	800411c <HAL_RCCEx_PeriphCLKConfig+0x228>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004100:	4b11      	ldr	r3, [pc, #68]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004104:	4a10      	ldr	r2, [pc, #64]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004106:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800410a:	6593      	str	r3, [r2, #88]	@ 0x58
 800410c:	4b0e      	ldr	r3, [pc, #56]	@ (8004148 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800410e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004110:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004114:	60bb      	str	r3, [r7, #8]
 8004116:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004118:	2301      	movs	r3, #1
 800411a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800411c:	4b0b      	ldr	r3, [pc, #44]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a0a      	ldr	r2, [pc, #40]	@ (800414c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004122:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004126:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004128:	f7fd ff64 	bl	8001ff4 <HAL_GetTick>
 800412c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800412e:	e00f      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004130:	f7fd ff60 	bl	8001ff4 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b02      	cmp	r3, #2
 800413c:	d908      	bls.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x25c>
      {
        ret = HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	74fb      	strb	r3, [r7, #19]
        break;
 8004142:	e00b      	b.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x268>
 8004144:	080088f4 	.word	0x080088f4
 8004148:	40021000 	.word	0x40021000
 800414c:	40007000 	.word	0x40007000
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004150:	4b30      	ldr	r3, [pc, #192]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004158:	2b00      	cmp	r3, #0
 800415a:	d0e9      	beq.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x23c>
      }
    }

    if(ret == HAL_OK)
 800415c:	7cfb      	ldrb	r3, [r7, #19]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d15c      	bne.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004162:	4b2d      	ldr	r3, [pc, #180]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8004164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004168:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800416c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d01f      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800417a:	697a      	ldr	r2, [r7, #20]
 800417c:	429a      	cmp	r2, r3
 800417e:	d019      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004180:	4b25      	ldr	r3, [pc, #148]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8004182:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004186:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800418a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800418c:	4b22      	ldr	r3, [pc, #136]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800418e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004192:	4a21      	ldr	r2, [pc, #132]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8004194:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004198:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800419c:	4b1e      	ldr	r3, [pc, #120]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800419e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041a2:	4a1d      	ldr	r2, [pc, #116]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80041a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80041ac:	4a1a      	ldr	r2, [pc, #104]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	f003 0301 	and.w	r3, r3, #1
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d016      	beq.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x2f8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041be:	f7fd ff19 	bl	8001ff4 <HAL_GetTick>
 80041c2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041c4:	e00b      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041c6:	f7fd ff15 	bl	8001ff4 <HAL_GetTick>
 80041ca:	4602      	mov	r2, r0
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	1ad3      	subs	r3, r2, r3
 80041d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d902      	bls.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x2ea>
          {
            ret = HAL_TIMEOUT;
 80041d8:	2303      	movs	r3, #3
 80041da:	74fb      	strb	r3, [r7, #19]
            break;
 80041dc:	e006      	b.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x2f8>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041de:	4b0e      	ldr	r3, [pc, #56]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80041e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041e4:	f003 0302 	and.w	r3, r3, #2
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d0ec      	beq.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
          }
        }
      }

      if(ret == HAL_OK)
 80041ec:	7cfb      	ldrb	r3, [r7, #19]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d10c      	bne.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x318>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80041f2:	4b09      	ldr	r3, [pc, #36]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80041f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004202:	4905      	ldr	r1, [pc, #20]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8004204:	4313      	orrs	r3, r2
 8004206:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800420a:	e009      	b.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x32c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800420c:	7cfb      	ldrb	r3, [r7, #19]
 800420e:	74bb      	strb	r3, [r7, #18]
 8004210:	e006      	b.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x32c>
 8004212:	bf00      	nop
 8004214:	40007000 	.word	0x40007000
 8004218:	40021000 	.word	0x40021000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800421c:	7cfb      	ldrb	r3, [r7, #19]
 800421e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004220:	7c7b      	ldrb	r3, [r7, #17]
 8004222:	2b01      	cmp	r3, #1
 8004224:	d105      	bne.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004226:	4b8d      	ldr	r3, [pc, #564]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8004228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800422a:	4a8c      	ldr	r2, [pc, #560]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800422c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004230:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f003 0301 	and.w	r3, r3, #1
 800423a:	2b00      	cmp	r3, #0
 800423c:	d01f      	beq.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004242:	2b00      	cmp	r3, #0
 8004244:	d010      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800424a:	2b01      	cmp	r3, #1
 800424c:	d00c      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004252:	2b03      	cmp	r3, #3
 8004254:	d008      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x374>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800425a:	2b02      	cmp	r3, #2
 800425c:	d004      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x374>
 800425e:	f240 1199 	movw	r1, #409	@ 0x199
 8004262:	487f      	ldr	r0, [pc, #508]	@ (8004460 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8004264:	f7fd f960 	bl	8001528 <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004268:	4b7c      	ldr	r3, [pc, #496]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800426a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800426e:	f023 0203 	bic.w	r2, r3, #3
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004276:	4979      	ldr	r1, [pc, #484]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8004278:	4313      	orrs	r3, r2
 800427a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0302 	and.w	r3, r3, #2
 8004286:	2b00      	cmp	r3, #0
 8004288:	d01f      	beq.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x3d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800428e:	2b00      	cmp	r3, #0
 8004290:	d010      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004296:	2b04      	cmp	r3, #4
 8004298:	d00c      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800429e:	2b0c      	cmp	r3, #12
 80042a0:	d008      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042a6:	2b08      	cmp	r3, #8
 80042a8:	d004      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80042aa:	f240 11a3 	movw	r1, #419	@ 0x1a3
 80042ae:	486c      	ldr	r0, [pc, #432]	@ (8004460 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 80042b0:	f7fd f93a 	bl	8001528 <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80042b4:	4b69      	ldr	r3, [pc, #420]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80042b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ba:	f023 020c 	bic.w	r2, r3, #12
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042c2:	4966      	ldr	r1, [pc, #408]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80042c4:	4313      	orrs	r3, r2
 80042c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f003 0304 	and.w	r3, r3, #4
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d01f      	beq.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d010      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e2:	2b10      	cmp	r3, #16
 80042e4:	d00c      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ea:	2b30      	cmp	r3, #48	@ 0x30
 80042ec:	d008      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f2:	2b20      	cmp	r3, #32
 80042f4:	d004      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 80042f6:	f240 11af 	movw	r1, #431	@ 0x1af
 80042fa:	4859      	ldr	r0, [pc, #356]	@ (8004460 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 80042fc:	f7fd f914 	bl	8001528 <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004300:	4b56      	ldr	r3, [pc, #344]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8004302:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004306:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430e:	4953      	ldr	r1, [pc, #332]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8004310:	4313      	orrs	r3, r2
 8004312:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0308 	and.w	r3, r3, #8
 800431e:	2b00      	cmp	r3, #0
 8004320:	d01f      	beq.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x46e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004326:	2b00      	cmp	r3, #0
 8004328:	d010      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x458>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800432e:	2b40      	cmp	r3, #64	@ 0x40
 8004330:	d00c      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x458>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004336:	2bc0      	cmp	r3, #192	@ 0xc0
 8004338:	d008      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x458>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800433e:	2b80      	cmp	r3, #128	@ 0x80
 8004340:	d004      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x458>
 8004342:	f240 11bd 	movw	r1, #445	@ 0x1bd
 8004346:	4846      	ldr	r0, [pc, #280]	@ (8004460 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 8004348:	f7fd f8ee 	bl	8001528 <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800434c:	4b43      	ldr	r3, [pc, #268]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800434e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004352:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800435a:	4940      	ldr	r1, [pc, #256]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800435c:	4313      	orrs	r3, r2
 800435e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0310 	and.w	r3, r3, #16
 800436a:	2b00      	cmp	r3, #0
 800436c:	d022      	beq.n	80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004372:	2b00      	cmp	r3, #0
 8004374:	d013      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800437a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800437e:	d00e      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004384:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004388:	d009      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800438e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004392:	d004      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x4aa>
 8004394:	f240 11cb 	movw	r1, #459	@ 0x1cb
 8004398:	4831      	ldr	r0, [pc, #196]	@ (8004460 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800439a:	f7fd f8c5 	bl	8001528 <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800439e:	4b2f      	ldr	r3, [pc, #188]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80043a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043ac:	492b      	ldr	r1, [pc, #172]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80043ae:	4313      	orrs	r3, r2
 80043b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 0320 	and.w	r3, r3, #32
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d022      	beq.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x512>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d013      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043d0:	d00e      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043d6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80043da:	d009      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043e4:	d004      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 80043e6:	f240 11d7 	movw	r1, #471	@ 0x1d7
 80043ea:	481d      	ldr	r0, [pc, #116]	@ (8004460 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 80043ec:	f7fd f89c 	bl	8001528 <assert_failed>

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80043f0:	4b1a      	ldr	r3, [pc, #104]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80043f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043f6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043fe:	4917      	ldr	r1, [pc, #92]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8004400:	4313      	orrs	r3, r2
 8004402:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800440e:	2b00      	cmp	r3, #0
 8004410:	d028      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004416:	2b00      	cmp	r3, #0
 8004418:	d013      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800441e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004422:	d00e      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004428:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800442c:	d009      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004432:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004436:	d004      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x54e>
 8004438:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 800443c:	4808      	ldr	r0, [pc, #32]	@ (8004460 <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 800443e:	f7fd f873 	bl	8001528 <assert_failed>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004442:	4b06      	ldr	r3, [pc, #24]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8004444:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004448:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004450:	4902      	ldr	r1, [pc, #8]	@ (800445c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8004452:	4313      	orrs	r3, r2
 8004454:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004458:	e004      	b.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x570>
 800445a:	bf00      	nop
 800445c:	40021000 	.word	0x40021000
 8004460:	080088f4 	.word	0x080088f4
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800446c:	2b00      	cmp	r3, #0
 800446e:	d022      	beq.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004474:	2b00      	cmp	r3, #0
 8004476:	d013      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800447c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004480:	d00e      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004486:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800448a:	d009      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004490:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004494:	d004      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8004496:	f240 11e7 	movw	r1, #487	@ 0x1e7
 800449a:	489e      	ldr	r0, [pc, #632]	@ (8004714 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800449c:	f7fd f844 	bl	8001528 <assert_failed>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80044a0:	4b9d      	ldr	r3, [pc, #628]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80044a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044ae:	499a      	ldr	r1, [pc, #616]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d01d      	beq.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x60a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d00e      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044d2:	d009      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044dc:	d004      	beq.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 80044de:	f240 11ef 	movw	r1, #495	@ 0x1ef
 80044e2:	488c      	ldr	r0, [pc, #560]	@ (8004714 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 80044e4:	f7fd f820 	bl	8001528 <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80044e8:	4b8b      	ldr	r3, [pc, #556]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80044ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044ee:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044f6:	4988      	ldr	r1, [pc, #544]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80044f8:	4313      	orrs	r3, r2
 80044fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004506:	2b00      	cmp	r3, #0
 8004508:	d01d      	beq.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x652>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800450e:	2b00      	cmp	r3, #0
 8004510:	d00e      	beq.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004516:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800451a:	d009      	beq.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004520:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004524:	d004      	beq.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x63c>
 8004526:	f240 11fb 	movw	r1, #507	@ 0x1fb
 800452a:	487a      	ldr	r0, [pc, #488]	@ (8004714 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 800452c:	f7fc fffc 	bl	8001528 <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004530:	4b79      	ldr	r3, [pc, #484]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8004532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004536:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800453e:	4976      	ldr	r1, [pc, #472]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8004540:	4313      	orrs	r3, r2
 8004542:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800454e:	2b00      	cmp	r3, #0
 8004550:	d01d      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00e      	beq.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800455e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004562:	d009      	beq.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004568:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800456c:	d004      	beq.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x684>
 800456e:	f240 2107 	movw	r1, #519	@ 0x207
 8004572:	4868      	ldr	r0, [pc, #416]	@ (8004714 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8004574:	f7fc ffd8 	bl	8001528 <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004578:	4b67      	ldr	r3, [pc, #412]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800457a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800457e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004586:	4964      	ldr	r1, [pc, #400]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8004588:	4313      	orrs	r3, r2
 800458a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004596:	2b00      	cmp	r3, #0
 8004598:	d040      	beq.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d013      	beq.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045aa:	d00e      	beq.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045b4:	d009      	beq.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045ba:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80045be:	d004      	beq.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 80045c0:	f44f 7108 	mov.w	r1, #544	@ 0x220
 80045c4:	4853      	ldr	r0, [pc, #332]	@ (8004714 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 80045c6:	f7fc ffaf 	bl	8001528 <assert_failed>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80045ca:	4b53      	ldr	r3, [pc, #332]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80045cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045d0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045d8:	494f      	ldr	r1, [pc, #316]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80045da:	4313      	orrs	r3, r2
 80045dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045e8:	d106      	bne.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x704>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045ea:	4b4b      	ldr	r3, [pc, #300]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80045ec:	68db      	ldr	r3, [r3, #12]
 80045ee:	4a4a      	ldr	r2, [pc, #296]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80045f0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045f4:	60d3      	str	r3, [r2, #12]
 80045f6:	e011      	b.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004600:	d10c      	bne.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x728>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	3304      	adds	r3, #4
 8004606:	2101      	movs	r1, #1
 8004608:	4618      	mov	r0, r3
 800460a:	f000 f931 	bl	8004870 <RCCEx_PLLSAI1_Config>
 800460e:	4603      	mov	r3, r0
 8004610:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004612:	7cfb      	ldrb	r3, [r7, #19]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d001      	beq.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x728>
        {
          /* set overall return value */
          status = ret;
 8004618:	7cfb      	ldrb	r3, [r7, #19]
 800461a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004624:	2b00      	cmp	r3, #0
 8004626:	d040      	beq.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x7b6>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800462c:	2b00      	cmp	r3, #0
 800462e:	d013      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x764>
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004634:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004638:	d00e      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800463e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004642:	d009      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x764>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004648:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800464c:	d004      	beq.n	8004658 <HAL_RCCEx_PeriphCLKConfig+0x764>
 800464e:	f240 2141 	movw	r1, #577	@ 0x241
 8004652:	4830      	ldr	r0, [pc, #192]	@ (8004714 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 8004654:	f7fc ff68 	bl	8001528 <assert_failed>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004658:	4b2f      	ldr	r3, [pc, #188]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800465a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800465e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004666:	492c      	ldr	r1, [pc, #176]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8004668:	4313      	orrs	r3, r2
 800466a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004672:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004676:	d106      	bne.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x792>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004678:	4b27      	ldr	r3, [pc, #156]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800467a:	68db      	ldr	r3, [r3, #12]
 800467c:	4a26      	ldr	r2, [pc, #152]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800467e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004682:	60d3      	str	r3, [r2, #12]
 8004684:	e011      	b.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800468a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800468e:	d10c      	bne.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x7b6>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	3304      	adds	r3, #4
 8004694:	2101      	movs	r1, #1
 8004696:	4618      	mov	r0, r3
 8004698:	f000 f8ea 	bl	8004870 <RCCEx_PLLSAI1_Config>
 800469c:	4603      	mov	r3, r0
 800469e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80046a0:	7cfb      	ldrb	r3, [r7, #19]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d001      	beq.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x7b6>
      {
        /* set overall return value */
        status = ret;
 80046a6:	7cfb      	ldrb	r3, [r7, #19]
 80046a8:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d044      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d013      	beq.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046c2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80046c6:	d00e      	beq.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046cc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046d0:	d009      	beq.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046d6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80046da:	d004      	beq.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
 80046dc:	f240 2166 	movw	r1, #614	@ 0x266
 80046e0:	480c      	ldr	r0, [pc, #48]	@ (8004714 <HAL_RCCEx_PeriphCLKConfig+0x820>)
 80046e2:	f7fc ff21 	bl	8001528 <assert_failed>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80046e6:	4b0c      	ldr	r3, [pc, #48]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80046e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ec:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046f4:	4908      	ldr	r1, [pc, #32]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004700:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004704:	d10a      	bne.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x828>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004706:	4b04      	ldr	r3, [pc, #16]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	4a03      	ldr	r2, [pc, #12]	@ (8004718 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 800470c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004710:	60d3      	str	r3, [r2, #12]
 8004712:	e015      	b.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 8004714:	080088f4 	.word	0x080088f4
 8004718:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004720:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004724:	d10c      	bne.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	3304      	adds	r3, #4
 800472a:	2101      	movs	r1, #1
 800472c:	4618      	mov	r0, r3
 800472e:	f000 f89f 	bl	8004870 <RCCEx_PLLSAI1_Config>
 8004732:	4603      	mov	r3, r0
 8004734:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004736:	7cfb      	ldrb	r3, [r7, #19]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d001      	beq.n	8004740 <HAL_RCCEx_PeriphCLKConfig+0x84c>
      {
        /* set overall return value */
        status = ret;
 800473c:	7cfb      	ldrb	r3, [r7, #19]
 800473e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004748:	2b00      	cmp	r3, #0
 800474a:	d047      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x8e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004750:	2b00      	cmp	r3, #0
 8004752:	d013      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x888>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004758:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800475c:	d00e      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x888>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004762:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004766:	d009      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x888>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800476c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004770:	d004      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x888>
 8004772:	f240 2186 	movw	r1, #646	@ 0x286
 8004776:	483c      	ldr	r0, [pc, #240]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 8004778:	f7fc fed6 	bl	8001528 <assert_failed>

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800477c:	4b3b      	ldr	r3, [pc, #236]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800477e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004782:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800478a:	4938      	ldr	r1, [pc, #224]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 800478c:	4313      	orrs	r3, r2
 800478e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004796:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800479a:	d10d      	bne.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	3304      	adds	r3, #4
 80047a0:	2102      	movs	r1, #2
 80047a2:	4618      	mov	r0, r3
 80047a4:	f000 f864 	bl	8004870 <RCCEx_PLLSAI1_Config>
 80047a8:	4603      	mov	r3, r0
 80047aa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047ac:	7cfb      	ldrb	r3, [r7, #19]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d014      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 80047b2:	7cfb      	ldrb	r3, [r7, #19]
 80047b4:	74bb      	strb	r3, [r7, #18]
 80047b6:	e011      	b.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80047bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047c0:	d10c      	bne.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	3320      	adds	r3, #32
 80047c6:	2102      	movs	r1, #2
 80047c8:	4618      	mov	r0, r3
 80047ca:	f000 f9d1 	bl	8004b70 <RCCEx_PLLSAI2_Config>
 80047ce:	4603      	mov	r3, r0
 80047d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047d2:	7cfb      	ldrb	r3, [r7, #19]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d001      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      {
        /* set overall return value */
        status = ret;
 80047d8:	7cfb      	ldrb	r3, [r7, #19]
 80047da:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d018      	beq.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x926>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d009      	beq.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x910>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047f8:	d004      	beq.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x910>
 80047fa:	f240 21b6 	movw	r1, #694	@ 0x2b6
 80047fe:	481a      	ldr	r0, [pc, #104]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 8004800:	f7fc fe92 	bl	8001528 <assert_failed>

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004804:	4b19      	ldr	r3, [pc, #100]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 8004806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800480a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004812:	4916      	ldr	r1, [pc, #88]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 8004814:	4313      	orrs	r3, r2
 8004816:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d01b      	beq.n	800485e <HAL_RCCEx_PeriphCLKConfig+0x96a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800482c:	2b00      	cmp	r3, #0
 800482e:	d00a      	beq.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x952>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004836:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800483a:	d004      	beq.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x952>
 800483c:	f44f 7131 	mov.w	r1, #708	@ 0x2c4
 8004840:	4809      	ldr	r0, [pc, #36]	@ (8004868 <HAL_RCCEx_PeriphCLKConfig+0x974>)
 8004842:	f7fc fe71 	bl	8001528 <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004846:	4b09      	ldr	r3, [pc, #36]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 8004848:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800484c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004856:	4905      	ldr	r1, [pc, #20]	@ (800486c <HAL_RCCEx_PeriphCLKConfig+0x978>)
 8004858:	4313      	orrs	r3, r2
 800485a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800485e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004860:	4618      	mov	r0, r3
 8004862:	3718      	adds	r7, #24
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}
 8004868:	080088f4 	.word	0x080088f4
 800486c:	40021000 	.word	0x40021000

08004870 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	b084      	sub	sp, #16
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
 8004878:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800487a:	2300      	movs	r3, #0
 800487c:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d010      	beq.n	80048a8 <RCCEx_PLLSAI1_Config+0x38>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	2b01      	cmp	r3, #1
 800488c:	d00c      	beq.n	80048a8 <RCCEx_PLLSAI1_Config+0x38>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	2b02      	cmp	r3, #2
 8004894:	d008      	beq.n	80048a8 <RCCEx_PLLSAI1_Config+0x38>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	2b03      	cmp	r3, #3
 800489c:	d004      	beq.n	80048a8 <RCCEx_PLLSAI1_Config+0x38>
 800489e:	f640 3162 	movw	r1, #2914	@ 0xb62
 80048a2:	4887      	ldr	r0, [pc, #540]	@ (8004ac0 <RCCEx_PLLSAI1_Config+0x250>)
 80048a4:	f7fc fe40 	bl	8001528 <assert_failed>
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d003      	beq.n	80048b8 <RCCEx_PLLSAI1_Config+0x48>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	2b08      	cmp	r3, #8
 80048b6:	d904      	bls.n	80048c2 <RCCEx_PLLSAI1_Config+0x52>
 80048b8:	f640 3163 	movw	r1, #2915	@ 0xb63
 80048bc:	4880      	ldr	r0, [pc, #512]	@ (8004ac0 <RCCEx_PLLSAI1_Config+0x250>)
 80048be:	f7fc fe33 	bl	8001528 <assert_failed>
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	2b07      	cmp	r3, #7
 80048c8:	d903      	bls.n	80048d2 <RCCEx_PLLSAI1_Config+0x62>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	2b56      	cmp	r3, #86	@ 0x56
 80048d0:	d904      	bls.n	80048dc <RCCEx_PLLSAI1_Config+0x6c>
 80048d2:	f640 3164 	movw	r1, #2916	@ 0xb64
 80048d6:	487a      	ldr	r0, [pc, #488]	@ (8004ac0 <RCCEx_PLLSAI1_Config+0x250>)
 80048d8:	f7fc fe26 	bl	8001528 <assert_failed>
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	699b      	ldr	r3, [r3, #24]
 80048e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d10b      	bne.n	8004900 <RCCEx_PLLSAI1_Config+0x90>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	699b      	ldr	r3, [r3, #24]
 80048ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d105      	bne.n	8004900 <RCCEx_PLLSAI1_Config+0x90>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	699b      	ldr	r3, [r3, #24]
 80048f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d007      	beq.n	8004910 <RCCEx_PLLSAI1_Config+0xa0>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	699b      	ldr	r3, [r3, #24]
 8004904:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 8004908:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800490c:	2b00      	cmp	r3, #0
 800490e:	d004      	beq.n	800491a <RCCEx_PLLSAI1_Config+0xaa>
 8004910:	f640 3165 	movw	r1, #2917	@ 0xb65
 8004914:	486a      	ldr	r0, [pc, #424]	@ (8004ac0 <RCCEx_PLLSAI1_Config+0x250>)
 8004916:	f7fc fe07 	bl	8001528 <assert_failed>

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800491a:	4b6a      	ldr	r3, [pc, #424]	@ (8004ac4 <RCCEx_PLLSAI1_Config+0x254>)
 800491c:	68db      	ldr	r3, [r3, #12]
 800491e:	f003 0303 	and.w	r3, r3, #3
 8004922:	2b00      	cmp	r3, #0
 8004924:	d018      	beq.n	8004958 <RCCEx_PLLSAI1_Config+0xe8>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004926:	4b67      	ldr	r3, [pc, #412]	@ (8004ac4 <RCCEx_PLLSAI1_Config+0x254>)
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	f003 0203 	and.w	r2, r3, #3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	429a      	cmp	r2, r3
 8004934:	d10d      	bne.n	8004952 <RCCEx_PLLSAI1_Config+0xe2>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
       ||
 800493a:	2b00      	cmp	r3, #0
 800493c:	d009      	beq.n	8004952 <RCCEx_PLLSAI1_Config+0xe2>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800493e:	4b61      	ldr	r3, [pc, #388]	@ (8004ac4 <RCCEx_PLLSAI1_Config+0x254>)
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	091b      	lsrs	r3, r3, #4
 8004944:	f003 0307 	and.w	r3, r3, #7
 8004948:	1c5a      	adds	r2, r3, #1
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
       ||
 800494e:	429a      	cmp	r2, r3
 8004950:	d047      	beq.n	80049e2 <RCCEx_PLLSAI1_Config+0x172>
#endif
      )
    {
      status = HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	73fb      	strb	r3, [r7, #15]
 8004956:	e044      	b.n	80049e2 <RCCEx_PLLSAI1_Config+0x172>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2b03      	cmp	r3, #3
 800495e:	d018      	beq.n	8004992 <RCCEx_PLLSAI1_Config+0x122>
 8004960:	2b03      	cmp	r3, #3
 8004962:	d825      	bhi.n	80049b0 <RCCEx_PLLSAI1_Config+0x140>
 8004964:	2b01      	cmp	r3, #1
 8004966:	d002      	beq.n	800496e <RCCEx_PLLSAI1_Config+0xfe>
 8004968:	2b02      	cmp	r3, #2
 800496a:	d009      	beq.n	8004980 <RCCEx_PLLSAI1_Config+0x110>
 800496c:	e020      	b.n	80049b0 <RCCEx_PLLSAI1_Config+0x140>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800496e:	4b55      	ldr	r3, [pc, #340]	@ (8004ac4 <RCCEx_PLLSAI1_Config+0x254>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0302 	and.w	r3, r3, #2
 8004976:	2b00      	cmp	r3, #0
 8004978:	d11d      	bne.n	80049b6 <RCCEx_PLLSAI1_Config+0x146>
      {
        status = HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800497e:	e01a      	b.n	80049b6 <RCCEx_PLLSAI1_Config+0x146>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004980:	4b50      	ldr	r3, [pc, #320]	@ (8004ac4 <RCCEx_PLLSAI1_Config+0x254>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004988:	2b00      	cmp	r3, #0
 800498a:	d116      	bne.n	80049ba <RCCEx_PLLSAI1_Config+0x14a>
      {
        status = HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004990:	e013      	b.n	80049ba <RCCEx_PLLSAI1_Config+0x14a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004992:	4b4c      	ldr	r3, [pc, #304]	@ (8004ac4 <RCCEx_PLLSAI1_Config+0x254>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d10f      	bne.n	80049be <RCCEx_PLLSAI1_Config+0x14e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800499e:	4b49      	ldr	r3, [pc, #292]	@ (8004ac4 <RCCEx_PLLSAI1_Config+0x254>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d109      	bne.n	80049be <RCCEx_PLLSAI1_Config+0x14e>
        {
          status = HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80049ae:	e006      	b.n	80049be <RCCEx_PLLSAI1_Config+0x14e>
    default:
      status = HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	73fb      	strb	r3, [r7, #15]
      break;
 80049b4:	e004      	b.n	80049c0 <RCCEx_PLLSAI1_Config+0x150>
      break;
 80049b6:	bf00      	nop
 80049b8:	e002      	b.n	80049c0 <RCCEx_PLLSAI1_Config+0x150>
      break;
 80049ba:	bf00      	nop
 80049bc:	e000      	b.n	80049c0 <RCCEx_PLLSAI1_Config+0x150>
      break;
 80049be:	bf00      	nop
    }

    if(status == HAL_OK)
 80049c0:	7bfb      	ldrb	r3, [r7, #15]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d10d      	bne.n	80049e2 <RCCEx_PLLSAI1_Config+0x172>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80049c6:	4b3f      	ldr	r3, [pc, #252]	@ (8004ac4 <RCCEx_PLLSAI1_Config+0x254>)
 80049c8:	68db      	ldr	r3, [r3, #12]
 80049ca:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6819      	ldr	r1, [r3, #0]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	3b01      	subs	r3, #1
 80049d8:	011b      	lsls	r3, r3, #4
 80049da:	430b      	orrs	r3, r1
 80049dc:	4939      	ldr	r1, [pc, #228]	@ (8004ac4 <RCCEx_PLLSAI1_Config+0x254>)
 80049de:	4313      	orrs	r3, r2
 80049e0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80049e2:	7bfb      	ldrb	r3, [r7, #15]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	f040 80ba 	bne.w	8004b5e <RCCEx_PLLSAI1_Config+0x2ee>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80049ea:	4b36      	ldr	r3, [pc, #216]	@ (8004ac4 <RCCEx_PLLSAI1_Config+0x254>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a35      	ldr	r2, [pc, #212]	@ (8004ac4 <RCCEx_PLLSAI1_Config+0x254>)
 80049f0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80049f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049f6:	f7fd fafd 	bl	8001ff4 <HAL_GetTick>
 80049fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80049fc:	e009      	b.n	8004a12 <RCCEx_PLLSAI1_Config+0x1a2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80049fe:	f7fd faf9 	bl	8001ff4 <HAL_GetTick>
 8004a02:	4602      	mov	r2, r0
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	1ad3      	subs	r3, r2, r3
 8004a08:	2b02      	cmp	r3, #2
 8004a0a:	d902      	bls.n	8004a12 <RCCEx_PLLSAI1_Config+0x1a2>
      {
        status = HAL_TIMEOUT;
 8004a0c:	2303      	movs	r3, #3
 8004a0e:	73fb      	strb	r3, [r7, #15]
        break;
 8004a10:	e005      	b.n	8004a1e <RCCEx_PLLSAI1_Config+0x1ae>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004a12:	4b2c      	ldr	r3, [pc, #176]	@ (8004ac4 <RCCEx_PLLSAI1_Config+0x254>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d1ef      	bne.n	80049fe <RCCEx_PLLSAI1_Config+0x18e>
      }
    }

    if(status == HAL_OK)
 8004a1e:	7bfb      	ldrb	r3, [r7, #15]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	f040 809c 	bne.w	8004b5e <RCCEx_PLLSAI1_Config+0x2ee>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d11e      	bne.n	8004a6a <RCCEx_PLLSAI1_Config+0x1fa>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	68db      	ldr	r3, [r3, #12]
 8004a30:	2b07      	cmp	r3, #7
 8004a32:	d008      	beq.n	8004a46 <RCCEx_PLLSAI1_Config+0x1d6>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	68db      	ldr	r3, [r3, #12]
 8004a38:	2b11      	cmp	r3, #17
 8004a3a:	d004      	beq.n	8004a46 <RCCEx_PLLSAI1_Config+0x1d6>
 8004a3c:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8004a40:	481f      	ldr	r0, [pc, #124]	@ (8004ac0 <RCCEx_PLLSAI1_Config+0x250>)
 8004a42:	f7fc fd71 	bl	8001528 <assert_failed>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004a46:	4b1f      	ldr	r3, [pc, #124]	@ (8004ac4 <RCCEx_PLLSAI1_Config+0x254>)
 8004a48:	691b      	ldr	r3, [r3, #16]
 8004a4a:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004a4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a52:	687a      	ldr	r2, [r7, #4]
 8004a54:	6892      	ldr	r2, [r2, #8]
 8004a56:	0211      	lsls	r1, r2, #8
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	68d2      	ldr	r2, [r2, #12]
 8004a5c:	0912      	lsrs	r2, r2, #4
 8004a5e:	0452      	lsls	r2, r2, #17
 8004a60:	430a      	orrs	r2, r1
 8004a62:	4918      	ldr	r1, [pc, #96]	@ (8004ac4 <RCCEx_PLLSAI1_Config+0x254>)
 8004a64:	4313      	orrs	r3, r2
 8004a66:	610b      	str	r3, [r1, #16]
 8004a68:	e055      	b.n	8004b16 <RCCEx_PLLSAI1_Config+0x2a6>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d12b      	bne.n	8004ac8 <RCCEx_PLLSAI1_Config+0x258>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	691b      	ldr	r3, [r3, #16]
 8004a74:	2b02      	cmp	r3, #2
 8004a76:	d010      	beq.n	8004a9a <RCCEx_PLLSAI1_Config+0x22a>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	691b      	ldr	r3, [r3, #16]
 8004a7c:	2b04      	cmp	r3, #4
 8004a7e:	d00c      	beq.n	8004a9a <RCCEx_PLLSAI1_Config+0x22a>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	691b      	ldr	r3, [r3, #16]
 8004a84:	2b06      	cmp	r3, #6
 8004a86:	d008      	beq.n	8004a9a <RCCEx_PLLSAI1_Config+0x22a>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	691b      	ldr	r3, [r3, #16]
 8004a8c:	2b08      	cmp	r3, #8
 8004a8e:	d004      	beq.n	8004a9a <RCCEx_PLLSAI1_Config+0x22a>
 8004a90:	f640 31dc 	movw	r1, #3036	@ 0xbdc
 8004a94:	480a      	ldr	r0, [pc, #40]	@ (8004ac0 <RCCEx_PLLSAI1_Config+0x250>)
 8004a96:	f7fc fd47 	bl	8001528 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8004ac4 <RCCEx_PLLSAI1_Config+0x254>)
 8004a9c:	691b      	ldr	r3, [r3, #16]
 8004a9e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004aa2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004aa6:	687a      	ldr	r2, [r7, #4]
 8004aa8:	6892      	ldr	r2, [r2, #8]
 8004aaa:	0211      	lsls	r1, r2, #8
 8004aac:	687a      	ldr	r2, [r7, #4]
 8004aae:	6912      	ldr	r2, [r2, #16]
 8004ab0:	0852      	lsrs	r2, r2, #1
 8004ab2:	3a01      	subs	r2, #1
 8004ab4:	0552      	lsls	r2, r2, #21
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	4902      	ldr	r1, [pc, #8]	@ (8004ac4 <RCCEx_PLLSAI1_Config+0x254>)
 8004aba:	4313      	orrs	r3, r2
 8004abc:	610b      	str	r3, [r1, #16]
 8004abe:	e02a      	b.n	8004b16 <RCCEx_PLLSAI1_Config+0x2a6>
 8004ac0:	080088f4 	.word	0x080088f4
 8004ac4:	40021000 	.word	0x40021000
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	695b      	ldr	r3, [r3, #20]
 8004acc:	2b02      	cmp	r3, #2
 8004ace:	d010      	beq.n	8004af2 <RCCEx_PLLSAI1_Config+0x282>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	695b      	ldr	r3, [r3, #20]
 8004ad4:	2b04      	cmp	r3, #4
 8004ad6:	d00c      	beq.n	8004af2 <RCCEx_PLLSAI1_Config+0x282>
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	695b      	ldr	r3, [r3, #20]
 8004adc:	2b06      	cmp	r3, #6
 8004ade:	d008      	beq.n	8004af2 <RCCEx_PLLSAI1_Config+0x282>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	695b      	ldr	r3, [r3, #20]
 8004ae4:	2b08      	cmp	r3, #8
 8004ae6:	d004      	beq.n	8004af2 <RCCEx_PLLSAI1_Config+0x282>
 8004ae8:	f640 31ee 	movw	r1, #3054	@ 0xbee
 8004aec:	481e      	ldr	r0, [pc, #120]	@ (8004b68 <RCCEx_PLLSAI1_Config+0x2f8>)
 8004aee:	f7fc fd1b 	bl	8001528 <assert_failed>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004af2:	4b1e      	ldr	r3, [pc, #120]	@ (8004b6c <RCCEx_PLLSAI1_Config+0x2fc>)
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004afa:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004afe:	687a      	ldr	r2, [r7, #4]
 8004b00:	6892      	ldr	r2, [r2, #8]
 8004b02:	0211      	lsls	r1, r2, #8
 8004b04:	687a      	ldr	r2, [r7, #4]
 8004b06:	6952      	ldr	r2, [r2, #20]
 8004b08:	0852      	lsrs	r2, r2, #1
 8004b0a:	3a01      	subs	r2, #1
 8004b0c:	0652      	lsls	r2, r2, #25
 8004b0e:	430a      	orrs	r2, r1
 8004b10:	4916      	ldr	r1, [pc, #88]	@ (8004b6c <RCCEx_PLLSAI1_Config+0x2fc>)
 8004b12:	4313      	orrs	r3, r2
 8004b14:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004b16:	4b15      	ldr	r3, [pc, #84]	@ (8004b6c <RCCEx_PLLSAI1_Config+0x2fc>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a14      	ldr	r2, [pc, #80]	@ (8004b6c <RCCEx_PLLSAI1_Config+0x2fc>)
 8004b1c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004b20:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b22:	f7fd fa67 	bl	8001ff4 <HAL_GetTick>
 8004b26:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004b28:	e009      	b.n	8004b3e <RCCEx_PLLSAI1_Config+0x2ce>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b2a:	f7fd fa63 	bl	8001ff4 <HAL_GetTick>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	1ad3      	subs	r3, r2, r3
 8004b34:	2b02      	cmp	r3, #2
 8004b36:	d902      	bls.n	8004b3e <RCCEx_PLLSAI1_Config+0x2ce>
        {
          status = HAL_TIMEOUT;
 8004b38:	2303      	movs	r3, #3
 8004b3a:	73fb      	strb	r3, [r7, #15]
          break;
 8004b3c:	e005      	b.n	8004b4a <RCCEx_PLLSAI1_Config+0x2da>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8004b6c <RCCEx_PLLSAI1_Config+0x2fc>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d0ef      	beq.n	8004b2a <RCCEx_PLLSAI1_Config+0x2ba>
        }
      }

      if(status == HAL_OK)
 8004b4a:	7bfb      	ldrb	r3, [r7, #15]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d106      	bne.n	8004b5e <RCCEx_PLLSAI1_Config+0x2ee>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004b50:	4b06      	ldr	r3, [pc, #24]	@ (8004b6c <RCCEx_PLLSAI1_Config+0x2fc>)
 8004b52:	691a      	ldr	r2, [r3, #16]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	699b      	ldr	r3, [r3, #24]
 8004b58:	4904      	ldr	r1, [pc, #16]	@ (8004b6c <RCCEx_PLLSAI1_Config+0x2fc>)
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004b5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	3710      	adds	r7, #16
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}
 8004b68:	080088f4 	.word	0x080088f4
 8004b6c:	40021000 	.word	0x40021000

08004b70 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b084      	sub	sp, #16
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
 8004b78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	73fb      	strb	r3, [r7, #15]

  /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
  /* P, Q and R dividers are verified in each specific divider case below */
  assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d010      	beq.n	8004ba8 <RCCEx_PLLSAI2_Config+0x38>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d00c      	beq.n	8004ba8 <RCCEx_PLLSAI2_Config+0x38>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	2b02      	cmp	r3, #2
 8004b94:	d008      	beq.n	8004ba8 <RCCEx_PLLSAI2_Config+0x38>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	2b03      	cmp	r3, #3
 8004b9c:	d004      	beq.n	8004ba8 <RCCEx_PLLSAI2_Config+0x38>
 8004b9e:	f640 412f 	movw	r1, #3119	@ 0xc2f
 8004ba2:	4896      	ldr	r0, [pc, #600]	@ (8004dfc <RCCEx_PLLSAI2_Config+0x28c>)
 8004ba4:	f7fc fcc0 	bl	8001528 <assert_failed>
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d003      	beq.n	8004bb8 <RCCEx_PLLSAI2_Config+0x48>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	2b08      	cmp	r3, #8
 8004bb6:	d904      	bls.n	8004bc2 <RCCEx_PLLSAI2_Config+0x52>
 8004bb8:	f44f 6143 	mov.w	r1, #3120	@ 0xc30
 8004bbc:	488f      	ldr	r0, [pc, #572]	@ (8004dfc <RCCEx_PLLSAI2_Config+0x28c>)
 8004bbe:	f7fc fcb3 	bl	8001528 <assert_failed>
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	2b07      	cmp	r3, #7
 8004bc8:	d903      	bls.n	8004bd2 <RCCEx_PLLSAI2_Config+0x62>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	2b56      	cmp	r3, #86	@ 0x56
 8004bd0:	d904      	bls.n	8004bdc <RCCEx_PLLSAI2_Config+0x6c>
 8004bd2:	f640 4131 	movw	r1, #3121	@ 0xc31
 8004bd6:	4889      	ldr	r0, [pc, #548]	@ (8004dfc <RCCEx_PLLSAI2_Config+0x28c>)
 8004bd8:	f7fc fca6 	bl	8001528 <assert_failed>
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	695b      	ldr	r3, [r3, #20]
 8004be0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d105      	bne.n	8004bf4 <RCCEx_PLLSAI2_Config+0x84>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	695b      	ldr	r3, [r3, #20]
 8004bec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d007      	beq.n	8004c04 <RCCEx_PLLSAI2_Config+0x94>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	695b      	ldr	r3, [r3, #20]
 8004bf8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004bfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d004      	beq.n	8004c0e <RCCEx_PLLSAI2_Config+0x9e>
 8004c04:	f640 4132 	movw	r1, #3122	@ 0xc32
 8004c08:	487c      	ldr	r0, [pc, #496]	@ (8004dfc <RCCEx_PLLSAI2_Config+0x28c>)
 8004c0a:	f7fc fc8d 	bl	8001528 <assert_failed>

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004c0e:	4b7c      	ldr	r3, [pc, #496]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	f003 0303 	and.w	r3, r3, #3
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d018      	beq.n	8004c4c <RCCEx_PLLSAI2_Config+0xdc>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004c1a:	4b79      	ldr	r3, [pc, #484]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	f003 0203 	and.w	r2, r3, #3
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d10d      	bne.n	8004c46 <RCCEx_PLLSAI2_Config+0xd6>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
       ||
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d009      	beq.n	8004c46 <RCCEx_PLLSAI2_Config+0xd6>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004c32:	4b73      	ldr	r3, [pc, #460]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004c34:	68db      	ldr	r3, [r3, #12]
 8004c36:	091b      	lsrs	r3, r3, #4
 8004c38:	f003 0307 	and.w	r3, r3, #7
 8004c3c:	1c5a      	adds	r2, r3, #1
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	685b      	ldr	r3, [r3, #4]
       ||
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d047      	beq.n	8004cd6 <RCCEx_PLLSAI2_Config+0x166>
#endif
      )
    {
      status = HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	73fb      	strb	r3, [r7, #15]
 8004c4a:	e044      	b.n	8004cd6 <RCCEx_PLLSAI2_Config+0x166>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	2b03      	cmp	r3, #3
 8004c52:	d018      	beq.n	8004c86 <RCCEx_PLLSAI2_Config+0x116>
 8004c54:	2b03      	cmp	r3, #3
 8004c56:	d825      	bhi.n	8004ca4 <RCCEx_PLLSAI2_Config+0x134>
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	d002      	beq.n	8004c62 <RCCEx_PLLSAI2_Config+0xf2>
 8004c5c:	2b02      	cmp	r3, #2
 8004c5e:	d009      	beq.n	8004c74 <RCCEx_PLLSAI2_Config+0x104>
 8004c60:	e020      	b.n	8004ca4 <RCCEx_PLLSAI2_Config+0x134>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c62:	4b67      	ldr	r3, [pc, #412]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 0302 	and.w	r3, r3, #2
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d11d      	bne.n	8004caa <RCCEx_PLLSAI2_Config+0x13a>
      {
        status = HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c72:	e01a      	b.n	8004caa <RCCEx_PLLSAI2_Config+0x13a>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004c74:	4b62      	ldr	r3, [pc, #392]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d116      	bne.n	8004cae <RCCEx_PLLSAI2_Config+0x13e>
      {
        status = HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c84:	e013      	b.n	8004cae <RCCEx_PLLSAI2_Config+0x13e>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004c86:	4b5e      	ldr	r3, [pc, #376]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d10f      	bne.n	8004cb2 <RCCEx_PLLSAI2_Config+0x142>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004c92:	4b5b      	ldr	r3, [pc, #364]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d109      	bne.n	8004cb2 <RCCEx_PLLSAI2_Config+0x142>
        {
          status = HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004ca2:	e006      	b.n	8004cb2 <RCCEx_PLLSAI2_Config+0x142>
    default:
      status = HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	73fb      	strb	r3, [r7, #15]
      break;
 8004ca8:	e004      	b.n	8004cb4 <RCCEx_PLLSAI2_Config+0x144>
      break;
 8004caa:	bf00      	nop
 8004cac:	e002      	b.n	8004cb4 <RCCEx_PLLSAI2_Config+0x144>
      break;
 8004cae:	bf00      	nop
 8004cb0:	e000      	b.n	8004cb4 <RCCEx_PLLSAI2_Config+0x144>
      break;
 8004cb2:	bf00      	nop
    }

    if(status == HAL_OK)
 8004cb4:	7bfb      	ldrb	r3, [r7, #15]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d10d      	bne.n	8004cd6 <RCCEx_PLLSAI2_Config+0x166>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004cba:	4b51      	ldr	r3, [pc, #324]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6819      	ldr	r1, [r3, #0]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	3b01      	subs	r3, #1
 8004ccc:	011b      	lsls	r3, r3, #4
 8004cce:	430b      	orrs	r3, r1
 8004cd0:	494b      	ldr	r1, [pc, #300]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004cd6:	7bfb      	ldrb	r3, [r7, #15]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	f040 808a 	bne.w	8004df2 <RCCEx_PLLSAI2_Config+0x282>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004cde:	4b48      	ldr	r3, [pc, #288]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a47      	ldr	r2, [pc, #284]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004ce4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ce8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cea:	f7fd f983 	bl	8001ff4 <HAL_GetTick>
 8004cee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004cf0:	e009      	b.n	8004d06 <RCCEx_PLLSAI2_Config+0x196>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004cf2:	f7fd f97f 	bl	8001ff4 <HAL_GetTick>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	1ad3      	subs	r3, r2, r3
 8004cfc:	2b02      	cmp	r3, #2
 8004cfe:	d902      	bls.n	8004d06 <RCCEx_PLLSAI2_Config+0x196>
      {
        status = HAL_TIMEOUT;
 8004d00:	2303      	movs	r3, #3
 8004d02:	73fb      	strb	r3, [r7, #15]
        break;
 8004d04:	e005      	b.n	8004d12 <RCCEx_PLLSAI2_Config+0x1a2>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004d06:	4b3e      	ldr	r3, [pc, #248]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d1ef      	bne.n	8004cf2 <RCCEx_PLLSAI2_Config+0x182>
      }
    }

    if(status == HAL_OK)
 8004d12:	7bfb      	ldrb	r3, [r7, #15]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d16c      	bne.n	8004df2 <RCCEx_PLLSAI2_Config+0x282>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d11e      	bne.n	8004d5c <RCCEx_PLLSAI2_Config+0x1ec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	2b07      	cmp	r3, #7
 8004d24:	d008      	beq.n	8004d38 <RCCEx_PLLSAI2_Config+0x1c8>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	2b11      	cmp	r3, #17
 8004d2c:	d004      	beq.n	8004d38 <RCCEx_PLLSAI2_Config+0x1c8>
 8004d2e:	f640 4185 	movw	r1, #3205	@ 0xc85
 8004d32:	4832      	ldr	r0, [pc, #200]	@ (8004dfc <RCCEx_PLLSAI2_Config+0x28c>)
 8004d34:	f7fc fbf8 	bl	8001528 <assert_failed>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004d38:	4b31      	ldr	r3, [pc, #196]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004d3a:	695b      	ldr	r3, [r3, #20]
 8004d3c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004d40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d44:	687a      	ldr	r2, [r7, #4]
 8004d46:	6892      	ldr	r2, [r2, #8]
 8004d48:	0211      	lsls	r1, r2, #8
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	68d2      	ldr	r2, [r2, #12]
 8004d4e:	0912      	lsrs	r2, r2, #4
 8004d50:	0452      	lsls	r2, r2, #17
 8004d52:	430a      	orrs	r2, r1
 8004d54:	492a      	ldr	r1, [pc, #168]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004d56:	4313      	orrs	r3, r2
 8004d58:	614b      	str	r3, [r1, #20]
 8004d5a:	e026      	b.n	8004daa <RCCEx_PLLSAI2_Config+0x23a>
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	691b      	ldr	r3, [r3, #16]
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d010      	beq.n	8004d86 <RCCEx_PLLSAI2_Config+0x216>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	691b      	ldr	r3, [r3, #16]
 8004d68:	2b04      	cmp	r3, #4
 8004d6a:	d00c      	beq.n	8004d86 <RCCEx_PLLSAI2_Config+0x216>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	691b      	ldr	r3, [r3, #16]
 8004d70:	2b06      	cmp	r3, #6
 8004d72:	d008      	beq.n	8004d86 <RCCEx_PLLSAI2_Config+0x216>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	691b      	ldr	r3, [r3, #16]
 8004d78:	2b08      	cmp	r3, #8
 8004d7a:	d004      	beq.n	8004d86 <RCCEx_PLLSAI2_Config+0x216>
 8004d7c:	f640 41bd 	movw	r1, #3261	@ 0xcbd
 8004d80:	481e      	ldr	r0, [pc, #120]	@ (8004dfc <RCCEx_PLLSAI2_Config+0x28c>)
 8004d82:	f7fc fbd1 	bl	8001528 <assert_failed>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004d86:	4b1e      	ldr	r3, [pc, #120]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004d88:	695b      	ldr	r3, [r3, #20]
 8004d8a:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004d8e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	6892      	ldr	r2, [r2, #8]
 8004d96:	0211      	lsls	r1, r2, #8
 8004d98:	687a      	ldr	r2, [r7, #4]
 8004d9a:	6912      	ldr	r2, [r2, #16]
 8004d9c:	0852      	lsrs	r2, r2, #1
 8004d9e:	3a01      	subs	r2, #1
 8004da0:	0652      	lsls	r2, r2, #25
 8004da2:	430a      	orrs	r2, r1
 8004da4:	4916      	ldr	r1, [pc, #88]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004da6:	4313      	orrs	r3, r2
 8004da8:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004daa:	4b15      	ldr	r3, [pc, #84]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a14      	ldr	r2, [pc, #80]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004db0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004db4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004db6:	f7fd f91d 	bl	8001ff4 <HAL_GetTick>
 8004dba:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004dbc:	e009      	b.n	8004dd2 <RCCEx_PLLSAI2_Config+0x262>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004dbe:	f7fd f919 	bl	8001ff4 <HAL_GetTick>
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	1ad3      	subs	r3, r2, r3
 8004dc8:	2b02      	cmp	r3, #2
 8004dca:	d902      	bls.n	8004dd2 <RCCEx_PLLSAI2_Config+0x262>
        {
          status = HAL_TIMEOUT;
 8004dcc:	2303      	movs	r3, #3
 8004dce:	73fb      	strb	r3, [r7, #15]
          break;
 8004dd0:	e005      	b.n	8004dde <RCCEx_PLLSAI2_Config+0x26e>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004dd2:	4b0b      	ldr	r3, [pc, #44]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d0ef      	beq.n	8004dbe <RCCEx_PLLSAI2_Config+0x24e>
        }
      }

      if(status == HAL_OK)
 8004dde:	7bfb      	ldrb	r3, [r7, #15]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d106      	bne.n	8004df2 <RCCEx_PLLSAI2_Config+0x282>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004de4:	4b06      	ldr	r3, [pc, #24]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004de6:	695a      	ldr	r2, [r3, #20]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	695b      	ldr	r3, [r3, #20]
 8004dec:	4904      	ldr	r1, [pc, #16]	@ (8004e00 <RCCEx_PLLSAI2_Config+0x290>)
 8004dee:	4313      	orrs	r3, r2
 8004df0:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004df2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	3710      	adds	r7, #16
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	080088f4 	.word	0x080088f4
 8004e00:	40021000 	.word	0x40021000

08004e04 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b084      	sub	sp, #16
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d101      	bne.n	8004e16 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	e1dd      	b.n	80051d2 <HAL_SPI_Init+0x3ce>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a7b      	ldr	r2, [pc, #492]	@ (8005008 <HAL_SPI_Init+0x204>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d00e      	beq.n	8004e3e <HAL_SPI_Init+0x3a>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a79      	ldr	r2, [pc, #484]	@ (800500c <HAL_SPI_Init+0x208>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d009      	beq.n	8004e3e <HAL_SPI_Init+0x3a>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a78      	ldr	r2, [pc, #480]	@ (8005010 <HAL_SPI_Init+0x20c>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d004      	beq.n	8004e3e <HAL_SPI_Init+0x3a>
 8004e34:	f240 1147 	movw	r1, #327	@ 0x147
 8004e38:	4876      	ldr	r0, [pc, #472]	@ (8005014 <HAL_SPI_Init+0x210>)
 8004e3a:	f7fc fb75 	bl	8001528 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d009      	beq.n	8004e5a <HAL_SPI_Init+0x56>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e4e:	d004      	beq.n	8004e5a <HAL_SPI_Init+0x56>
 8004e50:	f44f 71a4 	mov.w	r1, #328	@ 0x148
 8004e54:	486f      	ldr	r0, [pc, #444]	@ (8005014 <HAL_SPI_Init+0x210>)
 8004e56:	f7fc fb67 	bl	8001528 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d00e      	beq.n	8004e80 <HAL_SPI_Init+0x7c>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e6a:	d009      	beq.n	8004e80 <HAL_SPI_Init+0x7c>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e74:	d004      	beq.n	8004e80 <HAL_SPI_Init+0x7c>
 8004e76:	f240 1149 	movw	r1, #329	@ 0x149
 8004e7a:	4866      	ldr	r0, [pc, #408]	@ (8005014 <HAL_SPI_Init+0x210>)
 8004e7c:	f7fc fb54 	bl	8001528 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	68db      	ldr	r3, [r3, #12]
 8004e84:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004e88:	d040      	beq.n	8004f0c <HAL_SPI_Init+0x108>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 8004e92:	d03b      	beq.n	8004f0c <HAL_SPI_Init+0x108>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	f5b3 6f50 	cmp.w	r3, #3328	@ 0xd00
 8004e9c:	d036      	beq.n	8004f0c <HAL_SPI_Init+0x108>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ea6:	d031      	beq.n	8004f0c <HAL_SPI_Init+0x108>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	f5b3 6f30 	cmp.w	r3, #2816	@ 0xb00
 8004eb0:	d02c      	beq.n	8004f0c <HAL_SPI_Init+0x108>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004eba:	d027      	beq.n	8004f0c <HAL_SPI_Init+0x108>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	f5b3 6f10 	cmp.w	r3, #2304	@ 0x900
 8004ec4:	d022      	beq.n	8004f0c <HAL_SPI_Init+0x108>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	68db      	ldr	r3, [r3, #12]
 8004eca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ece:	d01d      	beq.n	8004f0c <HAL_SPI_Init+0x108>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004ed8:	d018      	beq.n	8004f0c <HAL_SPI_Init+0x108>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	68db      	ldr	r3, [r3, #12]
 8004ede:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004ee2:	d013      	beq.n	8004f0c <HAL_SPI_Init+0x108>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8004eec:	d00e      	beq.n	8004f0c <HAL_SPI_Init+0x108>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	68db      	ldr	r3, [r3, #12]
 8004ef2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ef6:	d009      	beq.n	8004f0c <HAL_SPI_Init+0x108>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	68db      	ldr	r3, [r3, #12]
 8004efc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f00:	d004      	beq.n	8004f0c <HAL_SPI_Init+0x108>
 8004f02:	f44f 71a5 	mov.w	r1, #330	@ 0x14a
 8004f06:	4843      	ldr	r0, [pc, #268]	@ (8005014 <HAL_SPI_Init+0x210>)
 8004f08:	f7fc fb0e 	bl	8001528 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	699b      	ldr	r3, [r3, #24]
 8004f10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f14:	d00d      	beq.n	8004f32 <HAL_SPI_Init+0x12e>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	699b      	ldr	r3, [r3, #24]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d009      	beq.n	8004f32 <HAL_SPI_Init+0x12e>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	699b      	ldr	r3, [r3, #24]
 8004f22:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004f26:	d004      	beq.n	8004f32 <HAL_SPI_Init+0x12e>
 8004f28:	f240 114b 	movw	r1, #331	@ 0x14b
 8004f2c:	4839      	ldr	r0, [pc, #228]	@ (8005014 <HAL_SPI_Init+0x210>)
 8004f2e:	f7fc fafb 	bl	8001528 <assert_failed>
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f36:	2b08      	cmp	r3, #8
 8004f38:	d008      	beq.n	8004f4c <HAL_SPI_Init+0x148>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d004      	beq.n	8004f4c <HAL_SPI_Init+0x148>
 8004f42:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 8004f46:	4833      	ldr	r0, [pc, #204]	@ (8005014 <HAL_SPI_Init+0x210>)
 8004f48:	f7fc faee 	bl	8001528 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	69db      	ldr	r3, [r3, #28]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d020      	beq.n	8004f96 <HAL_SPI_Init+0x192>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	69db      	ldr	r3, [r3, #28]
 8004f58:	2b08      	cmp	r3, #8
 8004f5a:	d01c      	beq.n	8004f96 <HAL_SPI_Init+0x192>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	69db      	ldr	r3, [r3, #28]
 8004f60:	2b10      	cmp	r3, #16
 8004f62:	d018      	beq.n	8004f96 <HAL_SPI_Init+0x192>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	69db      	ldr	r3, [r3, #28]
 8004f68:	2b18      	cmp	r3, #24
 8004f6a:	d014      	beq.n	8004f96 <HAL_SPI_Init+0x192>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	69db      	ldr	r3, [r3, #28]
 8004f70:	2b20      	cmp	r3, #32
 8004f72:	d010      	beq.n	8004f96 <HAL_SPI_Init+0x192>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	69db      	ldr	r3, [r3, #28]
 8004f78:	2b28      	cmp	r3, #40	@ 0x28
 8004f7a:	d00c      	beq.n	8004f96 <HAL_SPI_Init+0x192>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	69db      	ldr	r3, [r3, #28]
 8004f80:	2b30      	cmp	r3, #48	@ 0x30
 8004f82:	d008      	beq.n	8004f96 <HAL_SPI_Init+0x192>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	69db      	ldr	r3, [r3, #28]
 8004f88:	2b38      	cmp	r3, #56	@ 0x38
 8004f8a:	d004      	beq.n	8004f96 <HAL_SPI_Init+0x192>
 8004f8c:	f240 114d 	movw	r1, #333	@ 0x14d
 8004f90:	4820      	ldr	r0, [pc, #128]	@ (8005014 <HAL_SPI_Init+0x210>)
 8004f92:	f7fc fac9 	bl	8001528 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a1b      	ldr	r3, [r3, #32]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d008      	beq.n	8004fb0 <HAL_SPI_Init+0x1ac>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6a1b      	ldr	r3, [r3, #32]
 8004fa2:	2b80      	cmp	r3, #128	@ 0x80
 8004fa4:	d004      	beq.n	8004fb0 <HAL_SPI_Init+0x1ac>
 8004fa6:	f44f 71a7 	mov.w	r1, #334	@ 0x14e
 8004faa:	481a      	ldr	r0, [pc, #104]	@ (8005014 <HAL_SPI_Init+0x210>)
 8004fac:	f7fc fabc 	bl	8001528 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d008      	beq.n	8004fca <HAL_SPI_Init+0x1c6>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fbc:	2b10      	cmp	r3, #16
 8004fbe:	d004      	beq.n	8004fca <HAL_SPI_Init+0x1c6>
 8004fc0:	f240 114f 	movw	r1, #335	@ 0x14f
 8004fc4:	4813      	ldr	r0, [pc, #76]	@ (8005014 <HAL_SPI_Init+0x210>)
 8004fc6:	f7fc faaf 	bl	8001528 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d151      	bne.n	8005076 <HAL_SPI_Init+0x272>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	691b      	ldr	r3, [r3, #16]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d008      	beq.n	8004fec <HAL_SPI_Init+0x1e8>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	691b      	ldr	r3, [r3, #16]
 8004fde:	2b02      	cmp	r3, #2
 8004fe0:	d004      	beq.n	8004fec <HAL_SPI_Init+0x1e8>
 8004fe2:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 8004fe6:	480b      	ldr	r0, [pc, #44]	@ (8005014 <HAL_SPI_Init+0x210>)
 8004fe8:	f7fc fa9e 	bl	8001528 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	695b      	ldr	r3, [r3, #20]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d011      	beq.n	8005018 <HAL_SPI_Init+0x214>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	695b      	ldr	r3, [r3, #20]
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d00d      	beq.n	8005018 <HAL_SPI_Init+0x214>
 8004ffc:	f240 1153 	movw	r1, #339	@ 0x153
 8005000:	4804      	ldr	r0, [pc, #16]	@ (8005014 <HAL_SPI_Init+0x210>)
 8005002:	f7fc fa91 	bl	8001528 <assert_failed>
 8005006:	e007      	b.n	8005018 <HAL_SPI_Init+0x214>
 8005008:	40013000 	.word	0x40013000
 800500c:	40003800 	.word	0x40003800
 8005010:	40003c00 	.word	0x40003c00
 8005014:	08008930 	.word	0x08008930

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005020:	d125      	bne.n	800506e <HAL_SPI_Init+0x26a>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	69db      	ldr	r3, [r3, #28]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d050      	beq.n	80050cc <HAL_SPI_Init+0x2c8>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	69db      	ldr	r3, [r3, #28]
 800502e:	2b08      	cmp	r3, #8
 8005030:	d04c      	beq.n	80050cc <HAL_SPI_Init+0x2c8>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	69db      	ldr	r3, [r3, #28]
 8005036:	2b10      	cmp	r3, #16
 8005038:	d048      	beq.n	80050cc <HAL_SPI_Init+0x2c8>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	69db      	ldr	r3, [r3, #28]
 800503e:	2b18      	cmp	r3, #24
 8005040:	d044      	beq.n	80050cc <HAL_SPI_Init+0x2c8>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	69db      	ldr	r3, [r3, #28]
 8005046:	2b20      	cmp	r3, #32
 8005048:	d040      	beq.n	80050cc <HAL_SPI_Init+0x2c8>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	69db      	ldr	r3, [r3, #28]
 800504e:	2b28      	cmp	r3, #40	@ 0x28
 8005050:	d03c      	beq.n	80050cc <HAL_SPI_Init+0x2c8>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	69db      	ldr	r3, [r3, #28]
 8005056:	2b30      	cmp	r3, #48	@ 0x30
 8005058:	d038      	beq.n	80050cc <HAL_SPI_Init+0x2c8>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	69db      	ldr	r3, [r3, #28]
 800505e:	2b38      	cmp	r3, #56	@ 0x38
 8005060:	d034      	beq.n	80050cc <HAL_SPI_Init+0x2c8>
 8005062:	f240 1157 	movw	r1, #343	@ 0x157
 8005066:	485d      	ldr	r0, [pc, #372]	@ (80051dc <HAL_SPI_Init+0x3d8>)
 8005068:	f7fc fa5e 	bl	8001528 <assert_failed>
 800506c:	e02e      	b.n	80050cc <HAL_SPI_Init+0x2c8>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	61da      	str	r2, [r3, #28]
 8005074:	e02a      	b.n	80050cc <HAL_SPI_Init+0x2c8>
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	69db      	ldr	r3, [r3, #28]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d020      	beq.n	80050c0 <HAL_SPI_Init+0x2bc>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	69db      	ldr	r3, [r3, #28]
 8005082:	2b08      	cmp	r3, #8
 8005084:	d01c      	beq.n	80050c0 <HAL_SPI_Init+0x2bc>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	69db      	ldr	r3, [r3, #28]
 800508a:	2b10      	cmp	r3, #16
 800508c:	d018      	beq.n	80050c0 <HAL_SPI_Init+0x2bc>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	69db      	ldr	r3, [r3, #28]
 8005092:	2b18      	cmp	r3, #24
 8005094:	d014      	beq.n	80050c0 <HAL_SPI_Init+0x2bc>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	69db      	ldr	r3, [r3, #28]
 800509a:	2b20      	cmp	r3, #32
 800509c:	d010      	beq.n	80050c0 <HAL_SPI_Init+0x2bc>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	69db      	ldr	r3, [r3, #28]
 80050a2:	2b28      	cmp	r3, #40	@ 0x28
 80050a4:	d00c      	beq.n	80050c0 <HAL_SPI_Init+0x2bc>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	69db      	ldr	r3, [r3, #28]
 80050aa:	2b30      	cmp	r3, #48	@ 0x30
 80050ac:	d008      	beq.n	80050c0 <HAL_SPI_Init+0x2bc>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	69db      	ldr	r3, [r3, #28]
 80050b2:	2b38      	cmp	r3, #56	@ 0x38
 80050b4:	d004      	beq.n	80050c0 <HAL_SPI_Init+0x2bc>
 80050b6:	f240 1161 	movw	r1, #353	@ 0x161
 80050ba:	4848      	ldr	r0, [pc, #288]	@ (80051dc <HAL_SPI_Init+0x3d8>)
 80050bc:	f7fc fa34 	bl	8001528 <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2200      	movs	r2, #0
 80050ca:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2200      	movs	r2, #0
 80050d0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d106      	bne.n	80050ec <HAL_SPI_Init+0x2e8>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	f7fc fa62 	bl	80015b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2202      	movs	r2, #2
 80050f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005102:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	68db      	ldr	r3, [r3, #12]
 8005108:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800510c:	d902      	bls.n	8005114 <HAL_SPI_Init+0x310>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800510e:	2300      	movs	r3, #0
 8005110:	60fb      	str	r3, [r7, #12]
 8005112:	e002      	b.n	800511a <HAL_SPI_Init+0x316>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005114:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005118:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	68db      	ldr	r3, [r3, #12]
 800511e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005122:	d007      	beq.n	8005134 <HAL_SPI_Init+0x330>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	68db      	ldr	r3, [r3, #12]
 8005128:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800512c:	d002      	beq.n	8005134 <HAL_SPI_Init+0x330>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005144:	431a      	orrs	r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	691b      	ldr	r3, [r3, #16]
 800514a:	f003 0302 	and.w	r3, r3, #2
 800514e:	431a      	orrs	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	695b      	ldr	r3, [r3, #20]
 8005154:	f003 0301 	and.w	r3, r3, #1
 8005158:	431a      	orrs	r2, r3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	699b      	ldr	r3, [r3, #24]
 800515e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005162:	431a      	orrs	r2, r3
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	69db      	ldr	r3, [r3, #28]
 8005168:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800516c:	431a      	orrs	r2, r3
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a1b      	ldr	r3, [r3, #32]
 8005172:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005176:	ea42 0103 	orr.w	r1, r2, r3
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800517e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	430a      	orrs	r2, r1
 8005188:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	699b      	ldr	r3, [r3, #24]
 800518e:	0c1b      	lsrs	r3, r3, #16
 8005190:	f003 0204 	and.w	r2, r3, #4
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005198:	f003 0310 	and.w	r3, r3, #16
 800519c:	431a      	orrs	r2, r3
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051a2:	f003 0308 	and.w	r3, r3, #8
 80051a6:	431a      	orrs	r2, r3
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80051b0:	ea42 0103 	orr.w	r1, r2, r3
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	430a      	orrs	r2, r1
 80051c0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2200      	movs	r2, #0
 80051c6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80051d0:	2300      	movs	r3, #0
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	3710      	adds	r7, #16
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}
 80051da:	bf00      	nop
 80051dc:	08008930 	.word	0x08008930

080051e0 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	60f8      	str	r0, [r7, #12]
 80051e8:	60b9      	str	r1, [r7, #8]
 80051ea:	4613      	mov	r3, r2
 80051ec:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d009      	beq.n	800520a <HAL_SPI_Transmit_IT+0x2a>
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051fe:	d004      	beq.n	800520a <HAL_SPI_Transmit_IT+0x2a>
 8005200:	f240 6144 	movw	r1, #1604	@ 0x644
 8005204:	483e      	ldr	r0, [pc, #248]	@ (8005300 <HAL_SPI_Transmit_IT+0x120>)
 8005206:	f7fc f98f 	bl	8001528 <assert_failed>


  if ((pData == NULL) || (Size == 0U))
 800520a:	68bb      	ldr	r3, [r7, #8]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d002      	beq.n	8005216 <HAL_SPI_Transmit_IT+0x36>
 8005210:	88fb      	ldrh	r3, [r7, #6]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d101      	bne.n	800521a <HAL_SPI_Transmit_IT+0x3a>
  {
    return HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	e06d      	b.n	80052f6 <HAL_SPI_Transmit_IT+0x116>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005220:	b2db      	uxtb	r3, r3
 8005222:	2b01      	cmp	r3, #1
 8005224:	d001      	beq.n	800522a <HAL_SPI_Transmit_IT+0x4a>
  {
    return HAL_BUSY;
 8005226:	2302      	movs	r3, #2
 8005228:	e065      	b.n	80052f6 <HAL_SPI_Transmit_IT+0x116>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005230:	2b01      	cmp	r3, #1
 8005232:	d101      	bne.n	8005238 <HAL_SPI_Transmit_IT+0x58>
 8005234:	2302      	movs	r3, #2
 8005236:	e05e      	b.n	80052f6 <HAL_SPI_Transmit_IT+0x116>
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2203      	movs	r2, #3
 8005244:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2200      	movs	r2, #0
 800524c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	68ba      	ldr	r2, [r7, #8]
 8005252:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	88fa      	ldrh	r2, [r7, #6]
 8005258:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	88fa      	ldrh	r2, [r7, #6]
 800525e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2200      	movs	r2, #0
 8005264:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2200      	movs	r2, #0
 800526a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2200      	movs	r2, #0
 8005272:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxISR       = NULL;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2200      	movs	r2, #0
 800527a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	68db      	ldr	r3, [r3, #12]
 8005280:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005284:	d903      	bls.n	800528e <HAL_SPI_Transmit_IT+0xae>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	4a1e      	ldr	r2, [pc, #120]	@ (8005304 <HAL_SPI_Transmit_IT+0x124>)
 800528a:	651a      	str	r2, [r3, #80]	@ 0x50
 800528c:	e002      	b.n	8005294 <HAL_SPI_Transmit_IT+0xb4>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	4a1d      	ldr	r2, [pc, #116]	@ (8005308 <HAL_SPI_Transmit_IT+0x128>)
 8005292:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800529c:	d10f      	bne.n	80052be <HAL_SPI_Transmit_IT+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80052bc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052c8:	2b40      	cmp	r3, #64	@ 0x40
 80052ca:	d007      	beq.n	80052dc <HAL_SPI_Transmit_IT+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80052da:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2200      	movs	r2, #0
 80052e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	685a      	ldr	r2, [r3, #4]
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 80052f2:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80052f4:	2300      	movs	r3, #0
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3710      	adds	r7, #16
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	08008930 	.word	0x08008930
 8005304:	08005d19 	.word	0x08005d19
 8005308:	08005cd3 	.word	0x08005cd3

0800530c <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b084      	sub	sp, #16
 8005310:	af00      	add	r7, sp, #0
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	60b9      	str	r1, [r7, #8]
 8005316:	4613      	mov	r3, r2
 8005318:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800531e:	2b00      	cmp	r3, #0
 8005320:	d104      	bne.n	800532c <HAL_SPI_Receive_DMA+0x20>
 8005322:	f240 71e2 	movw	r1, #2018	@ 0x7e2
 8005326:	488f      	ldr	r0, [pc, #572]	@ (8005564 <HAL_SPI_Receive_DMA+0x258>)
 8005328:	f7fc f8fe 	bl	8001528 <assert_failed>

  if (hspi->State != HAL_SPI_STATE_READY)
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005332:	b2db      	uxtb	r3, r3
 8005334:	2b01      	cmp	r3, #1
 8005336:	d001      	beq.n	800533c <HAL_SPI_Receive_DMA+0x30>
  {
    return HAL_BUSY;
 8005338:	2302      	movs	r3, #2
 800533a:	e10e      	b.n	800555a <HAL_SPI_Receive_DMA+0x24e>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	689b      	ldr	r3, [r3, #8]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d119      	bne.n	8005378 <HAL_SPI_Receive_DMA+0x6c>
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800534c:	d114      	bne.n	8005378 <HAL_SPI_Receive_DMA+0x6c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2204      	movs	r2, #4
 8005352:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800535a:	2b00      	cmp	r3, #0
 800535c:	d104      	bne.n	8005368 <HAL_SPI_Receive_DMA+0x5c>
 800535e:	f240 71ee 	movw	r1, #2030	@ 0x7ee
 8005362:	4880      	ldr	r0, [pc, #512]	@ (8005564 <HAL_SPI_Receive_DMA+0x258>)
 8005364:	f7fc f8e0 	bl	8001528 <assert_failed>

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8005368:	88fb      	ldrh	r3, [r7, #6]
 800536a:	68ba      	ldr	r2, [r7, #8]
 800536c:	68b9      	ldr	r1, [r7, #8]
 800536e:	68f8      	ldr	r0, [r7, #12]
 8005370:	f000 f900 	bl	8005574 <HAL_SPI_TransmitReceive_DMA>
 8005374:	4603      	mov	r3, r0
 8005376:	e0f0      	b.n	800555a <HAL_SPI_Receive_DMA+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d002      	beq.n	8005384 <HAL_SPI_Receive_DMA+0x78>
 800537e:	88fb      	ldrh	r3, [r7, #6]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d101      	bne.n	8005388 <HAL_SPI_Receive_DMA+0x7c>
  {
    return HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	e0e8      	b.n	800555a <HAL_SPI_Receive_DMA+0x24e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800538e:	2b01      	cmp	r3, #1
 8005390:	d101      	bne.n	8005396 <HAL_SPI_Receive_DMA+0x8a>
 8005392:	2302      	movs	r3, #2
 8005394:	e0e1      	b.n	800555a <HAL_SPI_Receive_DMA+0x24e>
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2201      	movs	r2, #1
 800539a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2204      	movs	r2, #4
 80053a2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2200      	movs	r2, #0
 80053aa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	68ba      	ldr	r2, [r7, #8]
 80053b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	88fa      	ldrh	r2, [r7, #6]
 80053b6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	88fa      	ldrh	r2, [r7, #6]
 80053be:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2200      	movs	r2, #0
 80053c6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2200      	movs	r2, #0
 80053cc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->TxXferSize  = 0U;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2200      	movs	r2, #0
 80053d2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	2200      	movs	r2, #0
 80053d8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053e2:	d10f      	bne.n	8005404 <HAL_SPI_Receive_DMA+0xf8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	681a      	ldr	r2, [r3, #0]
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053f2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005402:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	685a      	ldr	r2, [r3, #4]
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005412:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	68db      	ldr	r3, [r3, #12]
 8005418:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800541c:	d908      	bls.n	8005430 <HAL_SPI_Receive_DMA+0x124>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	685a      	ldr	r2, [r3, #4]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800542c:	605a      	str	r2, [r3, #4]
 800542e:	e042      	b.n	80054b6 <HAL_SPI_Receive_DMA+0x1aa>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	685a      	ldr	r2, [r3, #4]
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800543e:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005444:	699b      	ldr	r3, [r3, #24]
 8005446:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800544a:	d134      	bne.n	80054b6 <HAL_SPI_Receive_DMA+0x1aa>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	685a      	ldr	r2, [r3, #4]
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800545a:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005462:	b29b      	uxth	r3, r3
 8005464:	f003 0301 	and.w	r3, r3, #1
 8005468:	2b00      	cmp	r3, #0
 800546a:	d111      	bne.n	8005490 <HAL_SPI_Receive_DMA+0x184>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	685a      	ldr	r2, [r3, #4]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800547a:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005482:	b29b      	uxth	r3, r3
 8005484:	085b      	lsrs	r3, r3, #1
 8005486:	b29a      	uxth	r2, r3
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800548e:	e012      	b.n	80054b6 <HAL_SPI_Receive_DMA+0x1aa>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	685a      	ldr	r2, [r3, #4]
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800549e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80054a6:	b29b      	uxth	r3, r3
 80054a8:	085b      	lsrs	r3, r3, #1
 80054aa:	b29b      	uxth	r3, r3
 80054ac:	3301      	adds	r3, #1
 80054ae:	b29a      	uxth	r2, r3
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ba:	4a2b      	ldr	r2, [pc, #172]	@ (8005568 <HAL_SPI_Receive_DMA+0x25c>)
 80054bc:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054c2:	4a2a      	ldr	r2, [pc, #168]	@ (800556c <HAL_SPI_Receive_DMA+0x260>)
 80054c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ca:	4a29      	ldr	r2, [pc, #164]	@ (8005570 <HAL_SPI_Receive_DMA+0x264>)
 80054cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054d2:	2200      	movs	r2, #0
 80054d4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	330c      	adds	r3, #12
 80054e0:	4619      	mov	r1, r3
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054e6:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80054ee:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80054f0:	f7fd f884 	bl	80025fc <HAL_DMA_Start_IT>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00b      	beq.n	8005512 <HAL_SPI_Receive_DMA+0x206>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054fe:	f043 0210 	orr.w	r2, r3, #16
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2200      	movs	r2, #0
 800550a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800550e:	2301      	movs	r3, #1
 8005510:	e023      	b.n	800555a <HAL_SPI_Receive_DMA+0x24e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800551c:	2b40      	cmp	r3, #64	@ 0x40
 800551e:	d007      	beq.n	8005530 <HAL_SPI_Receive_DMA+0x224>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800552e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2200      	movs	r2, #0
 8005534:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	685a      	ldr	r2, [r3, #4]
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f042 0220 	orr.w	r2, r2, #32
 8005546:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	685a      	ldr	r2, [r3, #4]
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f042 0201 	orr.w	r2, r2, #1
 8005556:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005558:	2300      	movs	r3, #0
}
 800555a:	4618      	mov	r0, r3
 800555c:	3710      	adds	r7, #16
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}
 8005562:	bf00      	nop
 8005564:	08008930 	.word	0x08008930
 8005568:	08005c31 	.word	0x08005c31
 800556c:	08005af9 	.word	0x08005af9
 8005570:	08005c69 	.word	0x08005c69

08005574 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b086      	sub	sp, #24
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	607a      	str	r2, [r7, #4]
 8005580:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;

  /* Check rx & tx dma handles */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005586:	2b00      	cmp	r3, #0
 8005588:	d104      	bne.n	8005594 <HAL_SPI_TransmitReceive_DMA+0x20>
 800558a:	f640 0172 	movw	r1, #2162	@ 0x872
 800558e:	487f      	ldr	r0, [pc, #508]	@ (800578c <HAL_SPI_TransmitReceive_DMA+0x218>)
 8005590:	f7fb ffca 	bl	8001528 <assert_failed>
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005598:	2b00      	cmp	r3, #0
 800559a:	d104      	bne.n	80055a6 <HAL_SPI_TransmitReceive_DMA+0x32>
 800559c:	f640 0173 	movw	r1, #2163	@ 0x873
 80055a0:	487a      	ldr	r0, [pc, #488]	@ (800578c <HAL_SPI_TransmitReceive_DMA+0x218>)
 80055a2:	f7fb ffc1 	bl	8001528 <assert_failed>

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d004      	beq.n	80055b8 <HAL_SPI_TransmitReceive_DMA+0x44>
 80055ae:	f640 0176 	movw	r1, #2166	@ 0x876
 80055b2:	4876      	ldr	r0, [pc, #472]	@ (800578c <HAL_SPI_TransmitReceive_DMA+0x218>)
 80055b4:	f7fb ffb8 	bl	8001528 <assert_failed>

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80055be:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80055c6:	7dfb      	ldrb	r3, [r7, #23]
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d00c      	beq.n	80055e6 <HAL_SPI_TransmitReceive_DMA+0x72>
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80055d2:	d106      	bne.n	80055e2 <HAL_SPI_TransmitReceive_DMA+0x6e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d102      	bne.n	80055e2 <HAL_SPI_TransmitReceive_DMA+0x6e>
 80055dc:	7dfb      	ldrb	r3, [r7, #23]
 80055de:	2b04      	cmp	r3, #4
 80055e0:	d001      	beq.n	80055e6 <HAL_SPI_TransmitReceive_DMA+0x72>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80055e2:	2302      	movs	r3, #2
 80055e4:	e15f      	b.n	80058a6 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d005      	beq.n	80055f8 <HAL_SPI_TransmitReceive_DMA+0x84>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d002      	beq.n	80055f8 <HAL_SPI_TransmitReceive_DMA+0x84>
 80055f2:	887b      	ldrh	r3, [r7, #2]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d101      	bne.n	80055fc <HAL_SPI_TransmitReceive_DMA+0x88>
  {
    return HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	e154      	b.n	80058a6 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005602:	2b01      	cmp	r3, #1
 8005604:	d101      	bne.n	800560a <HAL_SPI_TransmitReceive_DMA+0x96>
 8005606:	2302      	movs	r3, #2
 8005608:	e14d      	b.n	80058a6 <HAL_SPI_TransmitReceive_DMA+0x332>
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2201      	movs	r2, #1
 800560e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005618:	b2db      	uxtb	r3, r3
 800561a:	2b04      	cmp	r3, #4
 800561c:	d003      	beq.n	8005626 <HAL_SPI_TransmitReceive_DMA+0xb2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2205      	movs	r2, #5
 8005622:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2200      	movs	r2, #0
 800562a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	68ba      	ldr	r2, [r7, #8]
 8005630:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	887a      	ldrh	r2, [r7, #2]
 8005636:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	887a      	ldrh	r2, [r7, #2]
 800563c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	687a      	ldr	r2, [r7, #4]
 8005642:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	887a      	ldrh	r2, [r7, #2]
 8005648:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	887a      	ldrh	r2, [r7, #2]
 8005650:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2200      	movs	r2, #0
 8005658:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2200      	movs	r2, #0
 800565e:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	685a      	ldr	r2, [r3, #4]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 800566e:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	68db      	ldr	r3, [r3, #12]
 8005674:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005678:	d908      	bls.n	800568c <HAL_SPI_TransmitReceive_DMA+0x118>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	685a      	ldr	r2, [r3, #4]
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005688:	605a      	str	r2, [r3, #4]
 800568a:	e06f      	b.n	800576c <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	685a      	ldr	r2, [r3, #4]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800569a:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056a0:	699b      	ldr	r3, [r3, #24]
 80056a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056a6:	d126      	bne.n	80056f6 <HAL_SPI_TransmitReceive_DMA+0x182>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 80056ac:	f003 0301 	and.w	r3, r3, #1
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d10f      	bne.n	80056d4 <HAL_SPI_TransmitReceive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	685a      	ldr	r2, [r3, #4]
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80056c2:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	085b      	lsrs	r3, r3, #1
 80056cc:	b29a      	uxth	r2, r3
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80056d2:	e010      	b.n	80056f6 <HAL_SPI_TransmitReceive_DMA+0x182>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	685a      	ldr	r2, [r3, #4]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80056e2:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	085b      	lsrs	r3, r3, #1
 80056ec:	b29b      	uxth	r3, r3
 80056ee:	3301      	adds	r3, #1
 80056f0:	b29a      	uxth	r2, r3
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056fa:	699b      	ldr	r3, [r3, #24]
 80056fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005700:	d134      	bne.n	800576c <HAL_SPI_TransmitReceive_DMA+0x1f8>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	685a      	ldr	r2, [r3, #4]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005710:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005718:	b29b      	uxth	r3, r3
 800571a:	f003 0301 	and.w	r3, r3, #1
 800571e:	2b00      	cmp	r3, #0
 8005720:	d111      	bne.n	8005746 <HAL_SPI_TransmitReceive_DMA+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	685a      	ldr	r2, [r3, #4]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005730:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005738:	b29b      	uxth	r3, r3
 800573a:	085b      	lsrs	r3, r3, #1
 800573c:	b29a      	uxth	r2, r3
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005744:	e012      	b.n	800576c <HAL_SPI_TransmitReceive_DMA+0x1f8>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	685a      	ldr	r2, [r3, #4]
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005754:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800575c:	b29b      	uxth	r3, r3
 800575e:	085b      	lsrs	r3, r3, #1
 8005760:	b29b      	uxth	r3, r3
 8005762:	3301      	adds	r3, #1
 8005764:	b29a      	uxth	r2, r3
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005772:	b2db      	uxtb	r3, r3
 8005774:	2b04      	cmp	r3, #4
 8005776:	d10f      	bne.n	8005798 <HAL_SPI_TransmitReceive_DMA+0x224>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800577c:	4a04      	ldr	r2, [pc, #16]	@ (8005790 <HAL_SPI_TransmitReceive_DMA+0x21c>)
 800577e:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005784:	4a03      	ldr	r2, [pc, #12]	@ (8005794 <HAL_SPI_TransmitReceive_DMA+0x220>)
 8005786:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005788:	e00e      	b.n	80057a8 <HAL_SPI_TransmitReceive_DMA+0x234>
 800578a:	bf00      	nop
 800578c:	08008930 	.word	0x08008930
 8005790:	08005c31 	.word	0x08005c31
 8005794:	08005af9 	.word	0x08005af9
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800579c:	4a44      	ldr	r2, [pc, #272]	@ (80058b0 <HAL_SPI_TransmitReceive_DMA+0x33c>)
 800579e:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057a4:	4a43      	ldr	r2, [pc, #268]	@ (80058b4 <HAL_SPI_TransmitReceive_DMA+0x340>)
 80057a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057ac:	4a42      	ldr	r2, [pc, #264]	@ (80058b8 <HAL_SPI_TransmitReceive_DMA+0x344>)
 80057ae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057b4:	2200      	movs	r2, #0
 80057b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	330c      	adds	r3, #12
 80057c2:	4619      	mov	r1, r3
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057c8:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80057d0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80057d2:	f7fc ff13 	bl	80025fc <HAL_DMA_Start_IT>
 80057d6:	4603      	mov	r3, r0
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d00b      	beq.n	80057f4 <HAL_SPI_TransmitReceive_DMA+0x280>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057e0:	f043 0210 	orr.w	r2, r3, #16
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2200      	movs	r2, #0
 80057ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	e058      	b.n	80058a6 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	685a      	ldr	r2, [r3, #4]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f042 0201 	orr.w	r2, r2, #1
 8005802:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005808:	2200      	movs	r2, #0
 800580a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005810:	2200      	movs	r2, #0
 8005812:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005818:	2200      	movs	r2, #0
 800581a:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005820:	2200      	movs	r2, #0
 8005822:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800582c:	4619      	mov	r1, r3
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	330c      	adds	r3, #12
 8005834:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800583a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800583c:	f7fc fede 	bl	80025fc <HAL_DMA_Start_IT>
 8005840:	4603      	mov	r3, r0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d00b      	beq.n	800585e <HAL_SPI_TransmitReceive_DMA+0x2ea>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800584a:	f043 0210 	orr.w	r2, r3, #16
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2200      	movs	r2, #0
 8005856:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	e023      	b.n	80058a6 <HAL_SPI_TransmitReceive_DMA+0x332>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005868:	2b40      	cmp	r3, #64	@ 0x40
 800586a:	d007      	beq.n	800587c <HAL_SPI_TransmitReceive_DMA+0x308>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800587a:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2200      	movs	r2, #0
 8005880:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	685a      	ldr	r2, [r3, #4]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f042 0220 	orr.w	r2, r2, #32
 8005892:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	685a      	ldr	r2, [r3, #4]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f042 0202 	orr.w	r2, r2, #2
 80058a2:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80058a4:	2300      	movs	r3, #0
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3718      	adds	r7, #24
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}
 80058ae:	bf00      	nop
 80058b0:	08005c4d 	.word	0x08005c4d
 80058b4:	08005ba1 	.word	0x08005ba1
 80058b8:	08005c69 	.word	0x08005c69

080058bc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b088      	sub	sp, #32
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80058d4:	69bb      	ldr	r3, [r7, #24]
 80058d6:	099b      	lsrs	r3, r3, #6
 80058d8:	f003 0301 	and.w	r3, r3, #1
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d10f      	bne.n	8005900 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80058e0:	69bb      	ldr	r3, [r7, #24]
 80058e2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d00a      	beq.n	8005900 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80058ea:	69fb      	ldr	r3, [r7, #28]
 80058ec:	099b      	lsrs	r3, r3, #6
 80058ee:	f003 0301 	and.w	r3, r3, #1
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d004      	beq.n	8005900 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	4798      	blx	r3
    return;
 80058fe:	e0d7      	b.n	8005ab0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005900:	69bb      	ldr	r3, [r7, #24]
 8005902:	085b      	lsrs	r3, r3, #1
 8005904:	f003 0301 	and.w	r3, r3, #1
 8005908:	2b00      	cmp	r3, #0
 800590a:	d00a      	beq.n	8005922 <HAL_SPI_IRQHandler+0x66>
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	09db      	lsrs	r3, r3, #7
 8005910:	f003 0301 	and.w	r3, r3, #1
 8005914:	2b00      	cmp	r3, #0
 8005916:	d004      	beq.n	8005922 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	4798      	blx	r3
    return;
 8005920:	e0c6      	b.n	8005ab0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005922:	69bb      	ldr	r3, [r7, #24]
 8005924:	095b      	lsrs	r3, r3, #5
 8005926:	f003 0301 	and.w	r3, r3, #1
 800592a:	2b00      	cmp	r3, #0
 800592c:	d10c      	bne.n	8005948 <HAL_SPI_IRQHandler+0x8c>
 800592e:	69bb      	ldr	r3, [r7, #24]
 8005930:	099b      	lsrs	r3, r3, #6
 8005932:	f003 0301 	and.w	r3, r3, #1
 8005936:	2b00      	cmp	r3, #0
 8005938:	d106      	bne.n	8005948 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800593a:	69bb      	ldr	r3, [r7, #24]
 800593c:	0a1b      	lsrs	r3, r3, #8
 800593e:	f003 0301 	and.w	r3, r3, #1
 8005942:	2b00      	cmp	r3, #0
 8005944:	f000 80b4 	beq.w	8005ab0 <HAL_SPI_IRQHandler+0x1f4>
 8005948:	69fb      	ldr	r3, [r7, #28]
 800594a:	095b      	lsrs	r3, r3, #5
 800594c:	f003 0301 	and.w	r3, r3, #1
 8005950:	2b00      	cmp	r3, #0
 8005952:	f000 80ad 	beq.w	8005ab0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005956:	69bb      	ldr	r3, [r7, #24]
 8005958:	099b      	lsrs	r3, r3, #6
 800595a:	f003 0301 	and.w	r3, r3, #1
 800595e:	2b00      	cmp	r3, #0
 8005960:	d023      	beq.n	80059aa <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005968:	b2db      	uxtb	r3, r3
 800596a:	2b03      	cmp	r3, #3
 800596c:	d011      	beq.n	8005992 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005972:	f043 0204 	orr.w	r2, r3, #4
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800597a:	2300      	movs	r3, #0
 800597c:	617b      	str	r3, [r7, #20]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	68db      	ldr	r3, [r3, #12]
 8005984:	617b      	str	r3, [r7, #20]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	617b      	str	r3, [r7, #20]
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	e00b      	b.n	80059aa <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005992:	2300      	movs	r3, #0
 8005994:	613b      	str	r3, [r7, #16]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	68db      	ldr	r3, [r3, #12]
 800599c:	613b      	str	r3, [r7, #16]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	689b      	ldr	r3, [r3, #8]
 80059a4:	613b      	str	r3, [r7, #16]
 80059a6:	693b      	ldr	r3, [r7, #16]
        return;
 80059a8:	e082      	b.n	8005ab0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80059aa:	69bb      	ldr	r3, [r7, #24]
 80059ac:	095b      	lsrs	r3, r3, #5
 80059ae:	f003 0301 	and.w	r3, r3, #1
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d014      	beq.n	80059e0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059ba:	f043 0201 	orr.w	r2, r3, #1
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80059c2:	2300      	movs	r3, #0
 80059c4:	60fb      	str	r3, [r7, #12]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	60fb      	str	r3, [r7, #12]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	681a      	ldr	r2, [r3, #0]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059dc:	601a      	str	r2, [r3, #0]
 80059de:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80059e0:	69bb      	ldr	r3, [r7, #24]
 80059e2:	0a1b      	lsrs	r3, r3, #8
 80059e4:	f003 0301 	and.w	r3, r3, #1
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d00c      	beq.n	8005a06 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059f0:	f043 0208 	orr.w	r2, r3, #8
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80059f8:	2300      	movs	r3, #0
 80059fa:	60bb      	str	r3, [r7, #8]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	60bb      	str	r3, [r7, #8]
 8005a04:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d04f      	beq.n	8005aae <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	685a      	ldr	r2, [r3, #4]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005a1c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2201      	movs	r2, #1
 8005a22:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	f003 0302 	and.w	r3, r3, #2
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d104      	bne.n	8005a3a <HAL_SPI_IRQHandler+0x17e>
 8005a30:	69fb      	ldr	r3, [r7, #28]
 8005a32:	f003 0301 	and.w	r3, r3, #1
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d034      	beq.n	8005aa4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	685a      	ldr	r2, [r3, #4]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f022 0203 	bic.w	r2, r2, #3
 8005a48:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d011      	beq.n	8005a76 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a56:	4a18      	ldr	r2, [pc, #96]	@ (8005ab8 <HAL_SPI_IRQHandler+0x1fc>)
 8005a58:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f7fc fe3a 	bl	80026d8 <HAL_DMA_Abort_IT>
 8005a64:	4603      	mov	r3, r0
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d005      	beq.n	8005a76 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a6e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d016      	beq.n	8005aac <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a82:	4a0d      	ldr	r2, [pc, #52]	@ (8005ab8 <HAL_SPI_IRQHandler+0x1fc>)
 8005a84:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f7fc fe24 	bl	80026d8 <HAL_DMA_Abort_IT>
 8005a90:	4603      	mov	r3, r0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d00a      	beq.n	8005aac <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a9a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8005aa2:	e003      	b.n	8005aac <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	f000 f81d 	bl	8005ae4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005aaa:	e000      	b.n	8005aae <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005aac:	bf00      	nop
    return;
 8005aae:	bf00      	nop
  }
}
 8005ab0:	3720      	adds	r7, #32
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}
 8005ab6:	bf00      	nop
 8005ab8:	08005ca9 	.word	0x08005ca9

08005abc <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b083      	sub	sp, #12
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8005ac4:	bf00      	nop
 8005ac6:	370c      	adds	r7, #12
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ace:	4770      	bx	lr

08005ad0 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b083      	sub	sp, #12
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005ad8:	bf00      	nop
 8005ada:	370c      	adds	r7, #12
 8005adc:	46bd      	mov	sp, r7
 8005ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae2:	4770      	bx	lr

08005ae4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b083      	sub	sp, #12
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005aec:	bf00      	nop
 8005aee:	370c      	adds	r7, #12
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr

08005af8 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b04:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b06:	f7fc fa75 	bl	8001ff4 <HAL_GetTick>
 8005b0a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f003 0320 	and.w	r3, r3, #32
 8005b16:	2b20      	cmp	r3, #32
 8005b18:	d03c      	beq.n	8005b94 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	685a      	ldr	r2, [r3, #4]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f022 0220 	bic.w	r2, r2, #32
 8005b28:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d10d      	bne.n	8005b4e <SPI_DMAReceiveCplt+0x56>
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b3a:	d108      	bne.n	8005b4e <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	685a      	ldr	r2, [r3, #4]
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f022 0203 	bic.w	r2, r2, #3
 8005b4a:	605a      	str	r2, [r3, #4]
 8005b4c:	e007      	b.n	8005b5e <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	685a      	ldr	r2, [r3, #4]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f022 0201 	bic.w	r2, r2, #1
 8005b5c:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005b5e:	68ba      	ldr	r2, [r7, #8]
 8005b60:	2164      	movs	r1, #100	@ 0x64
 8005b62:	68f8      	ldr	r0, [r7, #12]
 8005b64:	f000 fa18 	bl	8005f98 <SPI_EndRxTransaction>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d002      	beq.n	8005b74 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2220      	movs	r2, #32
 8005b72:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2200      	movs	r2, #0
 8005b78:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d003      	beq.n	8005b94 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005b8c:	68f8      	ldr	r0, [r7, #12]
 8005b8e:	f7ff ffa9 	bl	8005ae4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005b92:	e002      	b.n	8005b9a <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8005b94:	68f8      	ldr	r0, [r7, #12]
 8005b96:	f7fb fb43 	bl	8001220 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005b9a:	3710      	adds	r7, #16
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}

08005ba0 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b084      	sub	sp, #16
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bac:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005bae:	f7fc fa21 	bl	8001ff4 <HAL_GetTick>
 8005bb2:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 0320 	and.w	r3, r3, #32
 8005bbe:	2b20      	cmp	r3, #32
 8005bc0:	d030      	beq.n	8005c24 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	685a      	ldr	r2, [r3, #4]
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f022 0220 	bic.w	r2, r2, #32
 8005bd0:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005bd2:	68ba      	ldr	r2, [r7, #8]
 8005bd4:	2164      	movs	r1, #100	@ 0x64
 8005bd6:	68f8      	ldr	r0, [r7, #12]
 8005bd8:	f000 fa36 	bl	8006048 <SPI_EndRxTxTransaction>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d005      	beq.n	8005bee <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005be6:	f043 0220 	orr.w	r2, r3, #32
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	685a      	ldr	r2, [r3, #4]
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f022 0203 	bic.w	r2, r2, #3
 8005bfc:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2200      	movs	r2, #0
 8005c02:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2200      	movs	r2, #0
 8005c08:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d003      	beq.n	8005c24 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005c1c:	68f8      	ldr	r0, [r7, #12]
 8005c1e:	f7ff ff61 	bl	8005ae4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005c22:	e002      	b.n	8005c2a <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8005c24:	68f8      	ldr	r0, [r7, #12]
 8005c26:	f7ff ff49 	bl	8005abc <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005c2a:	3710      	adds	r7, #16
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bd80      	pop	{r7, pc}

08005c30 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b084      	sub	sp, #16
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c3c:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8005c3e:	68f8      	ldr	r0, [r7, #12]
 8005c40:	f7fb fad2 	bl	80011e8 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005c44:	bf00      	nop
 8005c46:	3710      	adds	r7, #16
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}

08005c4c <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b084      	sub	sp, #16
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c58:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005c5a:	68f8      	ldr	r0, [r7, #12]
 8005c5c:	f7ff ff38 	bl	8005ad0 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005c60:	bf00      	nop
 8005c62:	3710      	adds	r7, #16
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bd80      	pop	{r7, pc}

08005c68 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b084      	sub	sp, #16
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c74:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	685a      	ldr	r2, [r3, #4]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f022 0203 	bic.w	r2, r2, #3
 8005c84:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c8a:	f043 0210 	orr.w	r2, r3, #16
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2201      	movs	r2, #1
 8005c96:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005c9a:	68f8      	ldr	r0, [r7, #12]
 8005c9c:	f7ff ff22 	bl	8005ae4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005ca0:	bf00      	nop
 8005ca2:	3710      	adds	r7, #16
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}

08005ca8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b084      	sub	sp, #16
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005cc4:	68f8      	ldr	r0, [r7, #12]
 8005cc6:	f7ff ff0d 	bl	8005ae4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005cca:	bf00      	nop
 8005ccc:	3710      	adds	r7, #16
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}

08005cd2 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005cd2:	b580      	push	{r7, lr}
 8005cd4:	b082      	sub	sp, #8
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	330c      	adds	r3, #12
 8005ce4:	7812      	ldrb	r2, [r2, #0]
 8005ce6:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cec:	1c5a      	adds	r2, r3, #1
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cf6:	b29b      	uxth	r3, r3
 8005cf8:	3b01      	subs	r3, #1
 8005cfa:	b29a      	uxth	r2, r3
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d102      	bne.n	8005d10 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f000 f9e2 	bl	80060d4 <SPI_CloseTx_ISR>
  }
}
 8005d10:	bf00      	nop
 8005d12:	3708      	adds	r7, #8
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}

08005d18 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b082      	sub	sp, #8
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d24:	881a      	ldrh	r2, [r3, #0]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d30:	1c9a      	adds	r2, r3, #2
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	3b01      	subs	r3, #1
 8005d3e:	b29a      	uxth	r2, r3
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d48:	b29b      	uxth	r3, r3
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d102      	bne.n	8005d54 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f000 f9c0 	bl	80060d4 <SPI_CloseTx_ISR>
  }
}
 8005d54:	bf00      	nop
 8005d56:	3708      	adds	r7, #8
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b088      	sub	sp, #32
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	603b      	str	r3, [r7, #0]
 8005d68:	4613      	mov	r3, r2
 8005d6a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005d6c:	f7fc f942 	bl	8001ff4 <HAL_GetTick>
 8005d70:	4602      	mov	r2, r0
 8005d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d74:	1a9b      	subs	r3, r3, r2
 8005d76:	683a      	ldr	r2, [r7, #0]
 8005d78:	4413      	add	r3, r2
 8005d7a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005d7c:	f7fc f93a 	bl	8001ff4 <HAL_GetTick>
 8005d80:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005d82:	4b39      	ldr	r3, [pc, #228]	@ (8005e68 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	015b      	lsls	r3, r3, #5
 8005d88:	0d1b      	lsrs	r3, r3, #20
 8005d8a:	69fa      	ldr	r2, [r7, #28]
 8005d8c:	fb02 f303 	mul.w	r3, r2, r3
 8005d90:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d92:	e054      	b.n	8005e3e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d9a:	d050      	beq.n	8005e3e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d9c:	f7fc f92a 	bl	8001ff4 <HAL_GetTick>
 8005da0:	4602      	mov	r2, r0
 8005da2:	69bb      	ldr	r3, [r7, #24]
 8005da4:	1ad3      	subs	r3, r2, r3
 8005da6:	69fa      	ldr	r2, [r7, #28]
 8005da8:	429a      	cmp	r2, r3
 8005daa:	d902      	bls.n	8005db2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005dac:	69fb      	ldr	r3, [r7, #28]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d13d      	bne.n	8005e2e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	685a      	ldr	r2, [r3, #4]
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005dc0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005dca:	d111      	bne.n	8005df0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005dd4:	d004      	beq.n	8005de0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dde:	d107      	bne.n	8005df0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005dee:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005df4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005df8:	d10f      	bne.n	8005e1a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005e08:	601a      	str	r2, [r3, #0]
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005e18:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005e2a:	2303      	movs	r3, #3
 8005e2c:	e017      	b.n	8005e5e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d101      	bne.n	8005e38 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005e34:	2300      	movs	r3, #0
 8005e36:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	3b01      	subs	r3, #1
 8005e3c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	689a      	ldr	r2, [r3, #8]
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	4013      	ands	r3, r2
 8005e48:	68ba      	ldr	r2, [r7, #8]
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	bf0c      	ite	eq
 8005e4e:	2301      	moveq	r3, #1
 8005e50:	2300      	movne	r3, #0
 8005e52:	b2db      	uxtb	r3, r3
 8005e54:	461a      	mov	r2, r3
 8005e56:	79fb      	ldrb	r3, [r7, #7]
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	d19b      	bne.n	8005d94 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3720      	adds	r7, #32
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	bf00      	nop
 8005e68:	20000004 	.word	0x20000004

08005e6c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b08a      	sub	sp, #40	@ 0x28
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	607a      	str	r2, [r7, #4]
 8005e78:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005e7e:	f7fc f8b9 	bl	8001ff4 <HAL_GetTick>
 8005e82:	4602      	mov	r2, r0
 8005e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e86:	1a9b      	subs	r3, r3, r2
 8005e88:	683a      	ldr	r2, [r7, #0]
 8005e8a:	4413      	add	r3, r2
 8005e8c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005e8e:	f7fc f8b1 	bl	8001ff4 <HAL_GetTick>
 8005e92:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	330c      	adds	r3, #12
 8005e9a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005e9c:	4b3d      	ldr	r3, [pc, #244]	@ (8005f94 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	4613      	mov	r3, r2
 8005ea2:	009b      	lsls	r3, r3, #2
 8005ea4:	4413      	add	r3, r2
 8005ea6:	00da      	lsls	r2, r3, #3
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	0d1b      	lsrs	r3, r3, #20
 8005eac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005eae:	fb02 f303 	mul.w	r3, r2, r3
 8005eb2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005eb4:	e060      	b.n	8005f78 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005ebc:	d107      	bne.n	8005ece <SPI_WaitFifoStateUntilTimeout+0x62>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d104      	bne.n	8005ece <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005ec4:	69fb      	ldr	r3, [r7, #28]
 8005ec6:	781b      	ldrb	r3, [r3, #0]
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005ecc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ed4:	d050      	beq.n	8005f78 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ed6:	f7fc f88d 	bl	8001ff4 <HAL_GetTick>
 8005eda:	4602      	mov	r2, r0
 8005edc:	6a3b      	ldr	r3, [r7, #32]
 8005ede:	1ad3      	subs	r3, r2, r3
 8005ee0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ee2:	429a      	cmp	r2, r3
 8005ee4:	d902      	bls.n	8005eec <SPI_WaitFifoStateUntilTimeout+0x80>
 8005ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d13d      	bne.n	8005f68 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	685a      	ldr	r2, [r3, #4]
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005efa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f04:	d111      	bne.n	8005f2a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f0e:	d004      	beq.n	8005f1a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f18:	d107      	bne.n	8005f2a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f28:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f32:	d10f      	bne.n	8005f54 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f42:	601a      	str	r2, [r3, #0]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005f52:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005f64:	2303      	movs	r3, #3
 8005f66:	e010      	b.n	8005f8a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005f68:	69bb      	ldr	r3, [r7, #24]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d101      	bne.n	8005f72 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005f6e:	2300      	movs	r3, #0
 8005f70:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005f72:	69bb      	ldr	r3, [r7, #24]
 8005f74:	3b01      	subs	r3, #1
 8005f76:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	689a      	ldr	r2, [r3, #8]
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	4013      	ands	r3, r2
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d196      	bne.n	8005eb6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3728      	adds	r7, #40	@ 0x28
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}
 8005f92:	bf00      	nop
 8005f94:	20000004 	.word	0x20000004

08005f98 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b086      	sub	sp, #24
 8005f9c:	af02      	add	r7, sp, #8
 8005f9e:	60f8      	str	r0, [r7, #12]
 8005fa0:	60b9      	str	r1, [r7, #8]
 8005fa2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005fac:	d111      	bne.n	8005fd2 <SPI_EndRxTransaction+0x3a>
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	689b      	ldr	r3, [r3, #8]
 8005fb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fb6:	d004      	beq.n	8005fc2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fc0:	d107      	bne.n	8005fd2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fd0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	9300      	str	r3, [sp, #0]
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	2180      	movs	r1, #128	@ 0x80
 8005fdc:	68f8      	ldr	r0, [r7, #12]
 8005fde:	f7ff febd 	bl	8005d5c <SPI_WaitFlagStateUntilTimeout>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d007      	beq.n	8005ff8 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fec:	f043 0220 	orr.w	r2, r3, #32
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005ff4:	2303      	movs	r3, #3
 8005ff6:	e023      	b.n	8006040 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006000:	d11d      	bne.n	800603e <SPI_EndRxTransaction+0xa6>
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800600a:	d004      	beq.n	8006016 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006014:	d113      	bne.n	800603e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	9300      	str	r3, [sp, #0]
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	2200      	movs	r2, #0
 800601e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006022:	68f8      	ldr	r0, [r7, #12]
 8006024:	f7ff ff22 	bl	8005e6c <SPI_WaitFifoStateUntilTimeout>
 8006028:	4603      	mov	r3, r0
 800602a:	2b00      	cmp	r3, #0
 800602c:	d007      	beq.n	800603e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006032:	f043 0220 	orr.w	r2, r3, #32
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800603a:	2303      	movs	r3, #3
 800603c:	e000      	b.n	8006040 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800603e:	2300      	movs	r3, #0
}
 8006040:	4618      	mov	r0, r3
 8006042:	3710      	adds	r7, #16
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}

08006048 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b086      	sub	sp, #24
 800604c:	af02      	add	r7, sp, #8
 800604e:	60f8      	str	r0, [r7, #12]
 8006050:	60b9      	str	r1, [r7, #8]
 8006052:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	9300      	str	r3, [sp, #0]
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	2200      	movs	r2, #0
 800605c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006060:	68f8      	ldr	r0, [r7, #12]
 8006062:	f7ff ff03 	bl	8005e6c <SPI_WaitFifoStateUntilTimeout>
 8006066:	4603      	mov	r3, r0
 8006068:	2b00      	cmp	r3, #0
 800606a:	d007      	beq.n	800607c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006070:	f043 0220 	orr.w	r2, r3, #32
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006078:	2303      	movs	r3, #3
 800607a:	e027      	b.n	80060cc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	9300      	str	r3, [sp, #0]
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	2200      	movs	r2, #0
 8006084:	2180      	movs	r1, #128	@ 0x80
 8006086:	68f8      	ldr	r0, [r7, #12]
 8006088:	f7ff fe68 	bl	8005d5c <SPI_WaitFlagStateUntilTimeout>
 800608c:	4603      	mov	r3, r0
 800608e:	2b00      	cmp	r3, #0
 8006090:	d007      	beq.n	80060a2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006096:	f043 0220 	orr.w	r2, r3, #32
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800609e:	2303      	movs	r3, #3
 80060a0:	e014      	b.n	80060cc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	9300      	str	r3, [sp, #0]
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80060ae:	68f8      	ldr	r0, [r7, #12]
 80060b0:	f7ff fedc 	bl	8005e6c <SPI_WaitFifoStateUntilTimeout>
 80060b4:	4603      	mov	r3, r0
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d007      	beq.n	80060ca <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060be:	f043 0220 	orr.w	r2, r3, #32
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80060c6:	2303      	movs	r3, #3
 80060c8:	e000      	b.n	80060cc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80060ca:	2300      	movs	r3, #0
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	3710      	adds	r7, #16
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bd80      	pop	{r7, pc}

080060d4 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b084      	sub	sp, #16
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060dc:	f7fb ff8a 	bl	8001ff4 <HAL_GetTick>
 80060e0:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	685a      	ldr	r2, [r3, #4]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80060f0:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80060f2:	68fa      	ldr	r2, [r7, #12]
 80060f4:	2164      	movs	r1, #100	@ 0x64
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f7ff ffa6 	bl	8006048 <SPI_EndRxTxTransaction>
 80060fc:	4603      	mov	r3, r0
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d005      	beq.n	800610e <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006106:	f043 0220 	orr.w	r2, r3, #32
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d10a      	bne.n	800612c <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006116:	2300      	movs	r3, #0
 8006118:	60bb      	str	r3, [r7, #8]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	68db      	ldr	r3, [r3, #12]
 8006120:	60bb      	str	r3, [r7, #8]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	60bb      	str	r3, [r7, #8]
 800612a:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2201      	movs	r2, #1
 8006130:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006138:	2b00      	cmp	r3, #0
 800613a:	d003      	beq.n	8006144 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f7ff fcd1 	bl	8005ae4 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8006142:	e002      	b.n	800614a <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f7fb f887 	bl	8001258 <HAL_SPI_TxCpltCallback>
}
 800614a:	bf00      	nop
 800614c:	3710      	adds	r7, #16
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
	...

08006154 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006154:	b580      	push	{r7, lr}
 8006156:	b082      	sub	sp, #8
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d101      	bne.n	8006166 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006162:	2301      	movs	r3, #1
 8006164:	e0e6      	b.n	8006334 <HAL_TIM_Base_Init+0x1e0>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a74      	ldr	r2, [pc, #464]	@ (800633c <HAL_TIM_Base_Init+0x1e8>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d036      	beq.n	80061de <HAL_TIM_Base_Init+0x8a>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006178:	d031      	beq.n	80061de <HAL_TIM_Base_Init+0x8a>
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4a70      	ldr	r2, [pc, #448]	@ (8006340 <HAL_TIM_Base_Init+0x1ec>)
 8006180:	4293      	cmp	r3, r2
 8006182:	d02c      	beq.n	80061de <HAL_TIM_Base_Init+0x8a>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a6e      	ldr	r2, [pc, #440]	@ (8006344 <HAL_TIM_Base_Init+0x1f0>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d027      	beq.n	80061de <HAL_TIM_Base_Init+0x8a>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a6d      	ldr	r2, [pc, #436]	@ (8006348 <HAL_TIM_Base_Init+0x1f4>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d022      	beq.n	80061de <HAL_TIM_Base_Init+0x8a>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a6b      	ldr	r2, [pc, #428]	@ (800634c <HAL_TIM_Base_Init+0x1f8>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d01d      	beq.n	80061de <HAL_TIM_Base_Init+0x8a>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a6a      	ldr	r2, [pc, #424]	@ (8006350 <HAL_TIM_Base_Init+0x1fc>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d018      	beq.n	80061de <HAL_TIM_Base_Init+0x8a>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a68      	ldr	r2, [pc, #416]	@ (8006354 <HAL_TIM_Base_Init+0x200>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d013      	beq.n	80061de <HAL_TIM_Base_Init+0x8a>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a67      	ldr	r2, [pc, #412]	@ (8006358 <HAL_TIM_Base_Init+0x204>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d00e      	beq.n	80061de <HAL_TIM_Base_Init+0x8a>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a65      	ldr	r2, [pc, #404]	@ (800635c <HAL_TIM_Base_Init+0x208>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d009      	beq.n	80061de <HAL_TIM_Base_Init+0x8a>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4a64      	ldr	r2, [pc, #400]	@ (8006360 <HAL_TIM_Base_Init+0x20c>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d004      	beq.n	80061de <HAL_TIM_Base_Init+0x8a>
 80061d4:	f44f 718b 	mov.w	r1, #278	@ 0x116
 80061d8:	4862      	ldr	r0, [pc, #392]	@ (8006364 <HAL_TIM_Base_Init+0x210>)
 80061da:	f7fb f9a5 	bl	8001528 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d014      	beq.n	8006210 <HAL_TIM_Base_Init+0xbc>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	2b10      	cmp	r3, #16
 80061ec:	d010      	beq.n	8006210 <HAL_TIM_Base_Init+0xbc>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	2b20      	cmp	r3, #32
 80061f4:	d00c      	beq.n	8006210 <HAL_TIM_Base_Init+0xbc>
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	2b40      	cmp	r3, #64	@ 0x40
 80061fc:	d008      	beq.n	8006210 <HAL_TIM_Base_Init+0xbc>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	2b60      	cmp	r3, #96	@ 0x60
 8006204:	d004      	beq.n	8006210 <HAL_TIM_Base_Init+0xbc>
 8006206:	f240 1117 	movw	r1, #279	@ 0x117
 800620a:	4856      	ldr	r0, [pc, #344]	@ (8006364 <HAL_TIM_Base_Init+0x210>)
 800620c:	f7fb f98c 	bl	8001528 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	691b      	ldr	r3, [r3, #16]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d00e      	beq.n	8006236 <HAL_TIM_Base_Init+0xe2>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	691b      	ldr	r3, [r3, #16]
 800621c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006220:	d009      	beq.n	8006236 <HAL_TIM_Base_Init+0xe2>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	691b      	ldr	r3, [r3, #16]
 8006226:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800622a:	d004      	beq.n	8006236 <HAL_TIM_Base_Init+0xe2>
 800622c:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8006230:	484c      	ldr	r0, [pc, #304]	@ (8006364 <HAL_TIM_Base_Init+0x210>)
 8006232:	f7fb f979 	bl	8001528 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800623e:	d004      	beq.n	800624a <HAL_TIM_Base_Init+0xf6>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a40      	ldr	r2, [pc, #256]	@ (8006348 <HAL_TIM_Base_Init+0x1f4>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d107      	bne.n	800625a <HAL_TIM_Base_Init+0x106>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	68db      	ldr	r3, [r3, #12]
 800624e:	2b00      	cmp	r3, #0
 8006250:	bf14      	ite	ne
 8006252:	2301      	movne	r3, #1
 8006254:	2300      	moveq	r3, #0
 8006256:	b2db      	uxtb	r3, r3
 8006258:	e00e      	b.n	8006278 <HAL_TIM_Base_Init+0x124>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	68db      	ldr	r3, [r3, #12]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d006      	beq.n	8006270 <HAL_TIM_Base_Init+0x11c>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	68db      	ldr	r3, [r3, #12]
 8006266:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800626a:	d201      	bcs.n	8006270 <HAL_TIM_Base_Init+0x11c>
 800626c:	2301      	movs	r3, #1
 800626e:	e000      	b.n	8006272 <HAL_TIM_Base_Init+0x11e>
 8006270:	2300      	movs	r3, #0
 8006272:	f003 0301 	and.w	r3, r3, #1
 8006276:	b2db      	uxtb	r3, r3
 8006278:	2b00      	cmp	r3, #0
 800627a:	d104      	bne.n	8006286 <HAL_TIM_Base_Init+0x132>
 800627c:	f240 1119 	movw	r1, #281	@ 0x119
 8006280:	4838      	ldr	r0, [pc, #224]	@ (8006364 <HAL_TIM_Base_Init+0x210>)
 8006282:	f7fb f951 	bl	8001528 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	699b      	ldr	r3, [r3, #24]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d008      	beq.n	80062a0 <HAL_TIM_Base_Init+0x14c>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	699b      	ldr	r3, [r3, #24]
 8006292:	2b80      	cmp	r3, #128	@ 0x80
 8006294:	d004      	beq.n	80062a0 <HAL_TIM_Base_Init+0x14c>
 8006296:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 800629a:	4832      	ldr	r0, [pc, #200]	@ (8006364 <HAL_TIM_Base_Init+0x210>)
 800629c:	f7fb f944 	bl	8001528 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80062a6:	b2db      	uxtb	r3, r3
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d106      	bne.n	80062ba <HAL_TIM_Base_Init+0x166>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f7fb fd3b 	bl	8001d30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2202      	movs	r2, #2
 80062be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	3304      	adds	r3, #4
 80062ca:	4619      	mov	r1, r3
 80062cc:	4610      	mov	r0, r2
 80062ce:	f000 fb47 	bl	8006960 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2201      	movs	r2, #1
 80062d6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2201      	movs	r2, #1
 80062de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2201      	movs	r2, #1
 80062e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2201      	movs	r2, #1
 80062ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2201      	movs	r2, #1
 80062f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2201      	movs	r2, #1
 80062fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	2201      	movs	r2, #1
 8006306:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2201      	movs	r2, #1
 800630e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2201      	movs	r2, #1
 8006316:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2201      	movs	r2, #1
 800631e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2201      	movs	r2, #1
 8006326:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2201      	movs	r2, #1
 800632e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006332:	2300      	movs	r3, #0
}
 8006334:	4618      	mov	r0, r3
 8006336:	3708      	adds	r7, #8
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}
 800633c:	40012c00 	.word	0x40012c00
 8006340:	40000400 	.word	0x40000400
 8006344:	40000800 	.word	0x40000800
 8006348:	40000c00 	.word	0x40000c00
 800634c:	40001000 	.word	0x40001000
 8006350:	40001400 	.word	0x40001400
 8006354:	40013400 	.word	0x40013400
 8006358:	40014000 	.word	0x40014000
 800635c:	40014400 	.word	0x40014400
 8006360:	40014800 	.word	0x40014800
 8006364:	08008968 	.word	0x08008968

08006368 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b086      	sub	sp, #24
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d101      	bne.n	800637c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006378:	2301      	movs	r3, #1
 800637a:	e1b0      	b.n	80066de <HAL_TIM_Encoder_Init+0x376>
  }

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a7f      	ldr	r2, [pc, #508]	@ (8006580 <HAL_TIM_Encoder_Init+0x218>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d01d      	beq.n	80063c2 <HAL_TIM_Encoder_Init+0x5a>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800638e:	d018      	beq.n	80063c2 <HAL_TIM_Encoder_Init+0x5a>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4a7b      	ldr	r2, [pc, #492]	@ (8006584 <HAL_TIM_Encoder_Init+0x21c>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d013      	beq.n	80063c2 <HAL_TIM_Encoder_Init+0x5a>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a7a      	ldr	r2, [pc, #488]	@ (8006588 <HAL_TIM_Encoder_Init+0x220>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d00e      	beq.n	80063c2 <HAL_TIM_Encoder_Init+0x5a>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a78      	ldr	r2, [pc, #480]	@ (800658c <HAL_TIM_Encoder_Init+0x224>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d009      	beq.n	80063c2 <HAL_TIM_Encoder_Init+0x5a>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4a77      	ldr	r2, [pc, #476]	@ (8006590 <HAL_TIM_Encoder_Init+0x228>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d004      	beq.n	80063c2 <HAL_TIM_Encoder_Init+0x5a>
 80063b8:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 80063bc:	4875      	ldr	r0, [pc, #468]	@ (8006594 <HAL_TIM_Encoder_Init+0x22c>)
 80063be:	f7fb f8b3 	bl	8001528 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d014      	beq.n	80063f4 <HAL_TIM_Encoder_Init+0x8c>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	689b      	ldr	r3, [r3, #8]
 80063ce:	2b10      	cmp	r3, #16
 80063d0:	d010      	beq.n	80063f4 <HAL_TIM_Encoder_Init+0x8c>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	2b20      	cmp	r3, #32
 80063d8:	d00c      	beq.n	80063f4 <HAL_TIM_Encoder_Init+0x8c>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	2b40      	cmp	r3, #64	@ 0x40
 80063e0:	d008      	beq.n	80063f4 <HAL_TIM_Encoder_Init+0x8c>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	2b60      	cmp	r3, #96	@ 0x60
 80063e8:	d004      	beq.n	80063f4 <HAL_TIM_Encoder_Init+0x8c>
 80063ea:	f640 31e4 	movw	r1, #3044	@ 0xbe4
 80063ee:	4869      	ldr	r0, [pc, #420]	@ (8006594 <HAL_TIM_Encoder_Init+0x22c>)
 80063f0:	f7fb f89a 	bl	8001528 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	691b      	ldr	r3, [r3, #16]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d00e      	beq.n	800641a <HAL_TIM_Encoder_Init+0xb2>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	691b      	ldr	r3, [r3, #16]
 8006400:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006404:	d009      	beq.n	800641a <HAL_TIM_Encoder_Init+0xb2>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	691b      	ldr	r3, [r3, #16]
 800640a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800640e:	d004      	beq.n	800641a <HAL_TIM_Encoder_Init+0xb2>
 8006410:	f640 31e5 	movw	r1, #3045	@ 0xbe5
 8006414:	485f      	ldr	r0, [pc, #380]	@ (8006594 <HAL_TIM_Encoder_Init+0x22c>)
 8006416:	f7fb f887 	bl	8001528 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	699b      	ldr	r3, [r3, #24]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d008      	beq.n	8006434 <HAL_TIM_Encoder_Init+0xcc>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	699b      	ldr	r3, [r3, #24]
 8006426:	2b80      	cmp	r3, #128	@ 0x80
 8006428:	d004      	beq.n	8006434 <HAL_TIM_Encoder_Init+0xcc>
 800642a:	f640 31e6 	movw	r1, #3046	@ 0xbe6
 800642e:	4859      	ldr	r0, [pc, #356]	@ (8006594 <HAL_TIM_Encoder_Init+0x22c>)
 8006430:	f7fb f87a 	bl	8001528 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	2b01      	cmp	r3, #1
 800643a:	d00c      	beq.n	8006456 <HAL_TIM_Encoder_Init+0xee>
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	2b02      	cmp	r3, #2
 8006442:	d008      	beq.n	8006456 <HAL_TIM_Encoder_Init+0xee>
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	2b03      	cmp	r3, #3
 800644a:	d004      	beq.n	8006456 <HAL_TIM_Encoder_Init+0xee>
 800644c:	f640 31e7 	movw	r1, #3047	@ 0xbe7
 8006450:	4850      	ldr	r0, [pc, #320]	@ (8006594 <HAL_TIM_Encoder_Init+0x22c>)
 8006452:	f7fb f869 	bl	8001528 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	689b      	ldr	r3, [r3, #8]
 800645a:	2b01      	cmp	r3, #1
 800645c:	d00c      	beq.n	8006478 <HAL_TIM_Encoder_Init+0x110>
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	2b02      	cmp	r3, #2
 8006464:	d008      	beq.n	8006478 <HAL_TIM_Encoder_Init+0x110>
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	2b03      	cmp	r3, #3
 800646c:	d004      	beq.n	8006478 <HAL_TIM_Encoder_Init+0x110>
 800646e:	f640 31e8 	movw	r1, #3048	@ 0xbe8
 8006472:	4848      	ldr	r0, [pc, #288]	@ (8006594 <HAL_TIM_Encoder_Init+0x22c>)
 8006474:	f7fb f858 	bl	8001528 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	699b      	ldr	r3, [r3, #24]
 800647c:	2b01      	cmp	r3, #1
 800647e:	d00c      	beq.n	800649a <HAL_TIM_Encoder_Init+0x132>
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	699b      	ldr	r3, [r3, #24]
 8006484:	2b02      	cmp	r3, #2
 8006486:	d008      	beq.n	800649a <HAL_TIM_Encoder_Init+0x132>
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	699b      	ldr	r3, [r3, #24]
 800648c:	2b03      	cmp	r3, #3
 800648e:	d004      	beq.n	800649a <HAL_TIM_Encoder_Init+0x132>
 8006490:	f640 31e9 	movw	r1, #3049	@ 0xbe9
 8006494:	483f      	ldr	r0, [pc, #252]	@ (8006594 <HAL_TIM_Encoder_Init+0x22c>)
 8006496:	f7fb f847 	bl	8001528 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	685b      	ldr	r3, [r3, #4]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d008      	beq.n	80064b4 <HAL_TIM_Encoder_Init+0x14c>
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	2b02      	cmp	r3, #2
 80064a8:	d004      	beq.n	80064b4 <HAL_TIM_Encoder_Init+0x14c>
 80064aa:	f640 31ea 	movw	r1, #3050	@ 0xbea
 80064ae:	4839      	ldr	r0, [pc, #228]	@ (8006594 <HAL_TIM_Encoder_Init+0x22c>)
 80064b0:	f7fb f83a 	bl	8001528 <assert_failed>
  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	695b      	ldr	r3, [r3, #20]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d008      	beq.n	80064ce <HAL_TIM_Encoder_Init+0x166>
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	695b      	ldr	r3, [r3, #20]
 80064c0:	2b02      	cmp	r3, #2
 80064c2:	d004      	beq.n	80064ce <HAL_TIM_Encoder_Init+0x166>
 80064c4:	f640 31eb 	movw	r1, #3051	@ 0xbeb
 80064c8:	4832      	ldr	r0, [pc, #200]	@ (8006594 <HAL_TIM_Encoder_Init+0x22c>)
 80064ca:	f7fb f82d 	bl	8001528 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	68db      	ldr	r3, [r3, #12]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d010      	beq.n	80064f8 <HAL_TIM_Encoder_Init+0x190>
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	68db      	ldr	r3, [r3, #12]
 80064da:	2b04      	cmp	r3, #4
 80064dc:	d00c      	beq.n	80064f8 <HAL_TIM_Encoder_Init+0x190>
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	68db      	ldr	r3, [r3, #12]
 80064e2:	2b08      	cmp	r3, #8
 80064e4:	d008      	beq.n	80064f8 <HAL_TIM_Encoder_Init+0x190>
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	68db      	ldr	r3, [r3, #12]
 80064ea:	2b0c      	cmp	r3, #12
 80064ec:	d004      	beq.n	80064f8 <HAL_TIM_Encoder_Init+0x190>
 80064ee:	f640 31ec 	movw	r1, #3052	@ 0xbec
 80064f2:	4828      	ldr	r0, [pc, #160]	@ (8006594 <HAL_TIM_Encoder_Init+0x22c>)
 80064f4:	f7fb f818 	bl	8001528 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	69db      	ldr	r3, [r3, #28]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d010      	beq.n	8006522 <HAL_TIM_Encoder_Init+0x1ba>
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	69db      	ldr	r3, [r3, #28]
 8006504:	2b04      	cmp	r3, #4
 8006506:	d00c      	beq.n	8006522 <HAL_TIM_Encoder_Init+0x1ba>
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	69db      	ldr	r3, [r3, #28]
 800650c:	2b08      	cmp	r3, #8
 800650e:	d008      	beq.n	8006522 <HAL_TIM_Encoder_Init+0x1ba>
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	69db      	ldr	r3, [r3, #28]
 8006514:	2b0c      	cmp	r3, #12
 8006516:	d004      	beq.n	8006522 <HAL_TIM_Encoder_Init+0x1ba>
 8006518:	f640 31ed 	movw	r1, #3053	@ 0xbed
 800651c:	481d      	ldr	r0, [pc, #116]	@ (8006594 <HAL_TIM_Encoder_Init+0x22c>)
 800651e:	f7fb f803 	bl	8001528 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	691b      	ldr	r3, [r3, #16]
 8006526:	2b0f      	cmp	r3, #15
 8006528:	d904      	bls.n	8006534 <HAL_TIM_Encoder_Init+0x1cc>
 800652a:	f640 31ee 	movw	r1, #3054	@ 0xbee
 800652e:	4819      	ldr	r0, [pc, #100]	@ (8006594 <HAL_TIM_Encoder_Init+0x22c>)
 8006530:	f7fa fffa 	bl	8001528 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	6a1b      	ldr	r3, [r3, #32]
 8006538:	2b0f      	cmp	r3, #15
 800653a:	d904      	bls.n	8006546 <HAL_TIM_Encoder_Init+0x1de>
 800653c:	f640 31ef 	movw	r1, #3055	@ 0xbef
 8006540:	4814      	ldr	r0, [pc, #80]	@ (8006594 <HAL_TIM_Encoder_Init+0x22c>)
 8006542:	f7fa fff1 	bl	8001528 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800654e:	d004      	beq.n	800655a <HAL_TIM_Encoder_Init+0x1f2>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a0d      	ldr	r2, [pc, #52]	@ (800658c <HAL_TIM_Encoder_Init+0x224>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d107      	bne.n	800656a <HAL_TIM_Encoder_Init+0x202>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	68db      	ldr	r3, [r3, #12]
 800655e:	2b00      	cmp	r3, #0
 8006560:	bf14      	ite	ne
 8006562:	2301      	movne	r3, #1
 8006564:	2300      	moveq	r3, #0
 8006566:	b2db      	uxtb	r3, r3
 8006568:	e01a      	b.n	80065a0 <HAL_TIM_Encoder_Init+0x238>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d012      	beq.n	8006598 <HAL_TIM_Encoder_Init+0x230>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	68db      	ldr	r3, [r3, #12]
 8006576:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800657a:	d20d      	bcs.n	8006598 <HAL_TIM_Encoder_Init+0x230>
 800657c:	2301      	movs	r3, #1
 800657e:	e00c      	b.n	800659a <HAL_TIM_Encoder_Init+0x232>
 8006580:	40012c00 	.word	0x40012c00
 8006584:	40000400 	.word	0x40000400
 8006588:	40000800 	.word	0x40000800
 800658c:	40000c00 	.word	0x40000c00
 8006590:	40013400 	.word	0x40013400
 8006594:	08008968 	.word	0x08008968
 8006598:	2300      	movs	r3, #0
 800659a:	f003 0301 	and.w	r3, r3, #1
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d104      	bne.n	80065ae <HAL_TIM_Encoder_Init+0x246>
 80065a4:	f44f 613f 	mov.w	r1, #3056	@ 0xbf0
 80065a8:	484f      	ldr	r0, [pc, #316]	@ (80066e8 <HAL_TIM_Encoder_Init+0x380>)
 80065aa:	f7fa ffbd 	bl	8001528 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065b4:	b2db      	uxtb	r3, r3
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d106      	bne.n	80065c8 <HAL_TIM_Encoder_Init+0x260>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f7fb faf2 	bl	8001bac <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2202      	movs	r2, #2
 80065cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	687a      	ldr	r2, [r7, #4]
 80065d8:	6812      	ldr	r2, [r2, #0]
 80065da:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80065de:	f023 0307 	bic.w	r3, r3, #7
 80065e2:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681a      	ldr	r2, [r3, #0]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	3304      	adds	r3, #4
 80065ec:	4619      	mov	r1, r3
 80065ee:	4610      	mov	r0, r2
 80065f0:	f000 f9b6 	bl	8006960 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	699b      	ldr	r3, [r3, #24]
 8006602:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	6a1b      	ldr	r3, [r3, #32]
 800660a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	697a      	ldr	r2, [r7, #20]
 8006612:	4313      	orrs	r3, r2
 8006614:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800661c:	f023 0303 	bic.w	r3, r3, #3
 8006620:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	689a      	ldr	r2, [r3, #8]
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	699b      	ldr	r3, [r3, #24]
 800662a:	021b      	lsls	r3, r3, #8
 800662c:	4313      	orrs	r3, r2
 800662e:	693a      	ldr	r2, [r7, #16]
 8006630:	4313      	orrs	r3, r2
 8006632:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800663a:	f023 030c 	bic.w	r3, r3, #12
 800663e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006640:	693b      	ldr	r3, [r7, #16]
 8006642:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006646:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800664a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	68da      	ldr	r2, [r3, #12]
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	69db      	ldr	r3, [r3, #28]
 8006654:	021b      	lsls	r3, r3, #8
 8006656:	4313      	orrs	r3, r2
 8006658:	693a      	ldr	r2, [r7, #16]
 800665a:	4313      	orrs	r3, r2
 800665c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	691b      	ldr	r3, [r3, #16]
 8006662:	011a      	lsls	r2, r3, #4
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	6a1b      	ldr	r3, [r3, #32]
 8006668:	031b      	lsls	r3, r3, #12
 800666a:	4313      	orrs	r3, r2
 800666c:	693a      	ldr	r2, [r7, #16]
 800666e:	4313      	orrs	r3, r2
 8006670:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006678:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006680:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	685a      	ldr	r2, [r3, #4]
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	695b      	ldr	r3, [r3, #20]
 800668a:	011b      	lsls	r3, r3, #4
 800668c:	4313      	orrs	r3, r2
 800668e:	68fa      	ldr	r2, [r7, #12]
 8006690:	4313      	orrs	r3, r2
 8006692:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	697a      	ldr	r2, [r7, #20]
 800669a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	693a      	ldr	r2, [r7, #16]
 80066a2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	68fa      	ldr	r2, [r7, #12]
 80066aa:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2201      	movs	r2, #1
 80066c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80066dc:	2300      	movs	r3, #0
}
 80066de:	4618      	mov	r0, r3
 80066e0:	3718      	adds	r7, #24
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd80      	pop	{r7, pc}
 80066e6:	bf00      	nop
 80066e8:	08008968 	.word	0x08008968

080066ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b084      	sub	sp, #16
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	68db      	ldr	r3, [r3, #12]
 80066fa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	691b      	ldr	r3, [r3, #16]
 8006702:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	f003 0302 	and.w	r3, r3, #2
 800670a:	2b00      	cmp	r3, #0
 800670c:	d020      	beq.n	8006750 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	f003 0302 	and.w	r3, r3, #2
 8006714:	2b00      	cmp	r3, #0
 8006716:	d01b      	beq.n	8006750 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f06f 0202 	mvn.w	r2, #2
 8006720:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2201      	movs	r2, #1
 8006726:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	699b      	ldr	r3, [r3, #24]
 800672e:	f003 0303 	and.w	r3, r3, #3
 8006732:	2b00      	cmp	r3, #0
 8006734:	d003      	beq.n	800673e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 f8f3 	bl	8006922 <HAL_TIM_IC_CaptureCallback>
 800673c:	e005      	b.n	800674a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f000 f8e5 	bl	800690e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f000 f8f6 	bl	8006936 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2200      	movs	r2, #0
 800674e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	f003 0304 	and.w	r3, r3, #4
 8006756:	2b00      	cmp	r3, #0
 8006758:	d020      	beq.n	800679c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	f003 0304 	and.w	r3, r3, #4
 8006760:	2b00      	cmp	r3, #0
 8006762:	d01b      	beq.n	800679c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f06f 0204 	mvn.w	r2, #4
 800676c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2202      	movs	r2, #2
 8006772:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	699b      	ldr	r3, [r3, #24]
 800677a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800677e:	2b00      	cmp	r3, #0
 8006780:	d003      	beq.n	800678a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f000 f8cd 	bl	8006922 <HAL_TIM_IC_CaptureCallback>
 8006788:	e005      	b.n	8006796 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 f8bf 	bl	800690e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f000 f8d0 	bl	8006936 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	f003 0308 	and.w	r3, r3, #8
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d020      	beq.n	80067e8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	f003 0308 	and.w	r3, r3, #8
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d01b      	beq.n	80067e8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f06f 0208 	mvn.w	r2, #8
 80067b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2204      	movs	r2, #4
 80067be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	69db      	ldr	r3, [r3, #28]
 80067c6:	f003 0303 	and.w	r3, r3, #3
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d003      	beq.n	80067d6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f000 f8a7 	bl	8006922 <HAL_TIM_IC_CaptureCallback>
 80067d4:	e005      	b.n	80067e2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f000 f899 	bl	800690e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067dc:	6878      	ldr	r0, [r7, #4]
 80067de:	f000 f8aa 	bl	8006936 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	f003 0310 	and.w	r3, r3, #16
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d020      	beq.n	8006834 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	f003 0310 	and.w	r3, r3, #16
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d01b      	beq.n	8006834 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f06f 0210 	mvn.w	r2, #16
 8006804:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2208      	movs	r2, #8
 800680a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	69db      	ldr	r3, [r3, #28]
 8006812:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006816:	2b00      	cmp	r3, #0
 8006818:	d003      	beq.n	8006822 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f000 f881 	bl	8006922 <HAL_TIM_IC_CaptureCallback>
 8006820:	e005      	b.n	800682e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f000 f873 	bl	800690e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f000 f884 	bl	8006936 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2200      	movs	r2, #0
 8006832:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	f003 0301 	and.w	r3, r3, #1
 800683a:	2b00      	cmp	r3, #0
 800683c:	d00c      	beq.n	8006858 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f003 0301 	and.w	r3, r3, #1
 8006844:	2b00      	cmp	r3, #0
 8006846:	d007      	beq.n	8006858 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f06f 0201 	mvn.w	r2, #1
 8006850:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f000 f851 	bl	80068fa <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800685e:	2b00      	cmp	r3, #0
 8006860:	d104      	bne.n	800686c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006868:	2b00      	cmp	r3, #0
 800686a:	d00c      	beq.n	8006886 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006872:	2b00      	cmp	r3, #0
 8006874:	d007      	beq.n	8006886 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800687e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f000 fa73 	bl	8006d6c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800688c:	2b00      	cmp	r3, #0
 800688e:	d00c      	beq.n	80068aa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006896:	2b00      	cmp	r3, #0
 8006898:	d007      	beq.n	80068aa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80068a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	f000 fa6b 	bl	8006d80 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d00c      	beq.n	80068ce <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d007      	beq.n	80068ce <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80068c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f000 f83e 	bl	800694a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	f003 0320 	and.w	r3, r3, #32
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d00c      	beq.n	80068f2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f003 0320 	and.w	r3, r3, #32
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d007      	beq.n	80068f2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f06f 0220 	mvn.w	r2, #32
 80068ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f000 fa33 	bl	8006d58 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80068f2:	bf00      	nop
 80068f4:	3710      	adds	r7, #16
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}

080068fa <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068fa:	b480      	push	{r7}
 80068fc:	b083      	sub	sp, #12
 80068fe:	af00      	add	r7, sp, #0
 8006900:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006902:	bf00      	nop
 8006904:	370c      	adds	r7, #12
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr

0800690e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800690e:	b480      	push	{r7}
 8006910:	b083      	sub	sp, #12
 8006912:	af00      	add	r7, sp, #0
 8006914:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006916:	bf00      	nop
 8006918:	370c      	adds	r7, #12
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr

08006922 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006922:	b480      	push	{r7}
 8006924:	b083      	sub	sp, #12
 8006926:	af00      	add	r7, sp, #0
 8006928:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800692a:	bf00      	nop
 800692c:	370c      	adds	r7, #12
 800692e:	46bd      	mov	sp, r7
 8006930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006934:	4770      	bx	lr

08006936 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006936:	b480      	push	{r7}
 8006938:	b083      	sub	sp, #12
 800693a:	af00      	add	r7, sp, #0
 800693c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800693e:	bf00      	nop
 8006940:	370c      	adds	r7, #12
 8006942:	46bd      	mov	sp, r7
 8006944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006948:	4770      	bx	lr

0800694a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800694a:	b480      	push	{r7}
 800694c:	b083      	sub	sp, #12
 800694e:	af00      	add	r7, sp, #0
 8006950:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006952:	bf00      	nop
 8006954:	370c      	adds	r7, #12
 8006956:	46bd      	mov	sp, r7
 8006958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695c:	4770      	bx	lr
	...

08006960 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006960:	b480      	push	{r7}
 8006962:	b085      	sub	sp, #20
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
 8006968:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	4a46      	ldr	r2, [pc, #280]	@ (8006a8c <TIM_Base_SetConfig+0x12c>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d013      	beq.n	80069a0 <TIM_Base_SetConfig+0x40>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800697e:	d00f      	beq.n	80069a0 <TIM_Base_SetConfig+0x40>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	4a43      	ldr	r2, [pc, #268]	@ (8006a90 <TIM_Base_SetConfig+0x130>)
 8006984:	4293      	cmp	r3, r2
 8006986:	d00b      	beq.n	80069a0 <TIM_Base_SetConfig+0x40>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	4a42      	ldr	r2, [pc, #264]	@ (8006a94 <TIM_Base_SetConfig+0x134>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d007      	beq.n	80069a0 <TIM_Base_SetConfig+0x40>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	4a41      	ldr	r2, [pc, #260]	@ (8006a98 <TIM_Base_SetConfig+0x138>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d003      	beq.n	80069a0 <TIM_Base_SetConfig+0x40>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	4a40      	ldr	r2, [pc, #256]	@ (8006a9c <TIM_Base_SetConfig+0x13c>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d108      	bne.n	80069b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	685b      	ldr	r3, [r3, #4]
 80069ac:	68fa      	ldr	r2, [r7, #12]
 80069ae:	4313      	orrs	r3, r2
 80069b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	4a35      	ldr	r2, [pc, #212]	@ (8006a8c <TIM_Base_SetConfig+0x12c>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d01f      	beq.n	80069fa <TIM_Base_SetConfig+0x9a>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069c0:	d01b      	beq.n	80069fa <TIM_Base_SetConfig+0x9a>
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	4a32      	ldr	r2, [pc, #200]	@ (8006a90 <TIM_Base_SetConfig+0x130>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d017      	beq.n	80069fa <TIM_Base_SetConfig+0x9a>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	4a31      	ldr	r2, [pc, #196]	@ (8006a94 <TIM_Base_SetConfig+0x134>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d013      	beq.n	80069fa <TIM_Base_SetConfig+0x9a>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	4a30      	ldr	r2, [pc, #192]	@ (8006a98 <TIM_Base_SetConfig+0x138>)
 80069d6:	4293      	cmp	r3, r2
 80069d8:	d00f      	beq.n	80069fa <TIM_Base_SetConfig+0x9a>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	4a2f      	ldr	r2, [pc, #188]	@ (8006a9c <TIM_Base_SetConfig+0x13c>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d00b      	beq.n	80069fa <TIM_Base_SetConfig+0x9a>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	4a2e      	ldr	r2, [pc, #184]	@ (8006aa0 <TIM_Base_SetConfig+0x140>)
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d007      	beq.n	80069fa <TIM_Base_SetConfig+0x9a>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	4a2d      	ldr	r2, [pc, #180]	@ (8006aa4 <TIM_Base_SetConfig+0x144>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d003      	beq.n	80069fa <TIM_Base_SetConfig+0x9a>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	4a2c      	ldr	r2, [pc, #176]	@ (8006aa8 <TIM_Base_SetConfig+0x148>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d108      	bne.n	8006a0c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	68db      	ldr	r3, [r3, #12]
 8006a06:	68fa      	ldr	r2, [r7, #12]
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	695b      	ldr	r3, [r3, #20]
 8006a16:	4313      	orrs	r3, r2
 8006a18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	68fa      	ldr	r2, [r7, #12]
 8006a1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	689a      	ldr	r2, [r3, #8]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	681a      	ldr	r2, [r3, #0]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	4a16      	ldr	r2, [pc, #88]	@ (8006a8c <TIM_Base_SetConfig+0x12c>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d00f      	beq.n	8006a58 <TIM_Base_SetConfig+0xf8>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	4a18      	ldr	r2, [pc, #96]	@ (8006a9c <TIM_Base_SetConfig+0x13c>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d00b      	beq.n	8006a58 <TIM_Base_SetConfig+0xf8>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	4a17      	ldr	r2, [pc, #92]	@ (8006aa0 <TIM_Base_SetConfig+0x140>)
 8006a44:	4293      	cmp	r3, r2
 8006a46:	d007      	beq.n	8006a58 <TIM_Base_SetConfig+0xf8>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	4a16      	ldr	r2, [pc, #88]	@ (8006aa4 <TIM_Base_SetConfig+0x144>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d003      	beq.n	8006a58 <TIM_Base_SetConfig+0xf8>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	4a15      	ldr	r2, [pc, #84]	@ (8006aa8 <TIM_Base_SetConfig+0x148>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d103      	bne.n	8006a60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	691a      	ldr	r2, [r3, #16]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2201      	movs	r2, #1
 8006a64:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	691b      	ldr	r3, [r3, #16]
 8006a6a:	f003 0301 	and.w	r3, r3, #1
 8006a6e:	2b01      	cmp	r3, #1
 8006a70:	d105      	bne.n	8006a7e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	691b      	ldr	r3, [r3, #16]
 8006a76:	f023 0201 	bic.w	r2, r3, #1
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	611a      	str	r2, [r3, #16]
  }
}
 8006a7e:	bf00      	nop
 8006a80:	3714      	adds	r7, #20
 8006a82:	46bd      	mov	sp, r7
 8006a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a88:	4770      	bx	lr
 8006a8a:	bf00      	nop
 8006a8c:	40012c00 	.word	0x40012c00
 8006a90:	40000400 	.word	0x40000400
 8006a94:	40000800 	.word	0x40000800
 8006a98:	40000c00 	.word	0x40000c00
 8006a9c:	40013400 	.word	0x40013400
 8006aa0:	40014000 	.word	0x40014000
 8006aa4:	40014400 	.word	0x40014400
 8006aa8:	40014800 	.word	0x40014800

08006aac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b084      	sub	sp, #16
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a34      	ldr	r2, [pc, #208]	@ (8006b8c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d02c      	beq.n	8006b1a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ac8:	d027      	beq.n	8006b1a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4a30      	ldr	r2, [pc, #192]	@ (8006b90 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d022      	beq.n	8006b1a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a2e      	ldr	r2, [pc, #184]	@ (8006b94 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d01d      	beq.n	8006b1a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a2d      	ldr	r2, [pc, #180]	@ (8006b98 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d018      	beq.n	8006b1a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a2b      	ldr	r2, [pc, #172]	@ (8006b9c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d013      	beq.n	8006b1a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a2a      	ldr	r2, [pc, #168]	@ (8006ba0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d00e      	beq.n	8006b1a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a28      	ldr	r2, [pc, #160]	@ (8006ba4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d009      	beq.n	8006b1a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a27      	ldr	r2, [pc, #156]	@ (8006ba8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d004      	beq.n	8006b1a <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8006b10:	f240 71ac 	movw	r1, #1964	@ 0x7ac
 8006b14:	4825      	ldr	r0, [pc, #148]	@ (8006bac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006b16:	f7fa fd07 	bl	8001528 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d020      	beq.n	8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	2b10      	cmp	r3, #16
 8006b28:	d01c      	beq.n	8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	2b20      	cmp	r3, #32
 8006b30:	d018      	beq.n	8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	2b30      	cmp	r3, #48	@ 0x30
 8006b38:	d014      	beq.n	8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	2b40      	cmp	r3, #64	@ 0x40
 8006b40:	d010      	beq.n	8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	2b50      	cmp	r3, #80	@ 0x50
 8006b48:	d00c      	beq.n	8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	2b60      	cmp	r3, #96	@ 0x60
 8006b50:	d008      	beq.n	8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	2b70      	cmp	r3, #112	@ 0x70
 8006b58:	d004      	beq.n	8006b64 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006b5a:	f240 71ad 	movw	r1, #1965	@ 0x7ad
 8006b5e:	4813      	ldr	r0, [pc, #76]	@ (8006bac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006b60:	f7fa fce2 	bl	8001528 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	2b80      	cmp	r3, #128	@ 0x80
 8006b6a:	d008      	beq.n	8006b7e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d004      	beq.n	8006b7e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
 8006b74:	f240 71ae 	movw	r1, #1966	@ 0x7ae
 8006b78:	480c      	ldr	r0, [pc, #48]	@ (8006bac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006b7a:	f7fa fcd5 	bl	8001528 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b84:	2b01      	cmp	r3, #1
 8006b86:	d113      	bne.n	8006bb0 <HAL_TIMEx_MasterConfigSynchronization+0x104>
 8006b88:	2302      	movs	r3, #2
 8006b8a:	e0d3      	b.n	8006d34 <HAL_TIMEx_MasterConfigSynchronization+0x288>
 8006b8c:	40012c00 	.word	0x40012c00
 8006b90:	40000400 	.word	0x40000400
 8006b94:	40000800 	.word	0x40000800
 8006b98:	40000c00 	.word	0x40000c00
 8006b9c:	40001000 	.word	0x40001000
 8006ba0:	40001400 	.word	0x40001400
 8006ba4:	40013400 	.word	0x40013400
 8006ba8:	40014000 	.word	0x40014000
 8006bac:	080089a0 	.word	0x080089a0
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2202      	movs	r2, #2
 8006bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	689b      	ldr	r3, [r3, #8]
 8006bce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4a59      	ldr	r2, [pc, #356]	@ (8006d3c <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d004      	beq.n	8006be4 <HAL_TIMEx_MasterConfigSynchronization+0x138>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a58      	ldr	r2, [pc, #352]	@ (8006d40 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d161      	bne.n	8006ca8 <HAL_TIMEx_MasterConfigSynchronization+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d054      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006bf4:	d04f      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	685b      	ldr	r3, [r3, #4]
 8006bfa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006bfe:	d04a      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006c08:	d045      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	685b      	ldr	r3, [r3, #4]
 8006c0e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006c12:	d040      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8006c1c:	d03b      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006c26:	d036      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006c30:	d031      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	f5b3 0fe0 	cmp.w	r3, #7340032	@ 0x700000
 8006c3a:	d02c      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	685b      	ldr	r3, [r3, #4]
 8006c40:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006c44:	d027      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	f5b3 0f10 	cmp.w	r3, #9437184	@ 0x900000
 8006c4e:	d022      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8006c58:	d01d      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	f5b3 0f30 	cmp.w	r3, #11534336	@ 0xb00000
 8006c62:	d018      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006c6c:	d013      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	f5b3 0f50 	cmp.w	r3, #13631488	@ 0xd00000
 8006c76:	d00e      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	685b      	ldr	r3, [r3, #4]
 8006c7c:	f5b3 0f60 	cmp.w	r3, #14680064	@ 0xe00000
 8006c80:	d009      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	f5b3 0f70 	cmp.w	r3, #15728640	@ 0xf00000
 8006c8a:	d004      	beq.n	8006c96 <HAL_TIMEx_MasterConfigSynchronization+0x1ea>
 8006c8c:	f44f 61f8 	mov.w	r1, #1984	@ 0x7c0
 8006c90:	482c      	ldr	r0, [pc, #176]	@ (8006d44 <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 8006c92:	f7fa fc49 	bl	8001528 <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006c9c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	68fa      	ldr	r2, [r7, #12]
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	68fa      	ldr	r2, [r7, #12]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	68fa      	ldr	r2, [r7, #12]
 8006cc0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a1d      	ldr	r2, [pc, #116]	@ (8006d3c <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d01d      	beq.n	8006d08 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cd4:	d018      	beq.n	8006d08 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4a1b      	ldr	r2, [pc, #108]	@ (8006d48 <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d013      	beq.n	8006d08 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	4a19      	ldr	r2, [pc, #100]	@ (8006d4c <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 8006ce6:	4293      	cmp	r3, r2
 8006ce8:	d00e      	beq.n	8006d08 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a18      	ldr	r2, [pc, #96]	@ (8006d50 <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d009      	beq.n	8006d08 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a11      	ldr	r2, [pc, #68]	@ (8006d40 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d004      	beq.n	8006d08 <HAL_TIMEx_MasterConfigSynchronization+0x25c>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a14      	ldr	r2, [pc, #80]	@ (8006d54 <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d10c      	bne.n	8006d22 <HAL_TIMEx_MasterConfigSynchronization+0x276>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d0e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	68ba      	ldr	r2, [r7, #8]
 8006d16:	4313      	orrs	r3, r2
 8006d18:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	68ba      	ldr	r2, [r7, #8]
 8006d20:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2201      	movs	r2, #1
 8006d26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006d32:	2300      	movs	r3, #0
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3710      	adds	r7, #16
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}
 8006d3c:	40012c00 	.word	0x40012c00
 8006d40:	40013400 	.word	0x40013400
 8006d44:	080089a0 	.word	0x080089a0
 8006d48:	40000400 	.word	0x40000400
 8006d4c:	40000800 	.word	0x40000800
 8006d50:	40000c00 	.word	0x40000c00
 8006d54:	40014000 	.word	0x40014000

08006d58 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b083      	sub	sp, #12
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d60:	bf00      	nop
 8006d62:	370c      	adds	r7, #12
 8006d64:	46bd      	mov	sp, r7
 8006d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6a:	4770      	bx	lr

08006d6c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d6c:	b480      	push	{r7}
 8006d6e:	b083      	sub	sp, #12
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d74:	bf00      	nop
 8006d76:	370c      	adds	r7, #12
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7e:	4770      	bx	lr

08006d80 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b083      	sub	sp, #12
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006d88:	bf00      	nop
 8006d8a:	370c      	adds	r7, #12
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d92:	4770      	bx	lr

08006d94 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b082      	sub	sp, #8
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d101      	bne.n	8006da6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006da2:	2301      	movs	r3, #1
 8006da4:	e08b      	b.n	8006ebe <HAL_UART_Init+0x12a>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	699b      	ldr	r3, [r3, #24]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d023      	beq.n	8006df6 <HAL_UART_Init+0x62>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a45      	ldr	r2, [pc, #276]	@ (8006ec8 <HAL_UART_Init+0x134>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d041      	beq.n	8006e3c <HAL_UART_Init+0xa8>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a43      	ldr	r2, [pc, #268]	@ (8006ecc <HAL_UART_Init+0x138>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d03c      	beq.n	8006e3c <HAL_UART_Init+0xa8>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a42      	ldr	r2, [pc, #264]	@ (8006ed0 <HAL_UART_Init+0x13c>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d037      	beq.n	8006e3c <HAL_UART_Init+0xa8>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a40      	ldr	r2, [pc, #256]	@ (8006ed4 <HAL_UART_Init+0x140>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d032      	beq.n	8006e3c <HAL_UART_Init+0xa8>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4a3f      	ldr	r2, [pc, #252]	@ (8006ed8 <HAL_UART_Init+0x144>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d02d      	beq.n	8006e3c <HAL_UART_Init+0xa8>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a3d      	ldr	r2, [pc, #244]	@ (8006edc <HAL_UART_Init+0x148>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d028      	beq.n	8006e3c <HAL_UART_Init+0xa8>
 8006dea:	f44f 71a9 	mov.w	r1, #338	@ 0x152
 8006dee:	483c      	ldr	r0, [pc, #240]	@ (8006ee0 <HAL_UART_Init+0x14c>)
 8006df0:	f7fa fb9a 	bl	8001528 <assert_failed>
 8006df4:	e022      	b.n	8006e3c <HAL_UART_Init+0xa8>
  }
  else
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	4a33      	ldr	r2, [pc, #204]	@ (8006ec8 <HAL_UART_Init+0x134>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d01d      	beq.n	8006e3c <HAL_UART_Init+0xa8>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a31      	ldr	r2, [pc, #196]	@ (8006ecc <HAL_UART_Init+0x138>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d018      	beq.n	8006e3c <HAL_UART_Init+0xa8>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a30      	ldr	r2, [pc, #192]	@ (8006ed0 <HAL_UART_Init+0x13c>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d013      	beq.n	8006e3c <HAL_UART_Init+0xa8>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a2e      	ldr	r2, [pc, #184]	@ (8006ed4 <HAL_UART_Init+0x140>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d00e      	beq.n	8006e3c <HAL_UART_Init+0xa8>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4a2d      	ldr	r2, [pc, #180]	@ (8006ed8 <HAL_UART_Init+0x144>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d009      	beq.n	8006e3c <HAL_UART_Init+0xa8>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a2b      	ldr	r2, [pc, #172]	@ (8006edc <HAL_UART_Init+0x148>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d004      	beq.n	8006e3c <HAL_UART_Init+0xa8>
 8006e32:	f240 1157 	movw	r1, #343	@ 0x157
 8006e36:	482a      	ldr	r0, [pc, #168]	@ (8006ee0 <HAL_UART_Init+0x14c>)
 8006e38:	f7fa fb76 	bl	8001528 <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d106      	bne.n	8006e52 <HAL_UART_Init+0xbe>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2200      	movs	r2, #0
 8006e48:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f7fa ffe1 	bl	8001e14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2224      	movs	r2, #36	@ 0x24
 8006e56:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f022 0201 	bic.w	r2, r2, #1
 8006e66:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d002      	beq.n	8006e76 <HAL_UART_Init+0xe2>
  {
    UART_AdvFeatureConfig(huart);
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f000 fbf3 	bl	800765c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f000 f892 	bl	8006fa0 <UART_SetConfig>
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	2b01      	cmp	r3, #1
 8006e80:	d101      	bne.n	8006e86 <HAL_UART_Init+0xf2>
  {
    return HAL_ERROR;
 8006e82:	2301      	movs	r3, #1
 8006e84:	e01b      	b.n	8006ebe <HAL_UART_Init+0x12a>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	685a      	ldr	r2, [r3, #4]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006e94:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	689a      	ldr	r2, [r3, #8]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006ea4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	681a      	ldr	r2, [r3, #0]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f042 0201 	orr.w	r2, r2, #1
 8006eb4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f000 fd30 	bl	800791c <UART_CheckIdleState>
 8006ebc:	4603      	mov	r3, r0
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3708      	adds	r7, #8
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}
 8006ec6:	bf00      	nop
 8006ec8:	40013800 	.word	0x40013800
 8006ecc:	40004400 	.word	0x40004400
 8006ed0:	40004800 	.word	0x40004800
 8006ed4:	40004c00 	.word	0x40004c00
 8006ed8:	40005000 	.word	0x40005000
 8006edc:	40008000 	.word	0x40008000
 8006ee0:	080089dc 	.word	0x080089dc

08006ee4 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b08b      	sub	sp, #44	@ 0x2c
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	60f8      	str	r0, [r7, #12]
 8006eec:	60b9      	str	r1, [r7, #8]
 8006eee:	4613      	mov	r3, r2
 8006ef0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ef6:	2b20      	cmp	r3, #32
 8006ef8:	d147      	bne.n	8006f8a <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d002      	beq.n	8006f06 <HAL_UART_Transmit_IT+0x22>
 8006f00:	88fb      	ldrh	r3, [r7, #6]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d101      	bne.n	8006f0a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8006f06:	2301      	movs	r3, #1
 8006f08:	e040      	b.n	8006f8c <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	68ba      	ldr	r2, [r7, #8]
 8006f0e:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	88fa      	ldrh	r2, [r7, #6]
 8006f14:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	88fa      	ldrh	r2, [r7, #6]
 8006f1c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	2200      	movs	r2, #0
 8006f24:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2221      	movs	r2, #33	@ 0x21
 8006f32:	67da      	str	r2, [r3, #124]	@ 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f3c:	d107      	bne.n	8006f4e <HAL_UART_Transmit_IT+0x6a>
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	691b      	ldr	r3, [r3, #16]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d103      	bne.n	8006f4e <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	4a13      	ldr	r2, [pc, #76]	@ (8006f98 <HAL_UART_Transmit_IT+0xb4>)
 8006f4a:	66da      	str	r2, [r3, #108]	@ 0x6c
 8006f4c:	e002      	b.n	8006f54 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	4a12      	ldr	r2, [pc, #72]	@ (8006f9c <HAL_UART_Transmit_IT+0xb8>)
 8006f52:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	e853 3f00 	ldrex	r3, [r3]
 8006f60:	613b      	str	r3, [r7, #16]
   return(result);
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f68:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	461a      	mov	r2, r3
 8006f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f72:	623b      	str	r3, [r7, #32]
 8006f74:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f76:	69f9      	ldr	r1, [r7, #28]
 8006f78:	6a3a      	ldr	r2, [r7, #32]
 8006f7a:	e841 2300 	strex	r3, r2, [r1]
 8006f7e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f80:	69bb      	ldr	r3, [r7, #24]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d1e6      	bne.n	8006f54 <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8006f86:	2300      	movs	r3, #0
 8006f88:	e000      	b.n	8006f8c <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8006f8a:	2302      	movs	r3, #2
  }
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	372c      	adds	r7, #44	@ 0x2c
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr
 8006f98:	08007cc5 	.word	0x08007cc5
 8006f9c:	08007c0f 	.word	0x08007c0f

08006fa0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006fa0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006fa4:	b08a      	sub	sp, #40	@ 0x28
 8006fa6:	af00      	add	r7, sp, #0
 8006fa8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006faa:	2300      	movs	r3, #0
 8006fac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint32_t lpuart_ker_ck_pres;
#endif /* USART_PRESC_PRESCALER */
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	4a9e      	ldr	r2, [pc, #632]	@ (8007230 <UART_SetConfig+0x290>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d904      	bls.n	8006fc4 <UART_SetConfig+0x24>
 8006fba:	f640 4158 	movw	r1, #3160	@ 0xc58
 8006fbe:	489d      	ldr	r0, [pc, #628]	@ (8007234 <UART_SetConfig+0x294>)
 8006fc0:	f7fa fab2 	bl	8001528 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006fcc:	d00d      	beq.n	8006fea <UART_SetConfig+0x4a>
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d009      	beq.n	8006fea <UART_SetConfig+0x4a>
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	689b      	ldr	r3, [r3, #8]
 8006fda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006fde:	d004      	beq.n	8006fea <UART_SetConfig+0x4a>
 8006fe0:	f640 4159 	movw	r1, #3161	@ 0xc59
 8006fe4:	4893      	ldr	r0, [pc, #588]	@ (8007234 <UART_SetConfig+0x294>)
 8006fe6:	f7fa fa9f 	bl	8001528 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a92      	ldr	r2, [pc, #584]	@ (8007238 <UART_SetConfig+0x298>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d10e      	bne.n	8007012 <UART_SetConfig+0x72>
  {
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	68db      	ldr	r3, [r3, #12]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d030      	beq.n	800705e <UART_SetConfig+0xbe>
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	68db      	ldr	r3, [r3, #12]
 8007000:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007004:	d02b      	beq.n	800705e <UART_SetConfig+0xbe>
 8007006:	f640 415c 	movw	r1, #3164	@ 0xc5c
 800700a:	488a      	ldr	r0, [pc, #552]	@ (8007234 <UART_SetConfig+0x294>)
 800700c:	f7fa fa8c 	bl	8001528 <assert_failed>
 8007010:	e025      	b.n	800705e <UART_SetConfig+0xbe>
  }
  else
  {
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	68db      	ldr	r3, [r3, #12]
 8007016:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800701a:	d012      	beq.n	8007042 <UART_SetConfig+0xa2>
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	68db      	ldr	r3, [r3, #12]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d00e      	beq.n	8007042 <UART_SetConfig+0xa2>
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	68db      	ldr	r3, [r3, #12]
 8007028:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800702c:	d009      	beq.n	8007042 <UART_SetConfig+0xa2>
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	68db      	ldr	r3, [r3, #12]
 8007032:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007036:	d004      	beq.n	8007042 <UART_SetConfig+0xa2>
 8007038:	f44f 6146 	mov.w	r1, #3168	@ 0xc60
 800703c:	487d      	ldr	r0, [pc, #500]	@ (8007234 <UART_SetConfig+0x294>)
 800703e:	f7fa fa73 	bl	8001528 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	6a1b      	ldr	r3, [r3, #32]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d009      	beq.n	800705e <UART_SetConfig+0xbe>
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	6a1b      	ldr	r3, [r3, #32]
 800704e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007052:	d004      	beq.n	800705e <UART_SetConfig+0xbe>
 8007054:	f640 4161 	movw	r1, #3169	@ 0xc61
 8007058:	4876      	ldr	r0, [pc, #472]	@ (8007234 <UART_SetConfig+0x294>)
 800705a:	f7fa fa65 	bl	8001528 <assert_failed>
  }

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	691b      	ldr	r3, [r3, #16]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d00e      	beq.n	8007084 <UART_SetConfig+0xe4>
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	691b      	ldr	r3, [r3, #16]
 800706a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800706e:	d009      	beq.n	8007084 <UART_SetConfig+0xe4>
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	691b      	ldr	r3, [r3, #16]
 8007074:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007078:	d004      	beq.n	8007084 <UART_SetConfig+0xe4>
 800707a:	f640 4164 	movw	r1, #3172	@ 0xc64
 800707e:	486d      	ldr	r0, [pc, #436]	@ (8007234 <UART_SetConfig+0x294>)
 8007080:	f7fa fa52 	bl	8001528 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	695b      	ldr	r3, [r3, #20]
 8007088:	f023 030c 	bic.w	r3, r3, #12
 800708c:	2b00      	cmp	r3, #0
 800708e:	d103      	bne.n	8007098 <UART_SetConfig+0xf8>
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	695b      	ldr	r3, [r3, #20]
 8007094:	2b00      	cmp	r3, #0
 8007096:	d104      	bne.n	80070a2 <UART_SetConfig+0x102>
 8007098:	f640 4165 	movw	r1, #3173	@ 0xc65
 800709c:	4865      	ldr	r0, [pc, #404]	@ (8007234 <UART_SetConfig+0x294>)
 800709e:	f7fa fa43 	bl	8001528 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	699b      	ldr	r3, [r3, #24]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d013      	beq.n	80070d2 <UART_SetConfig+0x132>
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	699b      	ldr	r3, [r3, #24]
 80070ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070b2:	d00e      	beq.n	80070d2 <UART_SetConfig+0x132>
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	699b      	ldr	r3, [r3, #24]
 80070b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070bc:	d009      	beq.n	80070d2 <UART_SetConfig+0x132>
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	699b      	ldr	r3, [r3, #24]
 80070c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80070c6:	d004      	beq.n	80070d2 <UART_SetConfig+0x132>
 80070c8:	f640 4166 	movw	r1, #3174	@ 0xc66
 80070cc:	4859      	ldr	r0, [pc, #356]	@ (8007234 <UART_SetConfig+0x294>)
 80070ce:	f7fa fa2b 	bl	8001528 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	69db      	ldr	r3, [r3, #28]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d009      	beq.n	80070ee <UART_SetConfig+0x14e>
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	69db      	ldr	r3, [r3, #28]
 80070de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80070e2:	d004      	beq.n	80070ee <UART_SetConfig+0x14e>
 80070e4:	f640 4167 	movw	r1, #3175	@ 0xc67
 80070e8:	4852      	ldr	r0, [pc, #328]	@ (8007234 <UART_SetConfig+0x294>)
 80070ea:	f7fa fa1d 	bl	8001528 <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	689a      	ldr	r2, [r3, #8]
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	691b      	ldr	r3, [r3, #16]
 80070f6:	431a      	orrs	r2, r3
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	695b      	ldr	r3, [r3, #20]
 80070fc:	431a      	orrs	r2, r3
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	69db      	ldr	r3, [r3, #28]
 8007102:	4313      	orrs	r3, r2
 8007104:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	681a      	ldr	r2, [r3, #0]
 800710c:	4b4b      	ldr	r3, [pc, #300]	@ (800723c <UART_SetConfig+0x29c>)
 800710e:	4013      	ands	r3, r2
 8007110:	68fa      	ldr	r2, [r7, #12]
 8007112:	6812      	ldr	r2, [r2, #0]
 8007114:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007116:	430b      	orrs	r3, r1
 8007118:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	68da      	ldr	r2, [r3, #12]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	430a      	orrs	r2, r1
 800712e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	699b      	ldr	r3, [r3, #24]
 8007134:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a3f      	ldr	r2, [pc, #252]	@ (8007238 <UART_SetConfig+0x298>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d004      	beq.n	800714a <UART_SetConfig+0x1aa>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	6a1b      	ldr	r3, [r3, #32]
 8007144:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007146:	4313      	orrs	r3, r2
 8007148:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	689b      	ldr	r3, [r3, #8]
 8007150:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800715a:	430a      	orrs	r2, r1
 800715c:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a37      	ldr	r2, [pc, #220]	@ (8007240 <UART_SetConfig+0x2a0>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d125      	bne.n	80071b4 <UART_SetConfig+0x214>
 8007168:	4b36      	ldr	r3, [pc, #216]	@ (8007244 <UART_SetConfig+0x2a4>)
 800716a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800716e:	f003 0303 	and.w	r3, r3, #3
 8007172:	2b03      	cmp	r3, #3
 8007174:	d81a      	bhi.n	80071ac <UART_SetConfig+0x20c>
 8007176:	a201      	add	r2, pc, #4	@ (adr r2, 800717c <UART_SetConfig+0x1dc>)
 8007178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800717c:	0800718d 	.word	0x0800718d
 8007180:	0800719d 	.word	0x0800719d
 8007184:	08007195 	.word	0x08007195
 8007188:	080071a5 	.word	0x080071a5
 800718c:	2301      	movs	r3, #1
 800718e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007192:	e114      	b.n	80073be <UART_SetConfig+0x41e>
 8007194:	2302      	movs	r3, #2
 8007196:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800719a:	e110      	b.n	80073be <UART_SetConfig+0x41e>
 800719c:	2304      	movs	r3, #4
 800719e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071a2:	e10c      	b.n	80073be <UART_SetConfig+0x41e>
 80071a4:	2308      	movs	r3, #8
 80071a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071aa:	e108      	b.n	80073be <UART_SetConfig+0x41e>
 80071ac:	2310      	movs	r3, #16
 80071ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071b2:	e104      	b.n	80073be <UART_SetConfig+0x41e>
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	4a23      	ldr	r2, [pc, #140]	@ (8007248 <UART_SetConfig+0x2a8>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d146      	bne.n	800724c <UART_SetConfig+0x2ac>
 80071be:	4b21      	ldr	r3, [pc, #132]	@ (8007244 <UART_SetConfig+0x2a4>)
 80071c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071c4:	f003 030c 	and.w	r3, r3, #12
 80071c8:	2b0c      	cmp	r3, #12
 80071ca:	d82d      	bhi.n	8007228 <UART_SetConfig+0x288>
 80071cc:	a201      	add	r2, pc, #4	@ (adr r2, 80071d4 <UART_SetConfig+0x234>)
 80071ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071d2:	bf00      	nop
 80071d4:	08007209 	.word	0x08007209
 80071d8:	08007229 	.word	0x08007229
 80071dc:	08007229 	.word	0x08007229
 80071e0:	08007229 	.word	0x08007229
 80071e4:	08007219 	.word	0x08007219
 80071e8:	08007229 	.word	0x08007229
 80071ec:	08007229 	.word	0x08007229
 80071f0:	08007229 	.word	0x08007229
 80071f4:	08007211 	.word	0x08007211
 80071f8:	08007229 	.word	0x08007229
 80071fc:	08007229 	.word	0x08007229
 8007200:	08007229 	.word	0x08007229
 8007204:	08007221 	.word	0x08007221
 8007208:	2300      	movs	r3, #0
 800720a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800720e:	e0d6      	b.n	80073be <UART_SetConfig+0x41e>
 8007210:	2302      	movs	r3, #2
 8007212:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007216:	e0d2      	b.n	80073be <UART_SetConfig+0x41e>
 8007218:	2304      	movs	r3, #4
 800721a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800721e:	e0ce      	b.n	80073be <UART_SetConfig+0x41e>
 8007220:	2308      	movs	r3, #8
 8007222:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007226:	e0ca      	b.n	80073be <UART_SetConfig+0x41e>
 8007228:	2310      	movs	r3, #16
 800722a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800722e:	e0c6      	b.n	80073be <UART_SetConfig+0x41e>
 8007230:	00989680 	.word	0x00989680
 8007234:	080089dc 	.word	0x080089dc
 8007238:	40008000 	.word	0x40008000
 800723c:	efff69f3 	.word	0xefff69f3
 8007240:	40013800 	.word	0x40013800
 8007244:	40021000 	.word	0x40021000
 8007248:	40004400 	.word	0x40004400
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	4aae      	ldr	r2, [pc, #696]	@ (800750c <UART_SetConfig+0x56c>)
 8007252:	4293      	cmp	r3, r2
 8007254:	d125      	bne.n	80072a2 <UART_SetConfig+0x302>
 8007256:	4bae      	ldr	r3, [pc, #696]	@ (8007510 <UART_SetConfig+0x570>)
 8007258:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800725c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007260:	2b30      	cmp	r3, #48	@ 0x30
 8007262:	d016      	beq.n	8007292 <UART_SetConfig+0x2f2>
 8007264:	2b30      	cmp	r3, #48	@ 0x30
 8007266:	d818      	bhi.n	800729a <UART_SetConfig+0x2fa>
 8007268:	2b20      	cmp	r3, #32
 800726a:	d00a      	beq.n	8007282 <UART_SetConfig+0x2e2>
 800726c:	2b20      	cmp	r3, #32
 800726e:	d814      	bhi.n	800729a <UART_SetConfig+0x2fa>
 8007270:	2b00      	cmp	r3, #0
 8007272:	d002      	beq.n	800727a <UART_SetConfig+0x2da>
 8007274:	2b10      	cmp	r3, #16
 8007276:	d008      	beq.n	800728a <UART_SetConfig+0x2ea>
 8007278:	e00f      	b.n	800729a <UART_SetConfig+0x2fa>
 800727a:	2300      	movs	r3, #0
 800727c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007280:	e09d      	b.n	80073be <UART_SetConfig+0x41e>
 8007282:	2302      	movs	r3, #2
 8007284:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007288:	e099      	b.n	80073be <UART_SetConfig+0x41e>
 800728a:	2304      	movs	r3, #4
 800728c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007290:	e095      	b.n	80073be <UART_SetConfig+0x41e>
 8007292:	2308      	movs	r3, #8
 8007294:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007298:	e091      	b.n	80073be <UART_SetConfig+0x41e>
 800729a:	2310      	movs	r3, #16
 800729c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072a0:	e08d      	b.n	80073be <UART_SetConfig+0x41e>
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	4a9b      	ldr	r2, [pc, #620]	@ (8007514 <UART_SetConfig+0x574>)
 80072a8:	4293      	cmp	r3, r2
 80072aa:	d125      	bne.n	80072f8 <UART_SetConfig+0x358>
 80072ac:	4b98      	ldr	r3, [pc, #608]	@ (8007510 <UART_SetConfig+0x570>)
 80072ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072b2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80072b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80072b8:	d016      	beq.n	80072e8 <UART_SetConfig+0x348>
 80072ba:	2bc0      	cmp	r3, #192	@ 0xc0
 80072bc:	d818      	bhi.n	80072f0 <UART_SetConfig+0x350>
 80072be:	2b80      	cmp	r3, #128	@ 0x80
 80072c0:	d00a      	beq.n	80072d8 <UART_SetConfig+0x338>
 80072c2:	2b80      	cmp	r3, #128	@ 0x80
 80072c4:	d814      	bhi.n	80072f0 <UART_SetConfig+0x350>
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d002      	beq.n	80072d0 <UART_SetConfig+0x330>
 80072ca:	2b40      	cmp	r3, #64	@ 0x40
 80072cc:	d008      	beq.n	80072e0 <UART_SetConfig+0x340>
 80072ce:	e00f      	b.n	80072f0 <UART_SetConfig+0x350>
 80072d0:	2300      	movs	r3, #0
 80072d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072d6:	e072      	b.n	80073be <UART_SetConfig+0x41e>
 80072d8:	2302      	movs	r3, #2
 80072da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072de:	e06e      	b.n	80073be <UART_SetConfig+0x41e>
 80072e0:	2304      	movs	r3, #4
 80072e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072e6:	e06a      	b.n	80073be <UART_SetConfig+0x41e>
 80072e8:	2308      	movs	r3, #8
 80072ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072ee:	e066      	b.n	80073be <UART_SetConfig+0x41e>
 80072f0:	2310      	movs	r3, #16
 80072f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80072f6:	e062      	b.n	80073be <UART_SetConfig+0x41e>
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	4a86      	ldr	r2, [pc, #536]	@ (8007518 <UART_SetConfig+0x578>)
 80072fe:	4293      	cmp	r3, r2
 8007300:	d12a      	bne.n	8007358 <UART_SetConfig+0x3b8>
 8007302:	4b83      	ldr	r3, [pc, #524]	@ (8007510 <UART_SetConfig+0x570>)
 8007304:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007308:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800730c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007310:	d01a      	beq.n	8007348 <UART_SetConfig+0x3a8>
 8007312:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007316:	d81b      	bhi.n	8007350 <UART_SetConfig+0x3b0>
 8007318:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800731c:	d00c      	beq.n	8007338 <UART_SetConfig+0x398>
 800731e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007322:	d815      	bhi.n	8007350 <UART_SetConfig+0x3b0>
 8007324:	2b00      	cmp	r3, #0
 8007326:	d003      	beq.n	8007330 <UART_SetConfig+0x390>
 8007328:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800732c:	d008      	beq.n	8007340 <UART_SetConfig+0x3a0>
 800732e:	e00f      	b.n	8007350 <UART_SetConfig+0x3b0>
 8007330:	2300      	movs	r3, #0
 8007332:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007336:	e042      	b.n	80073be <UART_SetConfig+0x41e>
 8007338:	2302      	movs	r3, #2
 800733a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800733e:	e03e      	b.n	80073be <UART_SetConfig+0x41e>
 8007340:	2304      	movs	r3, #4
 8007342:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007346:	e03a      	b.n	80073be <UART_SetConfig+0x41e>
 8007348:	2308      	movs	r3, #8
 800734a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800734e:	e036      	b.n	80073be <UART_SetConfig+0x41e>
 8007350:	2310      	movs	r3, #16
 8007352:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007356:	e032      	b.n	80073be <UART_SetConfig+0x41e>
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4a6f      	ldr	r2, [pc, #444]	@ (800751c <UART_SetConfig+0x57c>)
 800735e:	4293      	cmp	r3, r2
 8007360:	d12a      	bne.n	80073b8 <UART_SetConfig+0x418>
 8007362:	4b6b      	ldr	r3, [pc, #428]	@ (8007510 <UART_SetConfig+0x570>)
 8007364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007368:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800736c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007370:	d01a      	beq.n	80073a8 <UART_SetConfig+0x408>
 8007372:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007376:	d81b      	bhi.n	80073b0 <UART_SetConfig+0x410>
 8007378:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800737c:	d00c      	beq.n	8007398 <UART_SetConfig+0x3f8>
 800737e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007382:	d815      	bhi.n	80073b0 <UART_SetConfig+0x410>
 8007384:	2b00      	cmp	r3, #0
 8007386:	d003      	beq.n	8007390 <UART_SetConfig+0x3f0>
 8007388:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800738c:	d008      	beq.n	80073a0 <UART_SetConfig+0x400>
 800738e:	e00f      	b.n	80073b0 <UART_SetConfig+0x410>
 8007390:	2300      	movs	r3, #0
 8007392:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007396:	e012      	b.n	80073be <UART_SetConfig+0x41e>
 8007398:	2302      	movs	r3, #2
 800739a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800739e:	e00e      	b.n	80073be <UART_SetConfig+0x41e>
 80073a0:	2304      	movs	r3, #4
 80073a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073a6:	e00a      	b.n	80073be <UART_SetConfig+0x41e>
 80073a8:	2308      	movs	r3, #8
 80073aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073ae:	e006      	b.n	80073be <UART_SetConfig+0x41e>
 80073b0:	2310      	movs	r3, #16
 80073b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073b6:	e002      	b.n	80073be <UART_SetConfig+0x41e>
 80073b8:	2310      	movs	r3, #16
 80073ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	4a56      	ldr	r2, [pc, #344]	@ (800751c <UART_SetConfig+0x57c>)
 80073c4:	4293      	cmp	r3, r2
 80073c6:	d17a      	bne.n	80074be <UART_SetConfig+0x51e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80073c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80073cc:	2b08      	cmp	r3, #8
 80073ce:	d824      	bhi.n	800741a <UART_SetConfig+0x47a>
 80073d0:	a201      	add	r2, pc, #4	@ (adr r2, 80073d8 <UART_SetConfig+0x438>)
 80073d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073d6:	bf00      	nop
 80073d8:	080073fd 	.word	0x080073fd
 80073dc:	0800741b 	.word	0x0800741b
 80073e0:	08007405 	.word	0x08007405
 80073e4:	0800741b 	.word	0x0800741b
 80073e8:	0800740b 	.word	0x0800740b
 80073ec:	0800741b 	.word	0x0800741b
 80073f0:	0800741b 	.word	0x0800741b
 80073f4:	0800741b 	.word	0x0800741b
 80073f8:	08007413 	.word	0x08007413
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073fc:	f7fc fcee 	bl	8003ddc <HAL_RCC_GetPCLK1Freq>
 8007400:	61f8      	str	r0, [r7, #28]
        break;
 8007402:	e010      	b.n	8007426 <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007404:	4b46      	ldr	r3, [pc, #280]	@ (8007520 <UART_SetConfig+0x580>)
 8007406:	61fb      	str	r3, [r7, #28]
        break;
 8007408:	e00d      	b.n	8007426 <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800740a:	f7fc fc4f 	bl	8003cac <HAL_RCC_GetSysClockFreq>
 800740e:	61f8      	str	r0, [r7, #28]
        break;
 8007410:	e009      	b.n	8007426 <UART_SetConfig+0x486>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007412:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007416:	61fb      	str	r3, [r7, #28]
        break;
 8007418:	e005      	b.n	8007426 <UART_SetConfig+0x486>
      default:
        pclk = 0U;
 800741a:	2300      	movs	r3, #0
 800741c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007424:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007426:	69fb      	ldr	r3, [r7, #28]
 8007428:	2b00      	cmp	r3, #0
 800742a:	f000 8107 	beq.w	800763c <UART_SetConfig+0x69c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	685a      	ldr	r2, [r3, #4]
 8007432:	4613      	mov	r3, r2
 8007434:	005b      	lsls	r3, r3, #1
 8007436:	4413      	add	r3, r2
 8007438:	69fa      	ldr	r2, [r7, #28]
 800743a:	429a      	cmp	r2, r3
 800743c:	d305      	bcc.n	800744a <UART_SetConfig+0x4aa>
          (pclk > (4096U * huart->Init.BaudRate)))
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007444:	69fa      	ldr	r2, [r7, #28]
 8007446:	429a      	cmp	r2, r3
 8007448:	d903      	bls.n	8007452 <UART_SetConfig+0x4b2>
      {
        ret = HAL_ERROR;
 800744a:	2301      	movs	r3, #1
 800744c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007450:	e0f4      	b.n	800763c <UART_SetConfig+0x69c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007452:	69fb      	ldr	r3, [r7, #28]
 8007454:	2200      	movs	r2, #0
 8007456:	461c      	mov	r4, r3
 8007458:	4615      	mov	r5, r2
 800745a:	f04f 0200 	mov.w	r2, #0
 800745e:	f04f 0300 	mov.w	r3, #0
 8007462:	022b      	lsls	r3, r5, #8
 8007464:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007468:	0222      	lsls	r2, r4, #8
 800746a:	68f9      	ldr	r1, [r7, #12]
 800746c:	6849      	ldr	r1, [r1, #4]
 800746e:	0849      	lsrs	r1, r1, #1
 8007470:	2000      	movs	r0, #0
 8007472:	4688      	mov	r8, r1
 8007474:	4681      	mov	r9, r0
 8007476:	eb12 0a08 	adds.w	sl, r2, r8
 800747a:	eb43 0b09 	adc.w	fp, r3, r9
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	2200      	movs	r2, #0
 8007484:	603b      	str	r3, [r7, #0]
 8007486:	607a      	str	r2, [r7, #4]
 8007488:	e9d7 2300 	ldrd	r2, r3, [r7]
 800748c:	4650      	mov	r0, sl
 800748e:	4659      	mov	r1, fp
 8007490:	f7f8 fef6 	bl	8000280 <__aeabi_uldivmod>
 8007494:	4602      	mov	r2, r0
 8007496:	460b      	mov	r3, r1
 8007498:	4613      	mov	r3, r2
 800749a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800749c:	69bb      	ldr	r3, [r7, #24]
 800749e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074a2:	d308      	bcc.n	80074b6 <UART_SetConfig+0x516>
 80074a4:	69bb      	ldr	r3, [r7, #24]
 80074a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80074aa:	d204      	bcs.n	80074b6 <UART_SetConfig+0x516>
        {
          huart->Instance->BRR = usartdiv;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	69ba      	ldr	r2, [r7, #24]
 80074b2:	60da      	str	r2, [r3, #12]
 80074b4:	e0c2      	b.n	800763c <UART_SetConfig+0x69c>
        }
        else
        {
          ret = HAL_ERROR;
 80074b6:	2301      	movs	r3, #1
 80074b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80074bc:	e0be      	b.n	800763c <UART_SetConfig+0x69c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	69db      	ldr	r3, [r3, #28]
 80074c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074c6:	d16a      	bne.n	800759e <UART_SetConfig+0x5fe>
  {
    switch (clocksource)
 80074c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80074cc:	2b08      	cmp	r3, #8
 80074ce:	d834      	bhi.n	800753a <UART_SetConfig+0x59a>
 80074d0:	a201      	add	r2, pc, #4	@ (adr r2, 80074d8 <UART_SetConfig+0x538>)
 80074d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074d6:	bf00      	nop
 80074d8:	080074fd 	.word	0x080074fd
 80074dc:	08007505 	.word	0x08007505
 80074e0:	08007525 	.word	0x08007525
 80074e4:	0800753b 	.word	0x0800753b
 80074e8:	0800752b 	.word	0x0800752b
 80074ec:	0800753b 	.word	0x0800753b
 80074f0:	0800753b 	.word	0x0800753b
 80074f4:	0800753b 	.word	0x0800753b
 80074f8:	08007533 	.word	0x08007533
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80074fc:	f7fc fc6e 	bl	8003ddc <HAL_RCC_GetPCLK1Freq>
 8007500:	61f8      	str	r0, [r7, #28]
        break;
 8007502:	e020      	b.n	8007546 <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007504:	f7fc fc80 	bl	8003e08 <HAL_RCC_GetPCLK2Freq>
 8007508:	61f8      	str	r0, [r7, #28]
        break;
 800750a:	e01c      	b.n	8007546 <UART_SetConfig+0x5a6>
 800750c:	40004800 	.word	0x40004800
 8007510:	40021000 	.word	0x40021000
 8007514:	40004c00 	.word	0x40004c00
 8007518:	40005000 	.word	0x40005000
 800751c:	40008000 	.word	0x40008000
 8007520:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007524:	4b4c      	ldr	r3, [pc, #304]	@ (8007658 <UART_SetConfig+0x6b8>)
 8007526:	61fb      	str	r3, [r7, #28]
        break;
 8007528:	e00d      	b.n	8007546 <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800752a:	f7fc fbbf 	bl	8003cac <HAL_RCC_GetSysClockFreq>
 800752e:	61f8      	str	r0, [r7, #28]
        break;
 8007530:	e009      	b.n	8007546 <UART_SetConfig+0x5a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007532:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007536:	61fb      	str	r3, [r7, #28]
        break;
 8007538:	e005      	b.n	8007546 <UART_SetConfig+0x5a6>
      default:
        pclk = 0U;
 800753a:	2300      	movs	r3, #0
 800753c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800753e:	2301      	movs	r3, #1
 8007540:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007544:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007546:	69fb      	ldr	r3, [r7, #28]
 8007548:	2b00      	cmp	r3, #0
 800754a:	d077      	beq.n	800763c <UART_SetConfig+0x69c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800754c:	69fb      	ldr	r3, [r7, #28]
 800754e:	005a      	lsls	r2, r3, #1
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	085b      	lsrs	r3, r3, #1
 8007556:	441a      	add	r2, r3
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	685b      	ldr	r3, [r3, #4]
 800755c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007560:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007562:	69bb      	ldr	r3, [r7, #24]
 8007564:	2b0f      	cmp	r3, #15
 8007566:	d916      	bls.n	8007596 <UART_SetConfig+0x5f6>
 8007568:	69bb      	ldr	r3, [r7, #24]
 800756a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800756e:	d212      	bcs.n	8007596 <UART_SetConfig+0x5f6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007570:	69bb      	ldr	r3, [r7, #24]
 8007572:	b29b      	uxth	r3, r3
 8007574:	f023 030f 	bic.w	r3, r3, #15
 8007578:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800757a:	69bb      	ldr	r3, [r7, #24]
 800757c:	085b      	lsrs	r3, r3, #1
 800757e:	b29b      	uxth	r3, r3
 8007580:	f003 0307 	and.w	r3, r3, #7
 8007584:	b29a      	uxth	r2, r3
 8007586:	8afb      	ldrh	r3, [r7, #22]
 8007588:	4313      	orrs	r3, r2
 800758a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	8afa      	ldrh	r2, [r7, #22]
 8007592:	60da      	str	r2, [r3, #12]
 8007594:	e052      	b.n	800763c <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 8007596:	2301      	movs	r3, #1
 8007598:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800759c:	e04e      	b.n	800763c <UART_SetConfig+0x69c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800759e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80075a2:	2b08      	cmp	r3, #8
 80075a4:	d827      	bhi.n	80075f6 <UART_SetConfig+0x656>
 80075a6:	a201      	add	r2, pc, #4	@ (adr r2, 80075ac <UART_SetConfig+0x60c>)
 80075a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075ac:	080075d1 	.word	0x080075d1
 80075b0:	080075d9 	.word	0x080075d9
 80075b4:	080075e1 	.word	0x080075e1
 80075b8:	080075f7 	.word	0x080075f7
 80075bc:	080075e7 	.word	0x080075e7
 80075c0:	080075f7 	.word	0x080075f7
 80075c4:	080075f7 	.word	0x080075f7
 80075c8:	080075f7 	.word	0x080075f7
 80075cc:	080075ef 	.word	0x080075ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075d0:	f7fc fc04 	bl	8003ddc <HAL_RCC_GetPCLK1Freq>
 80075d4:	61f8      	str	r0, [r7, #28]
        break;
 80075d6:	e014      	b.n	8007602 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80075d8:	f7fc fc16 	bl	8003e08 <HAL_RCC_GetPCLK2Freq>
 80075dc:	61f8      	str	r0, [r7, #28]
        break;
 80075de:	e010      	b.n	8007602 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075e0:	4b1d      	ldr	r3, [pc, #116]	@ (8007658 <UART_SetConfig+0x6b8>)
 80075e2:	61fb      	str	r3, [r7, #28]
        break;
 80075e4:	e00d      	b.n	8007602 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075e6:	f7fc fb61 	bl	8003cac <HAL_RCC_GetSysClockFreq>
 80075ea:	61f8      	str	r0, [r7, #28]
        break;
 80075ec:	e009      	b.n	8007602 <UART_SetConfig+0x662>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075f2:	61fb      	str	r3, [r7, #28]
        break;
 80075f4:	e005      	b.n	8007602 <UART_SetConfig+0x662>
      default:
        pclk = 0U;
 80075f6:	2300      	movs	r3, #0
 80075f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80075fa:	2301      	movs	r3, #1
 80075fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007600:	bf00      	nop
    }

    if (pclk != 0U)
 8007602:	69fb      	ldr	r3, [r7, #28]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d019      	beq.n	800763c <UART_SetConfig+0x69c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	085a      	lsrs	r2, r3, #1
 800760e:	69fb      	ldr	r3, [r7, #28]
 8007610:	441a      	add	r2, r3
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	685b      	ldr	r3, [r3, #4]
 8007616:	fbb2 f3f3 	udiv	r3, r2, r3
 800761a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800761c:	69bb      	ldr	r3, [r7, #24]
 800761e:	2b0f      	cmp	r3, #15
 8007620:	d909      	bls.n	8007636 <UART_SetConfig+0x696>
 8007622:	69bb      	ldr	r3, [r7, #24]
 8007624:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007628:	d205      	bcs.n	8007636 <UART_SetConfig+0x696>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800762a:	69bb      	ldr	r3, [r7, #24]
 800762c:	b29a      	uxth	r2, r3
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	60da      	str	r2, [r3, #12]
 8007634:	e002      	b.n	800763c <UART_SetConfig+0x69c>
      }
      else
      {
        ret = HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2200      	movs	r2, #0
 8007640:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2200      	movs	r2, #0
 8007646:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007648:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800764c:	4618      	mov	r0, r3
 800764e:	3728      	adds	r7, #40	@ 0x28
 8007650:	46bd      	mov	sp, r7
 8007652:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007656:	bf00      	nop
 8007658:	00f42400 	.word	0x00f42400

0800765c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b082      	sub	sp, #8
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007668:	2bff      	cmp	r3, #255	@ 0xff
 800766a:	d904      	bls.n	8007676 <UART_AdvFeatureConfig+0x1a>
 800766c:	f640 514d 	movw	r1, #3405	@ 0xd4d
 8007670:	4891      	ldr	r0, [pc, #580]	@ (80078b8 <UART_AdvFeatureConfig+0x25c>)
 8007672:	f7f9 ff59 	bl	8001528 <assert_failed>

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800767a:	f003 0308 	and.w	r3, r3, #8
 800767e:	2b00      	cmp	r3, #0
 8007680:	d018      	beq.n	80076b4 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007686:	2b00      	cmp	r3, #0
 8007688:	d009      	beq.n	800769e <UART_AdvFeatureConfig+0x42>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800768e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007692:	d004      	beq.n	800769e <UART_AdvFeatureConfig+0x42>
 8007694:	f640 5152 	movw	r1, #3410	@ 0xd52
 8007698:	4887      	ldr	r0, [pc, #540]	@ (80078b8 <UART_AdvFeatureConfig+0x25c>)
 800769a:	f7f9 ff45 	bl	8001528 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	685b      	ldr	r3, [r3, #4]
 80076a4:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	430a      	orrs	r2, r1
 80076b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076b8:	f003 0301 	and.w	r3, r3, #1
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d018      	beq.n	80076f2 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d009      	beq.n	80076dc <UART_AdvFeatureConfig+0x80>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076cc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80076d0:	d004      	beq.n	80076dc <UART_AdvFeatureConfig+0x80>
 80076d2:	f640 5159 	movw	r1, #3417	@ 0xd59
 80076d6:	4878      	ldr	r0, [pc, #480]	@ (80078b8 <UART_AdvFeatureConfig+0x25c>)
 80076d8:	f7f9 ff26 	bl	8001528 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	685b      	ldr	r3, [r3, #4]
 80076e2:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	430a      	orrs	r2, r1
 80076f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076f6:	f003 0302 	and.w	r3, r3, #2
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d018      	beq.n	8007730 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007702:	2b00      	cmp	r3, #0
 8007704:	d009      	beq.n	800771a <UART_AdvFeatureConfig+0xbe>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800770a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800770e:	d004      	beq.n	800771a <UART_AdvFeatureConfig+0xbe>
 8007710:	f44f 6156 	mov.w	r1, #3424	@ 0xd60
 8007714:	4868      	ldr	r0, [pc, #416]	@ (80078b8 <UART_AdvFeatureConfig+0x25c>)
 8007716:	f7f9 ff07 	bl	8001528 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	685b      	ldr	r3, [r3, #4]
 8007720:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	430a      	orrs	r2, r1
 800772e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007734:	f003 0304 	and.w	r3, r3, #4
 8007738:	2b00      	cmp	r3, #0
 800773a:	d018      	beq.n	800776e <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007740:	2b00      	cmp	r3, #0
 8007742:	d009      	beq.n	8007758 <UART_AdvFeatureConfig+0xfc>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007748:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800774c:	d004      	beq.n	8007758 <UART_AdvFeatureConfig+0xfc>
 800774e:	f640 5167 	movw	r1, #3431	@ 0xd67
 8007752:	4859      	ldr	r0, [pc, #356]	@ (80078b8 <UART_AdvFeatureConfig+0x25c>)
 8007754:	f7f9 fee8 	bl	8001528 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	430a      	orrs	r2, r1
 800776c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007772:	f003 0310 	and.w	r3, r3, #16
 8007776:	2b00      	cmp	r3, #0
 8007778:	d018      	beq.n	80077ac <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800777e:	2b00      	cmp	r3, #0
 8007780:	d009      	beq.n	8007796 <UART_AdvFeatureConfig+0x13a>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007786:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800778a:	d004      	beq.n	8007796 <UART_AdvFeatureConfig+0x13a>
 800778c:	f640 516e 	movw	r1, #3438	@ 0xd6e
 8007790:	4849      	ldr	r0, [pc, #292]	@ (80078b8 <UART_AdvFeatureConfig+0x25c>)
 8007792:	f7f9 fec9 	bl	8001528 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	689b      	ldr	r3, [r3, #8]
 800779c:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	430a      	orrs	r2, r1
 80077aa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077b0:	f003 0320 	and.w	r3, r3, #32
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d018      	beq.n	80077ea <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d009      	beq.n	80077d4 <UART_AdvFeatureConfig+0x178>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80077c8:	d004      	beq.n	80077d4 <UART_AdvFeatureConfig+0x178>
 80077ca:	f640 5175 	movw	r1, #3445	@ 0xd75
 80077ce:	483a      	ldr	r0, [pc, #232]	@ (80078b8 <UART_AdvFeatureConfig+0x25c>)
 80077d0:	f7f9 feaa 	bl	8001528 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	689b      	ldr	r3, [r3, #8]
 80077da:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	430a      	orrs	r2, r1
 80077e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d06c      	beq.n	80078d0 <UART_AdvFeatureConfig+0x274>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a30      	ldr	r2, [pc, #192]	@ (80078bc <UART_AdvFeatureConfig+0x260>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d018      	beq.n	8007832 <UART_AdvFeatureConfig+0x1d6>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	4a2e      	ldr	r2, [pc, #184]	@ (80078c0 <UART_AdvFeatureConfig+0x264>)
 8007806:	4293      	cmp	r3, r2
 8007808:	d013      	beq.n	8007832 <UART_AdvFeatureConfig+0x1d6>
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a2d      	ldr	r2, [pc, #180]	@ (80078c4 <UART_AdvFeatureConfig+0x268>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d00e      	beq.n	8007832 <UART_AdvFeatureConfig+0x1d6>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	4a2b      	ldr	r2, [pc, #172]	@ (80078c8 <UART_AdvFeatureConfig+0x26c>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d009      	beq.n	8007832 <UART_AdvFeatureConfig+0x1d6>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4a2a      	ldr	r2, [pc, #168]	@ (80078cc <UART_AdvFeatureConfig+0x270>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d004      	beq.n	8007832 <UART_AdvFeatureConfig+0x1d6>
 8007828:	f640 517c 	movw	r1, #3452	@ 0xd7c
 800782c:	4822      	ldr	r0, [pc, #136]	@ (80078b8 <UART_AdvFeatureConfig+0x25c>)
 800782e:	f7f9 fe7b 	bl	8001528 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007836:	2b00      	cmp	r3, #0
 8007838:	d009      	beq.n	800784e <UART_AdvFeatureConfig+0x1f2>
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800783e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007842:	d004      	beq.n	800784e <UART_AdvFeatureConfig+0x1f2>
 8007844:	f640 517d 	movw	r1, #3453	@ 0xd7d
 8007848:	481b      	ldr	r0, [pc, #108]	@ (80078b8 <UART_AdvFeatureConfig+0x25c>)
 800784a:	f7f9 fe6d 	bl	8001528 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	685b      	ldr	r3, [r3, #4]
 8007854:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	430a      	orrs	r2, r1
 8007862:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007868:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800786c:	d130      	bne.n	80078d0 <UART_AdvFeatureConfig+0x274>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007872:	2b00      	cmp	r3, #0
 8007874:	d013      	beq.n	800789e <UART_AdvFeatureConfig+0x242>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800787a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800787e:	d00e      	beq.n	800789e <UART_AdvFeatureConfig+0x242>
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007884:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007888:	d009      	beq.n	800789e <UART_AdvFeatureConfig+0x242>
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800788e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007892:	d004      	beq.n	800789e <UART_AdvFeatureConfig+0x242>
 8007894:	f640 5182 	movw	r1, #3458	@ 0xd82
 8007898:	4807      	ldr	r0, [pc, #28]	@ (80078b8 <UART_AdvFeatureConfig+0x25c>)
 800789a:	f7f9 fe45 	bl	8001528 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	430a      	orrs	r2, r1
 80078b2:	605a      	str	r2, [r3, #4]
 80078b4:	e00c      	b.n	80078d0 <UART_AdvFeatureConfig+0x274>
 80078b6:	bf00      	nop
 80078b8:	080089dc 	.word	0x080089dc
 80078bc:	40013800 	.word	0x40013800
 80078c0:	40004400 	.word	0x40004400
 80078c4:	40004800 	.word	0x40004800
 80078c8:	40004c00 	.word	0x40004c00
 80078cc:	40005000 	.word	0x40005000
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d018      	beq.n	800790e <UART_AdvFeatureConfig+0x2b2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d009      	beq.n	80078f8 <UART_AdvFeatureConfig+0x29c>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078e8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80078ec:	d004      	beq.n	80078f8 <UART_AdvFeatureConfig+0x29c>
 80078ee:	f640 518a 	movw	r1, #3466	@ 0xd8a
 80078f2:	4809      	ldr	r0, [pc, #36]	@ (8007918 <UART_AdvFeatureConfig+0x2bc>)
 80078f4:	f7f9 fe18 	bl	8001528 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	685b      	ldr	r3, [r3, #4]
 80078fe:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	430a      	orrs	r2, r1
 800790c:	605a      	str	r2, [r3, #4]
  }
}
 800790e:	bf00      	nop
 8007910:	3708      	adds	r7, #8
 8007912:	46bd      	mov	sp, r7
 8007914:	bd80      	pop	{r7, pc}
 8007916:	bf00      	nop
 8007918:	080089dc 	.word	0x080089dc

0800791c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b098      	sub	sp, #96	@ 0x60
 8007920:	af02      	add	r7, sp, #8
 8007922:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2200      	movs	r2, #0
 8007928:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800792c:	f7fa fb62 	bl	8001ff4 <HAL_GetTick>
 8007930:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f003 0308 	and.w	r3, r3, #8
 800793c:	2b08      	cmp	r3, #8
 800793e:	d12e      	bne.n	800799e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007940:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007944:	9300      	str	r3, [sp, #0]
 8007946:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007948:	2200      	movs	r2, #0
 800794a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f000 f88c 	bl	8007a6c <UART_WaitOnFlagUntilTimeout>
 8007954:	4603      	mov	r3, r0
 8007956:	2b00      	cmp	r3, #0
 8007958:	d021      	beq.n	800799e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007962:	e853 3f00 	ldrex	r3, [r3]
 8007966:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800796a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800796e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	461a      	mov	r2, r3
 8007976:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007978:	647b      	str	r3, [r7, #68]	@ 0x44
 800797a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800797c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800797e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007980:	e841 2300 	strex	r3, r2, [r1]
 8007984:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007986:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007988:	2b00      	cmp	r3, #0
 800798a:	d1e6      	bne.n	800795a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2220      	movs	r2, #32
 8007990:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2200      	movs	r2, #0
 8007996:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800799a:	2303      	movs	r3, #3
 800799c:	e062      	b.n	8007a64 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f003 0304 	and.w	r3, r3, #4
 80079a8:	2b04      	cmp	r3, #4
 80079aa:	d149      	bne.n	8007a40 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80079ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80079b0:	9300      	str	r3, [sp, #0]
 80079b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079b4:	2200      	movs	r2, #0
 80079b6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f000 f856 	bl	8007a6c <UART_WaitOnFlagUntilTimeout>
 80079c0:	4603      	mov	r3, r0
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d03c      	beq.n	8007a40 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ce:	e853 3f00 	ldrex	r3, [r3]
 80079d2:	623b      	str	r3, [r7, #32]
   return(result);
 80079d4:	6a3b      	ldr	r3, [r7, #32]
 80079d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80079da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	461a      	mov	r2, r3
 80079e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80079e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80079ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079ec:	e841 2300 	strex	r3, r2, [r1]
 80079f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80079f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d1e6      	bne.n	80079c6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	3308      	adds	r3, #8
 80079fe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	e853 3f00 	ldrex	r3, [r3]
 8007a06:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	f023 0301 	bic.w	r3, r3, #1
 8007a0e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	3308      	adds	r3, #8
 8007a16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a18:	61fa      	str	r2, [r7, #28]
 8007a1a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a1c:	69b9      	ldr	r1, [r7, #24]
 8007a1e:	69fa      	ldr	r2, [r7, #28]
 8007a20:	e841 2300 	strex	r3, r2, [r1]
 8007a24:	617b      	str	r3, [r7, #20]
   return(result);
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d1e5      	bne.n	80079f8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2220      	movs	r2, #32
 8007a30:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2200      	movs	r2, #0
 8007a38:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a3c:	2303      	movs	r3, #3
 8007a3e:	e011      	b.n	8007a64 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2220      	movs	r2, #32
 8007a44:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2220      	movs	r2, #32
 8007a4a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2200      	movs	r2, #0
 8007a52:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2200      	movs	r2, #0
 8007a58:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007a62:	2300      	movs	r3, #0
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	3758      	adds	r7, #88	@ 0x58
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd80      	pop	{r7, pc}

08007a6c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b084      	sub	sp, #16
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	60f8      	str	r0, [r7, #12]
 8007a74:	60b9      	str	r1, [r7, #8]
 8007a76:	603b      	str	r3, [r7, #0]
 8007a78:	4613      	mov	r3, r2
 8007a7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a7c:	e04f      	b.n	8007b1e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a7e:	69bb      	ldr	r3, [r7, #24]
 8007a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a84:	d04b      	beq.n	8007b1e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a86:	f7fa fab5 	bl	8001ff4 <HAL_GetTick>
 8007a8a:	4602      	mov	r2, r0
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	1ad3      	subs	r3, r2, r3
 8007a90:	69ba      	ldr	r2, [r7, #24]
 8007a92:	429a      	cmp	r2, r3
 8007a94:	d302      	bcc.n	8007a9c <UART_WaitOnFlagUntilTimeout+0x30>
 8007a96:	69bb      	ldr	r3, [r7, #24]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d101      	bne.n	8007aa0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007a9c:	2303      	movs	r3, #3
 8007a9e:	e04e      	b.n	8007b3e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f003 0304 	and.w	r3, r3, #4
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d037      	beq.n	8007b1e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	2b80      	cmp	r3, #128	@ 0x80
 8007ab2:	d034      	beq.n	8007b1e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	2b40      	cmp	r3, #64	@ 0x40
 8007ab8:	d031      	beq.n	8007b1e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	69db      	ldr	r3, [r3, #28]
 8007ac0:	f003 0308 	and.w	r3, r3, #8
 8007ac4:	2b08      	cmp	r3, #8
 8007ac6:	d110      	bne.n	8007aea <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	2208      	movs	r2, #8
 8007ace:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007ad0:	68f8      	ldr	r0, [r7, #12]
 8007ad2:	f000 f838 	bl	8007b46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2208      	movs	r2, #8
 8007ada:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007ae6:	2301      	movs	r3, #1
 8007ae8:	e029      	b.n	8007b3e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	69db      	ldr	r3, [r3, #28]
 8007af0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007af4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007af8:	d111      	bne.n	8007b1e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007b02:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b04:	68f8      	ldr	r0, [r7, #12]
 8007b06:	f000 f81e 	bl	8007b46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	2220      	movs	r2, #32
 8007b0e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	2200      	movs	r2, #0
 8007b16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007b1a:	2303      	movs	r3, #3
 8007b1c:	e00f      	b.n	8007b3e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	69da      	ldr	r2, [r3, #28]
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	4013      	ands	r3, r2
 8007b28:	68ba      	ldr	r2, [r7, #8]
 8007b2a:	429a      	cmp	r2, r3
 8007b2c:	bf0c      	ite	eq
 8007b2e:	2301      	moveq	r3, #1
 8007b30:	2300      	movne	r3, #0
 8007b32:	b2db      	uxtb	r3, r3
 8007b34:	461a      	mov	r2, r3
 8007b36:	79fb      	ldrb	r3, [r7, #7]
 8007b38:	429a      	cmp	r2, r3
 8007b3a:	d0a0      	beq.n	8007a7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007b3c:	2300      	movs	r3, #0
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	3710      	adds	r7, #16
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}

08007b46 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b46:	b480      	push	{r7}
 8007b48:	b095      	sub	sp, #84	@ 0x54
 8007b4a:	af00      	add	r7, sp, #0
 8007b4c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b56:	e853 3f00 	ldrex	r3, [r3]
 8007b5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	461a      	mov	r2, r3
 8007b6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b6c:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b6e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b70:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007b72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007b74:	e841 2300 	strex	r3, r2, [r1]
 8007b78:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007b7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d1e6      	bne.n	8007b4e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	3308      	adds	r3, #8
 8007b86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b88:	6a3b      	ldr	r3, [r7, #32]
 8007b8a:	e853 3f00 	ldrex	r3, [r3]
 8007b8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b90:	69fb      	ldr	r3, [r7, #28]
 8007b92:	f023 0301 	bic.w	r3, r3, #1
 8007b96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	3308      	adds	r3, #8
 8007b9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ba0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ba6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ba8:	e841 2300 	strex	r3, r2, [r1]
 8007bac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d1e5      	bne.n	8007b80 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d118      	bne.n	8007bee <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	e853 3f00 	ldrex	r3, [r3]
 8007bc8:	60bb      	str	r3, [r7, #8]
   return(result);
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	f023 0310 	bic.w	r3, r3, #16
 8007bd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	461a      	mov	r2, r3
 8007bd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007bda:	61bb      	str	r3, [r7, #24]
 8007bdc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bde:	6979      	ldr	r1, [r7, #20]
 8007be0:	69ba      	ldr	r2, [r7, #24]
 8007be2:	e841 2300 	strex	r3, r2, [r1]
 8007be6:	613b      	str	r3, [r7, #16]
   return(result);
 8007be8:	693b      	ldr	r3, [r7, #16]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d1e6      	bne.n	8007bbc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	2220      	movs	r2, #32
 8007bf2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007c02:	bf00      	nop
 8007c04:	3754      	adds	r7, #84	@ 0x54
 8007c06:	46bd      	mov	sp, r7
 8007c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0c:	4770      	bx	lr

08007c0e <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007c0e:	b480      	push	{r7}
 8007c10:	b08f      	sub	sp, #60	@ 0x3c
 8007c12:	af00      	add	r7, sp, #0
 8007c14:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007c1a:	2b21      	cmp	r3, #33	@ 0x21
 8007c1c:	d14c      	bne.n	8007cb8 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007c24:	b29b      	uxth	r3, r3
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d132      	bne.n	8007c90 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c30:	6a3b      	ldr	r3, [r7, #32]
 8007c32:	e853 3f00 	ldrex	r3, [r3]
 8007c36:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c38:	69fb      	ldr	r3, [r7, #28]
 8007c3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	461a      	mov	r2, r3
 8007c46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c4a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c50:	e841 2300 	strex	r3, r2, [r1]
 8007c54:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d1e6      	bne.n	8007c2a <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	e853 3f00 	ldrex	r3, [r3]
 8007c68:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c70:	633b      	str	r3, [r7, #48]	@ 0x30
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	461a      	mov	r2, r3
 8007c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c7a:	61bb      	str	r3, [r7, #24]
 8007c7c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c7e:	6979      	ldr	r1, [r7, #20]
 8007c80:	69ba      	ldr	r2, [r7, #24]
 8007c82:	e841 2300 	strex	r3, r2, [r1]
 8007c86:	613b      	str	r3, [r7, #16]
   return(result);
 8007c88:	693b      	ldr	r3, [r7, #16]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d1e6      	bne.n	8007c5c <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8007c8e:	e013      	b.n	8007cb8 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c94:	781a      	ldrb	r2, [r3, #0]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ca0:	1c5a      	adds	r2, r3, #1
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007cac:	b29b      	uxth	r3, r3
 8007cae:	3b01      	subs	r3, #1
 8007cb0:	b29a      	uxth	r2, r3
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8007cb8:	bf00      	nop
 8007cba:	373c      	adds	r7, #60	@ 0x3c
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc2:	4770      	bx	lr

08007cc4 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b091      	sub	sp, #68	@ 0x44
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007cd0:	2b21      	cmp	r3, #33	@ 0x21
 8007cd2:	d151      	bne.n	8007d78 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d132      	bne.n	8007d46 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ce8:	e853 3f00 	ldrex	r3, [r3]
 8007cec:	623b      	str	r3, [r7, #32]
   return(result);
 8007cee:	6a3b      	ldr	r3, [r7, #32]
 8007cf0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007cf4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	461a      	mov	r2, r3
 8007cfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cfe:	633b      	str	r3, [r7, #48]	@ 0x30
 8007d00:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007d04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d06:	e841 2300 	strex	r3, r2, [r1]
 8007d0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d1e6      	bne.n	8007ce0 <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	e853 3f00 	ldrex	r3, [r3]
 8007d1e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d26:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	461a      	mov	r2, r3
 8007d2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d30:	61fb      	str	r3, [r7, #28]
 8007d32:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d34:	69b9      	ldr	r1, [r7, #24]
 8007d36:	69fa      	ldr	r2, [r7, #28]
 8007d38:	e841 2300 	strex	r3, r2, [r1]
 8007d3c:	617b      	str	r3, [r7, #20]
   return(result);
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d1e6      	bne.n	8007d12 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8007d44:	e018      	b.n	8007d78 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8007d4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d4e:	881a      	ldrh	r2, [r3, #0]
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d58:	b292      	uxth	r2, r2
 8007d5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d60:	1c9a      	adds	r2, r3, #2
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007d6c:	b29b      	uxth	r3, r3
 8007d6e:	3b01      	subs	r3, #1
 8007d70:	b29a      	uxth	r2, r3
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8007d78:	bf00      	nop
 8007d7a:	3744      	adds	r7, #68	@ 0x44
 8007d7c:	46bd      	mov	sp, r7
 8007d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d82:	4770      	bx	lr

08007d84 <calloc>:
 8007d84:	4b02      	ldr	r3, [pc, #8]	@ (8007d90 <calloc+0xc>)
 8007d86:	460a      	mov	r2, r1
 8007d88:	4601      	mov	r1, r0
 8007d8a:	6818      	ldr	r0, [r3, #0]
 8007d8c:	f000 b802 	b.w	8007d94 <_calloc_r>
 8007d90:	20000010 	.word	0x20000010

08007d94 <_calloc_r>:
 8007d94:	b570      	push	{r4, r5, r6, lr}
 8007d96:	fba1 5402 	umull	r5, r4, r1, r2
 8007d9a:	b934      	cbnz	r4, 8007daa <_calloc_r+0x16>
 8007d9c:	4629      	mov	r1, r5
 8007d9e:	f000 f837 	bl	8007e10 <_malloc_r>
 8007da2:	4606      	mov	r6, r0
 8007da4:	b928      	cbnz	r0, 8007db2 <_calloc_r+0x1e>
 8007da6:	4630      	mov	r0, r6
 8007da8:	bd70      	pop	{r4, r5, r6, pc}
 8007daa:	220c      	movs	r2, #12
 8007dac:	6002      	str	r2, [r0, #0]
 8007dae:	2600      	movs	r6, #0
 8007db0:	e7f9      	b.n	8007da6 <_calloc_r+0x12>
 8007db2:	462a      	mov	r2, r5
 8007db4:	4621      	mov	r1, r4
 8007db6:	f000 f8ed 	bl	8007f94 <memset>
 8007dba:	e7f4      	b.n	8007da6 <_calloc_r+0x12>

08007dbc <free>:
 8007dbc:	4b02      	ldr	r3, [pc, #8]	@ (8007dc8 <free+0xc>)
 8007dbe:	4601      	mov	r1, r0
 8007dc0:	6818      	ldr	r0, [r3, #0]
 8007dc2:	f000 b939 	b.w	8008038 <_free_r>
 8007dc6:	bf00      	nop
 8007dc8:	20000010 	.word	0x20000010

08007dcc <sbrk_aligned>:
 8007dcc:	b570      	push	{r4, r5, r6, lr}
 8007dce:	4e0f      	ldr	r6, [pc, #60]	@ (8007e0c <sbrk_aligned+0x40>)
 8007dd0:	460c      	mov	r4, r1
 8007dd2:	6831      	ldr	r1, [r6, #0]
 8007dd4:	4605      	mov	r5, r0
 8007dd6:	b911      	cbnz	r1, 8007dde <sbrk_aligned+0x12>
 8007dd8:	f000 f8e4 	bl	8007fa4 <_sbrk_r>
 8007ddc:	6030      	str	r0, [r6, #0]
 8007dde:	4621      	mov	r1, r4
 8007de0:	4628      	mov	r0, r5
 8007de2:	f000 f8df 	bl	8007fa4 <_sbrk_r>
 8007de6:	1c43      	adds	r3, r0, #1
 8007de8:	d103      	bne.n	8007df2 <sbrk_aligned+0x26>
 8007dea:	f04f 34ff 	mov.w	r4, #4294967295
 8007dee:	4620      	mov	r0, r4
 8007df0:	bd70      	pop	{r4, r5, r6, pc}
 8007df2:	1cc4      	adds	r4, r0, #3
 8007df4:	f024 0403 	bic.w	r4, r4, #3
 8007df8:	42a0      	cmp	r0, r4
 8007dfa:	d0f8      	beq.n	8007dee <sbrk_aligned+0x22>
 8007dfc:	1a21      	subs	r1, r4, r0
 8007dfe:	4628      	mov	r0, r5
 8007e00:	f000 f8d0 	bl	8007fa4 <_sbrk_r>
 8007e04:	3001      	adds	r0, #1
 8007e06:	d1f2      	bne.n	8007dee <sbrk_aligned+0x22>
 8007e08:	e7ef      	b.n	8007dea <sbrk_aligned+0x1e>
 8007e0a:	bf00      	nop
 8007e0c:	20000984 	.word	0x20000984

08007e10 <_malloc_r>:
 8007e10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e14:	1ccd      	adds	r5, r1, #3
 8007e16:	f025 0503 	bic.w	r5, r5, #3
 8007e1a:	3508      	adds	r5, #8
 8007e1c:	2d0c      	cmp	r5, #12
 8007e1e:	bf38      	it	cc
 8007e20:	250c      	movcc	r5, #12
 8007e22:	2d00      	cmp	r5, #0
 8007e24:	4606      	mov	r6, r0
 8007e26:	db01      	blt.n	8007e2c <_malloc_r+0x1c>
 8007e28:	42a9      	cmp	r1, r5
 8007e2a:	d904      	bls.n	8007e36 <_malloc_r+0x26>
 8007e2c:	230c      	movs	r3, #12
 8007e2e:	6033      	str	r3, [r6, #0]
 8007e30:	2000      	movs	r0, #0
 8007e32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007f0c <_malloc_r+0xfc>
 8007e3a:	f000 f869 	bl	8007f10 <__malloc_lock>
 8007e3e:	f8d8 3000 	ldr.w	r3, [r8]
 8007e42:	461c      	mov	r4, r3
 8007e44:	bb44      	cbnz	r4, 8007e98 <_malloc_r+0x88>
 8007e46:	4629      	mov	r1, r5
 8007e48:	4630      	mov	r0, r6
 8007e4a:	f7ff ffbf 	bl	8007dcc <sbrk_aligned>
 8007e4e:	1c43      	adds	r3, r0, #1
 8007e50:	4604      	mov	r4, r0
 8007e52:	d158      	bne.n	8007f06 <_malloc_r+0xf6>
 8007e54:	f8d8 4000 	ldr.w	r4, [r8]
 8007e58:	4627      	mov	r7, r4
 8007e5a:	2f00      	cmp	r7, #0
 8007e5c:	d143      	bne.n	8007ee6 <_malloc_r+0xd6>
 8007e5e:	2c00      	cmp	r4, #0
 8007e60:	d04b      	beq.n	8007efa <_malloc_r+0xea>
 8007e62:	6823      	ldr	r3, [r4, #0]
 8007e64:	4639      	mov	r1, r7
 8007e66:	4630      	mov	r0, r6
 8007e68:	eb04 0903 	add.w	r9, r4, r3
 8007e6c:	f000 f89a 	bl	8007fa4 <_sbrk_r>
 8007e70:	4581      	cmp	r9, r0
 8007e72:	d142      	bne.n	8007efa <_malloc_r+0xea>
 8007e74:	6821      	ldr	r1, [r4, #0]
 8007e76:	1a6d      	subs	r5, r5, r1
 8007e78:	4629      	mov	r1, r5
 8007e7a:	4630      	mov	r0, r6
 8007e7c:	f7ff ffa6 	bl	8007dcc <sbrk_aligned>
 8007e80:	3001      	adds	r0, #1
 8007e82:	d03a      	beq.n	8007efa <_malloc_r+0xea>
 8007e84:	6823      	ldr	r3, [r4, #0]
 8007e86:	442b      	add	r3, r5
 8007e88:	6023      	str	r3, [r4, #0]
 8007e8a:	f8d8 3000 	ldr.w	r3, [r8]
 8007e8e:	685a      	ldr	r2, [r3, #4]
 8007e90:	bb62      	cbnz	r2, 8007eec <_malloc_r+0xdc>
 8007e92:	f8c8 7000 	str.w	r7, [r8]
 8007e96:	e00f      	b.n	8007eb8 <_malloc_r+0xa8>
 8007e98:	6822      	ldr	r2, [r4, #0]
 8007e9a:	1b52      	subs	r2, r2, r5
 8007e9c:	d420      	bmi.n	8007ee0 <_malloc_r+0xd0>
 8007e9e:	2a0b      	cmp	r2, #11
 8007ea0:	d917      	bls.n	8007ed2 <_malloc_r+0xc2>
 8007ea2:	1961      	adds	r1, r4, r5
 8007ea4:	42a3      	cmp	r3, r4
 8007ea6:	6025      	str	r5, [r4, #0]
 8007ea8:	bf18      	it	ne
 8007eaa:	6059      	strne	r1, [r3, #4]
 8007eac:	6863      	ldr	r3, [r4, #4]
 8007eae:	bf08      	it	eq
 8007eb0:	f8c8 1000 	streq.w	r1, [r8]
 8007eb4:	5162      	str	r2, [r4, r5]
 8007eb6:	604b      	str	r3, [r1, #4]
 8007eb8:	4630      	mov	r0, r6
 8007eba:	f000 f82f 	bl	8007f1c <__malloc_unlock>
 8007ebe:	f104 000b 	add.w	r0, r4, #11
 8007ec2:	1d23      	adds	r3, r4, #4
 8007ec4:	f020 0007 	bic.w	r0, r0, #7
 8007ec8:	1ac2      	subs	r2, r0, r3
 8007eca:	bf1c      	itt	ne
 8007ecc:	1a1b      	subne	r3, r3, r0
 8007ece:	50a3      	strne	r3, [r4, r2]
 8007ed0:	e7af      	b.n	8007e32 <_malloc_r+0x22>
 8007ed2:	6862      	ldr	r2, [r4, #4]
 8007ed4:	42a3      	cmp	r3, r4
 8007ed6:	bf0c      	ite	eq
 8007ed8:	f8c8 2000 	streq.w	r2, [r8]
 8007edc:	605a      	strne	r2, [r3, #4]
 8007ede:	e7eb      	b.n	8007eb8 <_malloc_r+0xa8>
 8007ee0:	4623      	mov	r3, r4
 8007ee2:	6864      	ldr	r4, [r4, #4]
 8007ee4:	e7ae      	b.n	8007e44 <_malloc_r+0x34>
 8007ee6:	463c      	mov	r4, r7
 8007ee8:	687f      	ldr	r7, [r7, #4]
 8007eea:	e7b6      	b.n	8007e5a <_malloc_r+0x4a>
 8007eec:	461a      	mov	r2, r3
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	42a3      	cmp	r3, r4
 8007ef2:	d1fb      	bne.n	8007eec <_malloc_r+0xdc>
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	6053      	str	r3, [r2, #4]
 8007ef8:	e7de      	b.n	8007eb8 <_malloc_r+0xa8>
 8007efa:	230c      	movs	r3, #12
 8007efc:	6033      	str	r3, [r6, #0]
 8007efe:	4630      	mov	r0, r6
 8007f00:	f000 f80c 	bl	8007f1c <__malloc_unlock>
 8007f04:	e794      	b.n	8007e30 <_malloc_r+0x20>
 8007f06:	6005      	str	r5, [r0, #0]
 8007f08:	e7d6      	b.n	8007eb8 <_malloc_r+0xa8>
 8007f0a:	bf00      	nop
 8007f0c:	20000988 	.word	0x20000988

08007f10 <__malloc_lock>:
 8007f10:	4801      	ldr	r0, [pc, #4]	@ (8007f18 <__malloc_lock+0x8>)
 8007f12:	f000 b881 	b.w	8008018 <__retarget_lock_acquire_recursive>
 8007f16:	bf00      	nop
 8007f18:	20000ac8 	.word	0x20000ac8

08007f1c <__malloc_unlock>:
 8007f1c:	4801      	ldr	r0, [pc, #4]	@ (8007f24 <__malloc_unlock+0x8>)
 8007f1e:	f000 b87c 	b.w	800801a <__retarget_lock_release_recursive>
 8007f22:	bf00      	nop
 8007f24:	20000ac8 	.word	0x20000ac8

08007f28 <sniprintf>:
 8007f28:	b40c      	push	{r2, r3}
 8007f2a:	b530      	push	{r4, r5, lr}
 8007f2c:	4b18      	ldr	r3, [pc, #96]	@ (8007f90 <sniprintf+0x68>)
 8007f2e:	1e0c      	subs	r4, r1, #0
 8007f30:	681d      	ldr	r5, [r3, #0]
 8007f32:	b09d      	sub	sp, #116	@ 0x74
 8007f34:	da08      	bge.n	8007f48 <sniprintf+0x20>
 8007f36:	238b      	movs	r3, #139	@ 0x8b
 8007f38:	602b      	str	r3, [r5, #0]
 8007f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f3e:	b01d      	add	sp, #116	@ 0x74
 8007f40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007f44:	b002      	add	sp, #8
 8007f46:	4770      	bx	lr
 8007f48:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007f4c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007f50:	f04f 0300 	mov.w	r3, #0
 8007f54:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007f56:	bf14      	ite	ne
 8007f58:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007f5c:	4623      	moveq	r3, r4
 8007f5e:	9304      	str	r3, [sp, #16]
 8007f60:	9307      	str	r3, [sp, #28]
 8007f62:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007f66:	9002      	str	r0, [sp, #8]
 8007f68:	9006      	str	r0, [sp, #24]
 8007f6a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007f6e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007f70:	ab21      	add	r3, sp, #132	@ 0x84
 8007f72:	a902      	add	r1, sp, #8
 8007f74:	4628      	mov	r0, r5
 8007f76:	9301      	str	r3, [sp, #4]
 8007f78:	f000 f904 	bl	8008184 <_svfiprintf_r>
 8007f7c:	1c43      	adds	r3, r0, #1
 8007f7e:	bfbc      	itt	lt
 8007f80:	238b      	movlt	r3, #139	@ 0x8b
 8007f82:	602b      	strlt	r3, [r5, #0]
 8007f84:	2c00      	cmp	r4, #0
 8007f86:	d0da      	beq.n	8007f3e <sniprintf+0x16>
 8007f88:	9b02      	ldr	r3, [sp, #8]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	701a      	strb	r2, [r3, #0]
 8007f8e:	e7d6      	b.n	8007f3e <sniprintf+0x16>
 8007f90:	20000010 	.word	0x20000010

08007f94 <memset>:
 8007f94:	4402      	add	r2, r0
 8007f96:	4603      	mov	r3, r0
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d100      	bne.n	8007f9e <memset+0xa>
 8007f9c:	4770      	bx	lr
 8007f9e:	f803 1b01 	strb.w	r1, [r3], #1
 8007fa2:	e7f9      	b.n	8007f98 <memset+0x4>

08007fa4 <_sbrk_r>:
 8007fa4:	b538      	push	{r3, r4, r5, lr}
 8007fa6:	4d06      	ldr	r5, [pc, #24]	@ (8007fc0 <_sbrk_r+0x1c>)
 8007fa8:	2300      	movs	r3, #0
 8007faa:	4604      	mov	r4, r0
 8007fac:	4608      	mov	r0, r1
 8007fae:	602b      	str	r3, [r5, #0]
 8007fb0:	f7f9 fc48 	bl	8001844 <_sbrk>
 8007fb4:	1c43      	adds	r3, r0, #1
 8007fb6:	d102      	bne.n	8007fbe <_sbrk_r+0x1a>
 8007fb8:	682b      	ldr	r3, [r5, #0]
 8007fba:	b103      	cbz	r3, 8007fbe <_sbrk_r+0x1a>
 8007fbc:	6023      	str	r3, [r4, #0]
 8007fbe:	bd38      	pop	{r3, r4, r5, pc}
 8007fc0:	20000ac4 	.word	0x20000ac4

08007fc4 <__errno>:
 8007fc4:	4b01      	ldr	r3, [pc, #4]	@ (8007fcc <__errno+0x8>)
 8007fc6:	6818      	ldr	r0, [r3, #0]
 8007fc8:	4770      	bx	lr
 8007fca:	bf00      	nop
 8007fcc:	20000010 	.word	0x20000010

08007fd0 <__libc_init_array>:
 8007fd0:	b570      	push	{r4, r5, r6, lr}
 8007fd2:	4d0d      	ldr	r5, [pc, #52]	@ (8008008 <__libc_init_array+0x38>)
 8007fd4:	4c0d      	ldr	r4, [pc, #52]	@ (800800c <__libc_init_array+0x3c>)
 8007fd6:	1b64      	subs	r4, r4, r5
 8007fd8:	10a4      	asrs	r4, r4, #2
 8007fda:	2600      	movs	r6, #0
 8007fdc:	42a6      	cmp	r6, r4
 8007fde:	d109      	bne.n	8007ff4 <__libc_init_array+0x24>
 8007fe0:	4d0b      	ldr	r5, [pc, #44]	@ (8008010 <__libc_init_array+0x40>)
 8007fe2:	4c0c      	ldr	r4, [pc, #48]	@ (8008014 <__libc_init_array+0x44>)
 8007fe4:	f000 fba6 	bl	8008734 <_init>
 8007fe8:	1b64      	subs	r4, r4, r5
 8007fea:	10a4      	asrs	r4, r4, #2
 8007fec:	2600      	movs	r6, #0
 8007fee:	42a6      	cmp	r6, r4
 8007ff0:	d105      	bne.n	8007ffe <__libc_init_array+0x2e>
 8007ff2:	bd70      	pop	{r4, r5, r6, pc}
 8007ff4:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ff8:	4798      	blx	r3
 8007ffa:	3601      	adds	r6, #1
 8007ffc:	e7ee      	b.n	8007fdc <__libc_init_array+0xc>
 8007ffe:	f855 3b04 	ldr.w	r3, [r5], #4
 8008002:	4798      	blx	r3
 8008004:	3601      	adds	r6, #1
 8008006:	e7f2      	b.n	8007fee <__libc_init_array+0x1e>
 8008008:	08008a9c 	.word	0x08008a9c
 800800c:	08008a9c 	.word	0x08008a9c
 8008010:	08008a9c 	.word	0x08008a9c
 8008014:	08008aa0 	.word	0x08008aa0

08008018 <__retarget_lock_acquire_recursive>:
 8008018:	4770      	bx	lr

0800801a <__retarget_lock_release_recursive>:
 800801a:	4770      	bx	lr

0800801c <memcpy>:
 800801c:	440a      	add	r2, r1
 800801e:	4291      	cmp	r1, r2
 8008020:	f100 33ff 	add.w	r3, r0, #4294967295
 8008024:	d100      	bne.n	8008028 <memcpy+0xc>
 8008026:	4770      	bx	lr
 8008028:	b510      	push	{r4, lr}
 800802a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800802e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008032:	4291      	cmp	r1, r2
 8008034:	d1f9      	bne.n	800802a <memcpy+0xe>
 8008036:	bd10      	pop	{r4, pc}

08008038 <_free_r>:
 8008038:	b538      	push	{r3, r4, r5, lr}
 800803a:	4605      	mov	r5, r0
 800803c:	2900      	cmp	r1, #0
 800803e:	d041      	beq.n	80080c4 <_free_r+0x8c>
 8008040:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008044:	1f0c      	subs	r4, r1, #4
 8008046:	2b00      	cmp	r3, #0
 8008048:	bfb8      	it	lt
 800804a:	18e4      	addlt	r4, r4, r3
 800804c:	f7ff ff60 	bl	8007f10 <__malloc_lock>
 8008050:	4a1d      	ldr	r2, [pc, #116]	@ (80080c8 <_free_r+0x90>)
 8008052:	6813      	ldr	r3, [r2, #0]
 8008054:	b933      	cbnz	r3, 8008064 <_free_r+0x2c>
 8008056:	6063      	str	r3, [r4, #4]
 8008058:	6014      	str	r4, [r2, #0]
 800805a:	4628      	mov	r0, r5
 800805c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008060:	f7ff bf5c 	b.w	8007f1c <__malloc_unlock>
 8008064:	42a3      	cmp	r3, r4
 8008066:	d908      	bls.n	800807a <_free_r+0x42>
 8008068:	6820      	ldr	r0, [r4, #0]
 800806a:	1821      	adds	r1, r4, r0
 800806c:	428b      	cmp	r3, r1
 800806e:	bf01      	itttt	eq
 8008070:	6819      	ldreq	r1, [r3, #0]
 8008072:	685b      	ldreq	r3, [r3, #4]
 8008074:	1809      	addeq	r1, r1, r0
 8008076:	6021      	streq	r1, [r4, #0]
 8008078:	e7ed      	b.n	8008056 <_free_r+0x1e>
 800807a:	461a      	mov	r2, r3
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	b10b      	cbz	r3, 8008084 <_free_r+0x4c>
 8008080:	42a3      	cmp	r3, r4
 8008082:	d9fa      	bls.n	800807a <_free_r+0x42>
 8008084:	6811      	ldr	r1, [r2, #0]
 8008086:	1850      	adds	r0, r2, r1
 8008088:	42a0      	cmp	r0, r4
 800808a:	d10b      	bne.n	80080a4 <_free_r+0x6c>
 800808c:	6820      	ldr	r0, [r4, #0]
 800808e:	4401      	add	r1, r0
 8008090:	1850      	adds	r0, r2, r1
 8008092:	4283      	cmp	r3, r0
 8008094:	6011      	str	r1, [r2, #0]
 8008096:	d1e0      	bne.n	800805a <_free_r+0x22>
 8008098:	6818      	ldr	r0, [r3, #0]
 800809a:	685b      	ldr	r3, [r3, #4]
 800809c:	6053      	str	r3, [r2, #4]
 800809e:	4408      	add	r0, r1
 80080a0:	6010      	str	r0, [r2, #0]
 80080a2:	e7da      	b.n	800805a <_free_r+0x22>
 80080a4:	d902      	bls.n	80080ac <_free_r+0x74>
 80080a6:	230c      	movs	r3, #12
 80080a8:	602b      	str	r3, [r5, #0]
 80080aa:	e7d6      	b.n	800805a <_free_r+0x22>
 80080ac:	6820      	ldr	r0, [r4, #0]
 80080ae:	1821      	adds	r1, r4, r0
 80080b0:	428b      	cmp	r3, r1
 80080b2:	bf04      	itt	eq
 80080b4:	6819      	ldreq	r1, [r3, #0]
 80080b6:	685b      	ldreq	r3, [r3, #4]
 80080b8:	6063      	str	r3, [r4, #4]
 80080ba:	bf04      	itt	eq
 80080bc:	1809      	addeq	r1, r1, r0
 80080be:	6021      	streq	r1, [r4, #0]
 80080c0:	6054      	str	r4, [r2, #4]
 80080c2:	e7ca      	b.n	800805a <_free_r+0x22>
 80080c4:	bd38      	pop	{r3, r4, r5, pc}
 80080c6:	bf00      	nop
 80080c8:	20000988 	.word	0x20000988

080080cc <__ssputs_r>:
 80080cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080d0:	688e      	ldr	r6, [r1, #8]
 80080d2:	461f      	mov	r7, r3
 80080d4:	42be      	cmp	r6, r7
 80080d6:	680b      	ldr	r3, [r1, #0]
 80080d8:	4682      	mov	sl, r0
 80080da:	460c      	mov	r4, r1
 80080dc:	4690      	mov	r8, r2
 80080de:	d82d      	bhi.n	800813c <__ssputs_r+0x70>
 80080e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80080e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80080e8:	d026      	beq.n	8008138 <__ssputs_r+0x6c>
 80080ea:	6965      	ldr	r5, [r4, #20]
 80080ec:	6909      	ldr	r1, [r1, #16]
 80080ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80080f2:	eba3 0901 	sub.w	r9, r3, r1
 80080f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80080fa:	1c7b      	adds	r3, r7, #1
 80080fc:	444b      	add	r3, r9
 80080fe:	106d      	asrs	r5, r5, #1
 8008100:	429d      	cmp	r5, r3
 8008102:	bf38      	it	cc
 8008104:	461d      	movcc	r5, r3
 8008106:	0553      	lsls	r3, r2, #21
 8008108:	d527      	bpl.n	800815a <__ssputs_r+0x8e>
 800810a:	4629      	mov	r1, r5
 800810c:	f7ff fe80 	bl	8007e10 <_malloc_r>
 8008110:	4606      	mov	r6, r0
 8008112:	b360      	cbz	r0, 800816e <__ssputs_r+0xa2>
 8008114:	6921      	ldr	r1, [r4, #16]
 8008116:	464a      	mov	r2, r9
 8008118:	f7ff ff80 	bl	800801c <memcpy>
 800811c:	89a3      	ldrh	r3, [r4, #12]
 800811e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008122:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008126:	81a3      	strh	r3, [r4, #12]
 8008128:	6126      	str	r6, [r4, #16]
 800812a:	6165      	str	r5, [r4, #20]
 800812c:	444e      	add	r6, r9
 800812e:	eba5 0509 	sub.w	r5, r5, r9
 8008132:	6026      	str	r6, [r4, #0]
 8008134:	60a5      	str	r5, [r4, #8]
 8008136:	463e      	mov	r6, r7
 8008138:	42be      	cmp	r6, r7
 800813a:	d900      	bls.n	800813e <__ssputs_r+0x72>
 800813c:	463e      	mov	r6, r7
 800813e:	6820      	ldr	r0, [r4, #0]
 8008140:	4632      	mov	r2, r6
 8008142:	4641      	mov	r1, r8
 8008144:	f000 faa6 	bl	8008694 <memmove>
 8008148:	68a3      	ldr	r3, [r4, #8]
 800814a:	1b9b      	subs	r3, r3, r6
 800814c:	60a3      	str	r3, [r4, #8]
 800814e:	6823      	ldr	r3, [r4, #0]
 8008150:	4433      	add	r3, r6
 8008152:	6023      	str	r3, [r4, #0]
 8008154:	2000      	movs	r0, #0
 8008156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800815a:	462a      	mov	r2, r5
 800815c:	f000 fab4 	bl	80086c8 <_realloc_r>
 8008160:	4606      	mov	r6, r0
 8008162:	2800      	cmp	r0, #0
 8008164:	d1e0      	bne.n	8008128 <__ssputs_r+0x5c>
 8008166:	6921      	ldr	r1, [r4, #16]
 8008168:	4650      	mov	r0, sl
 800816a:	f7ff ff65 	bl	8008038 <_free_r>
 800816e:	230c      	movs	r3, #12
 8008170:	f8ca 3000 	str.w	r3, [sl]
 8008174:	89a3      	ldrh	r3, [r4, #12]
 8008176:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800817a:	81a3      	strh	r3, [r4, #12]
 800817c:	f04f 30ff 	mov.w	r0, #4294967295
 8008180:	e7e9      	b.n	8008156 <__ssputs_r+0x8a>
	...

08008184 <_svfiprintf_r>:
 8008184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008188:	4698      	mov	r8, r3
 800818a:	898b      	ldrh	r3, [r1, #12]
 800818c:	061b      	lsls	r3, r3, #24
 800818e:	b09d      	sub	sp, #116	@ 0x74
 8008190:	4607      	mov	r7, r0
 8008192:	460d      	mov	r5, r1
 8008194:	4614      	mov	r4, r2
 8008196:	d510      	bpl.n	80081ba <_svfiprintf_r+0x36>
 8008198:	690b      	ldr	r3, [r1, #16]
 800819a:	b973      	cbnz	r3, 80081ba <_svfiprintf_r+0x36>
 800819c:	2140      	movs	r1, #64	@ 0x40
 800819e:	f7ff fe37 	bl	8007e10 <_malloc_r>
 80081a2:	6028      	str	r0, [r5, #0]
 80081a4:	6128      	str	r0, [r5, #16]
 80081a6:	b930      	cbnz	r0, 80081b6 <_svfiprintf_r+0x32>
 80081a8:	230c      	movs	r3, #12
 80081aa:	603b      	str	r3, [r7, #0]
 80081ac:	f04f 30ff 	mov.w	r0, #4294967295
 80081b0:	b01d      	add	sp, #116	@ 0x74
 80081b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081b6:	2340      	movs	r3, #64	@ 0x40
 80081b8:	616b      	str	r3, [r5, #20]
 80081ba:	2300      	movs	r3, #0
 80081bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80081be:	2320      	movs	r3, #32
 80081c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80081c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80081c8:	2330      	movs	r3, #48	@ 0x30
 80081ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008368 <_svfiprintf_r+0x1e4>
 80081ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80081d2:	f04f 0901 	mov.w	r9, #1
 80081d6:	4623      	mov	r3, r4
 80081d8:	469a      	mov	sl, r3
 80081da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081de:	b10a      	cbz	r2, 80081e4 <_svfiprintf_r+0x60>
 80081e0:	2a25      	cmp	r2, #37	@ 0x25
 80081e2:	d1f9      	bne.n	80081d8 <_svfiprintf_r+0x54>
 80081e4:	ebba 0b04 	subs.w	fp, sl, r4
 80081e8:	d00b      	beq.n	8008202 <_svfiprintf_r+0x7e>
 80081ea:	465b      	mov	r3, fp
 80081ec:	4622      	mov	r2, r4
 80081ee:	4629      	mov	r1, r5
 80081f0:	4638      	mov	r0, r7
 80081f2:	f7ff ff6b 	bl	80080cc <__ssputs_r>
 80081f6:	3001      	adds	r0, #1
 80081f8:	f000 80a7 	beq.w	800834a <_svfiprintf_r+0x1c6>
 80081fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081fe:	445a      	add	r2, fp
 8008200:	9209      	str	r2, [sp, #36]	@ 0x24
 8008202:	f89a 3000 	ldrb.w	r3, [sl]
 8008206:	2b00      	cmp	r3, #0
 8008208:	f000 809f 	beq.w	800834a <_svfiprintf_r+0x1c6>
 800820c:	2300      	movs	r3, #0
 800820e:	f04f 32ff 	mov.w	r2, #4294967295
 8008212:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008216:	f10a 0a01 	add.w	sl, sl, #1
 800821a:	9304      	str	r3, [sp, #16]
 800821c:	9307      	str	r3, [sp, #28]
 800821e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008222:	931a      	str	r3, [sp, #104]	@ 0x68
 8008224:	4654      	mov	r4, sl
 8008226:	2205      	movs	r2, #5
 8008228:	f814 1b01 	ldrb.w	r1, [r4], #1
 800822c:	484e      	ldr	r0, [pc, #312]	@ (8008368 <_svfiprintf_r+0x1e4>)
 800822e:	f7f7 ffd7 	bl	80001e0 <memchr>
 8008232:	9a04      	ldr	r2, [sp, #16]
 8008234:	b9d8      	cbnz	r0, 800826e <_svfiprintf_r+0xea>
 8008236:	06d0      	lsls	r0, r2, #27
 8008238:	bf44      	itt	mi
 800823a:	2320      	movmi	r3, #32
 800823c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008240:	0711      	lsls	r1, r2, #28
 8008242:	bf44      	itt	mi
 8008244:	232b      	movmi	r3, #43	@ 0x2b
 8008246:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800824a:	f89a 3000 	ldrb.w	r3, [sl]
 800824e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008250:	d015      	beq.n	800827e <_svfiprintf_r+0xfa>
 8008252:	9a07      	ldr	r2, [sp, #28]
 8008254:	4654      	mov	r4, sl
 8008256:	2000      	movs	r0, #0
 8008258:	f04f 0c0a 	mov.w	ip, #10
 800825c:	4621      	mov	r1, r4
 800825e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008262:	3b30      	subs	r3, #48	@ 0x30
 8008264:	2b09      	cmp	r3, #9
 8008266:	d94b      	bls.n	8008300 <_svfiprintf_r+0x17c>
 8008268:	b1b0      	cbz	r0, 8008298 <_svfiprintf_r+0x114>
 800826a:	9207      	str	r2, [sp, #28]
 800826c:	e014      	b.n	8008298 <_svfiprintf_r+0x114>
 800826e:	eba0 0308 	sub.w	r3, r0, r8
 8008272:	fa09 f303 	lsl.w	r3, r9, r3
 8008276:	4313      	orrs	r3, r2
 8008278:	9304      	str	r3, [sp, #16]
 800827a:	46a2      	mov	sl, r4
 800827c:	e7d2      	b.n	8008224 <_svfiprintf_r+0xa0>
 800827e:	9b03      	ldr	r3, [sp, #12]
 8008280:	1d19      	adds	r1, r3, #4
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	9103      	str	r1, [sp, #12]
 8008286:	2b00      	cmp	r3, #0
 8008288:	bfbb      	ittet	lt
 800828a:	425b      	neglt	r3, r3
 800828c:	f042 0202 	orrlt.w	r2, r2, #2
 8008290:	9307      	strge	r3, [sp, #28]
 8008292:	9307      	strlt	r3, [sp, #28]
 8008294:	bfb8      	it	lt
 8008296:	9204      	strlt	r2, [sp, #16]
 8008298:	7823      	ldrb	r3, [r4, #0]
 800829a:	2b2e      	cmp	r3, #46	@ 0x2e
 800829c:	d10a      	bne.n	80082b4 <_svfiprintf_r+0x130>
 800829e:	7863      	ldrb	r3, [r4, #1]
 80082a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80082a2:	d132      	bne.n	800830a <_svfiprintf_r+0x186>
 80082a4:	9b03      	ldr	r3, [sp, #12]
 80082a6:	1d1a      	adds	r2, r3, #4
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	9203      	str	r2, [sp, #12]
 80082ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80082b0:	3402      	adds	r4, #2
 80082b2:	9305      	str	r3, [sp, #20]
 80082b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008378 <_svfiprintf_r+0x1f4>
 80082b8:	7821      	ldrb	r1, [r4, #0]
 80082ba:	2203      	movs	r2, #3
 80082bc:	4650      	mov	r0, sl
 80082be:	f7f7 ff8f 	bl	80001e0 <memchr>
 80082c2:	b138      	cbz	r0, 80082d4 <_svfiprintf_r+0x150>
 80082c4:	9b04      	ldr	r3, [sp, #16]
 80082c6:	eba0 000a 	sub.w	r0, r0, sl
 80082ca:	2240      	movs	r2, #64	@ 0x40
 80082cc:	4082      	lsls	r2, r0
 80082ce:	4313      	orrs	r3, r2
 80082d0:	3401      	adds	r4, #1
 80082d2:	9304      	str	r3, [sp, #16]
 80082d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082d8:	4824      	ldr	r0, [pc, #144]	@ (800836c <_svfiprintf_r+0x1e8>)
 80082da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80082de:	2206      	movs	r2, #6
 80082e0:	f7f7 ff7e 	bl	80001e0 <memchr>
 80082e4:	2800      	cmp	r0, #0
 80082e6:	d036      	beq.n	8008356 <_svfiprintf_r+0x1d2>
 80082e8:	4b21      	ldr	r3, [pc, #132]	@ (8008370 <_svfiprintf_r+0x1ec>)
 80082ea:	bb1b      	cbnz	r3, 8008334 <_svfiprintf_r+0x1b0>
 80082ec:	9b03      	ldr	r3, [sp, #12]
 80082ee:	3307      	adds	r3, #7
 80082f0:	f023 0307 	bic.w	r3, r3, #7
 80082f4:	3308      	adds	r3, #8
 80082f6:	9303      	str	r3, [sp, #12]
 80082f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082fa:	4433      	add	r3, r6
 80082fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80082fe:	e76a      	b.n	80081d6 <_svfiprintf_r+0x52>
 8008300:	fb0c 3202 	mla	r2, ip, r2, r3
 8008304:	460c      	mov	r4, r1
 8008306:	2001      	movs	r0, #1
 8008308:	e7a8      	b.n	800825c <_svfiprintf_r+0xd8>
 800830a:	2300      	movs	r3, #0
 800830c:	3401      	adds	r4, #1
 800830e:	9305      	str	r3, [sp, #20]
 8008310:	4619      	mov	r1, r3
 8008312:	f04f 0c0a 	mov.w	ip, #10
 8008316:	4620      	mov	r0, r4
 8008318:	f810 2b01 	ldrb.w	r2, [r0], #1
 800831c:	3a30      	subs	r2, #48	@ 0x30
 800831e:	2a09      	cmp	r2, #9
 8008320:	d903      	bls.n	800832a <_svfiprintf_r+0x1a6>
 8008322:	2b00      	cmp	r3, #0
 8008324:	d0c6      	beq.n	80082b4 <_svfiprintf_r+0x130>
 8008326:	9105      	str	r1, [sp, #20]
 8008328:	e7c4      	b.n	80082b4 <_svfiprintf_r+0x130>
 800832a:	fb0c 2101 	mla	r1, ip, r1, r2
 800832e:	4604      	mov	r4, r0
 8008330:	2301      	movs	r3, #1
 8008332:	e7f0      	b.n	8008316 <_svfiprintf_r+0x192>
 8008334:	ab03      	add	r3, sp, #12
 8008336:	9300      	str	r3, [sp, #0]
 8008338:	462a      	mov	r2, r5
 800833a:	4b0e      	ldr	r3, [pc, #56]	@ (8008374 <_svfiprintf_r+0x1f0>)
 800833c:	a904      	add	r1, sp, #16
 800833e:	4638      	mov	r0, r7
 8008340:	f3af 8000 	nop.w
 8008344:	1c42      	adds	r2, r0, #1
 8008346:	4606      	mov	r6, r0
 8008348:	d1d6      	bne.n	80082f8 <_svfiprintf_r+0x174>
 800834a:	89ab      	ldrh	r3, [r5, #12]
 800834c:	065b      	lsls	r3, r3, #25
 800834e:	f53f af2d 	bmi.w	80081ac <_svfiprintf_r+0x28>
 8008352:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008354:	e72c      	b.n	80081b0 <_svfiprintf_r+0x2c>
 8008356:	ab03      	add	r3, sp, #12
 8008358:	9300      	str	r3, [sp, #0]
 800835a:	462a      	mov	r2, r5
 800835c:	4b05      	ldr	r3, [pc, #20]	@ (8008374 <_svfiprintf_r+0x1f0>)
 800835e:	a904      	add	r1, sp, #16
 8008360:	4638      	mov	r0, r7
 8008362:	f000 f879 	bl	8008458 <_printf_i>
 8008366:	e7ed      	b.n	8008344 <_svfiprintf_r+0x1c0>
 8008368:	08008a60 	.word	0x08008a60
 800836c:	08008a6a 	.word	0x08008a6a
 8008370:	00000000 	.word	0x00000000
 8008374:	080080cd 	.word	0x080080cd
 8008378:	08008a66 	.word	0x08008a66

0800837c <_printf_common>:
 800837c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008380:	4616      	mov	r6, r2
 8008382:	4698      	mov	r8, r3
 8008384:	688a      	ldr	r2, [r1, #8]
 8008386:	690b      	ldr	r3, [r1, #16]
 8008388:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800838c:	4293      	cmp	r3, r2
 800838e:	bfb8      	it	lt
 8008390:	4613      	movlt	r3, r2
 8008392:	6033      	str	r3, [r6, #0]
 8008394:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008398:	4607      	mov	r7, r0
 800839a:	460c      	mov	r4, r1
 800839c:	b10a      	cbz	r2, 80083a2 <_printf_common+0x26>
 800839e:	3301      	adds	r3, #1
 80083a0:	6033      	str	r3, [r6, #0]
 80083a2:	6823      	ldr	r3, [r4, #0]
 80083a4:	0699      	lsls	r1, r3, #26
 80083a6:	bf42      	ittt	mi
 80083a8:	6833      	ldrmi	r3, [r6, #0]
 80083aa:	3302      	addmi	r3, #2
 80083ac:	6033      	strmi	r3, [r6, #0]
 80083ae:	6825      	ldr	r5, [r4, #0]
 80083b0:	f015 0506 	ands.w	r5, r5, #6
 80083b4:	d106      	bne.n	80083c4 <_printf_common+0x48>
 80083b6:	f104 0a19 	add.w	sl, r4, #25
 80083ba:	68e3      	ldr	r3, [r4, #12]
 80083bc:	6832      	ldr	r2, [r6, #0]
 80083be:	1a9b      	subs	r3, r3, r2
 80083c0:	42ab      	cmp	r3, r5
 80083c2:	dc26      	bgt.n	8008412 <_printf_common+0x96>
 80083c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80083c8:	6822      	ldr	r2, [r4, #0]
 80083ca:	3b00      	subs	r3, #0
 80083cc:	bf18      	it	ne
 80083ce:	2301      	movne	r3, #1
 80083d0:	0692      	lsls	r2, r2, #26
 80083d2:	d42b      	bmi.n	800842c <_printf_common+0xb0>
 80083d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80083d8:	4641      	mov	r1, r8
 80083da:	4638      	mov	r0, r7
 80083dc:	47c8      	blx	r9
 80083de:	3001      	adds	r0, #1
 80083e0:	d01e      	beq.n	8008420 <_printf_common+0xa4>
 80083e2:	6823      	ldr	r3, [r4, #0]
 80083e4:	6922      	ldr	r2, [r4, #16]
 80083e6:	f003 0306 	and.w	r3, r3, #6
 80083ea:	2b04      	cmp	r3, #4
 80083ec:	bf02      	ittt	eq
 80083ee:	68e5      	ldreq	r5, [r4, #12]
 80083f0:	6833      	ldreq	r3, [r6, #0]
 80083f2:	1aed      	subeq	r5, r5, r3
 80083f4:	68a3      	ldr	r3, [r4, #8]
 80083f6:	bf0c      	ite	eq
 80083f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80083fc:	2500      	movne	r5, #0
 80083fe:	4293      	cmp	r3, r2
 8008400:	bfc4      	itt	gt
 8008402:	1a9b      	subgt	r3, r3, r2
 8008404:	18ed      	addgt	r5, r5, r3
 8008406:	2600      	movs	r6, #0
 8008408:	341a      	adds	r4, #26
 800840a:	42b5      	cmp	r5, r6
 800840c:	d11a      	bne.n	8008444 <_printf_common+0xc8>
 800840e:	2000      	movs	r0, #0
 8008410:	e008      	b.n	8008424 <_printf_common+0xa8>
 8008412:	2301      	movs	r3, #1
 8008414:	4652      	mov	r2, sl
 8008416:	4641      	mov	r1, r8
 8008418:	4638      	mov	r0, r7
 800841a:	47c8      	blx	r9
 800841c:	3001      	adds	r0, #1
 800841e:	d103      	bne.n	8008428 <_printf_common+0xac>
 8008420:	f04f 30ff 	mov.w	r0, #4294967295
 8008424:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008428:	3501      	adds	r5, #1
 800842a:	e7c6      	b.n	80083ba <_printf_common+0x3e>
 800842c:	18e1      	adds	r1, r4, r3
 800842e:	1c5a      	adds	r2, r3, #1
 8008430:	2030      	movs	r0, #48	@ 0x30
 8008432:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008436:	4422      	add	r2, r4
 8008438:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800843c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008440:	3302      	adds	r3, #2
 8008442:	e7c7      	b.n	80083d4 <_printf_common+0x58>
 8008444:	2301      	movs	r3, #1
 8008446:	4622      	mov	r2, r4
 8008448:	4641      	mov	r1, r8
 800844a:	4638      	mov	r0, r7
 800844c:	47c8      	blx	r9
 800844e:	3001      	adds	r0, #1
 8008450:	d0e6      	beq.n	8008420 <_printf_common+0xa4>
 8008452:	3601      	adds	r6, #1
 8008454:	e7d9      	b.n	800840a <_printf_common+0x8e>
	...

08008458 <_printf_i>:
 8008458:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800845c:	7e0f      	ldrb	r7, [r1, #24]
 800845e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008460:	2f78      	cmp	r7, #120	@ 0x78
 8008462:	4691      	mov	r9, r2
 8008464:	4680      	mov	r8, r0
 8008466:	460c      	mov	r4, r1
 8008468:	469a      	mov	sl, r3
 800846a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800846e:	d807      	bhi.n	8008480 <_printf_i+0x28>
 8008470:	2f62      	cmp	r7, #98	@ 0x62
 8008472:	d80a      	bhi.n	800848a <_printf_i+0x32>
 8008474:	2f00      	cmp	r7, #0
 8008476:	f000 80d1 	beq.w	800861c <_printf_i+0x1c4>
 800847a:	2f58      	cmp	r7, #88	@ 0x58
 800847c:	f000 80b8 	beq.w	80085f0 <_printf_i+0x198>
 8008480:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008484:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008488:	e03a      	b.n	8008500 <_printf_i+0xa8>
 800848a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800848e:	2b15      	cmp	r3, #21
 8008490:	d8f6      	bhi.n	8008480 <_printf_i+0x28>
 8008492:	a101      	add	r1, pc, #4	@ (adr r1, 8008498 <_printf_i+0x40>)
 8008494:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008498:	080084f1 	.word	0x080084f1
 800849c:	08008505 	.word	0x08008505
 80084a0:	08008481 	.word	0x08008481
 80084a4:	08008481 	.word	0x08008481
 80084a8:	08008481 	.word	0x08008481
 80084ac:	08008481 	.word	0x08008481
 80084b0:	08008505 	.word	0x08008505
 80084b4:	08008481 	.word	0x08008481
 80084b8:	08008481 	.word	0x08008481
 80084bc:	08008481 	.word	0x08008481
 80084c0:	08008481 	.word	0x08008481
 80084c4:	08008603 	.word	0x08008603
 80084c8:	0800852f 	.word	0x0800852f
 80084cc:	080085bd 	.word	0x080085bd
 80084d0:	08008481 	.word	0x08008481
 80084d4:	08008481 	.word	0x08008481
 80084d8:	08008625 	.word	0x08008625
 80084dc:	08008481 	.word	0x08008481
 80084e0:	0800852f 	.word	0x0800852f
 80084e4:	08008481 	.word	0x08008481
 80084e8:	08008481 	.word	0x08008481
 80084ec:	080085c5 	.word	0x080085c5
 80084f0:	6833      	ldr	r3, [r6, #0]
 80084f2:	1d1a      	adds	r2, r3, #4
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	6032      	str	r2, [r6, #0]
 80084f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80084fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008500:	2301      	movs	r3, #1
 8008502:	e09c      	b.n	800863e <_printf_i+0x1e6>
 8008504:	6833      	ldr	r3, [r6, #0]
 8008506:	6820      	ldr	r0, [r4, #0]
 8008508:	1d19      	adds	r1, r3, #4
 800850a:	6031      	str	r1, [r6, #0]
 800850c:	0606      	lsls	r6, r0, #24
 800850e:	d501      	bpl.n	8008514 <_printf_i+0xbc>
 8008510:	681d      	ldr	r5, [r3, #0]
 8008512:	e003      	b.n	800851c <_printf_i+0xc4>
 8008514:	0645      	lsls	r5, r0, #25
 8008516:	d5fb      	bpl.n	8008510 <_printf_i+0xb8>
 8008518:	f9b3 5000 	ldrsh.w	r5, [r3]
 800851c:	2d00      	cmp	r5, #0
 800851e:	da03      	bge.n	8008528 <_printf_i+0xd0>
 8008520:	232d      	movs	r3, #45	@ 0x2d
 8008522:	426d      	negs	r5, r5
 8008524:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008528:	4858      	ldr	r0, [pc, #352]	@ (800868c <_printf_i+0x234>)
 800852a:	230a      	movs	r3, #10
 800852c:	e011      	b.n	8008552 <_printf_i+0xfa>
 800852e:	6821      	ldr	r1, [r4, #0]
 8008530:	6833      	ldr	r3, [r6, #0]
 8008532:	0608      	lsls	r0, r1, #24
 8008534:	f853 5b04 	ldr.w	r5, [r3], #4
 8008538:	d402      	bmi.n	8008540 <_printf_i+0xe8>
 800853a:	0649      	lsls	r1, r1, #25
 800853c:	bf48      	it	mi
 800853e:	b2ad      	uxthmi	r5, r5
 8008540:	2f6f      	cmp	r7, #111	@ 0x6f
 8008542:	4852      	ldr	r0, [pc, #328]	@ (800868c <_printf_i+0x234>)
 8008544:	6033      	str	r3, [r6, #0]
 8008546:	bf14      	ite	ne
 8008548:	230a      	movne	r3, #10
 800854a:	2308      	moveq	r3, #8
 800854c:	2100      	movs	r1, #0
 800854e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008552:	6866      	ldr	r6, [r4, #4]
 8008554:	60a6      	str	r6, [r4, #8]
 8008556:	2e00      	cmp	r6, #0
 8008558:	db05      	blt.n	8008566 <_printf_i+0x10e>
 800855a:	6821      	ldr	r1, [r4, #0]
 800855c:	432e      	orrs	r6, r5
 800855e:	f021 0104 	bic.w	r1, r1, #4
 8008562:	6021      	str	r1, [r4, #0]
 8008564:	d04b      	beq.n	80085fe <_printf_i+0x1a6>
 8008566:	4616      	mov	r6, r2
 8008568:	fbb5 f1f3 	udiv	r1, r5, r3
 800856c:	fb03 5711 	mls	r7, r3, r1, r5
 8008570:	5dc7      	ldrb	r7, [r0, r7]
 8008572:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008576:	462f      	mov	r7, r5
 8008578:	42bb      	cmp	r3, r7
 800857a:	460d      	mov	r5, r1
 800857c:	d9f4      	bls.n	8008568 <_printf_i+0x110>
 800857e:	2b08      	cmp	r3, #8
 8008580:	d10b      	bne.n	800859a <_printf_i+0x142>
 8008582:	6823      	ldr	r3, [r4, #0]
 8008584:	07df      	lsls	r7, r3, #31
 8008586:	d508      	bpl.n	800859a <_printf_i+0x142>
 8008588:	6923      	ldr	r3, [r4, #16]
 800858a:	6861      	ldr	r1, [r4, #4]
 800858c:	4299      	cmp	r1, r3
 800858e:	bfde      	ittt	le
 8008590:	2330      	movle	r3, #48	@ 0x30
 8008592:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008596:	f106 36ff 	addle.w	r6, r6, #4294967295
 800859a:	1b92      	subs	r2, r2, r6
 800859c:	6122      	str	r2, [r4, #16]
 800859e:	f8cd a000 	str.w	sl, [sp]
 80085a2:	464b      	mov	r3, r9
 80085a4:	aa03      	add	r2, sp, #12
 80085a6:	4621      	mov	r1, r4
 80085a8:	4640      	mov	r0, r8
 80085aa:	f7ff fee7 	bl	800837c <_printf_common>
 80085ae:	3001      	adds	r0, #1
 80085b0:	d14a      	bne.n	8008648 <_printf_i+0x1f0>
 80085b2:	f04f 30ff 	mov.w	r0, #4294967295
 80085b6:	b004      	add	sp, #16
 80085b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085bc:	6823      	ldr	r3, [r4, #0]
 80085be:	f043 0320 	orr.w	r3, r3, #32
 80085c2:	6023      	str	r3, [r4, #0]
 80085c4:	4832      	ldr	r0, [pc, #200]	@ (8008690 <_printf_i+0x238>)
 80085c6:	2778      	movs	r7, #120	@ 0x78
 80085c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80085cc:	6823      	ldr	r3, [r4, #0]
 80085ce:	6831      	ldr	r1, [r6, #0]
 80085d0:	061f      	lsls	r7, r3, #24
 80085d2:	f851 5b04 	ldr.w	r5, [r1], #4
 80085d6:	d402      	bmi.n	80085de <_printf_i+0x186>
 80085d8:	065f      	lsls	r7, r3, #25
 80085da:	bf48      	it	mi
 80085dc:	b2ad      	uxthmi	r5, r5
 80085de:	6031      	str	r1, [r6, #0]
 80085e0:	07d9      	lsls	r1, r3, #31
 80085e2:	bf44      	itt	mi
 80085e4:	f043 0320 	orrmi.w	r3, r3, #32
 80085e8:	6023      	strmi	r3, [r4, #0]
 80085ea:	b11d      	cbz	r5, 80085f4 <_printf_i+0x19c>
 80085ec:	2310      	movs	r3, #16
 80085ee:	e7ad      	b.n	800854c <_printf_i+0xf4>
 80085f0:	4826      	ldr	r0, [pc, #152]	@ (800868c <_printf_i+0x234>)
 80085f2:	e7e9      	b.n	80085c8 <_printf_i+0x170>
 80085f4:	6823      	ldr	r3, [r4, #0]
 80085f6:	f023 0320 	bic.w	r3, r3, #32
 80085fa:	6023      	str	r3, [r4, #0]
 80085fc:	e7f6      	b.n	80085ec <_printf_i+0x194>
 80085fe:	4616      	mov	r6, r2
 8008600:	e7bd      	b.n	800857e <_printf_i+0x126>
 8008602:	6833      	ldr	r3, [r6, #0]
 8008604:	6825      	ldr	r5, [r4, #0]
 8008606:	6961      	ldr	r1, [r4, #20]
 8008608:	1d18      	adds	r0, r3, #4
 800860a:	6030      	str	r0, [r6, #0]
 800860c:	062e      	lsls	r6, r5, #24
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	d501      	bpl.n	8008616 <_printf_i+0x1be>
 8008612:	6019      	str	r1, [r3, #0]
 8008614:	e002      	b.n	800861c <_printf_i+0x1c4>
 8008616:	0668      	lsls	r0, r5, #25
 8008618:	d5fb      	bpl.n	8008612 <_printf_i+0x1ba>
 800861a:	8019      	strh	r1, [r3, #0]
 800861c:	2300      	movs	r3, #0
 800861e:	6123      	str	r3, [r4, #16]
 8008620:	4616      	mov	r6, r2
 8008622:	e7bc      	b.n	800859e <_printf_i+0x146>
 8008624:	6833      	ldr	r3, [r6, #0]
 8008626:	1d1a      	adds	r2, r3, #4
 8008628:	6032      	str	r2, [r6, #0]
 800862a:	681e      	ldr	r6, [r3, #0]
 800862c:	6862      	ldr	r2, [r4, #4]
 800862e:	2100      	movs	r1, #0
 8008630:	4630      	mov	r0, r6
 8008632:	f7f7 fdd5 	bl	80001e0 <memchr>
 8008636:	b108      	cbz	r0, 800863c <_printf_i+0x1e4>
 8008638:	1b80      	subs	r0, r0, r6
 800863a:	6060      	str	r0, [r4, #4]
 800863c:	6863      	ldr	r3, [r4, #4]
 800863e:	6123      	str	r3, [r4, #16]
 8008640:	2300      	movs	r3, #0
 8008642:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008646:	e7aa      	b.n	800859e <_printf_i+0x146>
 8008648:	6923      	ldr	r3, [r4, #16]
 800864a:	4632      	mov	r2, r6
 800864c:	4649      	mov	r1, r9
 800864e:	4640      	mov	r0, r8
 8008650:	47d0      	blx	sl
 8008652:	3001      	adds	r0, #1
 8008654:	d0ad      	beq.n	80085b2 <_printf_i+0x15a>
 8008656:	6823      	ldr	r3, [r4, #0]
 8008658:	079b      	lsls	r3, r3, #30
 800865a:	d413      	bmi.n	8008684 <_printf_i+0x22c>
 800865c:	68e0      	ldr	r0, [r4, #12]
 800865e:	9b03      	ldr	r3, [sp, #12]
 8008660:	4298      	cmp	r0, r3
 8008662:	bfb8      	it	lt
 8008664:	4618      	movlt	r0, r3
 8008666:	e7a6      	b.n	80085b6 <_printf_i+0x15e>
 8008668:	2301      	movs	r3, #1
 800866a:	4632      	mov	r2, r6
 800866c:	4649      	mov	r1, r9
 800866e:	4640      	mov	r0, r8
 8008670:	47d0      	blx	sl
 8008672:	3001      	adds	r0, #1
 8008674:	d09d      	beq.n	80085b2 <_printf_i+0x15a>
 8008676:	3501      	adds	r5, #1
 8008678:	68e3      	ldr	r3, [r4, #12]
 800867a:	9903      	ldr	r1, [sp, #12]
 800867c:	1a5b      	subs	r3, r3, r1
 800867e:	42ab      	cmp	r3, r5
 8008680:	dcf2      	bgt.n	8008668 <_printf_i+0x210>
 8008682:	e7eb      	b.n	800865c <_printf_i+0x204>
 8008684:	2500      	movs	r5, #0
 8008686:	f104 0619 	add.w	r6, r4, #25
 800868a:	e7f5      	b.n	8008678 <_printf_i+0x220>
 800868c:	08008a71 	.word	0x08008a71
 8008690:	08008a82 	.word	0x08008a82

08008694 <memmove>:
 8008694:	4288      	cmp	r0, r1
 8008696:	b510      	push	{r4, lr}
 8008698:	eb01 0402 	add.w	r4, r1, r2
 800869c:	d902      	bls.n	80086a4 <memmove+0x10>
 800869e:	4284      	cmp	r4, r0
 80086a0:	4623      	mov	r3, r4
 80086a2:	d807      	bhi.n	80086b4 <memmove+0x20>
 80086a4:	1e43      	subs	r3, r0, #1
 80086a6:	42a1      	cmp	r1, r4
 80086a8:	d008      	beq.n	80086bc <memmove+0x28>
 80086aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80086ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80086b2:	e7f8      	b.n	80086a6 <memmove+0x12>
 80086b4:	4402      	add	r2, r0
 80086b6:	4601      	mov	r1, r0
 80086b8:	428a      	cmp	r2, r1
 80086ba:	d100      	bne.n	80086be <memmove+0x2a>
 80086bc:	bd10      	pop	{r4, pc}
 80086be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80086c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80086c6:	e7f7      	b.n	80086b8 <memmove+0x24>

080086c8 <_realloc_r>:
 80086c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086cc:	4607      	mov	r7, r0
 80086ce:	4614      	mov	r4, r2
 80086d0:	460d      	mov	r5, r1
 80086d2:	b921      	cbnz	r1, 80086de <_realloc_r+0x16>
 80086d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80086d8:	4611      	mov	r1, r2
 80086da:	f7ff bb99 	b.w	8007e10 <_malloc_r>
 80086de:	b92a      	cbnz	r2, 80086ec <_realloc_r+0x24>
 80086e0:	f7ff fcaa 	bl	8008038 <_free_r>
 80086e4:	4625      	mov	r5, r4
 80086e6:	4628      	mov	r0, r5
 80086e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086ec:	f000 f81a 	bl	8008724 <_malloc_usable_size_r>
 80086f0:	4284      	cmp	r4, r0
 80086f2:	4606      	mov	r6, r0
 80086f4:	d802      	bhi.n	80086fc <_realloc_r+0x34>
 80086f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80086fa:	d8f4      	bhi.n	80086e6 <_realloc_r+0x1e>
 80086fc:	4621      	mov	r1, r4
 80086fe:	4638      	mov	r0, r7
 8008700:	f7ff fb86 	bl	8007e10 <_malloc_r>
 8008704:	4680      	mov	r8, r0
 8008706:	b908      	cbnz	r0, 800870c <_realloc_r+0x44>
 8008708:	4645      	mov	r5, r8
 800870a:	e7ec      	b.n	80086e6 <_realloc_r+0x1e>
 800870c:	42b4      	cmp	r4, r6
 800870e:	4622      	mov	r2, r4
 8008710:	4629      	mov	r1, r5
 8008712:	bf28      	it	cs
 8008714:	4632      	movcs	r2, r6
 8008716:	f7ff fc81 	bl	800801c <memcpy>
 800871a:	4629      	mov	r1, r5
 800871c:	4638      	mov	r0, r7
 800871e:	f7ff fc8b 	bl	8008038 <_free_r>
 8008722:	e7f1      	b.n	8008708 <_realloc_r+0x40>

08008724 <_malloc_usable_size_r>:
 8008724:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008728:	1f18      	subs	r0, r3, #4
 800872a:	2b00      	cmp	r3, #0
 800872c:	bfbc      	itt	lt
 800872e:	580b      	ldrlt	r3, [r1, r0]
 8008730:	18c0      	addlt	r0, r0, r3
 8008732:	4770      	bx	lr

08008734 <_init>:
 8008734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008736:	bf00      	nop
 8008738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800873a:	bc08      	pop	{r3}
 800873c:	469e      	mov	lr, r3
 800873e:	4770      	bx	lr

08008740 <_fini>:
 8008740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008742:	bf00      	nop
 8008744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008746:	bc08      	pop	{r3}
 8008748:	469e      	mov	lr, r3
 800874a:	4770      	bx	lr
