Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 06:38:09 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc3_2/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.085        0.000                      0                  940        0.008        0.000                      0                  940        1.725        0.000                       0                   941  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock        0.085        0.000                      0                  940        0.008        0.000                      0                  940        1.725        0.000                       0                   941  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 genblk1[72].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 2.004ns (52.988%)  route 1.778ns (47.012%))
  Logic Levels:           19  (CARRY8=11 LUT2=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 5.692 - 4.000 ) 
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.214ns (routing 0.171ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.022ns (routing 0.155ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=940, routed)         1.214     2.175    genblk1[72].reg_in/CLK
    SLICE_X117Y488       FDRE                                         r  genblk1[72].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y488       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.251 r  genblk1[72].reg_in/reg_out_reg[1]/Q
                         net (fo=5, routed)           0.096     2.347    conv/mul48/O73[1]
    SLICE_X118Y488       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.480 r  conv/mul48/reg_out[1]_i_115/O
                         net (fo=2, routed)           0.127     2.607    conv/mul48/reg_out[1]_i_115_n_0
    SLICE_X117Y488       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     2.755 r  conv/mul48/reg_out[1]_i_119/O
                         net (fo=1, routed)           0.022     2.777    conv/mul48/reg_out[1]_i_119_n_0
    SLICE_X117Y488       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.058     2.835 r  conv/mul48/reg_out_reg[1]_i_50/O[5]
                         net (fo=2, routed)           0.323     3.158    conv/add000055/I17[6]
    SLICE_X118Y489       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     3.207 r  conv/add000055/reg_out[1]_i_53/O
                         net (fo=1, routed)           0.011     3.218    conv/add000055/reg_out[1]_i_53_n_0
    SLICE_X118Y489       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.054     3.272 r  conv/add000055/reg_out_reg[1]_i_21/O[5]
                         net (fo=2, routed)           0.306     3.578    conv/add000055/reg_out_reg[1]_i_21_n_10
    SLICE_X115Y488       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.629 r  conv/add000055/reg_out[1]_i_23/O
                         net (fo=1, routed)           0.010     3.639    conv/add000055/reg_out[1]_i_23_n_0
    SLICE_X115Y488       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.754 r  conv/add000055/reg_out_reg[1]_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.780    conv/add000055/reg_out_reg[1]_i_3_n_0
    SLICE_X115Y489       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.836 r  conv/add000055/reg_out_reg[1]_i_140/O[0]
                         net (fo=2, routed)           0.227     4.063    conv/add000055/reg_out_reg[1]_i_140_n_15
    SLICE_X116Y488       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     4.161 r  conv/add000055/reg_out[1]_i_143/O
                         net (fo=1, routed)           0.022     4.183    conv/add000055/reg_out[1]_i_143_n_0
    SLICE_X116Y488       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.342 r  conv/add000055/reg_out_reg[1]_i_61/CO[7]
                         net (fo=1, routed)           0.026     4.368    conv/add000055/reg_out_reg[1]_i_61_n_0
    SLICE_X116Y489       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.444 r  conv/add000055/reg_out_reg[21]_i_51/O[1]
                         net (fo=2, routed)           0.188     4.632    conv/add000055/reg_out_reg[21]_i_51_n_14
    SLICE_X116Y492       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     4.757 r  conv/add000055/reg_out[21]_i_59/O
                         net (fo=1, routed)           0.016     4.773    conv/add000055/reg_out[21]_i_59_n_0
    SLICE_X116Y492       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     5.010 r  conv/add000055/reg_out_reg[21]_i_34/O[5]
                         net (fo=1, routed)           0.150     5.160    conv/add000055/reg_out_reg[21]_i_34_n_10
    SLICE_X115Y492       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.310 r  conv/add000055/reg_out[17]_i_31/O
                         net (fo=1, routed)           0.010     5.320    conv/add000055/reg_out[17]_i_31_n_0
    SLICE_X115Y492       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.435 r  conv/add000055/reg_out_reg[17]_i_20/CO[7]
                         net (fo=1, routed)           0.026     5.461    conv/add000055/reg_out_reg[17]_i_20_n_0
    SLICE_X115Y493       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.517 r  conv/add000055/reg_out_reg[21]_i_9/O[0]
                         net (fo=1, routed)           0.130     5.647    conv/add000055/reg_out_reg[21]_i_9_n_15
    SLICE_X115Y495       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     5.698 r  conv/add000055/reg_out[17]_i_3/O
                         net (fo=1, routed)           0.010     5.708    conv/add000055/reg_out[17]_i_3_n_0
    SLICE_X115Y495       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.823 r  conv/add000055/reg_out_reg[17]_i_1/CO[7]
                         net (fo=1, routed)           0.026     5.849    conv/add000055/reg_out_reg[17]_i_1_n_0
    SLICE_X115Y496       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     5.931 r  conv/add000055/reg_out_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.026     5.957    reg_out/D[20]
    SLICE_X115Y496       FDRE                                         r  reg_out/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=940, routed)         1.022     5.692    reg_out/CLK
    SLICE_X115Y496       FDRE                                         r  reg_out/reg_out_reg[21]/C
                         clock pessimism              0.360     6.052    
                         clock uncertainty           -0.035     6.017    
    SLICE_X115Y496       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.042    reg_out/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.042    
                         arrival time                          -5.957    
  -------------------------------------------------------------------
                         slack                                  0.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 demux/genblk1[67].z_reg[67][2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[67].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.312%)  route 0.070ns (54.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.042ns (routing 0.155ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.171ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=940, routed)         1.042     1.712    demux/CLK
    SLICE_X118Y485       FDRE                                         r  demux/genblk1[67].z_reg[67][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y485       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.770 r  demux/genblk1[67].z_reg[67][2]/Q
                         net (fo=1, routed)           0.070     1.840    genblk1[67].reg_in/D[2]
    SLICE_X118Y486       FDRE                                         r  genblk1[67].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=940, routed)         1.221     2.182    genblk1[67].reg_in/CLK
    SLICE_X118Y486       FDRE                                         r  genblk1[67].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.412     1.770    
    SLICE_X118Y486       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.832    genblk1[67].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.008    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X112Y507  genblk1[10].reg_in/reg_out_reg[7]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X112Y500  demux/genblk1[1].z_reg[1][1]/C



