INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/new_project_reti/new_project_reti.sim/sim_1/synth/func/xsim/notzeroincred_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_reti_logiche
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado/new_project_reti/new_project_reti.srcs/sim_1/new/notzeroincred.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'notzeroincred'
