<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="datasheet.xsl"?>
<datasheet>
  <header>RingOscillator</header>
  <project-settings>
    <fam>IGLOO</fam>
    <die>M1AGL600V2</die>
    <package>484 FBGA</package>
    <speed-grade>STD</speed-grade>
    <voltage>1.2~1.5</voltage>
    <hdl-type>VHDL</hdl-type>
    <project-description>
    </project-description>
    <location>C:/Users/Victor/Documents/Cookies/wake_up_radio/auxpoyect/RingOscillator/component/work/RingOscillator</location>
    <state>GENERATED ( Thu Feb 28 12:52:40 2013 )</state>
    <swide-toolchain>SoftConsole workspace has not been generated</swide-toolchain>
  </project-settings>
  <site-map>
  </site-map>
  <fileset>
    <name>HDL File(s)</name>
    <file>C:\Users\Victor\Documents\Cookies\wake_up_radio\auxpoyect\RingOscillator\component\work\RingOscillator\RingOscillator.vhd</file>
    <file>C:\Users\Victor\Documents\Cookies\wake_up_radio\auxpoyect\RingOscillator\component\work\RingOscProyect\RingOscProyect.vhd</file>
    <file>C:\Users\Victor\Documents\Cookies\wake_up_radio\auxpoyect\RingOscillator\hdl\clkCouter_mod.vhd</file>
    <file>C:\Users\Victor\Documents\Cookies\wake_up_radio\auxpoyect\RingOscillator\hdl\ledbartimer.vhd</file>
    <file>C:\Users\Victor\Documents\Cookies\wake_up_radio\auxpoyect\RingOscillator\smartgen\clkCouter\clkCouter.vhd</file>
    <file>C:\Users\Victor\Documents\Cookies\wake_up_radio\auxpoyect\RingOscillator\smartgen\clkCouter\clkCouter_mod.vhd</file>
  </fileset>
  <io>
    <port-name>CLK_OUT</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <io>
    <port-name>RESET</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS12</io-standard>
  </io>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_1</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_2</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_3</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_4</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_5</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_6</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_7</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_8</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_9</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_10</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_11</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_12</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_13</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_14</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_15</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_16</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_17</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_18</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_19</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_20</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_21</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_22</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AO14</core-exttype>
    <core-name>AO14_23</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>clkCouter</core-exttype>
    <core-location>smartgen\clkCouter\clkCouter_mod.vhd</core-location>
    <core-name>clkCouter_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>NAND2</core-exttype>
    <core-name>NAND2_0</core-name>
  </core>
  <memorysystem>
    <title>Memory Map for RingOscillator</title>
    <description>The project does not contain any subsystems.</description>
  </memorysystem>
</datasheet>
