# RISC-V-core
My implementation of RISC-V core in SystemVerilog and TL-Verilog.

Repository description:
 -*riscv_core.tlv* contains source for TL-Verilog implementation of the core
 -*SystemVerilog_core* contains sources for SystemVerilog implementation of the core
 -*riscv_core* contains implemented Vivado project for SystemVerilog version of the core
