0.7
2020.2
May 22 2024
19:03:11
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/ARB.v,1728434723,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/B_Stage.v,,ARB,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/B_Stage.v,1728434847,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/C.v,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/macro.vh;C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/common_macro.vh,B_Stage,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/C.v,1728436454,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/CB.v,,C,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/CB.v,1728434924,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/CE.v,,CB,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/CE.v,1728434946,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/CF.v,,CE,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/CF.v,1728437247,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/CJ.v,,CF,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/CJ.v,1728436497,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/CM.v,,CJ,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/CM.v,1728435006,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/COPY_Stage.v,,CM,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/COPY_Stage.v,1728435048,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/CX2.v,,COPY_Stage,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/CX2.v,1728435213,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/DISPLAY.v,,CX2,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/DISPLAY.v,1729513157,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/ENTRY_FD.v,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/common_macro.vh,DISPLAY,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/ENTRY_FD.v,1728435266,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/FP_Stage.v,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/common_macro.vh,ENTRY_FD,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/FP_Stage.v,1728435327,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/JOIN_DDP.v,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/macro.vh,FP_Stage,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/JOIN_DDP.v,1728436072,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/MA_Stage.v,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/macro.vh,JOIN_DDP,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/MA_Stage.v,1728436159,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/MMCAM_Stage.v,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/common_macro.vh,MA_Stage,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/MMCAM_Stage.v,1728436187,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/MMRAM_Stage.v,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/common_macro.vh,MMCAM_Stage,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/MMRAM_Stage.v,1728436257,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/M_Stage.v,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/common_macro.vh,MMRAM_Stage,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/M_Stage.v,1728436119,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/OR_AM_MA.v,,M_Stage,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/OR_AM_MA.v,1728436323,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/PACKET_FETCH.v,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/common_macro.vh,OR_AM_MA,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/PACKET_FETCH.v,1729520364,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/PS_Stage.v,,PACKET_FETCH,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/PS_Stage.v,1728436358,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/WHOLE.v,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/common_macro.vh;C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/common_param.vh,PS_Stage,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/WHOLE.v,1729509692,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/WHOLE_SIM.v,,WHOLE,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/WHOLE_SIM.v,1729515119,verilog,,,,WHOLE_SIM,,,../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/common_macro.vh,1728376805,verilog,,,,,,,,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/common_param.vh,1654960904,verilog,,,,,,,,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/HDL/macro.vh,1728371301,verilog,,,,,,,,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/whole/whole_sim.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
