Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri Jun 16 02:07:11 2023
| Host             : DESKTOP-BFEUL52 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 28.005 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 27.511                           |
| Device Static (W)        | 0.495                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.401 |     1329 |       --- |             --- |
|   LUT as Logic |     1.152 |      681 |     20800 |            3.27 |
|   CARRY4       |     0.121 |       83 |      8150 |            1.02 |
|   Register     |     0.121 |      414 |     41600 |            1.00 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes  |    <0.001 |        1 |     32600 |           <0.01 |
|   Others       |     0.000 |       63 |       --- |             --- |
| Signals        |     1.844 |     1160 |       --- |             --- |
| Block RAM      |     4.285 |       12 |        50 |           24.00 |
| I/O            |    19.981 |       48 |       106 |           45.28 |
| Static Power   |     0.495 |          |           |                 |
| Total          |    28.005 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     7.522 |       7.176 |      0.346 |
| Vccaux    |       1.800 |     0.785 |       0.732 |      0.053 |
| Vcco33    |       3.300 |     5.652 |       5.651 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.381 |       0.367 |      0.014 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| top                                            |    27.511 |
|   U_100Hz                                      |     0.136 |
|   U_FSM                                        |     0.362 |
|   U_VGA                                        |     4.992 |
|     DoorClose                                  |     0.558 |
|       U0                                       |     0.558 |
|         inst_blk_mem_gen                       |     0.558 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.558 |
|             valid.cstr                         |     0.558 |
|               ramloop[0].ram.r                 |     0.183 |
|                 prim_init.ram                  |     0.183 |
|               ramloop[1].ram.r                 |     0.376 |
|                 prim_init.ram                  |     0.376 |
|     DoorOpen                                   |     0.566 |
|       U0                                       |     0.566 |
|         inst_blk_mem_gen                       |     0.566 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.566 |
|             valid.cstr                         |     0.566 |
|               ramloop[0].ram.r                 |     0.183 |
|                 prim_init.ram                  |     0.183 |
|               ramloop[1].ram.r                 |     0.383 |
|                 prim_init.ram                  |     0.383 |
|     GoingDown                                  |     0.560 |
|       U0                                       |     0.560 |
|         inst_blk_mem_gen                       |     0.560 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.560 |
|             valid.cstr                         |     0.560 |
|               ramloop[0].ram.r                 |     0.182 |
|                 prim_init.ram                  |     0.182 |
|               ramloop[1].ram.r                 |     0.378 |
|                 prim_init.ram                  |     0.378 |
|     GoingUp                                    |     0.561 |
|       U0                                       |     0.561 |
|         inst_blk_mem_gen                       |     0.561 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.561 |
|             valid.cstr                         |     0.561 |
|               ramloop[0].ram.r                 |     0.180 |
|                 prim_init.ram                  |     0.180 |
|               ramloop[1].ram.r                 |     0.381 |
|                 prim_init.ram                  |     0.381 |
|     clk_wiz_0_inst                             |     0.216 |
|     floor1                                     |     0.563 |
|       U0                                       |     0.563 |
|         inst_blk_mem_gen                       |     0.563 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.563 |
|             valid.cstr                         |     0.563 |
|               ramloop[0].ram.r                 |     0.182 |
|                 prim_init.ram                  |     0.182 |
|               ramloop[1].ram.r                 |     0.380 |
|                 prim_init.ram                  |     0.380 |
|     floor2                                     |     0.567 |
|       U0                                       |     0.567 |
|         inst_blk_mem_gen                       |     0.567 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.567 |
|             valid.cstr                         |     0.567 |
|               ramloop[0].ram.r                 |     0.180 |
|                 prim_init.ram                  |     0.180 |
|               ramloop[1].ram.r                 |     0.387 |
|                 prim_init.ram                  |     0.387 |
|     floor3                                     |     0.557 |
|       U0                                       |     0.557 |
|         inst_blk_mem_gen                       |     0.557 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.557 |
|             valid.cstr                         |     0.557 |
|               ramloop[0].ram.r                 |     0.179 |
|                 prim_init.ram                  |     0.179 |
|               ramloop[1].ram.r                 |     0.377 |
|                 prim_init.ram                  |     0.377 |
|     floor4                                     |     0.561 |
|       U0                                       |     0.561 |
|         inst_blk_mem_gen                       |     0.561 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.561 |
|             valid.cstr                         |     0.561 |
|               ramloop[0].ram.r                 |     0.183 |
|                 prim_init.ram                  |     0.183 |
|               ramloop[1].ram.r                 |     0.377 |
|                 prim_init.ram                  |     0.377 |
|     mem_addr_gen_inst                          |    <0.001 |
|     vga_inst                                   |     0.269 |
|   U_dcL                                        |     0.000 |
|   U_dcR                                        |     0.000 |
|   U_display                                    |     0.121 |
|   U_door                                       |     0.181 |
|   U_fd_ctrl                                    |     0.121 |
|   U_in_btn                                     |     0.245 |
|   U_key_in                                     |     0.058 |
|   U_keyboard                                   |     0.843 |
|     inst                                       |     0.833 |
|       Ps2Interface_i                           |     0.789 |
|         IOBUF_inst_0                           |     0.275 |
|         IOBUF_inst_1                           |     0.078 |
|   U_out_btn                                    |     0.316 |
|   U_speaker                                    |     0.257 |
|     Ung                                        |     0.116 |
|     Usc                                        |     0.141 |
|   u_led                                        |     0.207 |
+------------------------------------------------+-----------+


