$FILE_FORMAT_VERSION
	Version 1.1;
$END
$VECTOR_PREFERENCE
	descending;
$END
$GLOBAL_SIGNALS
	gnd!:::;
	vcc!:::;
	vdd!:::;
$END
$VERILOG_NAME_MAP_LIST
	net:vcc!:cds_globals.\\vcc! ;
	net:vdd!:cds_globals.\\vdd! ;
	net:gnd!:cds_globals.\\gnd! ;
$END
$TIMESTAMP
	1432179885=4-16nm8-6T_CHUNK;
	1432533536=4-16nm8-6T_CHUNK6-symbol;
	1430562243=22-NCSU_TechLib_FreePDK154-pfet;
	1428568474=22-NCSU_TechLib_FreePDK154-pfet6-symbol;
	1421732092=9-analogLib4-vpwl;
	1236576109=9-analogLib4-vpwl6-symbol;
	1421732092=9-analogLib3-vdc;
	1236576109=9-analogLib3-vdc6-symbol;
	1432179885=4-16nm6-inv_1x;
	1432179885=4-16nm6-inv_1x6-symbol;
	1432534881=verilog.vams;
$END
$DESIGN_VARIABLES
	time2:;
	time3:;
	time4:;
	time5:;
	vdd:;
$END
$VERILOG_ITER_INST_NAME_MAP_LIST
	M0:3:0:::;
	M1:3:0:::;
	V7:3:0:::;
	V8:3:0:::;
	I4:3:0:::;
	I6:3:0:::;
$END
$DEFINITION_VIEW
	viewName=schematic;
	masterFile=1432533404;
	instLastChanged=296972;
	connectivityLastUpdated=296972;
$END
$PRIMITIVE_TERM_MAP
	NCSU_TechLib_FreePDK15:pfet:symbol:*:1-B1-b1-D1-d1-G1-g1-S1-s;
	analogLib:vpwl:symbol:*:4-PLUS1-p5-MINUS30-(FUNCTION minus(root("PLUS")));
	analogLib:vdc:symbol:*:4-PLUS1-p5-MINUS30-(FUNCTION minus(root("PLUS")));
$END
