# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40247 \
    name p_read59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read59 \
    op interface \
    ports { p_read59 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40248 \
    name p_read58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read58 \
    op interface \
    ports { p_read58 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40249 \
    name p_read57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read57 \
    op interface \
    ports { p_read57 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40250 \
    name p_read56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read56 \
    op interface \
    ports { p_read56 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40251 \
    name p_read55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read55 \
    op interface \
    ports { p_read55 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40252 \
    name p_read54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read54 \
    op interface \
    ports { p_read54 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40253 \
    name p_read53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read53 \
    op interface \
    ports { p_read53 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40254 \
    name p_read52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read52 \
    op interface \
    ports { p_read52 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40255 \
    name p_read51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read51 \
    op interface \
    ports { p_read51 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40256 \
    name p_read50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read50 \
    op interface \
    ports { p_read50 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40257 \
    name p_read49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read49 \
    op interface \
    ports { p_read49 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40258 \
    name p_read48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read48 \
    op interface \
    ports { p_read48 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40259 \
    name p_read47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read47 \
    op interface \
    ports { p_read47 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40260 \
    name p_read46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read46 \
    op interface \
    ports { p_read46 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40261 \
    name p_read45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read45 \
    op interface \
    ports { p_read45 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40262 \
    name p_read44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read44 \
    op interface \
    ports { p_read44 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40263 \
    name p_read43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read43 \
    op interface \
    ports { p_read43 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40264 \
    name p_read42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read42 \
    op interface \
    ports { p_read42 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40265 \
    name p_read41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read41 \
    op interface \
    ports { p_read41 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40266 \
    name p_read40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read40 \
    op interface \
    ports { p_read40 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40267 \
    name mux_case_79208732_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_79208732_phi_reload \
    op interface \
    ports { mux_case_79208732_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40268 \
    name mux_case_78207723_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_78207723_phi_reload \
    op interface \
    ports { mux_case_78207723_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40269 \
    name mux_case_77206714_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_77206714_phi_reload \
    op interface \
    ports { mux_case_77206714_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40270 \
    name mux_case_76205705_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_76205705_phi_reload \
    op interface \
    ports { mux_case_76205705_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40271 \
    name mux_case_75204696_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_75204696_phi_reload \
    op interface \
    ports { mux_case_75204696_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40272 \
    name mux_case_74203687_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_74203687_phi_reload \
    op interface \
    ports { mux_case_74203687_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40273 \
    name mux_case_73202678_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_73202678_phi_reload \
    op interface \
    ports { mux_case_73202678_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40274 \
    name mux_case_72201669_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_72201669_phi_reload \
    op interface \
    ports { mux_case_72201669_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40275 \
    name mux_case_71200660_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_71200660_phi_reload \
    op interface \
    ports { mux_case_71200660_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40276 \
    name mux_case_70199651_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_70199651_phi_reload \
    op interface \
    ports { mux_case_70199651_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40277 \
    name mux_case_69198642_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_69198642_phi_reload \
    op interface \
    ports { mux_case_69198642_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40278 \
    name mux_case_68197633_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_68197633_phi_reload \
    op interface \
    ports { mux_case_68197633_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40279 \
    name mux_case_67196624_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_67196624_phi_reload \
    op interface \
    ports { mux_case_67196624_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40280 \
    name mux_case_66195615_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_66195615_phi_reload \
    op interface \
    ports { mux_case_66195615_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40281 \
    name mux_case_65194606_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_65194606_phi_reload \
    op interface \
    ports { mux_case_65194606_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40282 \
    name mux_case_64193597_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_64193597_phi_reload \
    op interface \
    ports { mux_case_64193597_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40283 \
    name mux_case_63192588_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_63192588_phi_reload \
    op interface \
    ports { mux_case_63192588_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40284 \
    name mux_case_62191579_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_62191579_phi_reload \
    op interface \
    ports { mux_case_62191579_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40285 \
    name mux_case_61190570_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_61190570_phi_reload \
    op interface \
    ports { mux_case_61190570_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40286 \
    name mux_case_60189561_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_60189561_phi_reload \
    op interface \
    ports { mux_case_60189561_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40287 \
    name mux_case_59188552_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_59188552_phi_reload \
    op interface \
    ports { mux_case_59188552_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40288 \
    name mux_case_58187543_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_58187543_phi_reload \
    op interface \
    ports { mux_case_58187543_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40289 \
    name mux_case_57186534_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_57186534_phi_reload \
    op interface \
    ports { mux_case_57186534_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40290 \
    name mux_case_56185525_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_56185525_phi_reload \
    op interface \
    ports { mux_case_56185525_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40291 \
    name mux_case_55184516_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_55184516_phi_reload \
    op interface \
    ports { mux_case_55184516_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40292 \
    name mux_case_54183507_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_54183507_phi_reload \
    op interface \
    ports { mux_case_54183507_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40293 \
    name mux_case_53182498_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_53182498_phi_reload \
    op interface \
    ports { mux_case_53182498_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40294 \
    name mux_case_52181489_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_52181489_phi_reload \
    op interface \
    ports { mux_case_52181489_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40295 \
    name mux_case_51180480_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_51180480_phi_reload \
    op interface \
    ports { mux_case_51180480_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40296 \
    name mux_case_50179471_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_50179471_phi_reload \
    op interface \
    ports { mux_case_50179471_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40297 \
    name mux_case_49178462_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_49178462_phi_reload \
    op interface \
    ports { mux_case_49178462_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40298 \
    name mux_case_48177453_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_48177453_phi_reload \
    op interface \
    ports { mux_case_48177453_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40299 \
    name mux_case_47176444_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_47176444_phi_reload \
    op interface \
    ports { mux_case_47176444_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40300 \
    name mux_case_46175435_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_46175435_phi_reload \
    op interface \
    ports { mux_case_46175435_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40301 \
    name mux_case_45174426_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_45174426_phi_reload \
    op interface \
    ports { mux_case_45174426_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40302 \
    name mux_case_44173417_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_44173417_phi_reload \
    op interface \
    ports { mux_case_44173417_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40303 \
    name mux_case_43172408_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_43172408_phi_reload \
    op interface \
    ports { mux_case_43172408_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40304 \
    name mux_case_42171399_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_42171399_phi_reload \
    op interface \
    ports { mux_case_42171399_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40305 \
    name mux_case_41170390_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_41170390_phi_reload \
    op interface \
    ports { mux_case_41170390_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40306 \
    name mux_case_40169381_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_40169381_phi_reload \
    op interface \
    ports { mux_case_40169381_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40307 \
    name mux_case_39168371_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_39168371_phi_reload \
    op interface \
    ports { mux_case_39168371_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40308 \
    name mux_case_38167361_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_38167361_phi_reload \
    op interface \
    ports { mux_case_38167361_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40309 \
    name mux_case_37166351_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_37166351_phi_reload \
    op interface \
    ports { mux_case_37166351_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40310 \
    name mux_case_36165341_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_36165341_phi_reload \
    op interface \
    ports { mux_case_36165341_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40311 \
    name mux_case_35164331_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_35164331_phi_reload \
    op interface \
    ports { mux_case_35164331_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40312 \
    name mux_case_34163321_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_34163321_phi_reload \
    op interface \
    ports { mux_case_34163321_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40313 \
    name mux_case_33162311_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_33162311_phi_reload \
    op interface \
    ports { mux_case_33162311_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40314 \
    name mux_case_32161301_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_32161301_phi_reload \
    op interface \
    ports { mux_case_32161301_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40315 \
    name mux_case_31160291_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_31160291_phi_reload \
    op interface \
    ports { mux_case_31160291_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40316 \
    name mux_case_30159281_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_30159281_phi_reload \
    op interface \
    ports { mux_case_30159281_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40317 \
    name mux_case_29158271_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_29158271_phi_reload \
    op interface \
    ports { mux_case_29158271_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40318 \
    name mux_case_28157261_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_28157261_phi_reload \
    op interface \
    ports { mux_case_28157261_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40319 \
    name mux_case_27156251_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_27156251_phi_reload \
    op interface \
    ports { mux_case_27156251_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40320 \
    name mux_case_26155241_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_26155241_phi_reload \
    op interface \
    ports { mux_case_26155241_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40321 \
    name mux_case_25154231_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_25154231_phi_reload \
    op interface \
    ports { mux_case_25154231_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40322 \
    name mux_case_24153221_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_24153221_phi_reload \
    op interface \
    ports { mux_case_24153221_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40323 \
    name mux_case_23152211_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_23152211_phi_reload \
    op interface \
    ports { mux_case_23152211_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40324 \
    name mux_case_22151201_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_22151201_phi_reload \
    op interface \
    ports { mux_case_22151201_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40325 \
    name mux_case_21150191_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_21150191_phi_reload \
    op interface \
    ports { mux_case_21150191_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40326 \
    name mux_case_20149181_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_20149181_phi_reload \
    op interface \
    ports { mux_case_20149181_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40327 \
    name mux_case_19128172_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_19128172_phi_reload \
    op interface \
    ports { mux_case_19128172_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40328 \
    name mux_case_18127163_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_18127163_phi_reload \
    op interface \
    ports { mux_case_18127163_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40329 \
    name mux_case_17126154_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_17126154_phi_reload \
    op interface \
    ports { mux_case_17126154_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40330 \
    name mux_case_16125145_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_16125145_phi_reload \
    op interface \
    ports { mux_case_16125145_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40331 \
    name mux_case_15124136_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_15124136_phi_reload \
    op interface \
    ports { mux_case_15124136_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40332 \
    name mux_case_14123127_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_14123127_phi_reload \
    op interface \
    ports { mux_case_14123127_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40333 \
    name mux_case_13122118_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_13122118_phi_reload \
    op interface \
    ports { mux_case_13122118_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40334 \
    name mux_case_12121109_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_12121109_phi_reload \
    op interface \
    ports { mux_case_12121109_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40335 \
    name mux_case_11120100_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_11120100_phi_reload \
    op interface \
    ports { mux_case_11120100_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40336 \
    name mux_case_1011991_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_1011991_phi_reload \
    op interface \
    ports { mux_case_1011991_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40337 \
    name mux_case_911882_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_911882_phi_reload \
    op interface \
    ports { mux_case_911882_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40338 \
    name mux_case_811773_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_811773_phi_reload \
    op interface \
    ports { mux_case_811773_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40339 \
    name mux_case_711664_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_711664_phi_reload \
    op interface \
    ports { mux_case_711664_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40340 \
    name mux_case_611555_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_611555_phi_reload \
    op interface \
    ports { mux_case_611555_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40341 \
    name mux_case_511446_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_511446_phi_reload \
    op interface \
    ports { mux_case_511446_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40342 \
    name mux_case_411337_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_411337_phi_reload \
    op interface \
    ports { mux_case_411337_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40343 \
    name mux_case_311228_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_311228_phi_reload \
    op interface \
    ports { mux_case_311228_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40344 \
    name mux_case_211119_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_211119_phi_reload \
    op interface \
    ports { mux_case_211119_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40345 \
    name mux_case_111010_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_111010_phi_reload \
    op interface \
    ports { mux_case_111010_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40346 \
    name mux_case_01091_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_01091_phi_reload \
    op interface \
    ports { mux_case_01091_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40347 \
    name output_vectors_20 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_20 \
    op interface \
    ports { output_vectors_20 { O 22 vector } output_vectors_20_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40348 \
    name output_vectors_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_0 \
    op interface \
    ports { output_vectors_0 { O 22 vector } output_vectors_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40349 \
    name output_vectors_40 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_40 \
    op interface \
    ports { output_vectors_40 { O 22 vector } output_vectors_40_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40350 \
    name output_vectors_60 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_60 \
    op interface \
    ports { output_vectors_60 { O 22 vector } output_vectors_60_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40351 \
    name output_vectors_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_1 \
    op interface \
    ports { output_vectors_1 { O 22 vector } output_vectors_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40352 \
    name output_vectors_21 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_21 \
    op interface \
    ports { output_vectors_21 { O 22 vector } output_vectors_21_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40353 \
    name output_vectors_41 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_41 \
    op interface \
    ports { output_vectors_41 { O 22 vector } output_vectors_41_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40354 \
    name output_vectors_61 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_61 \
    op interface \
    ports { output_vectors_61 { O 22 vector } output_vectors_61_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40355 \
    name output_vectors_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_2 \
    op interface \
    ports { output_vectors_2 { O 22 vector } output_vectors_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40356 \
    name output_vectors_22 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_22 \
    op interface \
    ports { output_vectors_22 { O 22 vector } output_vectors_22_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40357 \
    name output_vectors_42 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_42 \
    op interface \
    ports { output_vectors_42 { O 22 vector } output_vectors_42_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40358 \
    name output_vectors_62 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_62 \
    op interface \
    ports { output_vectors_62 { O 22 vector } output_vectors_62_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40359 \
    name output_vectors_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_3 \
    op interface \
    ports { output_vectors_3 { O 22 vector } output_vectors_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40360 \
    name output_vectors_23 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_23 \
    op interface \
    ports { output_vectors_23 { O 22 vector } output_vectors_23_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40361 \
    name output_vectors_43 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_43 \
    op interface \
    ports { output_vectors_43 { O 22 vector } output_vectors_43_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40362 \
    name output_vectors_63 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_63 \
    op interface \
    ports { output_vectors_63 { O 22 vector } output_vectors_63_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40363 \
    name output_vectors_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_4 \
    op interface \
    ports { output_vectors_4 { O 22 vector } output_vectors_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40364 \
    name output_vectors_24 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_24 \
    op interface \
    ports { output_vectors_24 { O 22 vector } output_vectors_24_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40365 \
    name output_vectors_44 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_44 \
    op interface \
    ports { output_vectors_44 { O 22 vector } output_vectors_44_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40366 \
    name output_vectors_64 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_64 \
    op interface \
    ports { output_vectors_64 { O 22 vector } output_vectors_64_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40367 \
    name output_vectors_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_5 \
    op interface \
    ports { output_vectors_5 { O 22 vector } output_vectors_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40368 \
    name output_vectors_25 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_25 \
    op interface \
    ports { output_vectors_25 { O 22 vector } output_vectors_25_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40369 \
    name output_vectors_45 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_45 \
    op interface \
    ports { output_vectors_45 { O 22 vector } output_vectors_45_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40370 \
    name output_vectors_65 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_65 \
    op interface \
    ports { output_vectors_65 { O 22 vector } output_vectors_65_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40371 \
    name output_vectors_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_6 \
    op interface \
    ports { output_vectors_6 { O 22 vector } output_vectors_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40372 \
    name output_vectors_26 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_26 \
    op interface \
    ports { output_vectors_26 { O 22 vector } output_vectors_26_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40373 \
    name output_vectors_46 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_46 \
    op interface \
    ports { output_vectors_46 { O 22 vector } output_vectors_46_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40374 \
    name output_vectors_66 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_66 \
    op interface \
    ports { output_vectors_66 { O 22 vector } output_vectors_66_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40375 \
    name output_vectors_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_7 \
    op interface \
    ports { output_vectors_7 { O 22 vector } output_vectors_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40376 \
    name output_vectors_27 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_27 \
    op interface \
    ports { output_vectors_27 { O 22 vector } output_vectors_27_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40377 \
    name output_vectors_47 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_47 \
    op interface \
    ports { output_vectors_47 { O 22 vector } output_vectors_47_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40378 \
    name output_vectors_67 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_67 \
    op interface \
    ports { output_vectors_67 { O 22 vector } output_vectors_67_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40379 \
    name output_vectors_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_8 \
    op interface \
    ports { output_vectors_8 { O 22 vector } output_vectors_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40380 \
    name output_vectors_28 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_28 \
    op interface \
    ports { output_vectors_28 { O 22 vector } output_vectors_28_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40381 \
    name output_vectors_48 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_48 \
    op interface \
    ports { output_vectors_48 { O 22 vector } output_vectors_48_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40382 \
    name output_vectors_68 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_68 \
    op interface \
    ports { output_vectors_68 { O 22 vector } output_vectors_68_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40383 \
    name output_vectors_9 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_9 \
    op interface \
    ports { output_vectors_9 { O 22 vector } output_vectors_9_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40384 \
    name output_vectors_29 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_29 \
    op interface \
    ports { output_vectors_29 { O 22 vector } output_vectors_29_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40385 \
    name output_vectors_49 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_49 \
    op interface \
    ports { output_vectors_49 { O 22 vector } output_vectors_49_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40386 \
    name output_vectors_69 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_69 \
    op interface \
    ports { output_vectors_69 { O 22 vector } output_vectors_69_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40387 \
    name output_vectors_10 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_10 \
    op interface \
    ports { output_vectors_10 { O 22 vector } output_vectors_10_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40388 \
    name output_vectors_30 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_30 \
    op interface \
    ports { output_vectors_30 { O 22 vector } output_vectors_30_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40389 \
    name output_vectors_50 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_50 \
    op interface \
    ports { output_vectors_50 { O 22 vector } output_vectors_50_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40390 \
    name output_vectors_70 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_70 \
    op interface \
    ports { output_vectors_70 { O 22 vector } output_vectors_70_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40391 \
    name output_vectors_11 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_11 \
    op interface \
    ports { output_vectors_11 { O 22 vector } output_vectors_11_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40392 \
    name output_vectors_31 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_31 \
    op interface \
    ports { output_vectors_31 { O 22 vector } output_vectors_31_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40393 \
    name output_vectors_51 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_51 \
    op interface \
    ports { output_vectors_51 { O 22 vector } output_vectors_51_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40394 \
    name output_vectors_71 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_71 \
    op interface \
    ports { output_vectors_71 { O 22 vector } output_vectors_71_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40395 \
    name output_vectors_12 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_12 \
    op interface \
    ports { output_vectors_12 { O 22 vector } output_vectors_12_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40396 \
    name output_vectors_32 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_32 \
    op interface \
    ports { output_vectors_32 { O 22 vector } output_vectors_32_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40397 \
    name output_vectors_52 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_52 \
    op interface \
    ports { output_vectors_52 { O 22 vector } output_vectors_52_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40398 \
    name output_vectors_72 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_72 \
    op interface \
    ports { output_vectors_72 { O 22 vector } output_vectors_72_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40399 \
    name output_vectors_13 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_13 \
    op interface \
    ports { output_vectors_13 { O 22 vector } output_vectors_13_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40400 \
    name output_vectors_33 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_33 \
    op interface \
    ports { output_vectors_33 { O 22 vector } output_vectors_33_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40401 \
    name output_vectors_53 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_53 \
    op interface \
    ports { output_vectors_53 { O 22 vector } output_vectors_53_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40402 \
    name output_vectors_73 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_73 \
    op interface \
    ports { output_vectors_73 { O 22 vector } output_vectors_73_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40403 \
    name output_vectors_14 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_14 \
    op interface \
    ports { output_vectors_14 { O 22 vector } output_vectors_14_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40404 \
    name output_vectors_34 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_34 \
    op interface \
    ports { output_vectors_34 { O 22 vector } output_vectors_34_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40405 \
    name output_vectors_54 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_54 \
    op interface \
    ports { output_vectors_54 { O 22 vector } output_vectors_54_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40406 \
    name output_vectors_74 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_74 \
    op interface \
    ports { output_vectors_74 { O 22 vector } output_vectors_74_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40407 \
    name output_vectors_15 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_15 \
    op interface \
    ports { output_vectors_15 { O 22 vector } output_vectors_15_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40408 \
    name output_vectors_35 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_35 \
    op interface \
    ports { output_vectors_35 { O 22 vector } output_vectors_35_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40409 \
    name output_vectors_55 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_55 \
    op interface \
    ports { output_vectors_55 { O 22 vector } output_vectors_55_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40410 \
    name output_vectors_75 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_75 \
    op interface \
    ports { output_vectors_75 { O 22 vector } output_vectors_75_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40411 \
    name output_vectors_16 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_16 \
    op interface \
    ports { output_vectors_16 { O 22 vector } output_vectors_16_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40412 \
    name output_vectors_36 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_36 \
    op interface \
    ports { output_vectors_36 { O 22 vector } output_vectors_36_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40413 \
    name output_vectors_56 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_56 \
    op interface \
    ports { output_vectors_56 { O 22 vector } output_vectors_56_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40414 \
    name output_vectors_76 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_76 \
    op interface \
    ports { output_vectors_76 { O 22 vector } output_vectors_76_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40415 \
    name output_vectors_17 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_17 \
    op interface \
    ports { output_vectors_17 { O 22 vector } output_vectors_17_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40416 \
    name output_vectors_37 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_37 \
    op interface \
    ports { output_vectors_37 { O 22 vector } output_vectors_37_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40417 \
    name output_vectors_57 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_57 \
    op interface \
    ports { output_vectors_57 { O 22 vector } output_vectors_57_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40418 \
    name output_vectors_77 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_77 \
    op interface \
    ports { output_vectors_77 { O 22 vector } output_vectors_77_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40419 \
    name output_vectors_18 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_18 \
    op interface \
    ports { output_vectors_18 { O 22 vector } output_vectors_18_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40420 \
    name output_vectors_38 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_38 \
    op interface \
    ports { output_vectors_38 { O 22 vector } output_vectors_38_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40421 \
    name output_vectors_58 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_58 \
    op interface \
    ports { output_vectors_58 { O 22 vector } output_vectors_58_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40422 \
    name output_vectors_78 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_78 \
    op interface \
    ports { output_vectors_78 { O 22 vector } output_vectors_78_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40423 \
    name output_vectors_19 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_19 \
    op interface \
    ports { output_vectors_19 { O 22 vector } output_vectors_19_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40424 \
    name output_vectors_39 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_39 \
    op interface \
    ports { output_vectors_39 { O 22 vector } output_vectors_39_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40425 \
    name output_vectors_59 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_59 \
    op interface \
    ports { output_vectors_59 { O 22 vector } output_vectors_59_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40426 \
    name output_vectors_79 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_79 \
    op interface \
    ports { output_vectors_79 { O 22 vector } output_vectors_79_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40427 \
    name cell_state_19_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_19_0_out \
    op interface \
    ports { cell_state_19_0_out { O 22 vector } cell_state_19_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40428 \
    name write_flag_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag_0_out \
    op interface \
    ports { write_flag_0_out { O 1 vector } write_flag_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40429 \
    name cell_state_18_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_18_0_out \
    op interface \
    ports { cell_state_18_0_out { O 22 vector } cell_state_18_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40430 \
    name hidden_state_0_060_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_0_060_out \
    op interface \
    ports { hidden_state_0_060_out { O 22 vector } hidden_state_0_060_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40431 \
    name write_flag3_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag3_0_out \
    op interface \
    ports { write_flag3_0_out { O 1 vector } write_flag3_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40432 \
    name cell_state_17_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_17_0_out \
    op interface \
    ports { cell_state_17_0_out { O 22 vector } cell_state_17_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40433 \
    name hidden_state_1_059_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_1_059_out \
    op interface \
    ports { hidden_state_1_059_out { O 22 vector } hidden_state_1_059_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40434 \
    name write_flag6_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag6_0_out \
    op interface \
    ports { write_flag6_0_out { O 1 vector } write_flag6_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40435 \
    name cell_state_16_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_16_0_out \
    op interface \
    ports { cell_state_16_0_out { O 22 vector } cell_state_16_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40436 \
    name hidden_state_2_058_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_2_058_out \
    op interface \
    ports { hidden_state_2_058_out { O 22 vector } hidden_state_2_058_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40437 \
    name write_flag9_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag9_0_out \
    op interface \
    ports { write_flag9_0_out { O 1 vector } write_flag9_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40438 \
    name cell_state_15_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_15_0_out \
    op interface \
    ports { cell_state_15_0_out { O 22 vector } cell_state_15_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40439 \
    name hidden_state_3_057_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_3_057_out \
    op interface \
    ports { hidden_state_3_057_out { O 22 vector } hidden_state_3_057_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40440 \
    name write_flag12_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag12_0_out \
    op interface \
    ports { write_flag12_0_out { O 1 vector } write_flag12_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40441 \
    name cell_state_14_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_14_0_out \
    op interface \
    ports { cell_state_14_0_out { O 22 vector } cell_state_14_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40442 \
    name hidden_state_4_056_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_4_056_out \
    op interface \
    ports { hidden_state_4_056_out { O 22 vector } hidden_state_4_056_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40443 \
    name write_flag15_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag15_0_out \
    op interface \
    ports { write_flag15_0_out { O 1 vector } write_flag15_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40444 \
    name cell_state_13_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_13_0_out \
    op interface \
    ports { cell_state_13_0_out { O 22 vector } cell_state_13_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40445 \
    name hidden_state_5_055_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_5_055_out \
    op interface \
    ports { hidden_state_5_055_out { O 22 vector } hidden_state_5_055_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40446 \
    name write_flag18_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag18_0_out \
    op interface \
    ports { write_flag18_0_out { O 1 vector } write_flag18_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40447 \
    name cell_state_1214_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_1214_0_out \
    op interface \
    ports { cell_state_1214_0_out { O 22 vector } cell_state_1214_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40448 \
    name hidden_state_6_054_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_6_054_out \
    op interface \
    ports { hidden_state_6_054_out { O 22 vector } hidden_state_6_054_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40449 \
    name write_flag21_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag21_0_out \
    op interface \
    ports { write_flag21_0_out { O 1 vector } write_flag21_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40450 \
    name cell_state_11_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_11_0_out \
    op interface \
    ports { cell_state_11_0_out { O 22 vector } cell_state_11_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40451 \
    name hidden_state_7_053_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_7_053_out \
    op interface \
    ports { hidden_state_7_053_out { O 22 vector } hidden_state_7_053_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40452 \
    name write_flag24_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag24_0_out \
    op interface \
    ports { write_flag24_0_out { O 1 vector } write_flag24_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40453 \
    name cell_state_10_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_10_0_out \
    op interface \
    ports { cell_state_10_0_out { O 22 vector } cell_state_10_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40454 \
    name hidden_state_8_052_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_8_052_out \
    op interface \
    ports { hidden_state_8_052_out { O 22 vector } hidden_state_8_052_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40455 \
    name write_flag27_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag27_0_out \
    op interface \
    ports { write_flag27_0_out { O 1 vector } write_flag27_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40456 \
    name cell_state_9_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_9_0_out \
    op interface \
    ports { cell_state_9_0_out { O 22 vector } cell_state_9_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40457 \
    name hidden_state_9_051_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_9_051_out \
    op interface \
    ports { hidden_state_9_051_out { O 22 vector } hidden_state_9_051_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40458 \
    name write_flag30_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag30_0_out \
    op interface \
    ports { write_flag30_0_out { O 1 vector } write_flag30_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40459 \
    name cell_state_8_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_8_0_out \
    op interface \
    ports { cell_state_8_0_out { O 22 vector } cell_state_8_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40460 \
    name hidden_state_10_050_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_10_050_out \
    op interface \
    ports { hidden_state_10_050_out { O 22 vector } hidden_state_10_050_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40461 \
    name write_flag33_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag33_0_out \
    op interface \
    ports { write_flag33_0_out { O 1 vector } write_flag33_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40462 \
    name cell_state_7_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_7_0_out \
    op interface \
    ports { cell_state_7_0_out { O 22 vector } cell_state_7_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40463 \
    name hidden_state_11_049_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_11_049_out \
    op interface \
    ports { hidden_state_11_049_out { O 22 vector } hidden_state_11_049_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40464 \
    name write_flag36_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag36_0_out \
    op interface \
    ports { write_flag36_0_out { O 1 vector } write_flag36_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40465 \
    name cell_state_6_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_6_0_out \
    op interface \
    ports { cell_state_6_0_out { O 22 vector } cell_state_6_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40466 \
    name hidden_state_12_048_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_12_048_out \
    op interface \
    ports { hidden_state_12_048_out { O 22 vector } hidden_state_12_048_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40467 \
    name write_flag39_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag39_0_out \
    op interface \
    ports { write_flag39_0_out { O 1 vector } write_flag39_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40468 \
    name cell_state_5_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_5_0_out \
    op interface \
    ports { cell_state_5_0_out { O 22 vector } cell_state_5_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40469 \
    name hidden_state_13_047_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_13_047_out \
    op interface \
    ports { hidden_state_13_047_out { O 22 vector } hidden_state_13_047_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40470 \
    name write_flag43_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag43_0_out \
    op interface \
    ports { write_flag43_0_out { O 1 vector } write_flag43_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40471 \
    name cell_state_4_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_4_0_out \
    op interface \
    ports { cell_state_4_0_out { O 22 vector } cell_state_4_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40472 \
    name hidden_state_1445_046_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_1445_046_out \
    op interface \
    ports { hidden_state_1445_046_out { O 22 vector } hidden_state_1445_046_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40473 \
    name write_flag47_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag47_0_out \
    op interface \
    ports { write_flag47_0_out { O 1 vector } write_flag47_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40474 \
    name cell_state_3_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_3_0_out \
    op interface \
    ports { cell_state_3_0_out { O 22 vector } cell_state_3_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40475 \
    name hidden_state_15_045_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_15_045_out \
    op interface \
    ports { hidden_state_15_045_out { O 22 vector } hidden_state_15_045_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40476 \
    name write_flag50_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag50_0_out \
    op interface \
    ports { write_flag50_0_out { O 1 vector } write_flag50_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40477 \
    name cell_state_2_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_2_0_out \
    op interface \
    ports { cell_state_2_0_out { O 22 vector } cell_state_2_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40478 \
    name hidden_state_16_044_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_16_044_out \
    op interface \
    ports { hidden_state_16_044_out { O 22 vector } hidden_state_16_044_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40479 \
    name write_flag53_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag53_0_out \
    op interface \
    ports { write_flag53_0_out { O 1 vector } write_flag53_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40480 \
    name cell_state_1_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_1_0_out \
    op interface \
    ports { cell_state_1_0_out { O 22 vector } cell_state_1_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40481 \
    name hidden_state_17_043_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_17_043_out \
    op interface \
    ports { hidden_state_17_043_out { O 22 vector } hidden_state_17_043_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40482 \
    name write_flag56_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag56_0_out \
    op interface \
    ports { write_flag56_0_out { O 1 vector } write_flag56_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40483 \
    name cell_state_0_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_0_0_out \
    op interface \
    ports { cell_state_0_0_out { O 22 vector } cell_state_0_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40484 \
    name hidden_state_18_042_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_18_042_out \
    op interface \
    ports { hidden_state_18_042_out { O 22 vector } hidden_state_18_042_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40485 \
    name write_flag59_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag59_0_out \
    op interface \
    ports { write_flag59_0_out { O 1 vector } write_flag59_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40486 \
    name hidden_state_19_040_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_19_040_out \
    op interface \
    ports { hidden_state_19_040_out { O 22 vector } hidden_state_19_040_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName network_top_flow_control_loop_pipe_sequential_init_U
set CompName network_top_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix network_top_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


