Running: /home/jeas/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/jeas/Microeletronica/Lab 4 2/proje1/proje1_tb_isim_beh.exe -prj /home/jeas/Microeletronica/Lab 4 2/proje1/proje1_tb_beh.prj work.proje1_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/jeas/Microeletronica/Lab 4 2/proje1/display.vhd" into library work
Parsing VHDL file "/home/jeas/Microeletronica/Lab 4 2/proje1/counter.vhd" into library work
Parsing VHDL file "/home/jeas/Microeletronica/Lab 4 2/proje1/proje1.vhd" into library work
Parsing VHDL file "/home/jeas/Microeletronica/Lab 4 2/proje1/proje1_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84620 KB
Fuse CPU Usage: 1420 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture hardware of entity counter [\counter(8,10,6)\]
Compiling architecture hardware of entity display [display_default]
Compiling architecture hardware of entity proje1 [proje1_default]
Compiling architecture behavior of entity proje1_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable /home/jeas/Microeletronica/Lab 4 2/proje1/proje1_tb_isim_beh.exe
Fuse Memory Usage: 1180744 KB
Fuse CPU Usage: 1510 ms
GCC CPU Usage: 450 ms
