// Seed: 1802724253
module module_0 ();
  uwire  id_1  ,  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ;
  module_2 modCall_1 ();
  assign id_11 = 1 === id_6;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input tri1 id_2
    , id_5,
    output wor id_3
);
  logic id_6 = id_5;
  module_0 modCall_1 ();
endmodule
module module_2;
  logic id_1;
  assign module_3.id_5 = 0;
  assign module_0.id_8 = 0;
endmodule
module module_3 (
    input uwire id_0,
    input uwire id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wor id_5,
    output wire id_6
);
  integer id_8;
  ;
  module_2 modCall_1 ();
endmodule
