# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab05.srcs/sources_1/ip/DMem/sim/DMem.v" \
"../../../../Lab05.srcs/sources_1/ip/IMem/sim/IMem.v" \
"../../../../Lab05.srcs/sources_1/new/EXMEM.v" \
"../../../../Lab05.srcs/sources_1/new/IDEX.v" \
"../../../../Lab05.srcs/sources_1/new/IFID.v" \
"../../../../Lab05.srcs/sources_1/new/MEMWB.v" \
"../../../../Lab05.srcs/sources_1/new/alu.v" \
"../../../../Lab05.srcs/sources_1/new/compare.v" \
"../../../../Lab05.srcs/sources_1/new/control.v" \
"../../../../Lab05.srcs/sources_1/new/dff.v" \
"../../../../Lab05.srcs/sources_1/new/forward.v" \
"../../../../Lab05.srcs/sources_1/new/hazard.v" \
"../../../../Lab05.srcs/sources_1/new/mux.v" \
"../../../../Lab05.srcs/sources_1/new/mux4.v" \
"../../../../Lab05.srcs/sources_1/new/regfile.v" \
"../../../../Lab05.srcs/sources_1/new/top.v" \
"../../../../Lab05.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
