{"vcs1":{"timestamp_begin":1731437561.735038497, "rt":1.94, "ut":0.59, "st":0.24}}
{"vcselab":{"timestamp_begin":1731437563.752701749, "rt":1.17, "ut":0.28, "st":0.13}}
{"link":{"timestamp_begin":1731437564.986662150, "rt":0.33, "ut":0.15, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731437561.087536701}
{"VCS_COMP_START_TIME": 1731437561.087536701}
{"VCS_COMP_END_TIME": 1731437567.107095098}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 331804}}
{"stitch_vcselab": {"peak_mem": 231544}}
