# MOS Devices in gf180mcuD





## MOSFET Device Table with SPICE Model Names


> ⚠️ Warning: this was partly generated using an LLM. Double check the information before using or relying on it. <br>

- Here is a list of MOS devices available in **gf180mcuD**
- Schematic label is referring to `/foss/pdks/gf180mcuD/libs.tech/xschem/tests/0_top.sch`


| Schematic Label            | Device Type                     | Voltage Rating | SPICE Model Name      | Notes                                    |
|---------------------------|----------------------------------|----------------|-----------------------|------------------------------------------|
| `test_nfet_03v3`          | Thick-oxide NMOS                | 3.3 V          | `nfet_03v3`           | For IO or level-shifting                 |
| `test_pfet_03v3`          | Thick-oxide PMOS                | 3.3 V          | `pfet_03v3`           |                                          |
| `test_nfet_03v3_dss`      | NMOS 3.3 V w/ DSS extension      | 3.3 V          | `nfet_03v3_dss`       | Extended drain for HV                    |
| `test_pfet_03v3_dss`      | PMOS 3.3 V w/ DSS extension      | 3.3 V          | `pfet_03v3_dss`       |                                          |
| `test_nfet_05v0`          | Intermediate HV NMOS            | 5.0 V          | `nfet_05v0`           |                                          |
| `test_nfet_06v0`          | HV NMOS                         | 6.0 V          | `nfet_06v0`           | General-purpose HV NMOS                  |
| `test_pfet_06v0`          | HV PMOS                         | 6.0 V          | `pfet_06v0`           |                                          |
| `test_nfet_06v0_dss`      | HV NMOS with DSS                | 6.0 V          | `nfet_06v0_dss`       | Extended drain                           |
| `test_pfet_06v0_dss`      | HV PMOS with DSS                | 6.0 V          | `pfet_06v0_dss`       |                                          |
| `test_nfet_06v0_nvt`      | Native-V<sub>TH</sub> NMOS      | 6.0 V          | `nfet_06v0_nvt`       | Threshold near 0 V                       |
| `test_nfet_10v0_asym`     | Asymmetric HV NMOS              | 10.0 V         | `nfet_10v0_asym`      | High-voltage output or IO path           |
| `test_pfet_10v0_asym`     | Asymmetric HV PMOS              | 10.0 V         | `pfet_10v0_asym`      | High-voltage output or IO path           |

- [Full List of All Devices](all_devices.md)


## Gm-over-ID Characterization


- Here is a basic notebook: [Peter Kinget, gf180mcuD Gm-over-ID study, Jupyter Notebook](https://github.com/peterkinget/gm-ID-gf180mcuD/blob/main/starter_files_open_source_tools/gf180mcuD/PK_techsweep_plots_from_mat_v1.ipynb) and the results for NMOS and PMOS devices:
    - [3.3V NMOS (pdf)](https://github.com/peterkinget/gm-ID-gf180mcuD/blob/main/starter_files_open_source_tools/gf180mcuD/PDFs/PK_techsweep_plots_from_mat_v1-NMOS.pdf)
    - [3.3V PMOS (pdf)](https://github.com/peterkinget/gm-ID-gf180mcuD/blob/main/starter_files_open_source_tools/gf180mcuD/PDFs/PK_techsweep_plots_from_mat_v1-PMOS.pdf)

- It's based on [Boris Murmann, Book-on-gm-ID-design, Starter Files](https://github.com/bmurmann/Book-on-gm-ID-design/tree/main/starter_files_open_source_tools)
    - Take a look at the Jupyter Notebooks (`.ipynb` files) in [this folder](https://github.com/bmurmann/Book-on-gm-ID-design/tree/main/starter_files_open_source_tools/gf180mcuD).

- You might find this paper of interest as well: 
    - D. M. Binkley, B. J. Blalock, and J. M. Rochelle, “Optimizing Drain Current, Inversion Level, and Channel Length in Analog CMOS Design,” Analog Integr Circ Sig Process, vol. 47, no. 2, pp. 137–163, May 2006, doi: 10.1007/s10470-006-2949-y.

- [Chapter 3 in H. Pretl et al., 'Analog Circuit Design' ](https://iic-jku.github.io/analog-circuit-design/analog_circuit_design.html#sec-gmid-method) discusses gm/ID characterization using the open-source tools. 


## Thin-Oxide 1.8V Devices are not Available in GF180MCU

- From [Definition of the Process Variant](https://github.com/RTimothyEdwards/open_pdks/blob/master/gf180mcu/Makefile.in): 
> GF180MCU uses the same base process as
> other GF180 processes.  However, instead of a thin oxide gate, the base
> oxide is a thick oxide, and the thick oxide mask defines a thicker oxide.
> The process DRC rules then follow the rule sets for thick oxide devices,
> so the minimum length transistor is 280nm, making this much more like a
> 0.28um process than a 0.18um process.

- So, the following devices are **not** available in **gf180mcuD**:

| Schematic Label            | Device Type                     | Voltage Rating | SPICE Model Name      | Notes                                    |
|---------------------------|----------------------------------|----------------|-----------------------|------------------------------------------|
| *(not in test schematic)* | Thin-oxide NMOS (core)          | 1.8 V          | `nfet_01v8`           | Standard core NMOS                       |
| *(not in test schematic)* | Thin-oxide PMOS (core)          | 1.8 V          | `pfet_01v8`           | Standard core PMOS                       |
| *(not in test schematic)* | Thin-oxide NMOS, LVT            | 1.8 V          | `nfet_01v8_lvt`       | Low-V<sub>TH</sub> core NMOS             |
| *(not in test schematic)* | Thin-oxide NMOS, HVT            | 1.8 V          | `nfet_01v8_hvt`       | High-V<sub>TH</sub> NMOS (low leakage)   |
| *(not in test schematic)* | Thin-oxide PMOS, LVT            | 1.8 V          | `pfet_01v8_lvt`       | Low-V<sub>TH</sub> core PMOS             |
| *(not in test schematic)* | Thin-oxide PMOS, HVT            | 1.8 V          | `pfet_01v8_hvt`       | High-V<sub>TH</sub> PMOS                 |