<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CoreAPB3</name><vendor>Actel</vendor><library>DirectCore</library><version>4.1.100</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.v</name><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/></vendorExtensions></file><file fileid="1"><name>rtl\vlog\amba_bfm\bfm_main.v</name><logicalName>COREAPB3_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="2"><name>rtl\vlog\amba_bfm\bfm_ahbtoapb.v</name><logicalName>COREAPB3_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="3"><name>rtl\vlog\amba_bfm\bfm_apb.v</name><logicalName>COREAPB3_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="4"><name>rtl\vlog\amba_bfm\bfm_apbslaveext.v</name><logicalName>COREAPB3_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="5"><name>rtl\vlog\amba_bfm\bfm_apbslave.v</name><logicalName>COREAPB3_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="6"><name>rtl\vlog\test\user\testbench.v</name><logicalName>COREAPB3_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><ModuleUnderTest>testbench</ModuleUnderTest><SimulationTime>-all</SimulationTime></vendorExtensions></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="7"><name>mti\scripts\wave_user.do</name><userFileType>DO</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="8"><name>mti\scripts\bfmtovec_compile.tcl</name><userFileType>tclSource</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="9"><name>mti\scripts\bfmtovec.exe</name><userFileType>unknown</userFileType></file><file fileid="10"><name>mti\scripts\bfmtovec.lin</name><userFileType>unknown</userFileType></file><file fileid="11"><name>mti\scripts\coreapb3_usertb_master.bfm</name><userFileType>BFM</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="12"><name>rtl\vlog\core\coreapb3.v</name><logicalName>COREAPB3_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="13"><name>rtl\vlog\core\coreapb3_muxptob3.v</name><logicalName>COREAPB3_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="14"><name>rtl\vlog\core\coreapb3_iaddr_reg.v</name><logicalName>COREAPB3_LIB</logicalName><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>