module testbench;

    reg clk;
    reg reset;
    reg shift_in;
    wire shift_out;

    // Instantiate the SISO shift register module
    siso_shift_register dut (
        .clk(clk),
        .reset(reset),
        .shift_in(shift_in),
        .shift_out(shift_out)
    );

    // Clock generation
    always #5 clk = ~clk;

    initial begin
        clk = 0;
        reset = 1;
        shift_in = 0;

        // Reset the shift register
        #10 reset = 0;

        // Test cases
        #20 shift_in = 1;
        #10 shift_in = 0;
        #10 shift_in = 1;
        #10 shift_in = 0;

        // Add more test cases here
        
        #100 $finish; // End simulation
    end

endmodule

