=====
SETUP
3.279
8.766
12.044
I2S_DACLRC_ibuf
5.000
5.591
i2s_tx/n15_s0
8.345
8.766
i2s_tx/daclrc_nege_s0
8.766
=====
SETUP
3.279
8.766
12.044
I2S_DACLRC_ibuf
5.000
5.591
i2s_tx/n13_s0
8.345
8.766
i2s_tx/daclrc_pose_s0
8.766
=====
SETUP
1.979
5.172
7.152
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.130
2.436
i2s_tx/n147_s5
2.566
2.898
i2s_tx/n147_s4
3.008
3.421
i2s_tx/dacdat_s1
5.172
=====
SETUP
4.746
3.458
8.204
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/dac_fifo/rddata_tmp_latch_8_s0
2.163
2.469
i2s_tx/dacfifo_rddata_r0_8_s0
3.458
=====
SETUP
4.771
3.419
8.190
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/dac_fifo/rddata_tmp_latch_25_s0
2.165
2.471
i2s_tx/dacfifo_rddata_r0_25_s0
3.419
=====
SETUP
4.813
3.391
8.204
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/dac_fifo/rddata_tmp_latch_9_s0
2.165
2.471
i2s_tx/dacfifo_rddata_r0_9_s0
3.391
=====
SETUP
4.825
3.371
8.196
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/dac_fifo/rddata_tmp_latch_15_s0
2.165
2.471
i2s_tx/dacfifo_rddata_r0_15_s0
3.371
=====
SETUP
4.827
3.377
8.204
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/dac_fifo/rddata_tmp_latch_14_s0
2.165
2.471
i2s_tx/dacfifo_rddata_r0_14_s0
3.377
=====
SETUP
3.352
3.788
7.141
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.130
2.436
i2s_tx/n68_s3
2.564
2.977
i2s_tx/n74_s1
3.367
3.788
i2s_tx/bit_cnt_1_s1
3.788
=====
SETUP
3.352
3.788
7.141
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.130
2.436
i2s_tx/n68_s3
2.564
2.977
i2s_tx/n73_s1
3.367
3.788
i2s_tx/bit_cnt_2_s1
3.788
=====
SETUP
3.352
3.788
7.141
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.130
2.436
i2s_tx/n68_s3
2.564
2.977
i2s_tx/n70_s1
3.367
3.788
i2s_tx/bit_cnt_5_s1
3.788
=====
SETUP
3.352
3.788
7.141
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.130
2.436
i2s_tx/n68_s3
2.564
2.977
i2s_tx/n69_s1
3.367
3.788
i2s_tx/bit_cnt_6_s1
3.788
=====
SETUP
3.410
3.730
7.141
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.130
2.436
i2s_tx/n68_s3
2.564
2.977
i2s_tx/n68_s1
3.361
3.730
i2s_tx/bit_cnt_7_s1
3.730
=====
SETUP
3.495
3.638
7.133
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.130
2.436
i2s_tx/state_1_s4
2.720
3.141
i2s_tx/n138_s10
3.269
3.638
i2s_tx/state_0_s3
3.638
=====
SETUP
3.495
3.638
7.133
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.130
2.436
i2s_tx/state_1_s4
2.720
3.141
i2s_tx/n137_s9
3.269
3.638
i2s_tx/state_1_s6
3.638
=====
SETUP
3.597
3.522
7.120
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.130
2.436
i2s_tx/n68_s3
2.564
2.977
i2s_tx/n72_s1
3.109
3.522
i2s_tx/bit_cnt_3_s1
3.522
=====
SETUP
3.623
3.319
6.943
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.130
2.436
i2s_tx/bit_cnt_7_s6
2.566
2.935
i2s_tx/bit_cnt_1_s1
3.319
=====
SETUP
3.623
3.319
6.943
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.130
2.436
i2s_tx/bit_cnt_7_s6
2.566
2.935
i2s_tx/bit_cnt_2_s1
3.319
=====
SETUP
3.623
3.319
6.943
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.130
2.436
i2s_tx/bit_cnt_7_s6
2.566
2.935
i2s_tx/bit_cnt_5_s1
3.319
=====
SETUP
3.623
3.319
6.943
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.130
2.436
i2s_tx/bit_cnt_7_s6
2.566
2.935
i2s_tx/bit_cnt_6_s1
3.319
=====
SETUP
3.623
3.319
6.943
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.130
2.436
i2s_tx/bit_cnt_7_s6
2.566
2.935
i2s_tx/bit_cnt_7_s1
3.319
=====
SETUP
3.764
3.354
7.118
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.130
2.436
i2s_tx/n68_s3
2.564
2.977
i2s_tx/n146_s6
2.985
3.354
i2s_tx/bit_cnt_0_s1
3.354
=====
SETUP
3.830
3.091
6.922
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.130
2.436
i2s_tx/bit_cnt_7_s6
2.566
2.935
i2s_tx/bit_cnt_3_s1
3.091
=====
SETUP
3.834
3.093
6.928
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.130
2.436
i2s_tx/bit_cnt_7_s6
2.566
2.935
i2s_tx/bit_cnt_4_s1
3.093
=====
SETUP
3.984
3.141
7.126
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.130
2.436
i2s_tx/n71_s1
2.720
3.141
i2s_tx/bit_cnt_4_s1
3.141
=====
HOLD
-0.773
0.581
1.353
I2S_DACLRC_ibuf
0.000
0.581
i2s_tx/daclrc_r0_s0
0.581
=====
HOLD
0.228
1.545
1.317
clk_ibuf
0.000
0.581
echo_in_1_0_s0
1.297
1.441
echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.mem_Equal.mem_0_0_s
1.545
=====
HOLD
0.275
1.492
1.217
clk_ibuf
0.000
0.581
echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.rq1_wptr_10_s0
1.270
1.414
echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.rq2_wptr_10_s0
1.492
=====
HOLD
0.275
1.604
1.329
clk_ibuf
0.000
0.581
i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_8_s0
1.304
1.445
i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_next_8_s2
1.451
1.604
i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_8_s0
1.604
=====
HOLD
0.275
1.602
1.327
clk_ibuf
0.000
0.581
echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wptr_12_s0
1.302
1.443
echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wbinnext_12_s2
1.449
1.602
echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wptr_12_s0
1.602
=====
HOLD
0.275
1.574
1.299
clk_ibuf
0.000
0.581
echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_8_s0
1.274
1.415
echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbinnext_8_s3
1.421
1.574
echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_8_s0
1.574
=====
HOLD
0.275
1.582
1.307
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4
1.282
1.423
WM8960_Init/I2C_Init_Dev/i2c_control/n293_s11
1.429
1.582
WM8960_Init/I2C_Init_Dev/i2c_control/Go_s4
1.582
=====
HOLD
0.275
1.578
1.303
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_1_s1
1.278
1.419
WM8960_Init/I2C_Init_Dev/i2c_control/n272_s6
1.425
1.578
WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_1_s1
1.578
=====
HOLD
0.275
1.579
1.304
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/state.RD_REG_DONE_s0
1.279
1.420
WM8960_Init/I2C_Init_Dev/i2c_control/n262_s7
1.426
1.579
WM8960_Init/I2C_Init_Dev/i2c_control/state.RD_REG_DONE_s0
1.579
=====
HOLD
0.275
1.566
1.291
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/state.WR_REG_DONE_s0
1.266
1.407
WM8960_Init/I2C_Init_Dev/i2c_control/n257_s7
1.413
1.566
WM8960_Init/I2C_Init_Dev/i2c_control/state.WR_REG_DONE_s0
1.566
=====
HOLD
0.275
1.566
1.291
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/wrreg_req_s6
1.266
1.407
WM8960_Init/I2C_Init_Dev/n75_s7
1.413
1.566
WM8960_Init/I2C_Init_Dev/wrreg_req_s6
1.566
=====
HOLD
0.276
6.608
6.332
I2S_BCLK_ibuf
5.000
5.583
i2s_tx/state_1_s6
6.290
6.446
i2s_tx/n137_s9
6.455
6.608
i2s_tx/state_1_s6
6.608
=====
HOLD
0.276
6.600
6.324
I2S_BCLK_ibuf
5.000
5.583
i2s_tx/bit_cnt_0_s1
6.282
6.438
i2s_tx/n146_s6
6.447
6.600
i2s_tx/bit_cnt_0_s1
6.600
=====
HOLD
0.276
6.601
6.325
I2S_BCLK_ibuf
5.000
5.583
i2s_tx/bit_cnt_3_s1
6.283
6.439
i2s_tx/n72_s1
6.448
6.601
i2s_tx/bit_cnt_3_s1
6.601
=====
HOLD
0.278
1.585
1.307
I2S_BCLK_ibuf
0.000
0.581
i2s_rx/bit_cnt_5_s1
1.282
1.423
i2s_rx/n403_s8
1.432
1.585
i2s_rx/bit_cnt_5_s1
1.585
=====
HOLD
0.278
1.585
1.307
I2S_BCLK_ibuf
0.000
0.581
i2s_rx/bit_cnt_6_s1
1.282
1.423
i2s_rx/n402_s6
1.432
1.585
i2s_rx/bit_cnt_6_s1
1.585
=====
HOLD
0.278
1.603
1.325
clk_ibuf
0.000
0.581
echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_10_s0
1.300
1.441
echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wbinnext_10_s3
1.450
1.603
echo_1/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_10_s0
1.603
=====
HOLD
0.278
1.598
1.320
clk_ibuf
0.000
0.581
echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0
1.295
1.436
echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_next_0_s4
1.445
1.598
echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0
1.598
=====
HOLD
0.278
1.607
1.329
clk_ibuf
0.000
0.581
echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_10_s0
1.304
1.445
echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_next_10_s3
1.454
1.607
echo_1/delay_inst/my_audio_delay1/fifo_inst/rbin_num_10_s0
1.607
=====
HOLD
0.278
1.585
1.307
clk_ibuf
0.000
0.581
echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_5_s0
1.282
1.423
echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbinnext_5_s3
1.432
1.585
echo_0/delay_inst/my_audio_delay1/fifo_inst/Equal.wbin_5_s0
1.585
=====
HOLD
0.278
1.578
1.300
clk_ibuf
0.000
0.581
echo_0/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0
1.275
1.416
echo_0/delay_inst/my_audio_delay1/fifo_inst/rbin_num_next_0_s4
1.425
1.578
echo_0/delay_inst/my_audio_delay1/fifo_inst/rbin_num_0_s0
1.578
=====
HOLD
0.278
1.582
1.304
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_3_s1
1.279
1.420
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/n496_s18
1.429
1.582
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_3_s1
1.582
=====
HOLD
0.278
1.578
1.300
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_4_s1
1.275
1.416
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/n495_s20
1.425
1.578
WM8960_Init/I2C_Init_Dev/i2c_control/i2c_bit_shift/cnt_4_s1
1.578
=====
HOLD
0.278
1.578
1.300
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/cnt_1_s0
1.275
1.416
WM8960_Init/I2C_Init_Dev/i2c_control/n238_s10
1.425
1.578
WM8960_Init/I2C_Init_Dev/i2c_control/cnt_1_s0
1.578
=====
HOLD
0.281
1.590
1.309
I2S_BCLK_ibuf
0.000
0.581
i2s_rx/bit_cnt_3_s1
1.284
1.425
i2s_rx/n405_s9
1.437
1.590
i2s_rx/bit_cnt_3_s1
1.590
