AFINF="afinfo.bin",0xb4068000,0,'5000';

//--------------------------------
//INF_AFI_DEF_BYTE = 0x10,0x1;	//Erase flash
INF_AFI_DEF_BYTE = 0x11,0x1;	//END

// 0x12 ~ 0x1f reserved for test mode
INF_AFI_DEF_WORD = 0x12,0x0;		// test modeDDR CDC scan: 0x0cdc
INF_AFI_DEF_WORD = 0x14,0x0;		// adfu production timeout watchdog: (s)
INF_AFI_DEF_WORD = 0x16,0x0;		// android boot timeout watchdog: (s)

//----------------UART----------------
INF_AFI_DEF_DWORD = 0x20,0x0;		//reserved for UART

//----------------DDR----------------
INF_AFI_DEF_WORD = 0x30,0x258;		// ddr_clk(0x258): 600MHz, hex number of frequence
INF_AFI_DEF_WORD = 0x32,0x2;		// dram_num: 0x2: performance
INF_AFI_DEF_BYTE = 0x34,0x1;		// single_ddr_width: 0:8bits; 1:16bits
INF_AFI_DEF_BYTE = 0x35,0x0;		// wr_dqs 0x0: auto scan
INF_AFI_DEF_BYTE = 0x36,0x0;		// rd_dqs 0x0: auto scan
INF_AFI_DEF_BYTE = 0x37,0x5;		// ddr_driver-0:
					// 0x0: 0x4466550f; 0x1: 0x4366550f;
					// 0x2: 0x4477550f; 0x3: 0x5577550f;
					// 0x4: 0x5566550f; 0x5: 0x3366550f;
					// 0x6: 0x3355550f; 0x7: 0x3377550f;
					// 0x8: 0x4377550f; other: 0x4466550f;
INF_AFI_DEF_WORD = 0x38,0x0;		// ddr cap(MB): 0x0: auto scan
INF_AFI_DEF_BYTE = 0x3a,0x1;		// ddr_driver-1: 0x0: 0x2a3; 0x1: 0
INF_AFI_DEF_BYTE = 0x3b,0x1;		// freq_init: 0x0: 240m; 0x1: 300m
INF_AFI_DEF_BYTE = 0x3c,0x0;		// dram type: 0: DDR3, 1: DDR3L
INF_AFI_DEF_BYTE = 0x3d,0x0;        // dram vddr: 0:according dram type; 1:vddr=1.3v; 2:vddr=1.4v; 3:vddr=1.5v
INF_AFI_DEF_BYTE = 0x3e,0x0;        // dram misc: bit-0: 0:dll=on; 1:dll=off
										
//----------------CMU/PMU----------------
INF_AFI_DEF_BYTE = 0x40,0x0;		//0: disable; 1: enable
INF_AFI_DEF_BYTE = 0x41,0x0;		// VCC voltage: 0: 3.1v; 1: 3.2v; 2: 3.3v; 

// others: reserved

//----------------Battery/ADFU:----------------
INF_AFI_DEF_BYTE = 0x50,0x0;		//ignore battery check
INF_AFI_DEF_BYTE = 0x51,0x0;		//1:just one on/off key enter adfu mode

// adfu adc key area
INF_AFI_DEF_WORD = 0x52,0x97;		//left adc
INF_AFI_DEF_WORD = 0x54,0xfa;		//right adc
// recovery adc key area
INF_AFI_DEF_WORD = 0x56,0xfb;		//left adc
INF_AFI_DEF_WORD = 0x58,0x15e;		//right adc

//----------------GPIO----------------
//
//  8 byte GPIO 2 byte
//
//  byte --- GPIO
//      0x00: GPIO;
//      0x10: GPIO;
//      0x11: GPIO; 
//      0x20: GPIO;
//  byte --- gpio
//      0x0~0x1f --- GPIOA0~31
//      0x20~0x3f --- GPIOB0~31
//      0x40~0x5f --- GPIOC0~31
//      0x60~0x7f --- GPIOD0~31
//      0x80~0x84 --- GPIOE0~4
//
INF_AFI_DEF_WORD = 0x80,0x0000;
INF_AFI_DEF_WORD = 0x82,0x0000;
INF_AFI_DEF_WORD = 0x84,0x0000;
INF_AFI_DEF_WORD = 0x86,0x0000;
INF_AFI_DEF_WORD = 0x88,0x0000;
INF_AFI_DEF_WORD = 0x8a,0x0000;
INF_AFI_DEF_WORD = 0x8c,0x0000;
INF_AFI_DEF_WORD = 0x8e,0x0000;

//----------------nand----------------
//	/*
//	*  value:0xabcd
//	*  a,b,c,d 8bit
//	*  a = type-0x01-gpio-0x02-MUX; 0: CEBx(GL5202 default, CEB0~CEB3)
//	*  b = Reserve
//	*  CE3,CE4,31-gpio,pin-32-63,gpioB pin
//	*  for example: LDIII EVB
//	*  CE3 P_KSOUT1, GPIOA13
//	*  CE4 P_KSOUT2 ,GPIOB22
//	*/
INF_AFI_DEF_DWORD = 0x2b4,0x04000000;		//Gl5202 ceb0,ceb3
//----------------nand pad drv----------------
INF_AFI_DEF_WORD = 0x2b8,0x0;				//0 default-default 0x2222
//----------------nand dma clock----------------
INF_AFI_DEF_BYTE = 0x2ba,0x0;				//0 default-default id clock
//----------------nand interleave----------------
INF_AFI_DEF_BYTE = 0x2bf,0x0;				//0 interleave-1 intereave

//0x0010 no-0x0011 afi
AFI_VERSION = 0x00100011;

INF_AFI_DEF_BYTE = 0x08,0x00;