<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Jan  8 20:59:16 2023" VIVADOVERSION="2022.1">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="M_AXI_FULL_v1_0_bfm_1" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="External_Ports_ACLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slave_0" PORT="aclk"/>
        <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ARESETN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="slave_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M00_AXI_INIT_AXI_TXN" SIGIS="undef" SIGNAME="External_Ports_M00_AXI_INIT_AXI_TXN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_init_axi_txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_ERROR" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_error">
      <CONNECTIONS>
        <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_error"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M00_AXI_TXN_DONE" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_txn_done">
      <CONNECTIONS>
        <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_txn_done"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/M_AXI_FULL_0" HWVERSION="1.0" INSTANCE="M_AXI_FULL_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="M_AXI_FULL" VLNV="xilinx.com:user:M_AXI_FULL:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_M00_AXI_TARGET_SLAVE_BASE_ADDR" VALUE="0x40000000"/>
        <PARAMETER NAME="C_M00_AXI_BURST_LEN" VALUE="16"/>
        <PARAMETER NAME="C_M00_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M00_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M00_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="M_AXI_FULL_v1_0_bfm_1_M_AXI_FULL_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m00_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_awsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m00_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_awlock" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_awuser" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_awvalid" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_awready" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_wlast" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_wuser" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_wvalid" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_wready" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m00_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m00_axi_buser" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_bvalid" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_bready" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m00_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_arsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="m00_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_arlock" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m00_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m00_axi_aruser" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_arvalid" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_arready" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m00_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_rlast" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m00_axi_ruser" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_rvalid" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_rready" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slave_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="m00_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m00_axi_init_axi_txn" SIGIS="undef" SIGNAME="External_Ports_M00_AXI_INIT_AXI_TXN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M00_AXI_INIT_AXI_TXN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_txn_done" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_txn_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M00_AXI_TXN_DONE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m00_axi_error" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_error">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="M00_AXI_ERROR"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="M_AXI_FULL_0_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="M_AXI_FULL_v1_0_bfm_1_ACLK"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="m00_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m00_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m00_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m00_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m00_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m00_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m00_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m00_axi_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="m00_axi_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m00_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m00_axi_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="m00_axi_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m00_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="m00_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m00_axi_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="m00_axi_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m00_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="m00_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m00_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m00_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m00_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m00_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m00_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m00_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m00_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m00_axi_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="m00_axi_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m00_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="m00_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m00_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m00_axi_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="m00_axi_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="slave_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M00_AXI" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="slave_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/slave_0" HWVERSION="1.1" INSTANCE="slave_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="read-write" INTERFACE="S_AXI" NAME="Reg" RANGE="65536" USAGE=""/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="M_AXI_FULL_v1_0_bfm_1_slave_0_0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="0"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="0"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x44A00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x44A0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awuser" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_wuser" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_buser" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_aruser" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_ruser" RIGHT="0" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="M_AXI_FULL_0_m00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="M_AXI_FULL_0" PORT="m00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="M_AXI_FULL_0_M00_AXI" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="M_AXI_FULL_v1_0_bfm_1_ACLK"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="s_axi_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="s_axi_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="s_axi_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="s_axi_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="s_axi_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
