# vivado-module-mux
Verilog RTL mux design with Vivado simulation and testbench verification.
