
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22100 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 409.082 ; gain = 96.570
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PmodJSTK' [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/PmodJSTK.v:23]
INFO: [Synth 8-6157] synthesizing module 'spiCtrl' [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/spiCtrl.v:23]
	Parameter Idle bound to: 3'b000 
	Parameter Init bound to: 3'b001 
	Parameter Wait bound to: 3'b010 
	Parameter Check bound to: 3'b011 
	Parameter Done bound to: 3'b100 
	Parameter byteEndVal bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'spiCtrl' (1#1) [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/spiCtrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'SPImode0' [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/SPImode0.v:23]
	Parameter Idle bound to: 2'b00 
	Parameter Init bound to: 2'b01 
	Parameter RxTx bound to: 2'b10 
	Parameter Done bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/SPImode0.v:170]
INFO: [Synth 8-6155] done synthesizing module 'SPImode0' (2#1) [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/SPImode0.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk66kHZ' [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/clk66kHZ.v:23]
	Parameter cntEndVal bound to: 10'b1011101110 
INFO: [Synth 8-6155] done synthesizing module 'clk66kHZ' (3#1) [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/clk66kHZ.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PmodJSTK' (4#1) [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/PmodJSTK.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk5Hz' [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/clk5Hz.v:23]
	Parameter cntEndVal bound to: 24'b100110001001011010000000 
INFO: [Synth 8-6155] done synthesizing module 'clk5Hz' (5#1) [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/clk5Hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'VGAdriver' [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/VGAdriver.v:23]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter HB bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter HMAX bound to: 799 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
	Parameter VMAX bound to: 524 - type: integer 
WARNING: [Synth 8-3848] Net vid_on in module/entity VGAdriver does not have driver. [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/VGAdriver.v:32]
INFO: [Synth 8-6155] done synthesizing module 'VGAdriver' (6#1) [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/VGAdriver.v:23]
INFO: [Synth 8-6157] synthesizing module 'pixelGenerator' [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/pixelGenerator.v:24]
	Parameter X_MAX bound to: 639 - type: integer 
	Parameter Y_MAX bound to: 479 - type: integer 
	Parameter X_WALL_L bound to: 32 - type: integer 
	Parameter X_WALL_R bound to: 39 - type: integer 
	Parameter X_PAD_L bound to: 600 - type: integer 
	Parameter X_PAD_R bound to: 603 - type: integer 
	Parameter PAD_HEIGHT bound to: 72 - type: integer 
	Parameter PAD_VELOCITY bound to: 3 - type: integer 
	Parameter BALL_SIZE bound to: 8 - type: integer 
	Parameter BALL_VELOCITY_POS bound to: 2 - type: integer 
	Parameter BALL_VELOCITY_NEG bound to: -2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pixelGenerator' (7#1) [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/pixelGenerator.v:24]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (8#1) [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design pixelGenerator has unconnected port switch
WARNING: [Synth 8-3331] design VGAdriver has unconnected port vid_on
WARNING: [Synth 8-3331] design top has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 464.180 ; gain = 151.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 464.180 ; gain = 151.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 464.180 ; gain = 151.668
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/constrs_1/new/pong_project.xdc]
Finished Parsing XDC File [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/constrs_1/new/pong_project.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.srcs/constrs_1/new/pong_project.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 799.980 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 799.980 ; gain = 487.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 799.980 ; gain = 487.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 799.980 ; gain = 487.469
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pState_reg' in module 'spiCtrl'
INFO: [Synth 8-5544] ROM "SS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sndData" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmpSR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DOUT" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'pState_reg' in module 'SPImode0'
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLKOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CLKOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "w_25MHz" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "v_count_next" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                            00001 |                              000
                    Init |                            00010 |                              001
                    Wait |                            00100 |                              010
                   Check |                            01000 |                              011
                    Done |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pState_reg' using encoding 'one-hot' in module 'spiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                    Init |                               01 |                               01
                    RxTx |                               10 |                               10
                    Done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pState_reg' using encoding 'sequential' in module 'SPImode0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 799.980 ; gain = 487.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 9     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module spiCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module SPImode0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module clk66kHZ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk5Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module VGAdriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pixelGenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 6     
	   3 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 5     
+---Muxes : 
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "PmodJSTK_Int/SerialClock/CLKOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genSndRec/CLKOUT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga/v_count_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top has unconnected port pmod_switch
WARNING: [Synth 8-3331] design top has unconnected port SW[0]
INFO: [Synth 8-3886] merging instance 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[2]' (FDRE_1) to 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[3]'
INFO: [Synth 8-3886] merging instance 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[3]' (FDRE_1) to 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[4]'
INFO: [Synth 8-3886] merging instance 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[4]' (FDRE_1) to 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[5]'
INFO: [Synth 8-3886] merging instance 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[5]' (FDRE_1) to 'PmodJSTK_Int/SPI_Ctrl/sndData_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PmodJSTK_Int/SPI_Ctrl/sndData_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/y_delta_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pg/y_delta_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'pg/y_delta_reg_reg[2]' (FDCE) to 'pg/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'pg/y_delta_reg_reg[3]' (FDCE) to 'pg/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'pg/y_delta_reg_reg[4]' (FDCE) to 'pg/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'pg/y_delta_reg_reg[5]' (FDCE) to 'pg/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'pg/y_delta_reg_reg[6]' (FDCE) to 'pg/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'pg/y_delta_reg_reg[7]' (FDCE) to 'pg/y_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'pg/y_delta_reg_reg[8]' (FDCE) to 'pg/y_delta_reg_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/x_delta_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\pg/x_delta_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'pg/x_delta_reg_reg[2]' (FDCE) to 'pg/x_delta_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/x_delta_reg_reg[3]' (FDCE) to 'pg/x_delta_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'pg/x_delta_reg_reg[4]' (FDCE) to 'pg/x_delta_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'pg/x_delta_reg_reg[5]' (FDCE) to 'pg/x_delta_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'pg/x_delta_reg_reg[6]' (FDCE) to 'pg/x_delta_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'pg/x_delta_reg_reg[7]' (FDCE) to 'pg/x_delta_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'pg/x_delta_reg_reg[8]' (FDCE) to 'pg/x_delta_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[0]' (FDE) to 'rgb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[1]' (FDE) to 'rgb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[2]' (FDE) to 'rgb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[3]' (FDE) to 'rgb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[4]' (FDE) to 'rgb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[5]' (FDE) to 'rgb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[6]' (FDE) to 'rgb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[7]' (FDE) to 'rgb_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[8]' (FDE) to 'rgb_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[9]' (FDE) to 'rgb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'rgb_reg_reg[10]' (FDE) to 'rgb_reg_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rgb_reg_reg[11] )
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Int/rSR_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Int/rSR_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Int/rSR_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Int/rSR_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Int/rSR_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[39]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[38]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[37]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[36]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[35]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[34]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[33]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[32]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/tmpSR_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[39]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[38]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[37]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[36]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[35]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[34]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[33]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[32]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/DOUT_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (PmodJSTK_Int/SPI_Ctrl/sndData_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pg/y_delta_reg_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pg/y_delta_reg_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pg/y_delta_reg_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pg/x_delta_reg_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pg/x_delta_reg_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (pg/x_delta_reg_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (rgb_reg_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnU/r1_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnU/r2_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnU/r3_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnD/r1_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnD/r2_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (btnD/r3_reg) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 799.980 ; gain = 487.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 799.980 ; gain = 487.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 810.711 ; gain = 498.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 811.520 ; gain = 499.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 811.520 ; gain = 499.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 811.520 ; gain = 499.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 811.520 ; gain = 499.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 811.520 ; gain = 499.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 811.520 ; gain = 499.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 811.520 ; gain = 499.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | btReset/r3_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     6|
|3     |LUT1   |     2|
|4     |LUT2   |    22|
|5     |LUT3   |    38|
|6     |LUT4   |    22|
|7     |LUT5   |    22|
|8     |LUT6   |    22|
|9     |SRL16E |     1|
|10    |FDCE   |    44|
|11    |FDRE   |    68|
|12    |FDR_1  |     6|
|13    |FDSE   |     1|
|14    |FDS_1  |     1|
|15    |IBUF   |     5|
|16    |OBUF   |    20|
+------+-------+------+

Report Instance Areas: 
+------+----------------+----------+------+
|      |Instance        |Module    |Cells |
+------+----------------+----------+------+
|1     |top             |          |   282|
|2     |  PmodJSTK_Int  |PmodJSTK  |   114|
|3     |    SPI_Ctrl    |spiCtrl   |    44|
|4     |    SPI_Int     |SPImode0  |    43|
|5     |    SerialClock |clk66kHZ  |    27|
|6     |  btReset       |debouncer |     2|
|7     |  genSndRec     |clk5Hz    |    63|
|8     |  vga           |VGAdriver |    76|
+------+----------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 811.520 ; gain = 499.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 95 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 811.520 ; gain = 163.207
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 811.520 ; gain = 499.008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  FDR_1 => FDRE (inverted pins: C): 6 instances
  FDS_1 => FDSE (inverted pins: C): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 99 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 811.520 ; gain = 512.043
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Benji/BENJI SCHOOL/UCLA UNDERGRAD/116L/Final Project/CSM152A_Lab4/final_project/final_project.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 811.520 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec  5 02:05:25 2023...
