$date
	Fri May 15 01:13:59 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module stff_tb $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ clrn $end
$var reg 1 % prn $end
$var reg 1 & t $end
$scope module g $end
$var wire 1 # clk $end
$var wire 1 $ clrn $end
$var wire 1 % prn $end
$var wire 1 & t $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var wire 1 ' lna2 $end
$var wire 1 ( lna1 $end
$scope module dl $end
$var wire 1 # clk $end
$var wire 1 $ clrn $end
$var wire 1 % prn $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var wire 1 ' lna2 $end
$var wire 1 ( lna1 $end
$var wire 1 ) d $end
$var wire 1 * c $end
$scope module first_three_nand $end
$var wire 1 $ b $end
$var wire 1 # c $end
$var wire 1 + d $end
$var wire 1 * z $end
$var wire 1 ( a $end
$upscope $end
$scope module fourth_three_nand $end
$var wire 1 $ b $end
$var wire 1 , d $end
$var wire 1 ! z $end
$var wire 1 ) c $end
$var wire 1 " a $end
$upscope $end
$scope module second_three_nand $end
$var wire 1 % b $end
$var wire 1 # c $end
$var wire 1 - d $end
$var wire 1 ) z $end
$var wire 1 ' a $end
$upscope $end
$scope module third_three_nand $end
$var wire 1 * a $end
$var wire 1 % b $end
$var wire 1 ! c $end
$var wire 1 . d $end
$var wire 1 " z $end
$upscope $end
$upscope $end
$scope module tl $end
$var wire 1 $ clrn $end
$var wire 1 / nclk $end
$var wire 1 % prn $end
$var wire 1 " q $end
$var wire 1 ! qn $end
$var wire 1 & t $end
$var wire 1 ' lna2 $end
$var wire 1 ( lna1 $end
$var wire 1 0 b $end
$var wire 1 1 a $end
$scope module first_four_nand $end
$var wire 1 ! a $end
$var wire 1 & b $end
$var wire 1 / c $end
$var wire 1 $ d $end
$var wire 1 2 e $end
$var wire 1 3 f $end
$var wire 1 1 z $end
$upscope $end
$scope module first_three_nand $end
$var wire 1 1 a $end
$var wire 1 % b $end
$var wire 1 4 d $end
$var wire 1 ( z $end
$var wire 1 ' c $end
$upscope $end
$scope module second_four_nand $end
$var wire 1 % a $end
$var wire 1 / b $end
$var wire 1 & c $end
$var wire 1 " d $end
$var wire 1 5 e $end
$var wire 1 6 f $end
$var wire 1 0 z $end
$upscope $end
$scope module second_three_nand $end
$var wire 1 ( a $end
$var wire 1 $ b $end
$var wire 1 0 c $end
$var wire 1 7 d $end
$var wire 1 ' z $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
06
05
14
03
12
11
10
0/
1.
1-
0,
0+
1*
0)
0(
1'
1&
1%
0$
1#
0"
1!
$end
#1
0-
0'
17
1+
1(
04
01
13
15
1/
1)
0#
1$
#2
02
0!
14
16
1,
11
1"
03
05
0.
0/
0*
1#
#3
13
15
1.
1/
1*
06
0#
0&
#4
03
05
0.
0/
0*
1#
#5
07
0+
0(
1-
1'
00
13
15
1.
1/
1*
16
0#
1&
#6
06
0,
10
0"
12
03
05
1!
0/
0)
1#
#7
0-
0'
17
1+
1(
04
01
13
15
1/
1)
0#
#8
02
0!
14
16
1,
11
1"
03
05
0.
0/
0*
1#
#9
07
0+
0(
1-
1'
00
13
15
1.
1/
1*
0#
#10
06
0,
10
0"
12
03
05
1!
0/
0)
1#
#11
0-
0'
17
1+
1(
04
01
13
15
1/
1)
0#
#12
02
0!
14
16
1,
11
1"
03
05
0.
0/
0*
1#
#13
07
0+
0(
1-
1'
00
13
15
1.
1/
1*
0#
#14
06
0,
10
0"
12
03
05
1!
0/
0)
1#
#15
13
15
1/
1)
02
0#
0&
#16
03
05
0/
0)
1#
#17
0-
0'
17
1+
1(
04
01
13
15
1/
1)
12
0#
1&
#18
02
0!
14
16
1,
11
1"
03
05
0.
0/
0*
1#
#19
07
0+
0(
1-
1'
00
13
15
1.
1/
1*
0#
#20
06
0,
10
0"
12
03
05
1!
0/
0)
1#
#21
0-
0'
17
1+
1(
04
01
13
15
1/
1)
0#
#22
02
0!
14
16
1,
11
1"
03
05
0.
0/
0*
1#
#23
07
0+
0(
1-
1'
00
13
15
1.
1/
1*
0#
