$date
	Mon Oct 27 14:26:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_cbf2 $end
$var wire 1 ! cpu_clk $end
$var wire 1 " cpu_reset $end
$var wire 16 # io_a [15:0] $end
$var wire 1 $ cpu_wr_n $end
$var wire 1 % cpu_rfsh_n $end
$var wire 1 & cpu_rd_n $end
$var wire 1 ' cpu_mreq_n $end
$var wire 1 ( cpu_m1_n $end
$var wire 1 ) cpu_iorq_n $end
$var wire 1 * cpu_halt_n $end
$var wire 8 + cpu_do [7:0] $end
$var wire 8 , cpu_di [7:0] $end
$var wire 1 - cpu_busak_n $end
$var wire 16 . cpu_a [15:0] $end
$var reg 1 / FAIL $end
$var reg 1 0 i_clk $end
$var reg 1 1 i_reset_btn $end
$var reg 8 2 io_o [7:0] $end
$var reg 8 3 mem_o [7:0] $end
$scope module cpu $end
$var wire 1 4 busrq_n $end
$var wire 1 5 cen $end
$var wire 1 ! clk $end
$var wire 8 6 di [7:0] $end
$var wire 1 7 int_n $end
$var wire 1 8 nmi_n $end
$var wire 1 " reset $end
$var wire 1 9 wait_n $end
$var wire 1 : write $end
$var wire 7 ; tstate [6:0] $end
$var wire 1 % rfsh_n $end
$var wire 1 < no_read $end
$var wire 7 = mcycle [6:0] $end
$var wire 1 ( m1_n $end
$var wire 1 > iorq $end
$var wire 1 ? intcycle_n $end
$var wire 1 * halt_n $end
$var wire 8 @ dout [7:0] $end
$var wire 1 - busak_n $end
$var wire 16 A A [15:0] $end
$var reg 8 B di_reg [7:0] $end
$var reg 1 ) iorq_n $end
$var reg 1 ' mreq_n $end
$var reg 1 & rd_n $end
$var reg 1 $ wr_n $end
$scope module core $end
$var wire 1 C T_Res $end
$var wire 1 4 busrq_n $end
$var wire 1 5 cen $end
$var wire 1 ! clk $end
$var wire 8 D di [7:0] $end
$var wire 8 E dinst [7:0] $end
$var wire 1 7 int_n $end
$var wire 1 8 nmi_n $end
$var wire 1 " reset $end
$var wire 1 % rfsh_n $end
$var wire 1 9 wait_n $end
$var wire 1 : write $end
$var wire 3 F tstates [2:0] $end
$var wire 1 < no_read $end
$var wire 3 G mcycles_d [2:0] $end
$var wire 1 H iorq_i $end
$var wire 3 I Special_LD [2:0] $end
$var wire 4 J Set_BusB_To [3:0] $end
$var wire 4 K Set_BusA_To [3:0] $end
$var wire 3 L Set_Addr_To [2:0] $end
$var wire 1 M SetEI $end
$var wire 1 N SetDI $end
$var wire 1 O Save_ALU $end
$var wire 1 P RstP $end
$var wire 16 Q RegBusC [15:0] $end
$var wire 16 R RegBusB [15:0] $end
$var wire 16 S RegBusA [15:0] $end
$var wire 1 T Read_To_Reg $end
$var wire 1 U Read_To_Acc $end
$var wire 1 V PreserveC $end
$var wire 2 W Prefix [1:0] $end
$var wire 1 X LDZ $end
$var wire 1 Y LDW $end
$var wire 1 Z LDSPHL $end
$var wire 1 [ JumpXY $end
$var wire 1 \ JumpE $end
$var wire 1 ] Jump $end
$var wire 1 ^ Inc_WZ $end
$var wire 1 _ Inc_PC $end
$var wire 4 ` IncDec_16 [3:0] $end
$var wire 1 a I_SCF $end
$var wire 1 b I_RRD $end
$var wire 1 c I_RLD $end
$var wire 1 d I_RETN $end
$var wire 1 e I_INRC $end
$var wire 1 f I_DJNZ $end
$var wire 1 g I_CPL $end
$var wire 1 h I_CCF $end
$var wire 1 i I_BTR $end
$var wire 1 j I_BT $end
$var wire 1 k I_BC $end
$var wire 2 l IMode [1:0] $end
$var wire 1 m Halt $end
$var wire 8 n F_Out [7:0] $end
$var wire 1 o Extra_Reg_Save $end
$var wire 1 p ExchangeRp $end
$var wire 1 q ExchangeRS $end
$var wire 1 r ExchangeDH $end
$var wire 1 s ExchangeAF $end
$var wire 1 t Call $end
$var wire 1 u Arith16 $end
$var wire 8 v ALU_Q [7:0] $end
$var wire 4 w ALU_Op [3:0] $end
$var parameter 32 x Flag_C $end
$var parameter 32 y Flag_H $end
$var parameter 32 z Flag_N $end
$var parameter 32 { Flag_P $end
$var parameter 32 | Flag_S $end
$var parameter 32 } Flag_X $end
$var parameter 32 ~ Flag_Y $end
$var parameter 32 !" Flag_Z $end
$var parameter 3 "" aBC $end
$var parameter 3 #" aDE $end
$var parameter 3 $" aIOA $end
$var parameter 3 %" aNone $end
$var parameter 3 &" aSP $end
$var parameter 3 '" aXY $end
$var parameter 3 (" aZI $end
$var reg 16 )" A [15:0] $end
$var reg 8 *" ACC [7:0] $end
$var reg 4 +" ALU_Op_r [3:0] $end
$var reg 8 ," Ap [7:0] $end
$var reg 1 -" Arith16_r $end
$var reg 1 ." Auto_Wait $end
$var reg 1 /" Auto_Wait_t1 $end
$var reg 1 0" Auto_Wait_t2 $end
$var reg 1 1" BTR_r $end
$var reg 8 2" BusA [7:0] $end
$var reg 8 3" BusB [7:0] $end
$var reg 8 4" DI_Reg [7:0] $end
$var reg 8 5" F [7:0] $end
$var reg 8 6" Fp [7:0] $end
$var reg 16 7" HaltPC [15:0] $end
$var reg 8 8" I [7:0] $end
$var reg 16 9" ID16 [15:0] $end
$var reg 8 :" IR [7:0] $end
$var reg 2 ;" ISet [1:0] $end
$var reg 2 <" IStatus [1:0] $end
$var reg 1 =" IncDecZ $end
$var reg 1 >" IntCycle $end
$var reg 1 ?" IntE $end
$var reg 1 @" NMICycle $end
$var reg 1 A" NextIs_XY_Fetch $end
$var reg 1 B" No_BTR $end
$var reg 1 C" Oldnmi_n $end
$var reg 16 D" PC [15:0] $end
$var reg 16 E" PC16 [15:0] $end
$var reg 16 F" PC16_B [15:0] $end
$var reg 3 G" Pre_XY_F_M [2:0] $end
$var reg 1 H" PreserveC_r $end
$var reg 8 I" R [7:0] $end
$var reg 5 J" Read_To_Reg_r [4:0] $end
$var reg 3 K" RegAddrA [2:0] $end
$var reg 3 L" RegAddrA_r [2:0] $end
$var reg 3 M" RegAddrB [2:0] $end
$var reg 3 N" RegAddrB_r [2:0] $end
$var reg 3 O" RegAddrC [2:0] $end
$var reg 16 P" RegBusA_r [15:0] $end
$var reg 8 Q" RegCopy [7:0] $end
$var reg 8 R" RegDIH [7:0] $end
$var reg 8 S" RegDIL [7:0] $end
$var reg 16 T" SP [15:0] $end
$var reg 16 U" SP16 [15:0] $end
$var reg 16 V" SP16_A [15:0] $end
$var reg 16 W" SP16_B [15:0] $end
$var reg 1 X" Save_ALU_r $end
$var reg 8 Y" Save_Mux [7:0] $end
$var reg 1 Z" SetEI_r $end
$var reg 16 [" TmpAddr [15:0] $end
$var reg 1 \" XY_Ind $end
$var reg 2 ]" XY_State [1:0] $end
$var reg 1 ^" Z16_r $end
$var reg 1 - busak_n $end
$var reg 8 _" dout [7:0] $end
$var reg 1 * halt_n $end
$var reg 1 ? intcycle_n $end
$var reg 1 > iorq $end
$var reg 1 ( m1_n $end
$var reg 7 `" mc [6:0] $end
$var reg 7 a" mcycle [6:0] $end
$var reg 3 b" mcycles [2:0] $end
$var reg 1 c" rfsh_n_r $end
$var reg 1 d" stop $end
$var reg 7 e" ts [6:0] $end
$var reg 7 f" tstate [6:0] $end
$var reg 1 g" Alternate $end
$var reg 1 h" BusAck $end
$var reg 1 i" BusReq_s $end
$var reg 1 j" ClkEn $end
$var reg 1 k" Halt_FF $end
$var reg 1 l" INT_s $end
$var reg 1 m" IntE_FF1 $end
$var reg 1 n" IntE_FF2 $end
$var reg 1 o" NMI_s $end
$var reg 1 p" RegWEH $end
$var reg 1 q" RegWEL $end
$var reg 1 r" last_mcycle $end
$var reg 1 s" last_tstate $end
$scope function mcyc_to_number $end
$var reg 7 t" mcyc [6:0] $end
$upscope $end
$scope function number_to_bitvec $end
$var reg 3 u" num [2:0] $end
$upscope $end
$scope module i_alu $end
$var wire 4 v" ALU_Op [3:0] $end
$var wire 1 -" Arith16 $end
$var wire 8 w" BusA [7:0] $end
$var wire 8 x" BusB [7:0] $end
$var wire 8 y" BusC [7:0] $end
$var wire 8 z" F_In [7:0] $end
$var wire 6 {" IR [5:0] $end
$var wire 2 |" ISet [1:0] $end
$var wire 1 \" XY_Ind $end
$var wire 1 ^" Z16 $end
$var parameter 32 }" Flag_C $end
$var parameter 32 ~" Flag_H $end
$var parameter 32 !# Flag_N $end
$var parameter 32 "# Flag_P $end
$var parameter 32 ## Flag_S $end
$var parameter 32 $# Flag_X $end
$var parameter 32 %# Flag_Y $end
$var parameter 32 &# Flag_Z $end
$var reg 8 '# BitMask [7:0] $end
$var reg 1 (# Carry7_v $end
$var reg 1 )# Carry_v $end
$var reg 9 *# DAA_Q [8:0] $end
$var reg 8 +# F_Out [7:0] $end
$var reg 1 ,# HalfCarry_v $end
$var reg 1 -# OverFlow_v $end
$var reg 8 .# Q [7:0] $end
$var reg 8 /# Q_t [7:0] $end
$var reg 8 0# Q_v [7:0] $end
$var reg 1 1# UseCarry $end
$scope function AddSub1 $end
$var reg 1 2# A $end
$var reg 1 3# B $end
$var reg 1 4# Carry_In $end
$var reg 1 5# Sub $end
$upscope $end
$scope function AddSub3 $end
$var reg 3 6# A [2:0] $end
$var reg 3 7# B [2:0] $end
$var reg 1 8# Carry_In $end
$var reg 1 9# Sub $end
$upscope $end
$scope function AddSub4 $end
$var reg 4 :# A [3:0] $end
$var reg 4 ;# B [3:0] $end
$var reg 1 <# Carry_In $end
$var reg 1 =# Sub $end
$upscope $end
$upscope $end
$scope module mcode $end
$var wire 8 ># F [7:0] $end
$var wire 1 >" INTCycle $end
$var wire 8 ?# IR [7:0] $end
$var wire 2 @# ISet [1:0] $end
$var wire 7 A# MCycle [6:0] $end
$var wire 1 @" NMICycle $end
$var wire 1 \" XY_Ind $end
$var wire 3 B# w_cc [2:0] $end
$var wire 1 C# f_cc_true $end
$var wire 3 D# SSS [2:0] $end
$var wire 2 E# DPAIR [1:0] $end
$var wire 3 F# DDD [2:0] $end
$var parameter 32 G# Flag_C $end
$var parameter 32 H# Flag_H $end
$var parameter 32 I# Flag_N $end
$var parameter 32 J# Flag_P $end
$var parameter 32 K# Flag_S $end
$var parameter 32 L# Flag_X $end
$var parameter 32 M# Flag_Y $end
$var parameter 32 N# Flag_Z $end
$var parameter 3 O# aBC $end
$var parameter 3 P# aDE $end
$var parameter 3 Q# aIOA $end
$var parameter 3 R# aNone $end
$var parameter 3 S# aSP $end
$var parameter 3 T# aXY $end
$var parameter 3 U# aZI $end
$var reg 4 V# ALU_Op [3:0] $end
$var reg 1 u Arith16 $end
$var reg 1 t Call $end
$var reg 1 s ExchangeAF $end
$var reg 1 r ExchangeDH $end
$var reg 1 q ExchangeRS $end
$var reg 1 p ExchangeRp $end
$var reg 1 o Extra_Reg_Save $end
$var reg 1 m Halt $end
$var reg 2 W# IMode [1:0] $end
$var reg 1 H IORQ $end
$var reg 1 k I_BC $end
$var reg 1 j I_BT $end
$var reg 1 i I_BTR $end
$var reg 1 h I_CCF $end
$var reg 1 g I_CPL $end
$var reg 1 f I_DJNZ $end
$var reg 1 e I_INRC $end
$var reg 1 d I_RETN $end
$var reg 1 c I_RLD $end
$var reg 1 b I_RRD $end
$var reg 1 a I_SCF $end
$var reg 4 X# IncDec_16 [3:0] $end
$var reg 1 _ Inc_PC $end
$var reg 1 ^ Inc_WZ $end
$var reg 1 ] Jump $end
$var reg 1 \ JumpE $end
$var reg 1 [ JumpXY $end
$var reg 1 Z LDSPHL $end
$var reg 1 Y LDW $end
$var reg 1 X LDZ $end
$var reg 3 Y# MCycles [2:0] $end
$var reg 1 < NoRead $end
$var reg 2 Z# Prefix [1:0] $end
$var reg 1 V PreserveC $end
$var reg 1 U Read_To_Acc $end
$var reg 1 T Read_To_Reg $end
$var reg 1 P RstP $end
$var reg 1 O Save_ALU $end
$var reg 1 N SetDI $end
$var reg 1 M SetEI $end
$var reg 3 [# Set_Addr_To [2:0] $end
$var reg 4 \# Set_BusA_To [3:0] $end
$var reg 4 ]# Set_BusB_To [3:0] $end
$var reg 3 ^# Special_LD [2:0] $end
$var reg 3 _# TStates [2:0] $end
$var reg 1 : Write $end
$scope begin default_ed_block $end
$upscope $end
$scope begin handle_prefixes $end
$upscope $end
$upscope $end
$scope module regs $end
$var wire 3 `# AddrA [2:0] $end
$var wire 3 a# AddrB [2:0] $end
$var wire 3 b# AddrC [2:0] $end
$var wire 8 c# B [7:0] $end
$var wire 8 d# C [7:0] $end
$var wire 1 j" CEN $end
$var wire 8 e# D [7:0] $end
$var wire 8 f# DIH [7:0] $end
$var wire 8 g# DIL [7:0] $end
$var wire 8 h# DOAH [7:0] $end
$var wire 8 i# DOAL [7:0] $end
$var wire 8 j# DOBH [7:0] $end
$var wire 8 k# DOBL [7:0] $end
$var wire 8 l# DOCH [7:0] $end
$var wire 8 m# DOCL [7:0] $end
$var wire 8 n# E [7:0] $end
$var wire 8 o# H [7:0] $end
$var wire 8 p# L [7:0] $end
$var wire 1 p" WEH $end
$var wire 1 q" WEL $end
$var wire 1 ! clk $end
$var wire 16 q# IY [15:0] $end
$var wire 16 r# IX [15:0] $end
$var wire 16 s# HLp [15:0] $end
$var wire 16 t# HL [15:0] $end
$var wire 16 u# DEp [15:0] $end
$var wire 16 v# DE [15:0] $end
$var wire 16 w# BCp [15:0] $end
$var wire 16 x# BC [15:0] $end
$upscope $end
$scope begin sync_inputs $end
$upscope $end
$upscope $end
$upscope $end
$scope task ASSERT $end
$var reg 1 y# HaltFF $end
$var reg 8 z# I [7:0] $end
$var reg 2 {# IFF [1:0] $end
$var reg 2 |# IM [1:0] $end
$var reg 8 }# R [7:0] $end
$var reg 192 ~# REGS [191:0] $end
$var reg 1 !$ alt $end
$upscope $end
$scope task ASSERTMEM $end
$var reg 16 "$ addr [15:0] $end
$var reg 8 #$ expected [7:0] $end
$upscope $end
$scope task RESULT $end
$upscope $end
$scope task SETFAIL $end
$upscope $end
$scope task SETMEM $end
$var reg 16 $$ addr [15:0] $end
$var reg 8 %$ value [7:0] $end
$upscope $end
$scope task SETUP $end
$var reg 1 &$ HaltFF $end
$var reg 8 '$ I [7:0] $end
$var reg 2 ($ IFF [1:0] $end
$var reg 2 )$ IM [1:0] $end
$var reg 8 *$ R [7:0] $end
$var reg 192 +$ REGS [191:0] $end
$var reg 1 ,$ alt $end
$upscope $end
$scope task TESTCASE $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110 U#
b10 T#
b101 S#
b111 R#
b100 Q#
b1 P#
b0 O#
b110 N#
b101 M#
b11 L#
b111 K#
b10 J#
b1 I#
b100 H#
b0 G#
b110 &#
b101 %#
b11 $#
b111 ##
b10 "#
b1 !#
b100 ~"
b0 }"
b110 ("
b10 '"
b101 &"
b111 %"
b100 $"
b1 #"
b0 ""
b110 !"
b101 ~
b11 }
b111 |
b10 {
b1 z
b100 y
b0 x
$end
#0
$dumpvars
x,$
bx +$
bx *$
bx )$
bx ($
bx '$
x&$
bx %$
bx $$
bx #$
bx "$
x!$
bx ~#
bx }#
bx |#
bx {#
bx z#
xy#
bx x#
bx w#
bx v#
bx u#
bx t#
bx s#
bx r#
bx q#
bx p#
bx o#
bx n#
bx m#
bx l#
bx k#
bx j#
bx i#
bx h#
bx g#
bx f#
bx e#
bx d#
bx c#
bx b#
bx a#
bx `#
bx _#
bx ^#
bx ]#
bx \#
bx [#
bx Z#
bx Y#
bx X#
bx W#
bx V#
bx F#
bx E#
bx D#
xC#
bx B#
bx A#
bx @#
bx ?#
bx >#
x=#
x<#
bx ;#
bx :#
x9#
x8#
bx 7#
bx 6#
x5#
x4#
x3#
x2#
x1#
bx 0#
bx /#
bx .#
x-#
x,#
bx +#
bx *#
x)#
x(#
bx '#
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
1j"
0i"
0h"
0g"
bx f"
bx e"
xd"
1c"
bx b"
bx a"
bx `"
bx _"
x^"
bx ]"
x\"
bx ["
xZ"
bx Y"
xX"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
xH"
bx G"
bx F"
bx E"
bx D"
xC"
xB"
0A"
x@"
x?"
x>"
x="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
x1"
x0"
x/"
x."
x-"
bx ,"
bx +"
bx *"
bx )"
bx w
bx v
xu
xt
xs
xr
xq
xp
xo
bx n
xm
bx l
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
bx `
x_
x^
x]
x\
x[
xZ
xY
xX
bx W
xV
xU
xT
bx S
bx R
bx Q
xP
xO
xN
xM
bx L
bx K
bx J
bx I
xH
bx G
bx F
bx E
bx D
0C
bx B
bx A
bx @
x?
x>
bx =
x<
bx ;
x:
19
18
17
bx 6
15
14
bx 3
bx 2
11
00
0/
bx .
x-
bx ,
bx +
x*
1)
x(
1'
1&
1%
1$
b10000xxxxxxxx #
1"
0!
$end
#5
0d"
0>
0:
0<
0m
b11 l
b11 W#
0M
0N
0e
0b
0c
0i
0k
0j
0d
0a
0h
0g
0f
0q
0s
0p
0r
b0 I
b0 ^#
0Z
0Y
0X
0P
0t
0[
0\
0]
b111 L
b111 [#
0H
0u
0V
0O
b0 w
b0 V#
b0 K
b0 \#
b0 J
b0 ]#
0o
0T
0U
b0 `
b0 X#
0^
0_
b100 F
b100 _#
b1 G
b1 Y#
0C#
b0 v
b0 .#
b0 /#
b0 S"
b0 g#
b0 R"
b0 f#
0-#
0)#
02#
03#
05#
04#
0(#
b0 6#
b0 7#
09#
08#
0,#
b0 0#
b0 :#
b0 ;#
0=#
0<#
01#
b1 '#
b1000000 n
b1000000 +#
b0 {"
b0 W
b0 Z#
b0 B#
b0 F#
b0 D#
b0 E#
b0 y"
b1000000000000 #
b0 U"
b1 E"
b1 W"
b1111111111111111 V"
b1 F"
b0 Y"
b0xx M"
b0xx a#
b0xx K"
b0xx `#
0."
0?"
1?
1-
1*
b0 4"
b1 ;
b1 e"
b1 =
b1 `"
b0xx O"
b0xx b#
b0xx N"
b0xx L"
b0 2"
b0 w"
b0 3"
b0 x"
0C"
0\"
0H"
0X"
b0 +"
b0 v"
0^"
01"
0-"
b0 J"
b1111111111111111 T"
b0 I"
b0 8"
b11111111 6"
b11111111 ,"
b11111111 5"
b11111111 z"
b11111111 >#
b11111111 *"
b0 +
b0 @
b0 _"
b0 b"
b0 <"
b0 ]"
b0 ;"
b0 |"
b0 @#
b0 :"
b0 ?#
b0 ["
b0 .
b0 A
b0 )"
b0 7"
b0 D"
0Z"
1(
00"
0/"
0B"
0>"
0@"
b0 G"
b1 f"
b1 a"
b1 A#
b0 B
b0 D
1!
10
#10
0!
00
#15
bx v
bx .#
bx0xxxx0x n
bx0xxxx0x +#
bx /#
x-#
x)#
x2#
x3#
x4#
x(#
bx 6#
bx 7#
x8#
x,#
bx 0#
bx :#
bx ;#
b0 M"
b0 a#
b0 K"
b0 `#
bx 2"
bx w"
bx 3"
bx x"
b11 O"
b11 b#
b0 N"
b0 L"
1!
10
#20
0!
00
#25
1!
10
#30
0!
00
0"
01
#35
b11000100 v
b11000100 .#
b11000100 /#
1-#
0)#
02#
03#
14#
1(#
b110 6#
b110 7#
08#
0,#
b11000100 0#
b10 :#
b10 ;#
b10 ;
b10 e"
1r"
b1100010 2"
b1100010 w"
b1100010 3"
b1100010 x"
b110001001011010 P"
1C"
0(
b10 f"
b1 b"
1C#
b1 U"
b110001001011011 9"
b0 V"
b10000100 n
b10000100 +#
1!
10
b11100100 %$
b1001100000011001 $$
b0 T"
b0 q#
b0 m#
b0 Q
b0 l#
b0 r#
b0 s#
b0 u#
b0 w#
b11001 p#
b10011000 o#
b1001100000011001 t#
b10000010 n#
b10101111 e#
b1010111110000010 v#
b1011010 i#
b1011010 k#
b1011010 d#
b110001001011010 S
b1100010 h#
b110001001011010 R
b1100010 j#
b1100010 c#
b110001001011010 x#
b0 6"
b0 ,"
b0 5"
b0 z"
b0 >#
b11110000 *"
0,$
0&$
b0 )$
b0 ($
b0 *$
b0 '$
b111100000000000001100010010110101010111110000010100110000001100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 +$
#40
b11001011 ,
b11001011 6
b11001011 E
b11001011 3
0!
00
#45
b100 ;
b100 e"
b1100010 +
b1100010 @
b1100010 _"
b100 f"
0'
0&
1!
10
#50
0!
00
#55
b1 w
b1 V#
b11001011 S"
b11001011 g#
b11001011 R"
b11001011 f#
b11001011 Y"
b10000100 n
b10000100 +#
b11000100 /#
b10 '#
0C#
b11001011 4"
b1000 ;
b1000 e"
b1011 {"
b1 W
b1 Z#
b1 B#
b1 F#
b11 D#
b1111111111001011 U"
b10 E"
b1111111111001011 W"
b11001011 B
b11001011 D
1'
1&
b1000 f"
1(
0%
0c"
b11001011 :"
b11001011 ?#
b1 D"
b1 I"
1!
10
#60
0!
00
#65
b1 U"
b1 W"
b10000 ;
b10000 e"
1C
1s"
b10000 f"
0'
1!
10
#70
0!
00
#75
b10 ;
b10 e"
0C
0s"
b10000100 n
b10000100 +#
b11000100 /#
11#
b1000000000001 #
1'
0(
b10 f"
1%
1c"
b1 +"
b1 v"
b1 .
b1 A
b1 )"
1!
10
#80
b11110010 ,
b11110010 6
b11110010 E
b11110010 3
0!
00
#85
b10000100 n
b10000100 +#
b11000100 /#
01#
b100 ;
b100 e"
b0 +"
b0 v"
b100 f"
0'
0&
1!
10
#90
0!
00
#95
1O
1T
b10 J
b10 ]#
b10 K
b10 \#
b1010 w
b1010 V#
1C#
b11110010 S"
b11110010 g#
b11110010 R"
b11110010 f#
b11110010 Y"
b1000000 '#
b11110010 4"
b1000 ;
b1000 e"
b10000100 n
b10000100 +#
b11000100 /#
b110010 {"
b0 W
b0 Z#
b110 B#
b110 F#
b10 D#
b11 E#
b1111111111110010 U"
b11 E"
b1111111111110010 W"
b11110010 B
b11110010 D
1'
1&
b1000 f"
1(
0%
0c"
b1 ;"
b1 |"
b1 @#
b11110010 :"
b11110010 ?#
b10 D"
b1 7"
b10 I"
1!
10
#100
0!
00
#105
b1 U"
b1010111110000011 9"
b1 W"
b10000 ;
b10000 e"
b10101111 j#
b1010111110000010 R
b10000010 k#
b1 M"
b1 a#
b10101111 h#
b1010111110000010 S
b10000010 i#
b1 K"
b1 `#
1C
1s"
b1 N"
b1 L"
b10000 f"
0'
1!
10
#110
0!
00
#115
b10 ;
b10 e"
b11101111 S"
b11101111 g#
b11101111 R"
b11101111 f#
0C
0s"
b11101111 v
b11101111 .#
b0 n
b0 +#
b11101111 /#
0-#
1)#
12#
13#
15#
b10 6#
b10 7#
19#
18#
1,#
b0 0#
b1111 :#
b1111 ;#
1=#
1<#
1p"
b11101111 Y"
b1000000000010 #
b10101111 2"
b10101111 w"
b10101111 3"
b10101111 x"
b1010111110000010 P"
1'
0(
b10 f"
1%
1c"
b10010 J"
b1010 +"
b1010 v"
1X"
b10 .
b10 A
b10 )"
1!
10
#120
bx ,
bx 6
bx E
bx 3
0!
00
#125
b11110010 S"
b11110010 g#
b11110010 R"
b11110010 f#
b11110010 Y"
b1011110 v
b1011110 .#
b11101 n
b11101 +#
b1011110 /#
1-#
05#
04#
0(#
09#
b1011110 0#
0=#
0<#
b110001001011011 9"
b100 ;
b100 e"
0p"
b1011010 i#
b0 K"
b0 `#
b110001001011010 S
b1100010 h#
b1110111110000010 R
b11101111 j#
b11101111 e#
b1110111110000010 v#
b10101111 +
b10101111 @
b10101111 _"
b0 J"
0X"
b0 +"
b0 v"
b100 f"
0'
0&
1!
10
#130
0!
00
#135
1p
0O
b0xxx w
b0xxx V#
b0xxx K
b0xxx \#
b0xxx J
b0xxx ]#
1T
b11101111 S"
b11101111 g#
b11101111 R"
b11101111 f#
b1010001 v
b1010001 .#
b11101111 Y"
b1110111110000011 9"
xC#
0-#
02#
14#
1(#
b110 6#
b110 7#
b1010001 0#
b10 :#
b10000000 '#
bx 4"
b1000 ;
b1000 e"
b11101111 h#
b1110111110000010 S
b10000010 i#
b1 K"
b1 `#
b10001 n
b10001 +#
b1010001 /#
bx {"
bx B#
bx F#
bx D#
bx E#
bx U"
b100 E"
bx W"
b1100010 2"
b1100010 w"
b11101111 3"
b11101111 x"
b110001001011010 P"
bx B
bx D
1'
1&
b1000 f"
1(
0%
0c"
b0 ;"
b0 |"
b0 @#
bx :"
bx ?#
b11 D"
b10 7"
b11 I"
1!
10
0!$
0y#
b0 |#
b0 {#
b10 }#
b0 z#
b111100000000000001100010010110101110111110000010100110000001100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 ~#
