\hypertarget{group___r_t_c___interrupts___definitions}{}\doxysection{Interrupts Definitions}
\label{group___r_t_c___interrupts___definitions}\index{Interrupts Definitions@{Interrupts Definitions}}
Collaboration diagram for Interrupts Definitions\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_t_c___interrupts___definitions_gabcfefb2f22cb8ca65113c2c13d0e0640}{RTC\+\_\+\+IT\+\_\+\+OW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e23d339e15dbf883dbedb054cd1706}{RTC\+\_\+\+CRH\+\_\+\+OWIE}}
\item 
\#define \mbox{\hyperlink{group___r_t_c___interrupts___definitions_ga0ba352559e4eb6a5430e1254851a0dfb}{RTC\+\_\+\+IT\+\_\+\+ALRA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990a6b449f70249a1a4baf19f64617d9}{RTC\+\_\+\+CRH\+\_\+\+ALRIE}}
\item 
\#define \mbox{\hyperlink{group___r_t_c___interrupts___definitions_ga960bccbc10da872549cf52c03dd342f1}{RTC\+\_\+\+IT\+\_\+\+SEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dd52d261f99a969d9841a4426152b85}{RTC\+\_\+\+CRH\+\_\+\+SECIE}}
\item 
\#define \mbox{\hyperlink{group___r_t_c___interrupts___definitions_gaae1bc95e46b6951e45c4d857a6701a8a}{RTC\+\_\+\+IT\+\_\+\+TAMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38baaf48576f4b3ab209369e04d468ad}{BKP\+\_\+\+CSR\+\_\+\+TPIE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_t_c___interrupts___definitions_ga0ba352559e4eb6a5430e1254851a0dfb}\label{group___r_t_c___interrupts___definitions_ga0ba352559e4eb6a5430e1254851a0dfb}} 
\index{Interrupts Definitions@{Interrupts Definitions}!RTC\_IT\_ALRA@{RTC\_IT\_ALRA}}
\index{RTC\_IT\_ALRA@{RTC\_IT\_ALRA}!Interrupts Definitions@{Interrupts Definitions}}
\doxysubsubsection{\texorpdfstring{RTC\_IT\_ALRA}{RTC\_IT\_ALRA}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+IT\+\_\+\+ALRA~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990a6b449f70249a1a4baf19f64617d9}{RTC\+\_\+\+CRH\+\_\+\+ALRIE}}}

Alarm interrupt \mbox{\Hypertarget{group___r_t_c___interrupts___definitions_gabcfefb2f22cb8ca65113c2c13d0e0640}\label{group___r_t_c___interrupts___definitions_gabcfefb2f22cb8ca65113c2c13d0e0640}} 
\index{Interrupts Definitions@{Interrupts Definitions}!RTC\_IT\_OW@{RTC\_IT\_OW}}
\index{RTC\_IT\_OW@{RTC\_IT\_OW}!Interrupts Definitions@{Interrupts Definitions}}
\doxysubsubsection{\texorpdfstring{RTC\_IT\_OW}{RTC\_IT\_OW}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+IT\+\_\+\+OW~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e23d339e15dbf883dbedb054cd1706}{RTC\+\_\+\+CRH\+\_\+\+OWIE}}}

Overflow interrupt \mbox{\Hypertarget{group___r_t_c___interrupts___definitions_ga960bccbc10da872549cf52c03dd342f1}\label{group___r_t_c___interrupts___definitions_ga960bccbc10da872549cf52c03dd342f1}} 
\index{Interrupts Definitions@{Interrupts Definitions}!RTC\_IT\_SEC@{RTC\_IT\_SEC}}
\index{RTC\_IT\_SEC@{RTC\_IT\_SEC}!Interrupts Definitions@{Interrupts Definitions}}
\doxysubsubsection{\texorpdfstring{RTC\_IT\_SEC}{RTC\_IT\_SEC}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+IT\+\_\+\+SEC~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dd52d261f99a969d9841a4426152b85}{RTC\+\_\+\+CRH\+\_\+\+SECIE}}}

Second interrupt \mbox{\Hypertarget{group___r_t_c___interrupts___definitions_gaae1bc95e46b6951e45c4d857a6701a8a}\label{group___r_t_c___interrupts___definitions_gaae1bc95e46b6951e45c4d857a6701a8a}} 
\index{Interrupts Definitions@{Interrupts Definitions}!RTC\_IT\_TAMP1@{RTC\_IT\_TAMP1}}
\index{RTC\_IT\_TAMP1@{RTC\_IT\_TAMP1}!Interrupts Definitions@{Interrupts Definitions}}
\doxysubsubsection{\texorpdfstring{RTC\_IT\_TAMP1}{RTC\_IT\_TAMP1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+IT\+\_\+\+TAMP1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38baaf48576f4b3ab209369e04d468ad}{BKP\+\_\+\+CSR\+\_\+\+TPIE}}}

TAMPER Pin interrupt enable 