// Seed: 8053917
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_10 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd6
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  inout tri0 id_1;
  assign id_1 = 1;
  logic id_3;
  logic [id_2 : -1] id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_1,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4
  );
endmodule
