
*** Running vivado
    with args -log Mem_Subsys_Full_Interg.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mem_Subsys_Full_Interg.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Mem_Subsys_Full_Interg.tcl -notrace
Command: synth_design -top Mem_Subsys_Full_Interg -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11496 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 388.828 ; gain = 98.016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mem_Subsys_Full_Interg' [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/new/Mem_Subsys_Full_Interg.vhd:39]
	Parameter data_size bound to: 16 - type: integer 
	Parameter reg_size bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'control_logic' [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/new/control_logic.vhd:52]
	Parameter data_size bound to: 16 - type: integer 
	Parameter param_REG_size bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_bits' [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bits.vhd:21]
	Parameter data_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_bits' (1#1) [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bits.vhd:21]
INFO: [Synth 8-638] synthesizing module 'reg_bits__parameterized0' [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bits.vhd:21]
	Parameter data_size bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_bits__parameterized0' (1#1) [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bits.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'control_logic' (2#1) [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/new/control_logic.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Param_Datapath' [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Param_Datapath/Param_Datapath/Param_Datapath.srcs/sources_1/new/Param_Datapath.vhd:70]
	Parameter data_size bound to: 16 - type: integer 
	Parameter reg_size bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_bank' [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd:29]
	Parameter data_size bound to: 16 - type: integer 
	Parameter reg_size bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reg_bits__parameterized1' [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bits.vhd:21]
	Parameter data_size bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_bits__parameterized1' (2#1) [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bits.vhd:21]
WARNING: [Synth 8-3848] Net int_data_in_reg0 in module/entity reg_bank does not have driver. [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'reg_bank' (3#1) [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Parameterizable_ALU' [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/Parameterizable_ALU.srcs/sources_1/new/Parameterizable_ALU.vhd:25]
	Parameter Data_Size bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Parameterizable_ALU' (4#1) [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/Parameterizable_ALU.srcs/sources_1/new/Parameterizable_ALU.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Param_Datapath' (5#1) [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Param_Datapath/Param_Datapath/Param_Datapath.srcs/sources_1/new/Param_Datapath.vhd:70]
INFO: [Synth 8-638] synthesizing module 'Dual_Port_Mem' [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/new/Dual_Port_Mem.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Dual_Port_Mem' (6#1) [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/new/Dual_Port_Mem.vhd:28]
INFO: [Synth 8-638] synthesizing module 'Mem_Manag_Unit' [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/new/Mem_Manag_Unit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mem_Manag_Unit' (7#1) [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/new/Mem_Manag_Unit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mem_Subsys_Full_Interg' (8#1) [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/new/Mem_Subsys_Full_Interg.vhd:39]
WARNING: [Synth 8-3331] design Param_Datapath has unconnected port OEN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 441.395 ; gain = 150.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Reg0:DATA_IN[15] to constant 0 [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin Reg0:DATA_IN[14] to constant 0 [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin Reg0:DATA_IN[13] to constant 0 [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin Reg0:DATA_IN[12] to constant 0 [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin Reg0:DATA_IN[11] to constant 0 [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin Reg0:DATA_IN[10] to constant 0 [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin Reg0:DATA_IN[9] to constant 0 [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin Reg0:DATA_IN[8] to constant 0 [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin Reg0:DATA_IN[7] to constant 0 [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin Reg0:DATA_IN[6] to constant 0 [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin Reg0:DATA_IN[5] to constant 0 [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin Reg0:DATA_IN[4] to constant 0 [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin Reg0:DATA_IN[3] to constant 0 [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin Reg0:DATA_IN[2] to constant 0 [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin Reg0:DATA_IN[1] to constant 0 [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd:45]
WARNING: [Synth 8-3295] tying undriven pin Reg0:DATA_IN[0] to constant 0 [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/sources_1/imports/Digital Design/Parameterizable_ALU/parameterizable_register_bank/parameterizable_register_bank.srcs/sources_1/new/reg_bank.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 441.395 ; gain = 150.582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/constrs_1/new/CPU_Output_LEDS.xdc]
Finished Parsing XDC File [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/constrs_1/new/CPU_Output_LEDS.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.srcs/constrs_1/new/CPU_Output_LEDS.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Mem_Subsys_Full_Interg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Mem_Subsys_Full_Interg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 818.016 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 818.016 ; gain = 527.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 818.016 ; gain = 527.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 818.016 ; gain = 527.203
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Flags" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Flags" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 818.016 ; gain = 527.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 33    
	                8 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 67    
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reg_bits 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module reg_bits__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module control_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module reg_bits__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module reg_bank 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
Module Parameterizable_ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Param_Datapath 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module Mem_Manag_Unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "DATAPATH/ALU_Parameterizable/Flags" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DATAPATH/ALU_Parameterizable/Flags" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[7] )
WARNING: [Synth 8-3332] Sequential element (DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[15]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[14]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[13]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[12]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[11]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[10]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[9]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[8]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[7]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[6]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[5]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[4]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[3]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[2]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[1]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (DATAPATH/Reg_Bank/Reg0/DATA_OUT_reg[0]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (Output_reg/DATA_OUT_reg[7]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (Output_reg/DATA_OUT_reg[6]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (Output_reg/DATA_OUT_reg[5]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (Output_reg/DATA_OUT_reg[4]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (Output_reg/DATA_OUT_reg[3]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (Output_reg/DATA_OUT_reg[2]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (Output_reg/DATA_OUT_reg[1]) is unused and will be removed from module Mem_Subsys_Full_Interg.
WARNING: [Synth 8-3332] Sequential element (Output_reg/DATA_OUT_reg[0]) is unused and will be removed from module Mem_Subsys_Full_Interg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 818.016 ; gain = 527.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------+--------------------------+-----------+----------------------+------------------+
|Module Name            | RTL Object               | Inference | Size (Depth x Width) | Primitives       | 
+-----------------------+--------------------------+-----------+----------------------+------------------+
|Mem_Subsys_Full_Interg | Dual_Port_RAM/my_ram_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+-----------------------+--------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 838.605 ; gain = 547.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 971.340 ; gain = 680.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-----------------------+--------------------------+-----------+----------------------+------------------+
|Module Name            | RTL Object               | Inference | Size (Depth x Width) | Primitives       | 
+-----------------------+--------------------------+-----------+----------------------+------------------+
|Mem_Subsys_Full_Interg | Dual_Port_RAM/my_ram_reg | Implied   | 128 x 32             | RAM128X1D x 32   | 
+-----------------------+--------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 972.355 ; gain = 681.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 972.355 ; gain = 681.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 972.355 ; gain = 681.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 972.355 ; gain = 681.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 972.355 ; gain = 681.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 972.355 ; gain = 681.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 972.355 ; gain = 681.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    26|
|3     |LUT1      |    89|
|4     |LUT2      |   226|
|5     |LUT3      |    92|
|6     |LUT4      |    34|
|7     |LUT5      |   120|
|8     |LUT6      |   914|
|9     |MUXF7     |     1|
|10    |RAM128X1D |    32|
|11    |FDRE      |   544|
|12    |IBUF      |     3|
|13    |OBUF      |     8|
+------+----------+------+

Report Instance Areas: 
+------+------------------------+----------------------------+------+
|      |Instance                |Module                      |Cells |
+------+------------------------+----------------------------+------+
|1     |top                     |                            |  2090|
|2     |  Control_Logic         |control_logic               |   870|
|3     |    INSTR_REG           |reg_bits__parameterized0    |   849|
|4     |    PC                  |reg_bits                    |    19|
|5     |  DATAPATH              |Param_Datapath              |  1136|
|6     |    ALU_Parameterizable |Parameterizable_ALU         |    25|
|7     |    Reg_Bank            |reg_bank                    |  1111|
|8     |      \REG[10].one_bit  |reg_bits__parameterized1_0  |    48|
|9     |      \REG[11].one_bit  |reg_bits__parameterized1_1  |    16|
|10    |      \REG[12].one_bit  |reg_bits__parameterized1_2  |    16|
|11    |      \REG[13].one_bit  |reg_bits__parameterized1_3  |    80|
|12    |      \REG[14].one_bit  |reg_bits__parameterized1_4  |    16|
|13    |      \REG[15].one_bit  |reg_bits__parameterized1_5  |    16|
|14    |      \REG[16].one_bit  |reg_bits__parameterized1_6  |    48|
|15    |      \REG[17].one_bit  |reg_bits__parameterized1_7  |    16|
|16    |      \REG[18].one_bit  |reg_bits__parameterized1_8  |    16|
|17    |      \REG[19].one_bit  |reg_bits__parameterized1_9  |    48|
|18    |      \REG[1].one_bit   |reg_bits__parameterized1_10 |    48|
|19    |      \REG[20].one_bit  |reg_bits__parameterized1_11 |    16|
|20    |      \REG[21].one_bit  |reg_bits__parameterized1_12 |    16|
|21    |      \REG[22].one_bit  |reg_bits__parameterized1_13 |    48|
|22    |      \REG[23].one_bit  |reg_bits__parameterized1_14 |    16|
|23    |      \REG[24].one_bit  |reg_bits__parameterized1_15 |    16|
|24    |      \REG[25].one_bit  |reg_bits__parameterized1_16 |    48|
|25    |      \REG[26].one_bit  |reg_bits__parameterized1_17 |    16|
|26    |      \REG[27].one_bit  |reg_bits__parameterized1_18 |    16|
|27    |      \REG[28].one_bit  |reg_bits__parameterized1_19 |    48|
|28    |      \REG[29].one_bit  |reg_bits__parameterized1_20 |    16|
|29    |      \REG[2].one_bit   |reg_bits__parameterized1_21 |    16|
|30    |      \REG[30].one_bit  |reg_bits__parameterized1_22 |    16|
|31    |      \REG[31].one_bit  |reg_bits__parameterized1_23 |   279|
|32    |      \REG[3].one_bit   |reg_bits__parameterized1_24 |    16|
|33    |      \REG[4].one_bit   |reg_bits__parameterized1_25 |    48|
|34    |      \REG[5].one_bit   |reg_bits__parameterized1_26 |    16|
|35    |      \REG[6].one_bit   |reg_bits__parameterized1_27 |    16|
|36    |      \REG[7].one_bit   |reg_bits__parameterized1_28 |    48|
|37    |      \REG[8].one_bit   |reg_bits__parameterized1_29 |    16|
|38    |      \REG[9].one_bit   |reg_bits__parameterized1_30 |    16|
|39    |  Dual_Port_RAM         |Dual_Port_Mem               |    64|
|40    |  Output_reg            |reg_bits__parameterized1    |     8|
+------+------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 972.355 ; gain = 681.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:10 . Memory (MB): peak = 972.355 ; gain = 304.922
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 972.355 ; gain = 681.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 972.355 ; gain = 694.754
INFO: [Common 17-1381] The checkpoint 'D:/MSc_DSE/AUTUMN_TERM/Digital Design/Lab/Group project/CPU_Final/Mem_subsyst_ full_interg.runs/synth_1/Mem_Subsys_Full_Interg.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Mem_Subsys_Full_Interg_utilization_synth.rpt -pb Mem_Subsys_Full_Interg_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 972.355 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 24 17:34:36 2020...
