{
  "module_name": "lpasscorecc-sc7280.c",
  "hash_id": "65edd746c7ed582aa5a7c5a89bda6a1552b58d79ebd4d86677fcca58fd937ae2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/lpasscorecc-sc7280.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/err.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pm_clock.h>\n#include <linux/pm_runtime.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,lpasscorecc-sc7280.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"common.h\"\n#include \"gdsc.h\"\n\nenum {\n\tP_BI_TCXO,\n\tP_LPASS_CORE_CC_DIG_PLL_OUT_MAIN,\n\tP_LPASS_CORE_CC_DIG_PLL_OUT_MAIN_DIV_CLK_SRC,\n\tP_LPASS_CORE_CC_DIG_PLL_OUT_ODD,\n};\n\nstatic const struct pll_vco lucid_vco[] = {\n\t{ 249600000, 2000000000, 0 },\n};\n\n \nstatic const struct alpha_pll_config lpass_core_cc_dig_pll_config = {\n\t.l = 0x20,\n\t.alpha = 0x0,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002261,\n\t.config_ctl_hi1_val = 0xB2923BBC,\n\t.user_ctl_val = 0x00005100,\n\t.user_ctl_hi_val = 0x00050805,\n\t.user_ctl_hi1_val = 0x00000000,\n};\n\nstatic struct clk_alpha_pll lpass_core_cc_dig_pll = {\n\t.offset = 0x1000,\n\t.vco_table = lucid_vco,\n\t.num_vco = ARRAY_SIZE(lucid_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"lpass_core_cc_dig_pll\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = 0,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_lpass_core_cc_dig_pll_out_odd[] = {\n\t{ 0x5, 5 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv lpass_core_cc_dig_pll_out_odd = {\n\t.offset = 0x1000,\n\t.post_div_shift = 12,\n\t.post_div_table = post_div_table_lpass_core_cc_dig_pll_out_odd,\n\t.num_post_div = ARRAY_SIZE(post_div_table_lpass_core_cc_dig_pll_out_odd),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"lpass_core_cc_dig_pll_out_odd\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&lpass_core_cc_dig_pll.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_ops,\n\t},\n};\n\nstatic struct clk_regmap_div lpass_core_cc_dig_pll_out_main_div_clk_src = {\n\t.reg = 0x1054,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"lpass_core_cc_dig_pll_out_main_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&lpass_core_cc_dig_pll.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\n\nstatic const struct parent_map lpass_core_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_LPASS_CORE_CC_DIG_PLL_OUT_ODD, 5 },\n};\n\nstatic const struct clk_parent_data lpass_core_cc_parent_data_0[] = {\n\t{ .index = 0 },\n\t{ .hw = &lpass_core_cc_dig_pll_out_odd.clkr.hw },\n};\n\nstatic const struct parent_map lpass_core_cc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_LPASS_CORE_CC_DIG_PLL_OUT_MAIN, 1 },\n\t{ P_LPASS_CORE_CC_DIG_PLL_OUT_MAIN_DIV_CLK_SRC, 2 },\n};\n\nstatic const struct clk_parent_data lpass_core_cc_parent_data_ao_2[] = {\n\t{ .index = 1 },\n\t{ .hw = &lpass_core_cc_dig_pll.clkr.hw },\n\t{ .hw = &lpass_core_cc_dig_pll_out_main_div_clk_src.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_lpass_core_cc_core_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(51200000, P_LPASS_CORE_CC_DIG_PLL_OUT_MAIN_DIV_CLK_SRC, 6, 0, 0),\n\tF(102400000, P_LPASS_CORE_CC_DIG_PLL_OUT_MAIN_DIV_CLK_SRC, 3, 0, 0),\n\tF(204800000, P_LPASS_CORE_CC_DIG_PLL_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 lpass_core_cc_core_clk_src = {\n\t.cmd_rcgr = 0x1d000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = lpass_core_cc_parent_map_2,\n\t.freq_tbl = ftbl_lpass_core_cc_core_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"lpass_core_cc_core_clk_src\",\n\t\t.parent_data = lpass_core_cc_parent_data_ao_2,\n\t\t.num_parents = ARRAY_SIZE(lpass_core_cc_parent_data_ao_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_lpass_core_cc_ext_if0_clk_src[] = {\n\tF(256000, P_LPASS_CORE_CC_DIG_PLL_OUT_ODD, 15, 1, 32),\n\tF(512000, P_LPASS_CORE_CC_DIG_PLL_OUT_ODD, 15, 1, 16),\n\tF(768000, P_LPASS_CORE_CC_DIG_PLL_OUT_ODD, 10, 1, 16),\n\tF(1024000, P_LPASS_CORE_CC_DIG_PLL_OUT_ODD, 15, 1, 8),\n\tF(1536000, P_LPASS_CORE_CC_DIG_PLL_OUT_ODD, 10, 1, 8),\n\tF(2048000, P_LPASS_CORE_CC_DIG_PLL_OUT_ODD, 15, 1, 4),\n\tF(3072000, P_LPASS_CORE_CC_DIG_PLL_OUT_ODD, 10, 1, 4),\n\tF(4096000, P_LPASS_CORE_CC_DIG_PLL_OUT_ODD, 15, 1, 2),\n\tF(6144000, P_LPASS_CORE_CC_DIG_PLL_OUT_ODD, 10, 1, 2),\n\tF(8192000, P_LPASS_CORE_CC_DIG_PLL_OUT_ODD, 15, 0, 0),\n\tF(9600000, P_BI_TCXO, 2, 0, 0),\n\tF(12288000, P_LPASS_CORE_CC_DIG_PLL_OUT_ODD, 10, 0, 0),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(24576000, P_LPASS_CORE_CC_DIG_PLL_OUT_ODD, 5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 lpass_core_cc_ext_if0_clk_src = {\n\t.cmd_rcgr = 0x10000,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = lpass_core_cc_parent_map_0,\n\t.freq_tbl = ftbl_lpass_core_cc_ext_if0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"lpass_core_cc_ext_if0_clk_src\",\n\t\t.parent_data = lpass_core_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(lpass_core_cc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 lpass_core_cc_ext_if1_clk_src = {\n\t.cmd_rcgr = 0x11000,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = lpass_core_cc_parent_map_0,\n\t.freq_tbl = ftbl_lpass_core_cc_ext_if0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"lpass_core_cc_ext_if1_clk_src\",\n\t\t.parent_data = lpass_core_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(lpass_core_cc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 lpass_core_cc_ext_mclk0_clk_src = {\n\t.cmd_rcgr = 0x20000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = lpass_core_cc_parent_map_0,\n\t.freq_tbl = ftbl_lpass_core_cc_ext_if0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data){\n\t\t.name = \"lpass_core_cc_ext_mclk0_clk_src\",\n\t\t.parent_data = lpass_core_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(lpass_core_cc_parent_data_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch lpass_core_cc_core_clk = {\n\t.halt_reg = 0x1f000,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x1f000,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x1f000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_core_cc_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&lpass_core_cc_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_core_cc_ext_if0_ibit_clk = {\n\t.halt_reg = 0x10018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x10018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_core_cc_ext_if0_ibit_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&lpass_core_cc_ext_if0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_core_cc_ext_if1_ibit_clk = {\n\t.halt_reg = 0x11018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x11018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_core_cc_ext_if1_ibit_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&lpass_core_cc_ext_if1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_core_cc_lpm_core_clk = {\n\t.halt_reg = 0x1e000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1e000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_core_cc_lpm_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&lpass_core_cc_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_core_cc_lpm_mem0_core_clk = {\n\t.halt_reg = 0x1e004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1e004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_core_cc_lpm_mem0_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&lpass_core_cc_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_core_cc_ext_mclk0_clk = {\n\t.halt_reg = 0x20014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_core_cc_ext_mclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&lpass_core_cc_ext_mclk0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch lpass_core_cc_sysnoc_mport_core_clk = {\n\t.halt_reg = 0x23000,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x23000,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x23000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data){\n\t\t\t.name = \"lpass_core_cc_sysnoc_mport_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&lpass_core_cc_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc lpass_core_cc_lpass_core_hm_gdsc = {\n\t.gdscr = 0x0,\n\t.pd = {\n\t\t.name = \"lpass_core_cc_lpass_core_hm_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct clk_regmap *lpass_core_cc_sc7280_clocks[] = {\n\t[LPASS_CORE_CC_CORE_CLK] = &lpass_core_cc_core_clk.clkr,\n\t[LPASS_CORE_CC_CORE_CLK_SRC] = &lpass_core_cc_core_clk_src.clkr,\n\t[LPASS_CORE_CC_DIG_PLL] = &lpass_core_cc_dig_pll.clkr,\n\t[LPASS_CORE_CC_DIG_PLL_OUT_MAIN_DIV_CLK_SRC] =\n\t\t&lpass_core_cc_dig_pll_out_main_div_clk_src.clkr,\n\t[LPASS_CORE_CC_DIG_PLL_OUT_ODD] = &lpass_core_cc_dig_pll_out_odd.clkr,\n\t[LPASS_CORE_CC_EXT_IF0_CLK_SRC] = &lpass_core_cc_ext_if0_clk_src.clkr,\n\t[LPASS_CORE_CC_EXT_IF0_IBIT_CLK] = &lpass_core_cc_ext_if0_ibit_clk.clkr,\n\t[LPASS_CORE_CC_EXT_IF1_CLK_SRC] = &lpass_core_cc_ext_if1_clk_src.clkr,\n\t[LPASS_CORE_CC_EXT_IF1_IBIT_CLK] = &lpass_core_cc_ext_if1_ibit_clk.clkr,\n\t[LPASS_CORE_CC_LPM_CORE_CLK] = &lpass_core_cc_lpm_core_clk.clkr,\n\t[LPASS_CORE_CC_LPM_MEM0_CORE_CLK] = &lpass_core_cc_lpm_mem0_core_clk.clkr,\n\t[LPASS_CORE_CC_SYSNOC_MPORT_CORE_CLK] = &lpass_core_cc_sysnoc_mport_core_clk.clkr,\n\t[LPASS_CORE_CC_EXT_MCLK0_CLK] = &lpass_core_cc_ext_mclk0_clk.clkr,\n\t[LPASS_CORE_CC_EXT_MCLK0_CLK_SRC] = &lpass_core_cc_ext_mclk0_clk_src.clkr,\n};\n\nstatic struct regmap_config lpass_core_cc_sc7280_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.fast_io = true,\n};\n\nstatic const struct qcom_cc_desc lpass_core_cc_sc7280_desc = {\n\t.config = &lpass_core_cc_sc7280_regmap_config,\n\t.clks = lpass_core_cc_sc7280_clocks,\n\t.num_clks = ARRAY_SIZE(lpass_core_cc_sc7280_clocks),\n};\n\nstatic const struct of_device_id lpass_core_cc_sc7280_match_table[] = {\n\t{ .compatible = \"qcom,sc7280-lpasscorecc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, lpass_core_cc_sc7280_match_table);\n\nstatic struct gdsc *lpass_core_hm_sc7280_gdscs[] = {\n\t[LPASS_CORE_CC_LPASS_CORE_HM_GDSC] = &lpass_core_cc_lpass_core_hm_gdsc,\n};\n\nstatic const struct qcom_cc_desc lpass_core_hm_sc7280_desc = {\n\t.config = &lpass_core_cc_sc7280_regmap_config,\n\t.gdscs = lpass_core_hm_sc7280_gdscs,\n\t.num_gdscs = ARRAY_SIZE(lpass_core_hm_sc7280_gdscs),\n};\n\nstatic int lpass_core_cc_sc7280_probe(struct platform_device *pdev)\n{\n\tconst struct qcom_cc_desc *desc;\n\tstruct regmap *regmap;\n\n\tlpass_core_cc_sc7280_regmap_config.name = \"lpass_core_cc\";\n\tlpass_core_cc_sc7280_regmap_config.max_register = 0x4f004;\n\tdesc = &lpass_core_cc_sc7280_desc;\n\n\tregmap = qcom_cc_map(pdev, desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tclk_lucid_pll_configure(&lpass_core_cc_dig_pll, regmap, &lpass_core_cc_dig_pll_config);\n\n\treturn qcom_cc_really_probe(pdev, &lpass_core_cc_sc7280_desc, regmap);\n}\n\nstatic struct platform_driver lpass_core_cc_sc7280_driver = {\n\t.probe = lpass_core_cc_sc7280_probe,\n\t.driver = {\n\t\t.name = \"lpass_core_cc-sc7280\",\n\t\t.of_match_table = lpass_core_cc_sc7280_match_table,\n\t},\n};\n\nstatic int lpass_hm_core_probe(struct platform_device *pdev)\n{\n\tconst struct qcom_cc_desc *desc;\n\n\tlpass_core_cc_sc7280_regmap_config.name = \"lpass_hm_core\";\n\tlpass_core_cc_sc7280_regmap_config.max_register = 0x24;\n\tdesc = &lpass_core_hm_sc7280_desc;\n\n\treturn qcom_cc_probe_by_index(pdev, 0, desc);\n}\n\nstatic const struct of_device_id lpass_hm_sc7280_match_table[] = {\n\t{ .compatible = \"qcom,sc7280-lpasshm\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, lpass_hm_sc7280_match_table);\n\nstatic struct platform_driver lpass_hm_sc7280_driver = {\n\t.probe = lpass_hm_core_probe,\n\t.driver = {\n\t\t.name = \"lpass_hm-sc7280\",\n\t\t.of_match_table = lpass_hm_sc7280_match_table,\n\t},\n};\n\nstatic int __init lpass_core_cc_sc7280_init(void)\n{\n\tint ret;\n\n\tret = platform_driver_register(&lpass_hm_sc7280_driver);\n\tif (ret)\n\t\treturn ret;\n\n\treturn platform_driver_register(&lpass_core_cc_sc7280_driver);\n}\nsubsys_initcall(lpass_core_cc_sc7280_init);\n\nstatic void __exit lpass_core_cc_sc7280_exit(void)\n{\n\tplatform_driver_unregister(&lpass_core_cc_sc7280_driver);\n\tplatform_driver_unregister(&lpass_hm_sc7280_driver);\n}\nmodule_exit(lpass_core_cc_sc7280_exit);\n\nMODULE_DESCRIPTION(\"QTI LPASS_CORE_CC SC7280 Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}