{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712555053680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712555053680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  8 08:44:13 2024 " "Processing started: Mon Apr  8 08:44:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712555053680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555053680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Computer -c Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Computer -c Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555053680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712555054049 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712555054049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file temp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 temp " "Found entity 1: temp" {  } { { "temp.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/temp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extra modules/cputimer.sv 1 1 " "Found 1 design units, including 1 entities, in source file extra modules/cputimer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPUTimer " "Found entity 1: CPUTimer" {  } { { "extra modules/CPUTimer.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/extra modules/CPUTimer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/sv files/ps2bsy_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2/sv files/ps2bsy_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2bsy_detector " "Found entity 1: PS2bsy_detector" {  } { { "PS2/sv files/PS2bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/PS2bsy_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/ps2controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ps2/ps2controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PS2controller " "Found entity 1: PS2controller" {  } { { "PS2/PS2controller.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/PS2controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/sv files/seven_seg_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2/sv files/seven_seg_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_controller " "Found entity 1: seven_seg_controller" {  } { { "PS2/sv files/seven_seg_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/seven_seg_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/sv files/ps2_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2/sv files/ps2_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_controller " "Found entity 1: ps2_controller" {  } { { "PS2/sv files/ps2_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/ps2_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/sv files/break_code_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2/sv files/break_code_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 break_code_detector " "Found entity 1: break_code_detector" {  } { { "PS2/sv files/break_code_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/break_code_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/sv files/bsy_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/sv files/bsy_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bsy_detector " "Found entity 1: bsy_detector" {  } { { "UART/sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/mux12.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/mux12.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux12 " "Found entity 1: mux12" {  } { { "VGA/sv files/mux12.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/mux12.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA/VGA_controller.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprites.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprites.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sprites " "Found entity 1: sprites" {  } { { "VGA/sprites.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sprites.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/rgbmux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga/rgbmux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rgbMUX " "Found entity 1: rgbMUX" {  } { { "VGA/rgbMUX.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/rgbMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/xnor_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/xnor_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xnor_2 " "Found entity 1: xnor_2" {  } { { "VGA/sv files/xnor_2.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/xnor_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/vsync_cnt.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/vsync_cnt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vsync_cnt " "Found entity 1: vsync_cnt" {  } { { "VGA/sv files/vsync_cnt.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/vsync_cnt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/t_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/t_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_ff " "Found entity 1: t_ff" {  } { { "VGA/sv files/t_ff.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/t_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/sprite_rom_square.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/sprite_rom_square.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_ROM_square " "Found entity 1: sprite_ROM_square" {  } { { "VGA/sv files/sprite_ROM_square.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/sprite_ROM_square.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/sprite_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/sprite_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_MUX " "Found entity 1: sprite_MUX" {  } { { "VGA/sv files/sprite_MUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/sprite_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "VGA/sv files/selector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/rgb_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/rgb_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_controller " "Found entity 1: rgb_controller" {  } { { "VGA/sv files/rgb_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/rgb_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/pixel_offset_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/pixel_offset_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_offset_controller " "Found entity 1: pixel_offset_controller" {  } { { "VGA/sv files/pixel_offset_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/not4.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/not4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 not4 " "Found entity 1: not4" {  } { { "VGA/sv files/not4.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/not4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/hsync_cnt.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/hsync_cnt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hsync_cnt " "Found entity 1: hsync_cnt" {  } { { "VGA/sv files/hsync_cnt.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/hsync_cnt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/fine_clk_divn.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/fine_clk_divn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fine_clk_divN " "Found entity 1: fine_clk_divN" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sv files/clk_divn.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sv files/clk_divn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divN " "Found entity 1: clk_divN" {  } { { "VGA/sv files/clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/clk_divN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART/UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/instructionbuffer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uart/instructionbuffer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionBuffer " "Found entity 1: InstructionBuffer" {  } { { "UART/InstructionBuffer.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/sv files/uart_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/sv files/uart_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_controller " "Found entity 1: uart_controller" {  } { { "UART/sv files/uart_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/sv files/uart_clk_divn.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/sv files/uart_clk_divn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_clk_divN " "Found entity 1: uart_clk_divN" {  } { { "UART/sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061562 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/seven_seg_controller.sv C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/seven_seg_controller.sv " "File \"C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/seven_seg_controller.sv\" is a duplicate of already analyzed file \"C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/seven_seg_controller.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1712555061563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/sv files/seven_seg_controller.sv 0 0 " "Found 0 design units, including 0 entities, in source file uart/sv files/seven_seg_controller.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/sv files/pulse_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/sv files/pulse_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "UART/sv files/pulse_gen.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/pulse_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/sv files/intermediaryram.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/sv files/intermediaryram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 intermediaryRAM " "Found entity 1: intermediaryRAM" {  } { { "UART/sv files/intermediaryRAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/sv files/instructionram.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/sv files/instructionram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionRAM " "Found entity 1: instructionRAM" {  } { { "UART/sv files/instructionRAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/instructionRAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/sv files/debug_address_countern.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/sv files/debug_address_countern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debug_address_counterN " "Found entity 1: debug_address_counterN" {  } { { "UART/sv files/debug_address_counterN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/debug_address_counterN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/sv files/debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/sv files/debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "UART/sv files/debouncer.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/sv files/d_ffn.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/sv files/d_ffn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ffN " "Found entity 1: d_ffN" {  } { { "UART/sv files/d_ffN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/d_ffN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/testcircuit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu/testcircuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TestCircuit " "Found entity 1: TestCircuit" {  } { { "CPU/TestCircuit.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/TestCircuit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/memory.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu/memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "CPU/Memory.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/gpr_selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu/gpr_selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GPR_selector " "Found entity 1: GPR_selector" {  } { { "CPU/GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/GPR_selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU/CPU.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/testrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/testrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testROM " "Found entity 1: testROM" {  } { { "CPU/sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/testROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/systembus_muxn.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/systembus_muxn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 systemBus_muxN " "Found entity 1: systemBus_muxN" {  } { { "CPU/sv files/systemBus_muxN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/systemBus_muxN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/operand_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/operand_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 operand_MUX " "Found entity 1: operand_MUX" {  } { { "CPU/sv files/operand_MUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/operand_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/m_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/m_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_RAM " "Found entity 1: M_RAM" {  } { { "CPU/sv files/M_RAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/m_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/m_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_MUX " "Found entity 1: M_MUX" {  } { { "CPU/sv files/M_MUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/m_mmr_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/m_mmr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_mmr_selector " "Found entity 1: M_mmr_selector" {  } { { "CPU/sv files/M_mmr_selector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_mmr_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/m_mmr_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/m_mmr_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_mmr_MUX " "Found entity 1: M_mmr_MUX" {  } { { "CPU/sv files/M_mmr_MUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_mmr_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/m_mmr_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/m_mmr_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_mmr_DEMUX " "Found entity 1: M_mmr_DEMUX" {  } { { "CPU/sv files/M_mmr_DEMUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_mmr_DEMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/m_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/m_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_DEMUX " "Found entity 1: M_DEMUX" {  } { { "CPU/sv files/M_DEMUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_DEMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/m_addr_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/m_addr_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 M_addr_checker " "Found entity 1: M_addr_checker" {  } { { "CPU/sv files/M_addr_checker.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_addr_checker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/gpr_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/gpr_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPR_MUX " "Found entity 1: GPR_MUX" {  } { { "CPU/sv files/GPR_MUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/GPR_MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/gpr_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/gpr_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPR_DEMUX " "Found entity 1: GPR_DEMUX" {  } { { "CPU/sv files/GPR_DEMUX.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/GPR_DEMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/flags_setter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/flags_setter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flags_setter " "Found entity 1: flags_setter" {  } { { "CPU/sv files/flags_setter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/dest_reg_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/dest_reg_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dest_reg_selector " "Found entity 1: dest_reg_selector" {  } { { "CPU/sv files/dest_reg_selector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/dest_reg_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/cu_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/cu_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CU_logic " "Found entity 1: CU_logic" {  } { { "CPU/sv files/CU_logic.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/cu_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/cu_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CU_decoder " "Found entity 1: CU_decoder" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/cu_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/cu_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CU_counter " "Found entity 1: CU_counter" {  } { { "CPU/sv files/CU_counter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/cpu_regn.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/cpu_regn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_regN " "Found entity 1: CPU_regN" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/cpu_latchn.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/cpu_latchn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_latchN " "Found entity 1: CPU_latchN" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/conc32.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/conc32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conc32 " "Found entity 1: conc32" {  } { { "CPU/sv files/conc32.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/conc32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/sv files/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/sv files/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU/sv files/ALU.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/music_frequencies.bdf 1 1 " "Found 1 design units, including 1 entities, in source file audio/music_frequencies.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 music_frequencies " "Found entity 1: music_frequencies" {  } { { "Audio/music_frequencies.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/audiocontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file audio/audiocontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AudioController " "Found entity 1: AudioController" {  } { { "Audio/AudioController.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/AudioController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/sv files/special_key_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio/sv files/special_key_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 special_key_detector " "Found entity 1: special_key_detector" {  } { { "Audio/sv files/special_key_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/sv files/special_key_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/sv files/octave_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio/sv files/octave_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 octave_mux " "Found entity 1: octave_mux" {  } { { "Audio/sv files/octave_mux.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/sv files/octave_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/sv files/muxn.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio/sv files/muxn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxN " "Found entity 1: muxN" {  } { { "Audio/sv files/muxN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/sv files/muxN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/sv files/key_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio/sv files/key_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_detector " "Found entity 1: key_detector" {  } { { "Audio/sv files/key_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/sv files/key_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ps2_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/ps2_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_test " "Found entity 1: PS2_test" {  } { { "output_files/PS2_test.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/output_files/PS2_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712555061605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061605 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fine_clk_divN fine_clk_divN.sv(18) " "Verilog HDL Parameter Declaration warning at fine_clk_divN.sv(18): Parameter Declaration in module \"fine_clk_divN\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712555061607 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_clk_divN uart_clk_divN.sv(18) " "Verilog HDL Parameter Declaration warning at uart_clk_divN.sv(18): Parameter Declaration in module \"uart_clk_divN\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART/sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712555061607 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "testROM testROM.sv(8) " "Verilog HDL Parameter Declaration warning at testROM.sv(8): Parameter Declaration in module \"testROM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "CPU/sv files/testROM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/testROM.sv" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712555061608 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712555061656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:inst6 " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:inst6\"" {  } { { "TopLevel.bdf" "inst6" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 848 136 432 1008 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync_cnt VGA_controller:inst6\|hsync_cnt:inst1 " "Elaborating entity \"hsync_cnt\" for hierarchy \"VGA_controller:inst6\|hsync_cnt:inst1\"" {  } { { "VGA/VGA_controller.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { { 320 848 1008 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061684 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 hsync_cnt.sv(25) " "Verilog HDL assignment warning at hsync_cnt.sv(25): truncated value with size 32 to match size of target (11)" {  } { { "VGA/sv files/hsync_cnt.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/hsync_cnt.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061685 "|TopLevel|VGA_controller:inst6|hsync_cnt:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_ff VGA_controller:inst6\|t_ff:inst " "Elaborating entity \"t_ff\" for hierarchy \"VGA_controller:inst6\|t_ff:inst\"" {  } { { "VGA/VGA_controller.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { { 264 -528 -408 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync_cnt VGA_controller:inst6\|vsync_cnt:inst2 " "Elaborating entity \"vsync_cnt\" for hierarchy \"VGA_controller:inst6\|vsync_cnt:inst2\"" {  } { { "VGA/VGA_controller.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { { 456 848 1040 568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vsync_cnt.sv(27) " "Verilog HDL assignment warning at vsync_cnt.sv(27): truncated value with size 32 to match size of target (11)" {  } { { "VGA/sv files/vsync_cnt.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/vsync_cnt.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061687 "|TopLevel|VGA_controller:inst6|vsync_cnt:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_controller VGA_controller:inst6\|rgb_controller:inst4 " "Elaborating entity \"rgb_controller\" for hierarchy \"VGA_controller:inst6\|rgb_controller:inst4\"" {  } { { "VGA/VGA_controller.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { { 696 904 1096 840 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061687 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row_reg rgb_controller.sv(4) " "Verilog HDL or VHDL warning at rgb_controller.sv(4): object \"row_reg\" assigned a value but never read" {  } { { "VGA/sv files/rgb_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/rgb_controller.sv" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712555061688 "|TopLevel|VGA_controller:inst6|rgb_controller:inst4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "column_reg rgb_controller.sv(5) " "Verilog HDL or VHDL warning at rgb_controller.sv(5): object \"column_reg\" assigned a value but never read" {  } { { "VGA/sv files/rgb_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/rgb_controller.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712555061688 "|TopLevel|VGA_controller:inst6|rgb_controller:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xnor_2 VGA_controller:inst6\|xnor_2:inst5 " "Elaborating entity \"xnor_2\" for hierarchy \"VGA_controller:inst6\|xnor_2:inst5\"" {  } { { "VGA/VGA_controller.bdf" "inst5" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { { 760 680 792 840 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux12 VGA_controller:inst6\|mux12:inst8 " "Elaborating entity \"mux12\" for hierarchy \"VGA_controller:inst6\|mux12:inst8\"" {  } { { "VGA/VGA_controller.bdf" "inst8" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { { 728 424 584 840 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprites VGA_controller:inst6\|sprites:inst6 " "Elaborating entity \"sprites\" for hierarchy \"VGA_controller:inst6\|sprites:inst6\"" {  } { { "VGA/VGA_controller.bdf" "inst6" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { { 328 56 344 456 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_ROM_square VGA_controller:inst6\|sprites:inst6\|sprite_ROM_square:inst11 " "Elaborating entity \"sprite_ROM_square\" for hierarchy \"VGA_controller:inst6\|sprites:inst6\|sprite_ROM_square:inst11\"" {  } { { "VGA/sprites.bdf" "inst11" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sprites.bdf" { { 224 536 784 336 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgbMUX VGA_controller:inst6\|sprites:inst6\|rgbMUX:inst9 " "Elaborating entity \"rgbMUX\" for hierarchy \"VGA_controller:inst6\|sprites:inst6\|rgbMUX:inst9\"" {  } { { "VGA/sprites.bdf" "inst9" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sprites.bdf" { { 408 536 744 504 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_MUX VGA_controller:inst6\|sprites:inst6\|rgbMUX:inst9\|sprite_MUX:inst1 " "Elaborating entity \"sprite_MUX\" for hierarchy \"VGA_controller:inst6\|sprites:inst6\|rgbMUX:inst9\|sprite_MUX:inst1\"" {  } { { "VGA/rgbMUX.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/rgbMUX.bdf" { { 264 720 920 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector VGA_controller:inst6\|sprites:inst6\|rgbMUX:inst9\|selector:inst " "Elaborating entity \"selector\" for hierarchy \"VGA_controller:inst6\|sprites:inst6\|rgbMUX:inst9\|selector:inst\"" {  } { { "VGA/rgbMUX.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/rgbMUX.bdf" { { 368 432 568 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061693 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "selector.sv(18) " "Verilog HDL Casex/Casez warning at selector.sv(18): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "VGA/sv files/selector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/selector.sv" 18 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1712555061694 "|TopLevel|VGA_controller:inst6|sprites:inst6|rgbMUX:inst9|selector:inst"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "selector.sv(24) " "Verilog HDL Casex/Casez warning at selector.sv(24): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "VGA/sv files/selector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/selector.sv" 24 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1712555061694 "|TopLevel|VGA_controller:inst6|sprites:inst6|rgbMUX:inst9|selector:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ffN VGA_controller:inst6\|d_ffN:inst18 " "Elaborating entity \"d_ffN\" for hierarchy \"VGA_controller:inst6\|d_ffN:inst18\"" {  } { { "VGA/VGA_controller.bdf" "inst18" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { { 856 -488 -320 968 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_offset_controller VGA_controller:inst6\|pixel_offset_controller:inst7 " "Elaborating entity \"pixel_offset_controller\" for hierarchy \"VGA_controller:inst6\|pixel_offset_controller:inst7\"" {  } { { "VGA/VGA_controller.bdf" "inst7" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { { 760 -1144 -896 872 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pixel_offset_controller.sv(42) " "Verilog HDL assignment warning at pixel_offset_controller.sv(42): truncated value with size 32 to match size of target (11)" {  } { { "VGA/sv files/pixel_offset_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061697 "|TopLevel|VGA_controller:inst6|pixel_offset_controller:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pixel_offset_controller.sv(54) " "Verilog HDL assignment warning at pixel_offset_controller.sv(54): truncated value with size 32 to match size of target (11)" {  } { { "VGA/sv files/pixel_offset_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061697 "|TopLevel|VGA_controller:inst6|pixel_offset_controller:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pixel_offset_controller.sv(64) " "Verilog HDL assignment warning at pixel_offset_controller.sv(64): truncated value with size 32 to match size of target (11)" {  } { { "VGA/sv files/pixel_offset_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061697 "|TopLevel|VGA_controller:inst6|pixel_offset_controller:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pixel_offset_controller.sv(75) " "Verilog HDL assignment warning at pixel_offset_controller.sv(75): truncated value with size 32 to match size of target (11)" {  } { { "VGA/sv files/pixel_offset_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/pixel_offset_controller.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061697 "|TopLevel|VGA_controller:inst6|pixel_offset_controller:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divN VGA_controller:inst6\|clk_divN:inst15 " "Elaborating entity \"clk_divN\" for hierarchy \"VGA_controller:inst6\|clk_divN:inst15\"" {  } { { "VGA/VGA_controller.bdf" "inst15" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/VGA_controller.bdf" { { 456 -528 -376 536 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 clk_divN.sv(26) " "Verilog HDL assignment warning at clk_divN.sv(26): truncated value with size 32 to match size of target (18)" {  } { { "VGA/sv files/clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/clk_divN.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061698 "|TopLevel|VGA_controller:inst6|clk_divN:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU_regN:inst27 " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU_regN:inst27\"" {  } { { "TopLevel.bdf" "inst27" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 1096 -200 -32 1240 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061699 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CPU_regN.sv(45) " "Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (1)" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061699 "|TopLevel|CPU_regN:inst27"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555061699 "|TopLevel|CPU_regN:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:inst1 " "Elaborating entity \"Memory\" for hierarchy \"Memory:inst1\"" {  } { { "TopLevel.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 64 1184 1448 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_MUX Memory:inst1\|M_MUX:inst5 " "Elaborating entity \"M_MUX\" for hierarchy \"Memory:inst1\|M_MUX:inst5\"" {  } { { "CPU/Memory.bdf" "inst5" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf" { { 520 3024 3232 632 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionBuffer Memory:inst1\|InstructionBuffer:inst6 " "Elaborating entity \"InstructionBuffer\" for hierarchy \"Memory:inst1\|InstructionBuffer:inst6\"" {  } { { "CPU/Memory.bdf" "inst6" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf" { { 248 1976 2264 440 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061704 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "d_ffN inst11 " "Block or symbol \"d_ffN\" of instance \"inst11\" overlaps another block or symbol" {  } { { "UART/InstructionBuffer.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { { 512 296 464 624 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1712555061705 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "d_ffN inst14 " "Block or symbol \"d_ffN\" of instance \"inst14\" overlaps another block or symbol" {  } { { "UART/InstructionBuffer.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { { 664 296 464 776 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1712555061705 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "d_ffN inst15 " "Block or symbol \"d_ffN\" of instance \"inst15\" overlaps another block or symbol" {  } { { "UART/InstructionBuffer.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { { 512 584 752 624 "inst15" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1712555061705 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "d_ffN inst16 " "Block or symbol \"d_ffN\" of instance \"inst16\" overlaps another block or symbol" {  } { { "UART/InstructionBuffer.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { { 664 584 752 776 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1712555061705 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "debug_sw " "Pin \"debug_sw\" not connected" {  } { { "UART/InstructionBuffer.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { { 48 112 280 64 "debug_sw" "" } { 40 280 338 57 "debug_sw" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1712555061705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionRAM Memory:inst1\|InstructionBuffer:inst6\|instructionRAM:inst20 " "Elaborating entity \"instructionRAM\" for hierarchy \"Memory:inst1\|InstructionBuffer:inst6\|instructionRAM:inst20\"" {  } { { "UART/InstructionBuffer.bdf" "inst20" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { { 184 760 976 424 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intermediaryRAM Memory:inst1\|InstructionBuffer:inst6\|intermediaryRAM:inst1 " "Elaborating entity \"intermediaryRAM\" for hierarchy \"Memory:inst1\|InstructionBuffer:inst6\|intermediaryRAM:inst1\"" {  } { { "UART/InstructionBuffer.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { { 168 416 624 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061761 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_data_reg intermediaryRAM.sv(39) " "Verilog HDL or VHDL warning at intermediaryRAM.sv(39): object \"current_data_reg\" assigned a value but never read" {  } { { "UART/sv files/intermediaryRAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712555061762 "|TopLevel|Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_data_reg intermediaryRAM.sv(40) " "Verilog HDL or VHDL warning at intermediaryRAM.sv(40): object \"prev_data_reg\" assigned a value but never read" {  } { { "UART/sv files/intermediaryRAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712555061762 "|TopLevel|Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 intermediaryRAM.sv(95) " "Verilog HDL assignment warning at intermediaryRAM.sv(95): truncated value with size 32 to match size of target (12)" {  } { { "UART/sv files/intermediaryRAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061762 "|TopLevel|Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 intermediaryRAM.sv(129) " "Verilog HDL assignment warning at intermediaryRAM.sv(129): truncated value with size 32 to match size of target (12)" {  } { { "UART/sv files/intermediaryRAM.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/intermediaryRAM.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061762 "|TopLevel|Memory:inst1|InstructionBuffer:inst6|intermediaryRAM:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\"" {  } { { "UART/InstructionBuffer.bdf" "inst12" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { { 32 432 584 112 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061763 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(19) " "Verilog HDL assignment warning at fine_clk_divN.sv(19): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061763 "|TopLevel|Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061763 "|TopLevel|Memory:inst1|InstructionBuffer:inst6|fine_clk_divN:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ffN Memory:inst1\|InstructionBuffer:inst6\|d_ffN:inst16 " "Elaborating entity \"d_ffN\" for hierarchy \"Memory:inst1\|InstructionBuffer:inst6\|d_ffN:inst16\"" {  } { { "UART/InstructionBuffer.bdf" "inst16" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { { 664 584 752 776 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ffN Memory:inst1\|InstructionBuffer:inst6\|d_ffN:inst15 " "Elaborating entity \"d_ffN\" for hierarchy \"Memory:inst1\|InstructionBuffer:inst6\|d_ffN:inst15\"" {  } { { "UART/InstructionBuffer.bdf" "inst15" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/InstructionBuffer.bdf" { { 512 584 752 624 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_DEMUX Memory:inst1\|M_DEMUX:inst " "Elaborating entity \"M_DEMUX\" for hierarchy \"Memory:inst1\|M_DEMUX:inst\"" {  } { { "CPU/Memory.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf" { { 432 664 864 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_addr_checker Memory:inst1\|M_addr_checker:inst1 " "Elaborating entity \"M_addr_checker\" for hierarchy \"Memory:inst1\|M_addr_checker:inst1\"" {  } { { "CPU/Memory.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf" { { 592 664 856 704 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061767 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state M_addr_checker.sv(15) " "Verilog HDL or VHDL warning at M_addr_checker.sv(15): object \"state\" assigned a value but never read" {  } { { "CPU/sv files/M_addr_checker.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_addr_checker.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712555061768 "|TopLevel|Memory:inst1|M_addr_checker:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_mmr_MUX Memory:inst1\|M_mmr_MUX:inst40 " "Elaborating entity \"M_mmr_MUX\" for hierarchy \"Memory:inst1\|M_mmr_MUX:inst40\"" {  } { { "CPU/Memory.bdf" "inst40" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf" { { 504 2272 2480 776 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_mmr_selector Memory:inst1\|M_mmr_selector:inst10 " "Elaborating entity \"M_mmr_selector\" for hierarchy \"Memory:inst1\|M_mmr_selector:inst10\"" {  } { { "CPU/Memory.bdf" "inst10" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf" { { 864 1896 2072 944 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 7 M_mmr_selector.sv(13) " "Verilog HDL assignment warning at M_mmr_selector.sv(13): truncated value with size 12 to match size of target (7)" {  } { { "CPU/sv files/M_mmr_selector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/M_mmr_selector.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061770 "|TopLevel|Memory:inst1|M_mmr_selector:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_RAM Memory:inst1\|M_RAM:inst4 " "Elaborating entity \"M_RAM\" for hierarchy \"Memory:inst1\|M_RAM:inst4\"" {  } { { "CPU/Memory.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf" { { 1024 1896 2240 1136 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_mmr_DEMUX Memory:inst1\|M_mmr_DEMUX:inst38 " "Elaborating entity \"M_mmr_DEMUX\" for hierarchy \"Memory:inst1\|M_mmr_DEMUX:inst38\"" {  } { { "CPU/Memory.bdf" "inst38" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf" { { 504 1496 1704 776 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conc32 Memory:inst1\|conc32:inst2 " "Elaborating entity \"conc32\" for hierarchy \"Memory:inst1\|conc32:inst2\"" {  } { { "CPU/Memory.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/Memory.bdf" { { 504 1160 1376 584 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:inst44 " "Elaborating entity \"UART\" for hierarchy \"UART:inst44\"" {  } { { "TopLevel.bdf" "inst44" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 80 272 472 176 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061774 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "data " "Found inconsistent dimensions for element \"data\"" {  } { { "UART/UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf" { { 368 848 912 385 "data\[7..0\]" "" } { 504 616 670 521 "data\[7..0\]" "" } { 400 616 664 417 "data" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061775 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "data " "Found inconsistent dimensions for element \"data\"" {  } { { "UART/UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf" { { 368 848 912 385 "data\[7..0\]" "" } { 504 616 670 521 "data\[7..0\]" "" } { 208 336 376 225 "data" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061775 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "data " "Found inconsistent dimensions for element \"data\"" {  } { { "UART/UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf" { { 368 848 912 385 "data\[7..0\]" "" } { 504 616 670 521 "data\[7..0\]" "" } { 400 280 328 417 "data" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061775 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data " "Converted elements in bus name \"data\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[7..0\] data7..0 " "Converted element name(s) from \"data\[7..0\]\" to \"data7..0\"" {  } { { "UART/UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf" { { 368 848 912 385 "data\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712555061775 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[7..0\] data7..0 " "Converted element name(s) from \"data\[7..0\]\" to \"data7..0\"" {  } { { "UART/UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf" { { 504 616 670 521 "data\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712555061775 ""}  } { { "UART/UART.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf" { { 368 848 912 385 "data\[7..0\]" "" } { 504 616 670 521 "data\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1712555061775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bsy_detector UART:inst44\|bsy_detector:inst2 " "Elaborating entity \"bsy_detector\" for hierarchy \"UART:inst44\|bsy_detector:inst2\"" {  } { { "UART/UART.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf" { { 488 664 872 600 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061775 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "eot bsy_detector.sv(15) " "Inferred latch for \"eot\" at bsy_detector.sv(15)" {  } { { "UART/sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061776 "|TopLevel|UART:inst44|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[0\]\" at bsy_detector.sv(15)" {  } { { "UART/sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061776 "|TopLevel|UART:inst44|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[1\]\" at bsy_detector.sv(15)" {  } { { "UART/sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061776 "|TopLevel|UART:inst44|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[2\]\" at bsy_detector.sv(15)" {  } { { "UART/sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061776 "|TopLevel|UART:inst44|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[3\]\" at bsy_detector.sv(15)" {  } { { "UART/sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061776 "|TopLevel|UART:inst44|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[4\]\" at bsy_detector.sv(15)" {  } { { "UART/sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061776 "|TopLevel|UART:inst44|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[5\]\" at bsy_detector.sv(15)" {  } { { "UART/sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061776 "|TopLevel|UART:inst44|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[6\]\" at bsy_detector.sv(15)" {  } { { "UART/sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061776 "|TopLevel|UART:inst44|bsy_detector:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] bsy_detector.sv(15) " "Inferred latch for \"data_out\[7\]\" at bsy_detector.sv(15)" {  } { { "UART/sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/bsy_detector.sv" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061776 "|TopLevel|UART:inst44|bsy_detector:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_controller UART:inst44\|uart_controller:inst1 " "Elaborating entity \"uart_controller\" for hierarchy \"UART:inst44\|uart_controller:inst1\"" {  } { { "UART/UART.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf" { { 352 664 848 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_controller.sv(35) " "Verilog HDL assignment warning at uart_controller.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "UART/sv files/uart_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_controller.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061777 "|TopLevel|UART:inst44|uart_controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_clk_divN UART:inst44\|uart_clk_divN:inst " "Elaborating entity \"uart_clk_divN\" for hierarchy \"UART:inst44\|uart_clk_divN:inst\"" {  } { { "UART/UART.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/UART.bdf" { { 352 328 480 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061778 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_clk_divN.sv(19) " "Verilog HDL assignment warning at uart_clk_divN.sv(19): truncated value with size 32 to match size of target (25)" {  } { { "UART/sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061778 "|TopLevel|UART:inst44|uart_clk_divN:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_clk_divN.sv(29) " "Verilog HDL assignment warning at uart_clk_divN.sv(29): truncated value with size 32 to match size of target (25)" {  } { { "UART/sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061778 "|TopLevel|UART:inst44|uart_clk_divN:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_clk_divN.sv(68) " "Verilog HDL assignment warning at uart_clk_divN.sv(68): truncated value with size 32 to match size of target (25)" {  } { { "UART/sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061778 "|TopLevel|UART:inst44|uart_clk_divN:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_clk_divN.sv(86) " "Verilog HDL assignment warning at uart_clk_divN.sv(86): truncated value with size 32 to match size of target (25)" {  } { { "UART/sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/uart_clk_divN.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061778 "|TopLevel|UART:inst44|uart_clk_divN:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst\"" {  } { { "TopLevel.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 184 272 504 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_logic CPU:inst\|CU_logic:inst27 " "Elaborating entity \"CU_logic\" for hierarchy \"CPU:inst\|CU_logic:inst27\"" {  } { { "CPU/CPU.bdf" "inst27" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 1568 1296 1584 1904 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061780 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CPUstate CU_logic.sv(28) " "Verilog HDL or VHDL warning at CU_logic.sv(28): object \"CPUstate\" assigned a value but never read" {  } { { "CPU/sv files/CU_logic.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_logic.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712555061782 "|TopLevel|CPU:inst|CU_logic:inst27"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "CU_logic.sv(93) " "Verilog HDL Case Statement warning at CU_logic.sv(93): can't check case statement for completeness because the case expression has too many possible states" {  } { { "CPU/sv files/CU_logic.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_logic.sv" 93 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1712555061782 "|TopLevel|CPU:inst|CU_logic:inst27"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CU_logic.sv(93) " "Verilog HDL Case Statement information at CU_logic.sv(93): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CU_logic.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_logic.sv" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555061782 "|TopLevel|CPU:inst|CU_logic:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flags_setter CPU:inst\|flags_setter:inst23 " "Elaborating entity \"flags_setter\" for hierarchy \"CPU:inst\|flags_setter:inst23\"" {  } { { "CPU/CPU.bdf" "inst23" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 1080 1248 1424 1224 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061782 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction flags_setter.sv(15) " "Verilog HDL or VHDL warning at flags_setter.sv(15): object \"instruction\" assigned a value but never read" {  } { { "CPU/sv files/flags_setter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712555061783 "|TopLevel|CPU:inst|flags_setter:inst23"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "flags_setter.sv(36) " "Verilog HDL Case Statement warning at flags_setter.sv(36): incomplete case statement has no default case item" {  } { { "CPU/sv files/flags_setter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1712555061783 "|TopLevel|CPU:inst|flags_setter:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "V flags_setter.sv(27) " "Inferred latch for \"V\" at flags_setter.sv(27)" {  } { { "CPU/sv files/flags_setter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061783 "|TopLevel|CPU:inst|flags_setter:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C flags_setter.sv(27) " "Inferred latch for \"C\" at flags_setter.sv(27)" {  } { { "CPU/sv files/flags_setter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061783 "|TopLevel|CPU:inst|flags_setter:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z flags_setter.sv(27) " "Inferred latch for \"Z\" at flags_setter.sv(27)" {  } { { "CPU/sv files/flags_setter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061783 "|TopLevel|CPU:inst|flags_setter:inst23"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N flags_setter.sv(27) " "Inferred latch for \"N\" at flags_setter.sv(27)" {  } { { "CPU/sv files/flags_setter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/flags_setter.sv" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061783 "|TopLevel|CPU:inst|flags_setter:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:inst\|ALU:inst19 " "Elaborating entity \"ALU\" for hierarchy \"CPU:inst\|ALU:inst19\"" {  } { { "CPU/CPU.bdf" "inst19" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 848 312 504 960 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operand_MUX CPU:inst\|operand_MUX:inst20 " "Elaborating entity \"operand_MUX\" for hierarchy \"CPU:inst\|operand_MUX:inst20\"" {  } { { "CPU/CPU.bdf" "inst20" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 792 0 200 904 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_latchN CPU:inst\|CPU_latchN:inst11 " "Elaborating entity \"CPU_latchN\" for hierarchy \"CPU:inst\|CPU_latchN:inst11\"" {  } { { "CPU/CPU.bdf" "inst11" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 304 1032 1200 416 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 CPU_latchN.sv(50) " "Verilog HDL assignment warning at CPU_latchN.sv(50): truncated value with size 32 to match size of target (2)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061786 "|TopLevel|CPU:inst|CPU_latchN:inst11"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CPU_latchN.sv(40) " "Verilog HDL Case Statement warning at CPU_latchN.sv(40): incomplete case statement has no default case item" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1712555061786 "|TopLevel|CPU:inst|CPU_latchN:inst11"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_latchN.sv(40) " "Verilog HDL Case Statement information at CPU_latchN.sv(40): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555061786 "|TopLevel|CPU:inst|CPU_latchN:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[0\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[0\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061786 "|TopLevel|CPU:inst|CPU_latchN:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[1\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[1\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061786 "|TopLevel|CPU:inst|CPU_latchN:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systemBus_muxN CPU:inst\|systemBus_muxN:inst15 " "Elaborating entity \"systemBus_muxN\" for hierarchy \"CPU:inst\|systemBus_muxN:inst15\"" {  } { { "CPU/CPU.bdf" "inst15" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 568 1256 1448 776 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU:inst\|CPU_regN:inst6 " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU:inst\|CPU_regN:inst6\"" {  } { { "CPU/CPU.bdf" "inst6" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 848 656 824 992 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061788 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555061789 "|TopLevel|CPU:inst|CPU_regN:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU:inst\|CPU_regN:inst " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU:inst\|CPU_regN:inst\"" {  } { { "CPU/CPU.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 296 656 824 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061789 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 CPU_regN.sv(45) " "Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (12)" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061790 "|TopLevel|CPU:inst|CPU_regN:inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555061790 "|TopLevel|CPU:inst|CPU_regN:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU:inst\|CPU_regN:inst4 " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU:inst\|CPU_regN:inst4\"" {  } { { "CPU/CPU.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 664 656 824 808 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061791 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555061792 "|TopLevel|CPU:inst|CPU_regN:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR_selector CPU:inst\|GPR_selector:inst18 " "Elaborating entity \"GPR_selector\" for hierarchy \"CPU:inst\|GPR_selector:inst18\"" {  } { { "CPU/CPU.bdf" "inst18" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 1216 632 864 1376 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061792 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "sel2\[3..0\] sel " "Bus \"sel2\[3..0\]\" found using same base name as \"sel\", which might lead to a name conflict." {  } { { "CPU/GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/GPR_selector.bdf" { { 88 280 323 105 "sel2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1712555061794 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "sel " "Converted elements in bus name \"sel\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "sel\[3..0\] sel3..0 " "Converted element name(s) from \"sel\[3..0\]\" to \"sel3..0\"" {  } { { "CPU/GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/GPR_selector.bdf" { { 72 280 327 89 "sel\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712555061794 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "sel\[3..0\] sel3..0 " "Converted element name(s) from \"sel\[3..0\]\" to \"sel3..0\"" {  } { { "CPU/GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/GPR_selector.bdf" { { 192 64 128 209 "sel\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712555061794 ""}  } { { "CPU/GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/GPR_selector.bdf" { { 72 280 327 89 "sel\[3..0\]" "" } { 192 64 128 209 "sel\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1712555061794 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "sel2 " "Converted elements in bus name \"sel2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "sel2\[3..0\] sel23..0 " "Converted element name(s) from \"sel2\[3..0\]\" to \"sel23..0\"" {  } { { "CPU/GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/GPR_selector.bdf" { { 88 280 323 105 "sel2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1712555061795 ""}  } { { "CPU/GPR_selector.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/GPR_selector.bdf" { { 88 280 323 105 "sel2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1712555061795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR_MUX CPU:inst\|GPR_selector:inst18\|GPR_MUX:inst2 " "Elaborating entity \"GPR_MUX\" for hierarchy \"CPU:inst\|GPR_selector:inst18\|GPR_MUX:inst2\"" {  } { { "CPU/GPR_selector.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/GPR_selector.bdf" { { 176 856 1048 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR_DEMUX CPU:inst\|GPR_selector:inst18\|GPR_DEMUX:inst " "Elaborating entity \"GPR_DEMUX\" for hierarchy \"CPU:inst\|GPR_selector:inst18\|GPR_DEMUX:inst\"" {  } { { "CPU/GPR_selector.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/GPR_selector.bdf" { { 160 128 320 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dest_reg_selector CPU:inst\|dest_reg_selector:inst59 " "Elaborating entity \"dest_reg_selector\" for hierarchy \"CPU:inst\|dest_reg_selector:inst59\"" {  } { { "CPU/CPU.bdf" "inst59" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 1248 200 424 1392 "inst59" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_latchN CPU:inst\|CPU_latchN:inst12 " "Elaborating entity \"CPU_latchN\" for hierarchy \"CPU:inst\|CPU_latchN:inst12\"" {  } { { "CPU/CPU.bdf" "inst12" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 304 1328 1496 416 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU_latchN.sv(50) " "Verilog HDL assignment warning at CPU_latchN.sv(50): truncated value with size 32 to match size of target (16)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061805 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CPU_latchN.sv(40) " "Verilog HDL Case Statement warning at CPU_latchN.sv(40): incomplete case statement has no default case item" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1712555061805 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_latchN.sv(40) " "Verilog HDL Case Statement information at CPU_latchN.sv(40): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555061805 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[0\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[0\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061805 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[1\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[1\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061805 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[2\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[2\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061805 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[3\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[3\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061805 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[4\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[4\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061805 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[5\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[5\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061805 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[6\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[6\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061805 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[7\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[7\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061805 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[8\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[8\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061806 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[9\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[9\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061806 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[10\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[10\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061806 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[11\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[11\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061806 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[12\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[12\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061806 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[13\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[13\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061806 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[14\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[14\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061806 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[15\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[15\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061806 "|TopLevel|CPU:inst|CPU_latchN:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_decoder CPU:inst\|CU_decoder:inst26 " "Elaborating entity \"CU_decoder\" for hierarchy \"CPU:inst\|CU_decoder:inst26\"" {  } { { "CPU/CPU.bdf" "inst26" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 1568 936 1208 1648 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061806 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CU_decoder.sv(20) " "Verilog HDL Case Statement warning at CU_decoder.sv(20): incomplete case statement has no default case item" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[0\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[0\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[1\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[1\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[2\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[2\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[3\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[3\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[4\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[4\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[5\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[5\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[6\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[6\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[7\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[7\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[8\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[8\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[9\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[9\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[10\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[10\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[11\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[11\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[12\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[12\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[13\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[13\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[14\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[14\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[15\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[15\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[16\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[16\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[17\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[17\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[18\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[18\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[19\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[19\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[20\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[20\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[21\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[21\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[22\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[22\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061810 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[23\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[23\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061811 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[24\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[24\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061811 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[25\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[25\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061811 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[26\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[26\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061811 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[27\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[27\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061811 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[28\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[28\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061811 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[29\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[29\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061811 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[30\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[30\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061811 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[31\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[31\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061811 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[32\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[32\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061811 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[33\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[33\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061811 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[34\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[34\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061811 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[35\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[35\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061811 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[36\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[36\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061811 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[37\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[37\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061811 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[38\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[38\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061811 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPU_state\[39\] CU_decoder.sv(18) " "Inferred latch for \"CPU_state\[39\]\" at CU_decoder.sv(18)" {  } { { "CPU/sv files/CU_decoder.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_decoder.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061811 "|TopLevel|CPU:inst|CU_decoder:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_counter CPU:inst\|CU_counter:inst25 " "Elaborating entity \"CU_counter\" for hierarchy \"CPU:inst\|CU_counter:inst25\"" {  } { { "CPU/CPU.bdf" "inst25" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 1568 640 872 1744 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061812 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "opcode_reg CU_counter.sv(14) " "Verilog HDL or VHDL warning at CU_counter.sv(14): object \"opcode_reg\" assigned a value but never read" {  } { { "CPU/sv files/CU_counter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712555061813 "|TopLevel|CPU:inst|CU_counter:inst25"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CU_counter.sv(238) " "Verilog HDL assignment warning at CU_counter.sv(238): truncated value with size 32 to match size of target (6)" {  } { { "CPU/sv files/CU_counter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061813 "|TopLevel|CPU:inst|CU_counter:inst25"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CU_counter.sv(115) " "Verilog HDL Case Statement information at CU_counter.sv(115): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CU_counter.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CU_counter.sv" 115 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555061813 "|TopLevel|CPU:inst|CU_counter:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_latchN CPU:inst\|CPU_latchN:inst60 " "Elaborating entity \"CPU_latchN\" for hierarchy \"CPU:inst\|CPU_latchN:inst60\"" {  } { { "CPU/CPU.bdf" "inst60" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/CPU.bdf" { { 1032 656 824 1144 "inst60" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU_latchN.sv(50) " "Verilog HDL assignment warning at CPU_latchN.sv(50): truncated value with size 32 to match size of target (4)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061814 "|TopLevel|CPU:inst|CPU_latchN:inst60"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CPU_latchN.sv(40) " "Verilog HDL Case Statement warning at CPU_latchN.sv(40): incomplete case statement has no default case item" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1712555061814 "|TopLevel|CPU:inst|CPU_latchN:inst60"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_latchN.sv(40) " "Verilog HDL Case Statement information at CPU_latchN.sv(40): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555061814 "|TopLevel|CPU:inst|CPU_latchN:inst60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[0\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[0\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061814 "|TopLevel|CPU:inst|CPU_latchN:inst60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[1\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[1\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061814 "|TopLevel|CPU:inst|CPU_latchN:inst60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[2\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[2\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061814 "|TopLevel|CPU:inst|CPU_latchN:inst60"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_reg\[3\] CPU_latchN.sv(25) " "Inferred latch for \"internal_reg\[3\]\" at CPU_latchN.sv(25)" {  } { { "CPU/sv files/CPU_latchN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_latchN.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555061814 "|TopLevel|CPU:inst|CPU_latchN:inst60"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst8 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst8\"" {  } { { "TopLevel.bdf" "inst8" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 96 -216 -96 208 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 debouncer.sv(48) " "Verilog HDL assignment warning at debouncer.sv(48): truncated value with size 32 to match size of target (25)" {  } { { "UART/sv files/debouncer.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/debouncer.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061816 "|TopLevel|debouncer:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 debouncer.sv(75) " "Verilog HDL assignment warning at debouncer.sv(75): truncated value with size 32 to match size of target (25)" {  } { { "UART/sv files/debouncer.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/UART/sv files/debouncer.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061816 "|TopLevel|debouncer:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU_regN:inst24 " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU_regN:inst24\"" {  } { { "TopLevel.bdf" "inst24" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 1464 144 312 1608 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061817 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CPU_regN.sv(45) " "Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (8)" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061817 "|TopLevel|CPU_regN:inst24"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555061817 "|TopLevel|CPU_regN:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2controller PS2controller:inst3 " "Elaborating entity \"PS2controller\" for hierarchy \"PS2controller:inst3\"" {  } { { "TopLevel.bdf" "inst3" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 568 152 344 696 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2bsy_detector PS2controller:inst3\|PS2bsy_detector:inst2 " "Elaborating entity \"PS2bsy_detector\" for hierarchy \"PS2controller:inst3\|PS2bsy_detector:inst2\"" {  } { { "PS2/PS2controller.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/PS2controller.bdf" { { 240 744 952 352 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_controller PS2controller:inst3\|ps2_controller:inst1 " "Elaborating entity \"ps2_controller\" for hierarchy \"PS2controller:inst3\|ps2_controller:inst1\"" {  } { { "PS2/PS2controller.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/PS2controller.bdf" { { 240 424 608 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2_controller.sv(30) " "Verilog HDL assignment warning at ps2_controller.sv(30): truncated value with size 32 to match size of target (4)" {  } { { "PS2/sv files/ps2_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/ps2_controller.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061820 "|TopLevel|PS2controller:inst3|ps2_controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "break_code_detector PS2controller:inst3\|break_code_detector:inst " "Elaborating entity \"break_code_detector\" for hierarchy \"PS2controller:inst3\|break_code_detector:inst\"" {  } { { "PS2/PS2controller.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/PS2controller.bdf" { { 448 832 1016 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061820 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 break_code_detector.sv(32) " "Verilog HDL assignment warning at break_code_detector.sv(32): truncated value with size 32 to match size of target (25)" {  } { { "PS2/sv files/break_code_detector.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/PS2/sv files/break_code_detector.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061821 "|TopLevel|PS2controller:inst3|break_code_detector:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU_regN:inst26 " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU_regN:inst26\"" {  } { { "TopLevel.bdf" "inst26" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 880 -200 -32 1024 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 CPU_regN.sv(45) " "Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (4)" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061822 "|TopLevel|CPU_regN:inst26"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555061822 "|TopLevel|CPU_regN:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPUTimer CPUTimer:inst2 " "Elaborating entity \"CPUTimer\" for hierarchy \"CPUTimer:inst2\"" {  } { { "TopLevel.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 1680 1312 1472 1792 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061823 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 CPUTimer.sv(24) " "Verilog HDL assignment warning at CPUTimer.sv(24): truncated value with size 32 to match size of target (28)" {  } { { "extra modules/CPUTimer.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/extra modules/CPUTimer.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061823 "|TopLevel|CPUTimer:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 CPUTimer.sv(51) " "Verilog HDL assignment warning at CPUTimer.sv(51): truncated value with size 32 to match size of target (28)" {  } { { "extra modules/CPUTimer.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/extra modules/CPUTimer.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061823 "|TopLevel|CPUTimer:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regN CPU_regN:inst32 " "Elaborating entity \"CPU_regN\" for hierarchy \"CPU_regN:inst32\"" {  } { { "TopLevel.bdf" "inst32" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 1680 1024 1192 1824 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061824 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 CPU_regN.sv(45) " "Verilog HDL assignment warning at CPU_regN.sv(45): truncated value with size 32 to match size of target (13)" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061825 "|TopLevel|CPU_regN:inst32"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU_regN.sv(35) " "Verilog HDL Case Statement information at CPU_regN.sv(35): all case item expressions in this case statement are onehot" {  } { { "CPU/sv files/CPU_regN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/CPU/sv files/CPU_regN.sv" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1712555061825 "|TopLevel|CPU_regN:inst32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioController AudioController:inst45 " "Elaborating entity \"AudioController\" for hierarchy \"AudioController:inst45\"" {  } { { "TopLevel.bdf" "inst45" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 376 144 384 504 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxN AudioController:inst45\|muxN:inst4 " "Elaborating entity \"muxN\" for hierarchy \"AudioController:inst45\|muxN:inst4\"" {  } { { "Audio/AudioController.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/AudioController.bdf" { { 560 616 768 640 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_frequencies AudioController:inst45\|music_frequencies:inst " "Elaborating entity \"music_frequencies\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\"" {  } { { "Audio/AudioController.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/AudioController.bdf" { { 560 240 424 656 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "octave_mux AudioController:inst45\|music_frequencies:inst\|octave_mux:inst26 " "Elaborating entity \"octave_mux\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|octave_mux:inst26\"" {  } { { "Audio/music_frequencies.bdf" "inst26" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 936 600 792 1048 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst\"" {  } { { "Audio/music_frequencies.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 352 352 504 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061830 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst1 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst1\"" {  } { { "Audio/music_frequencies.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 472 352 504 552 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061831 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061831 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst2 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst2\"" {  } { { "Audio/music_frequencies.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 592 352 504 672 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061832 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst3 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst3\"" {  } { { "Audio/music_frequencies.bdf" "inst3" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 712 352 504 792 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061834 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst15 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst15\"" {  } { { "Audio/music_frequencies.bdf" "inst15" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 352 720 872 432 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061835 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst4 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst4\"" {  } { { "Audio/music_frequencies.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 472 720 872 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061835 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061836 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst5 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst5\"" {  } { { "Audio/music_frequencies.bdf" "inst5" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 592 720 872 672 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061837 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst7 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst7\"" {  } { { "Audio/music_frequencies.bdf" "inst7" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 712 720 872 792 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061838 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst16 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst16\"" {  } { { "Audio/music_frequencies.bdf" "inst16" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 352 1088 1240 432 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061839 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061840 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst8 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst8\"" {  } { { "Audio/music_frequencies.bdf" "inst8" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 472 1088 1240 552 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061841 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst9 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst9\"" {  } { { "Audio/music_frequencies.bdf" "inst9" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 592 1088 1240 672 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061842 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst10 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst10\"" {  } { { "Audio/music_frequencies.bdf" "inst10" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 712 1088 1240 792 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061844 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst14 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst14\"" {  } { { "Audio/music_frequencies.bdf" "inst14" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1256 288 440 1336 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061844 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061845 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst12 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst12\"" {  } { { "Audio/music_frequencies.bdf" "inst12" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1376 288 440 1456 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061847 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst13 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst13\"" {  } { { "Audio/music_frequencies.bdf" "inst13" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1496 288 440 1576 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061848 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061849 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst17 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst17\"" {  } { { "Audio/music_frequencies.bdf" "inst17" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1616 288 440 1696 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061850 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst18 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst18\"" {  } { { "Audio/music_frequencies.bdf" "inst18" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1256 656 808 1336 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061850 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061851 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst19 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst19\"" {  } { { "Audio/music_frequencies.bdf" "inst19" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1376 656 808 1456 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061852 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst20 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst20\"" {  } { { "Audio/music_frequencies.bdf" "inst20" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1496 656 808 1576 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061853 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst21 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst21\"" {  } { { "Audio/music_frequencies.bdf" "inst21" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1616 656 808 1696 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061854 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst22 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst22\"" {  } { { "Audio/music_frequencies.bdf" "inst22" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1256 1024 1176 1336 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061855 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061855 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst23 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst23\"" {  } { { "Audio/music_frequencies.bdf" "inst23" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1376 1024 1176 1456 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061856 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061857 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst24 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst24\"" {  } { { "Audio/music_frequencies.bdf" "inst24" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1496 1024 1176 1576 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061859 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_clk_divN AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst25 " "Elaborating entity \"fine_clk_divN\" for hierarchy \"AudioController:inst45\|music_frequencies:inst\|fine_clk_divN:inst25\"" {  } { { "Audio/music_frequencies.bdf" "inst25" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/music_frequencies.bdf" { { 1616 1024 1176 1696 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 fine_clk_divN.sv(38) " "Verilog HDL assignment warning at fine_clk_divN.sv(38): truncated value with size 32 to match size of target (25)" {  } { { "VGA/sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/VGA/sv files/fine_clk_divN.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712555061861 "|TopLevel|AudioController:inst45|music_frequencies:inst|fine_clk_divN:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "special_key_detector AudioController:inst45\|special_key_detector:inst7 " "Elaborating entity \"special_key_detector\" for hierarchy \"AudioController:inst45\|special_key_detector:inst7\"" {  } { { "Audio/AudioController.bdf" "inst7" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/AudioController.bdf" { { 264 616 800 344 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_detector AudioController:inst45\|key_detector:inst1 " "Elaborating entity \"key_detector\" for hierarchy \"AudioController:inst45\|key_detector:inst1\"" {  } { { "Audio/AudioController.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/Audio/AudioController.bdf" { { 352 616 824 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_controller seven_seg_controller:inst4 " "Elaborating entity \"seven_seg_controller\" for hierarchy \"seven_seg_controller:inst4\"" {  } { { "TopLevel.bdf" "inst4" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/TopLevel.bdf" { { 1016 1248 1424 1096 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555061863 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712555076468 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712555082844 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712555082844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17014 " "Implemented 17014 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712555083741 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712555083741 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16934 " "Implemented 16934 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712555083741 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1712555083741 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712555083741 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712555083777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  8 08:44:43 2024 " "Processing ended: Mon Apr  8 08:44:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712555083777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712555083777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712555083777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712555083777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1712555084895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712555084896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  8 08:44:44 2024 " "Processing started: Mon Apr  8 08:44:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712555084896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712555084896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Computer -c Computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Computer -c Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712555084896 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712555084965 ""}
{ "Info" "0" "" "Project  = Computer" {  } {  } 0 0 "Project  = Computer" 0 0 "Fitter" 0 0 1712555084965 ""}
{ "Info" "0" "" "Revision = Computer" {  } {  } 0 0 "Revision = Computer" 0 0 "Fitter" 0 0 1712555084965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1712555085185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712555085185 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Computer 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712555085261 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712555085296 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712555085296 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712555085652 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712555085670 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712555085951 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1712555089743 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out~CLKENA0 7759 global CLKCTRL_G3 " "Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out~CLKENA0 with 7759 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1712555090142 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1712555090142 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_50~inputCLKENA0 1406 global CLKCTRL_G5 " "clk_50~inputCLKENA0 with 1406 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1712555090142 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PS2_CLK~inputCLKENA0 12 global CLKCTRL_G2 " "PS2_CLK~inputCLKENA0 with 12 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1712555090142 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1712555090142 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1712555090142 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver PS2_CLK~inputCLKENA0 CLKCTRL_G2 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver PS2_CLK~inputCLKENA0, placed at CLKCTRL_G2" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad PS2_CLK PIN_D3 " "Refclk input I/O pad PS2_CLK is placed onto PIN_D3" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1712555090142 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1712555090142 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1712555090142 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712555090143 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712555090230 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712555090243 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712555090298 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712555090324 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "690 " "The Timing Analyzer is analyzing 690 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1712555091142 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Computer.sdc " "Synopsys Design Constraints File file not found: 'Computer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1712555091159 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712555091160 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst27\|WideOr5  from: dataa  to: combout " "Cell: inst\|inst27\|WideOr5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712555091288 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1712555091288 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1712555091407 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1712555091409 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1712555091415 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712555091685 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712555091698 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712555092929 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "13 DSP block " "Packed 13 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1712555092943 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "13 " "Created 13 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1712555092943 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712555092943 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712555093288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712555095338 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1712555097797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:07 " "Fitter placement preparation operations ending: elapsed time is 00:01:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712555162074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712555200632 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712555238827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:38 " "Fitter placement operations ending: elapsed time is 00:00:38" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712555238827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712555241267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+04 ns 15.9% " "1e+04 ns of routing delay (approximately 15.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1712555268407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "31 " "Router estimated average interconnect usage is 31% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "58 X11_Y11 X21_Y22 " "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22" {  } { { "loc" "" { Generic "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/" { { 1 { 0 "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X11_Y11 to location X21_Y22"} { { 12 { 0 ""} 11 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1712555290329 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712555290329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1712555623396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:06:20 " "Fitter routing operations ending: elapsed time is 00:06:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712555623403 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 72.52 " "Total time spent on timing analysis during the Fitter is 72.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1712555643502 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712555643601 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712555655999 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712555656006 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712555667617 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:08 " "Fitter post-fit operations ending: elapsed time is 00:01:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712555711877 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/output_files/Computer.fit.smsg " "Generated suppressed messages file C:/Users/minec/Desktop/github/PROJ300/Firmware/Full Computer/output_files/Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712555713217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6407 " "Peak virtual memory: 6407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712555716909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  8 08:55:16 2024 " "Processing ended: Mon Apr  8 08:55:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712555716909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:10:32 " "Elapsed time: 00:10:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712555716909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:27 " "Total CPU time (on all processors): 00:13:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712555716909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712555716909 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712555718056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712555718056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  8 08:55:17 2024 " "Processing started: Mon Apr  8 08:55:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712555718056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712555718056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Computer -c Computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Computer -c Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712555718056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1712555719730 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712555726008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712555726327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  8 08:55:26 2024 " "Processing ended: Mon Apr  8 08:55:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712555726327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712555726327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712555726327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712555726327 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712555727021 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712555727589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712555727589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  8 08:55:27 2024 " "Processing started: Mon Apr  8 08:55:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712555727589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1712555727589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Computer -c Computer " "Command: quartus_sta Computer -c Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1712555727590 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1712555727675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1712555729165 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1712555729165 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555729196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555729196 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "690 " "The Timing Analyzer is analyzing 690 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1712555729880 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Computer.sdc " "Synopsys Design Constraints File file not found: 'Computer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1712555730198 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555730198 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out " "create_clock -period 1.000 -name Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712555730252 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50 clk_50 " "create_clock -period 1.000 -name clk_50 clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712555730252 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:inst44\|uart_controller:inst1\|bsy UART:inst44\|uart_controller:inst1\|bsy " "create_clock -period 1.000 -name UART:inst44\|uart_controller:inst1\|bsy UART:inst44\|uart_controller:inst1\|bsy" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712555730252 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART:inst44\|uart_clk_divN:inst\|clk_out UART:inst44\|uart_clk_divN:inst\|clk_out " "create_clock -period 1.000 -name UART:inst44\|uart_clk_divN:inst\|clk_out UART:inst44\|uart_clk_divN:inst\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712555730252 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw_rst sw_rst " "create_clock -period 1.000 -name sw_rst sw_rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712555730252 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU:inst\|CPU_regN:inst\|internal_reg\[0\] CPU:inst\|CPU_regN:inst\|internal_reg\[0\] " "create_clock -period 1.000 -name CPU:inst\|CPU_regN:inst\|internal_reg\[0\] CPU:inst\|CPU_regN:inst\|internal_reg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712555730252 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_controller:inst6\|t_ff:inst\|q VGA_controller:inst6\|t_ff:inst\|q " "create_clock -period 1.000 -name VGA_controller:inst6\|t_ff:inst\|q VGA_controller:inst6\|t_ff:inst\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712555730252 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_controller:inst6\|clk_divN:inst15\|counter\[17\] VGA_controller:inst6\|clk_divN:inst15\|counter\[17\] " "create_clock -period 1.000 -name VGA_controller:inst6\|clk_divN:inst15\|counter\[17\] VGA_controller:inst6\|clk_divN:inst15\|counter\[17\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712555730252 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CPU:inst\|CU_counter:inst25\|counter_reg\[0\] CPU:inst\|CU_counter:inst25\|counter_reg\[0\] " "create_clock -period 1.000 -name CPU:inst\|CU_counter:inst25\|counter_reg\[0\] CPU:inst\|CU_counter:inst25\|counter_reg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712555730252 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PS2controller:inst3\|ps2_controller:inst1\|bsy PS2controller:inst3\|ps2_controller:inst1\|bsy " "create_clock -period 1.000 -name PS2controller:inst3\|ps2_controller:inst1\|bsy PS2controller:inst3\|ps2_controller:inst1\|bsy" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712555730252 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PS2_CLK PS2_CLK " "create_clock -period 1.000 -name PS2_CLK PS2_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1712555730252 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712555730252 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst27\|WideOr5  from: dataf  to: combout " "Cell: inst\|inst27\|WideOr5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712555730340 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712555730340 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1712555730411 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712555730437 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1712555730453 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712555730478 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712555731735 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712555731735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.697 " "Worst-case setup slack is -16.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.697           -2973.197 CPU:inst\|CU_counter:inst25\|counter_reg\[0\]  " "  -16.697           -2973.197 CPU:inst\|CU_counter:inst25\|counter_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.623          -11132.124 clk_50  " "  -15.623          -11132.124 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.890          -66753.972 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out  " "   -9.890          -66753.972 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.967             -62.861 PS2controller:inst3\|ps2_controller:inst1\|bsy  " "   -7.967             -62.861 PS2controller:inst3\|ps2_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.971           -3072.381 CPU:inst\|CPU_regN:inst\|internal_reg\[0\]  " "   -6.971           -3072.381 CPU:inst\|CPU_regN:inst\|internal_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.923             -34.676 UART:inst44\|uart_controller:inst1\|bsy  " "   -5.923             -34.676 UART:inst44\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.292            -308.129 VGA_controller:inst6\|t_ff:inst\|q  " "   -5.292            -308.129 VGA_controller:inst6\|t_ff:inst\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.001            -104.841 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\]  " "   -5.001            -104.841 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.434             -36.178 PS2_CLK  " "   -3.434             -36.178 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.364             -30.756 UART:inst44\|uart_clk_divN:inst\|clk_out  " "   -3.364             -30.756 UART:inst44\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.228              -3.228 sw_rst  " "   -3.228              -3.228 sw_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555731737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.771 " "Worst-case hold slack is -3.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.771             -54.290 CPU:inst\|CPU_regN:inst\|internal_reg\[0\]  " "   -3.771             -54.290 CPU:inst\|CPU_regN:inst\|internal_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.060             -38.186 CPU:inst\|CU_counter:inst25\|counter_reg\[0\]  " "   -3.060             -38.186 CPU:inst\|CU_counter:inst25\|counter_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 UART:inst44\|uart_clk_divN:inst\|clk_out  " "    0.115               0.000 UART:inst44\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 clk_50  " "    0.262               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 PS2_CLK  " "    0.269               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 sw_rst  " "    0.275               0.000 sw_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\]  " "    0.510               0.000 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.522               0.000 VGA_controller:inst6\|t_ff:inst\|q  " "    0.522               0.000 VGA_controller:inst6\|t_ff:inst\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617               0.000 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out  " "    0.617               0.000 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.252               0.000 UART:inst44\|uart_controller:inst1\|bsy  " "    1.252               0.000 UART:inst44\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.850               0.000 PS2controller:inst3\|ps2_controller:inst1\|bsy  " "    4.850               0.000 PS2controller:inst3\|ps2_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555731965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555731965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.186 " "Worst-case recovery slack is -7.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.186            -128.905 PS2_CLK  " "   -7.186            -128.905 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.384             -39.602 UART:inst44\|uart_controller:inst1\|bsy  " "   -6.384             -39.602 UART:inst44\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.052             -32.164 PS2controller:inst3\|ps2_controller:inst1\|bsy  " "   -4.052             -32.164 PS2controller:inst3\|ps2_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.513            -155.484 clk_50  " "   -2.513            -155.484 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.968             -25.514 UART:inst44\|uart_clk_divN:inst\|clk_out  " "   -1.968             -25.514 UART:inst44\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555732016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.933 " "Worst-case removal slack is 0.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.933               0.000 UART:inst44\|uart_clk_divN:inst\|clk_out  " "    0.933               0.000 UART:inst44\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.248               0.000 clk_50  " "    1.248               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.588               0.000 PS2_CLK  " "    2.588               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.852               0.000 UART:inst44\|uart_controller:inst1\|bsy  " "    2.852               0.000 UART:inst44\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.969               0.000 PS2controller:inst3\|ps2_controller:inst1\|bsy  " "    2.969               0.000 PS2controller:inst3\|ps2_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555732056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.722 " "Worst-case minimum pulse width slack is -3.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.722           -5841.737 CPU:inst\|CPU_regN:inst\|internal_reg\[0\]  " "   -3.722           -5841.737 CPU:inst\|CPU_regN:inst\|internal_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225           -1130.577 clk_50  " "   -2.225           -1130.577 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.903             -79.889 CPU:inst\|CU_counter:inst25\|counter_reg\[0\]  " "   -0.903             -79.889 CPU:inst\|CU_counter:inst25\|counter_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.656             -77.044 VGA_controller:inst6\|t_ff:inst\|q  " "   -0.656             -77.044 VGA_controller:inst6\|t_ff:inst\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.578             -15.225 PS2_CLK  " "   -0.578             -15.225 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -6423.449 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out  " "   -0.538           -6423.449 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -21.283 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\]  " "   -0.538             -21.283 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -11.525 UART:inst44\|uart_clk_divN:inst\|clk_out  " "   -0.538             -11.525 UART:inst44\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.319 PS2controller:inst3\|ps2_controller:inst1\|bsy  " "   -0.538              -6.319 PS2controller:inst3\|ps2_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 sw_rst  " "    0.135               0.000 sw_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 UART:inst44\|uart_controller:inst1\|bsy  " "    0.389               0.000 UART:inst44\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555732068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555732068 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712555732476 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712555732547 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712555744833 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst27\|WideOr5  from: dataf  to: combout " "Cell: inst\|inst27\|WideOr5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712555745566 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712555745566 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712555745593 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712555745949 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712555745949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.067 " "Worst-case setup slack is -17.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555745956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555745956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.067           -3017.616 CPU:inst\|CU_counter:inst25\|counter_reg\[0\]  " "  -17.067           -3017.616 CPU:inst\|CU_counter:inst25\|counter_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555745956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.298          -10877.431 clk_50  " "  -15.298          -10877.431 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555745956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.524          -64343.867 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out  " "   -9.524          -64343.867 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555745956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.900             -62.444 PS2controller:inst3\|ps2_controller:inst1\|bsy  " "   -7.900             -62.444 PS2controller:inst3\|ps2_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555745956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.000           -3122.387 CPU:inst\|CPU_regN:inst\|internal_reg\[0\]  " "   -7.000           -3122.387 CPU:inst\|CPU_regN:inst\|internal_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555745956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.876             -34.006 UART:inst44\|uart_controller:inst1\|bsy  " "   -5.876             -34.006 UART:inst44\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555745956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.217            -304.432 VGA_controller:inst6\|t_ff:inst\|q  " "   -5.217            -304.432 VGA_controller:inst6\|t_ff:inst\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555745956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.173            -108.414 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\]  " "   -5.173            -108.414 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555745956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.393             -35.074 PS2_CLK  " "   -3.393             -35.074 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555745956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.219             -29.464 UART:inst44\|uart_clk_divN:inst\|clk_out  " "   -3.219             -29.464 UART:inst44\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555745956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.138              -3.138 sw_rst  " "   -3.138              -3.138 sw_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555745956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555745956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.667 " "Worst-case hold slack is -3.667" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.667             -77.061 CPU:inst\|CPU_regN:inst\|internal_reg\[0\]  " "   -3.667             -77.061 CPU:inst\|CPU_regN:inst\|internal_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.793             -38.087 CPU:inst\|CU_counter:inst25\|counter_reg\[0\]  " "   -2.793             -38.087 CPU:inst\|CU_counter:inst25\|counter_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 clk_50  " "    0.008               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017               0.000 sw_rst  " "    0.017               0.000 sw_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 UART:inst44\|uart_clk_divN:inst\|clk_out  " "    0.177               0.000 UART:inst44\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 PS2_CLK  " "    0.366               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 VGA_controller:inst6\|t_ff:inst\|q  " "    0.456               0.000 VGA_controller:inst6\|t_ff:inst\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544               0.000 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\]  " "    0.544               0.000 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out  " "    0.638               0.000 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.088               0.000 UART:inst44\|uart_controller:inst1\|bsy  " "    1.088               0.000 UART:inst44\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.920               0.000 PS2controller:inst3\|ps2_controller:inst1\|bsy  " "    4.920               0.000 PS2controller:inst3\|ps2_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555746182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.889 " "Worst-case recovery slack is -6.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.889            -122.008 PS2_CLK  " "   -6.889            -122.008 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.323             -39.116 UART:inst44\|uart_controller:inst1\|bsy  " "   -6.323             -39.116 UART:inst44\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.047             -32.100 PS2controller:inst3\|ps2_controller:inst1\|bsy  " "   -4.047             -32.100 PS2controller:inst3\|ps2_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.308            -142.145 clk_50  " "   -2.308            -142.145 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.908             -24.729 UART:inst44\|uart_clk_divN:inst\|clk_out  " "   -1.908             -24.729 UART:inst44\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555746221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.949 " "Worst-case removal slack is 0.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949               0.000 clk_50  " "    0.949               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.968               0.000 UART:inst44\|uart_clk_divN:inst\|clk_out  " "    0.968               0.000 UART:inst44\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.084               0.000 PS2_CLK  " "    2.084               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.684               0.000 UART:inst44\|uart_controller:inst1\|bsy  " "    2.684               0.000 UART:inst44\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.929               0.000 PS2controller:inst3\|ps2_controller:inst1\|bsy  " "    2.929               0.000 PS2controller:inst3\|ps2_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555746259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.858 " "Worst-case minimum pulse width slack is -3.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.858           -6179.620 CPU:inst\|CPU_regN:inst\|internal_reg\[0\]  " "   -3.858           -6179.620 CPU:inst\|CPU_regN:inst\|internal_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225           -1169.007 clk_50  " "   -2.225           -1169.007 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.894             -85.246 CPU:inst\|CU_counter:inst25\|counter_reg\[0\]  " "   -0.894             -85.246 CPU:inst\|CU_counter:inst25\|counter_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.654             -76.908 VGA_controller:inst6\|t_ff:inst\|q  " "   -0.654             -76.908 VGA_controller:inst6\|t_ff:inst\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.631             -15.203 PS2_CLK  " "   -0.631             -15.203 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -6194.819 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out  " "   -0.538           -6194.819 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -21.033 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\]  " "   -0.538             -21.033 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -12.168 UART:inst44\|uart_clk_divN:inst\|clk_out  " "   -0.538             -12.168 UART:inst44\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -6.244 PS2controller:inst3\|ps2_controller:inst1\|bsy  " "   -0.538              -6.244 PS2controller:inst3\|ps2_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 sw_rst  " "    0.155               0.000 sw_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 UART:inst44\|uart_controller:inst1\|bsy  " "    0.395               0.000 UART:inst44\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555746269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555746269 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1712555746625 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1712555746789 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1712555759587 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst27\|WideOr5  from: dataf  to: combout " "Cell: inst\|inst27\|WideOr5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712555760330 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712555760330 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712555760357 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712555760573 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712555760573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.687 " "Worst-case setup slack is -8.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.687           -5576.369 clk_50  " "   -8.687           -5576.369 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.036           -1203.676 CPU:inst\|CU_counter:inst25\|counter_reg\[0\]  " "   -8.036           -1203.676 CPU:inst\|CU_counter:inst25\|counter_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.705          -36238.489 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out  " "   -5.705          -36238.489 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000             -31.508 PS2controller:inst3\|ps2_controller:inst1\|bsy  " "   -4.000             -31.508 PS2controller:inst3\|ps2_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.430           -1424.843 CPU:inst\|CPU_regN:inst\|internal_reg\[0\]  " "   -3.430           -1424.843 CPU:inst\|CPU_regN:inst\|internal_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.844             -15.337 UART:inst44\|uart_controller:inst1\|bsy  " "   -2.844             -15.337 UART:inst44\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.600            -161.999 VGA_controller:inst6\|t_ff:inst\|q  " "   -2.600            -161.999 VGA_controller:inst6\|t_ff:inst\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.115             -43.967 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\]  " "   -2.115             -43.967 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.015              -2.015 sw_rst  " "   -2.015              -2.015 sw_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.539             -11.290 UART:inst44\|uart_clk_divN:inst\|clk_out  " "   -1.539             -11.290 UART:inst44\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.820              -8.249 PS2_CLK  " "   -0.820              -8.249 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555760580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.293 " "Worst-case hold slack is -2.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.293             -72.934 CPU:inst\|CU_counter:inst25\|counter_reg\[0\]  " "   -2.293             -72.934 CPU:inst\|CU_counter:inst25\|counter_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.223             -63.001 CPU:inst\|CPU_regN:inst\|internal_reg\[0\]  " "   -2.223             -63.001 CPU:inst\|CPU_regN:inst\|internal_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.203              -0.203 PS2_CLK  " "   -0.203              -0.203 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 clk_50  " "    0.079               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 UART:inst44\|uart_clk_divN:inst\|clk_out  " "    0.098               0.000 UART:inst44\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\]  " "    0.102               0.000 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 VGA_controller:inst6\|t_ff:inst\|q  " "    0.105               0.000 VGA_controller:inst6\|t_ff:inst\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out  " "    0.265               0.000 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 sw_rst  " "    0.346               0.000 sw_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.688               0.000 UART:inst44\|uart_controller:inst1\|bsy  " "    0.688               0.000 UART:inst44\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.844               0.000 PS2controller:inst3\|ps2_controller:inst1\|bsy  " "    2.844               0.000 PS2controller:inst3\|ps2_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555760804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.962 " "Worst-case recovery slack is -3.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.962             -75.192 PS2_CLK  " "   -3.962             -75.192 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.192             -18.605 UART:inst44\|uart_controller:inst1\|bsy  " "   -3.192             -18.605 UART:inst44\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.332             -18.497 PS2controller:inst3\|ps2_controller:inst1\|bsy  " "   -2.332             -18.497 PS2controller:inst3\|ps2_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.442             -87.829 clk_50  " "   -1.442             -87.829 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.632              -8.187 UART:inst44\|uart_clk_divN:inst\|clk_out  " "   -0.632              -8.187 UART:inst44\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555760844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.299 " "Worst-case removal slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 clk_50  " "    0.299               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 UART:inst44\|uart_clk_divN:inst\|clk_out  " "    0.427               0.000 UART:inst44\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.228               0.000 PS2controller:inst3\|ps2_controller:inst1\|bsy  " "    1.228               0.000 PS2controller:inst3\|ps2_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.571               0.000 PS2_CLK  " "    1.571               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.637               0.000 UART:inst44\|uart_controller:inst1\|bsy  " "    1.637               0.000 UART:inst44\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555760886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.748 " "Worst-case minimum pulse width slack is -1.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.748           -1913.372 CPU:inst\|CPU_regN:inst\|internal_reg\[0\]  " "   -1.748           -1913.372 CPU:inst\|CPU_regN:inst\|internal_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -152.072 clk_50  " "   -1.702            -152.072 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.656              -3.607 PS2_CLK  " "   -0.656              -3.607 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.476             -27.075 CPU:inst\|CU_counter:inst25\|counter_reg\[0\]  " "   -0.476             -27.075 CPU:inst\|CU_counter:inst25\|counter_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.243              -6.893 VGA_controller:inst6\|t_ff:inst\|q  " "   -0.243              -6.893 VGA_controller:inst6\|t_ff:inst\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.125              -1.601 UART:inst44\|uart_clk_divN:inst\|clk_out  " "   -0.125              -1.601 UART:inst44\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.116              -2.235 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\]  " "   -0.116              -2.235 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.104              -0.208 sw_rst  " "   -0.104              -0.208 sw_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out  " "    0.028               0.000 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 PS2controller:inst3\|ps2_controller:inst1\|bsy  " "    0.122               0.000 PS2controller:inst3\|ps2_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 UART:inst44\|uart_controller:inst1\|bsy  " "    0.438               0.000 UART:inst44\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555760898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555760898 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1712555761255 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|inst27\|WideOr5  from: dataf  to: combout " "Cell: inst\|inst27\|WideOr5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1712555761788 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1712555761788 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1712555761816 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1712555762032 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1712555762032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.654 " "Worst-case setup slack is -7.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.654           -4880.061 clk_50  " "   -7.654           -4880.061 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.220           -1087.143 CPU:inst\|CU_counter:inst25\|counter_reg\[0\]  " "   -7.220           -1087.143 CPU:inst\|CU_counter:inst25\|counter_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.944          -31225.448 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out  " "   -4.944          -31225.448 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.928             -31.001 PS2controller:inst3\|ps2_controller:inst1\|bsy  " "   -3.928             -31.001 PS2controller:inst3\|ps2_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.103           -1302.515 CPU:inst\|CPU_regN:inst\|internal_reg\[0\]  " "   -3.103           -1302.515 CPU:inst\|CPU_regN:inst\|internal_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.460             -13.105 UART:inst44\|uart_controller:inst1\|bsy  " "   -2.460             -13.105 UART:inst44\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.223            -148.175 VGA_controller:inst6\|t_ff:inst\|q  " "   -2.223            -148.175 VGA_controller:inst6\|t_ff:inst\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.021             -42.152 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\]  " "   -2.021             -42.152 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.668              -1.668 sw_rst  " "   -1.668              -1.668 sw_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.296              -9.491 UART:inst44\|uart_clk_divN:inst\|clk_out  " "   -1.296              -9.491 UART:inst44\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.864              -6.326 PS2_CLK  " "   -0.864              -6.326 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555762039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.910 " "Worst-case hold slack is -1.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.910             -51.414 CPU:inst\|CPU_regN:inst\|internal_reg\[0\]  " "   -1.910             -51.414 CPU:inst\|CPU_regN:inst\|internal_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.909             -51.036 CPU:inst\|CU_counter:inst25\|counter_reg\[0\]  " "   -1.909             -51.036 CPU:inst\|CU_counter:inst25\|counter_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.056              -0.056 PS2_CLK  " "   -0.056              -0.056 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.048              -0.202 clk_50  " "   -0.048              -0.202 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 VGA_controller:inst6\|t_ff:inst\|q  " "    0.032               0.000 VGA_controller:inst6\|t_ff:inst\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\]  " "    0.057               0.000 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 UART:inst44\|uart_clk_divN:inst\|clk_out  " "    0.094               0.000 UART:inst44\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 sw_rst  " "    0.148               0.000 sw_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out  " "    0.254               0.000 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 UART:inst44\|uart_controller:inst1\|bsy  " "    0.523               0.000 UART:inst44\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.822               0.000 PS2controller:inst3\|ps2_controller:inst1\|bsy  " "    2.822               0.000 PS2controller:inst3\|ps2_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555762251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.288 " "Worst-case recovery slack is -3.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.288             -61.254 PS2_CLK  " "   -3.288             -61.254 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.887             -17.005 UART:inst44\|uart_controller:inst1\|bsy  " "   -2.887             -17.005 UART:inst44\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.197             -17.411 PS2controller:inst3\|ps2_controller:inst1\|bsy  " "   -2.197             -17.411 PS2controller:inst3\|ps2_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.249             -75.680 clk_50  " "   -1.249             -75.680 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.647              -8.381 UART:inst44\|uart_clk_divN:inst\|clk_out  " "   -0.647              -8.381 UART:inst44\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555762294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.146 " "Worst-case removal slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 clk_50  " "    0.146               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 UART:inst44\|uart_clk_divN:inst\|clk_out  " "    0.497               0.000 UART:inst44\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.052               0.000 PS2_CLK  " "    1.052               0.000 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.170               0.000 PS2controller:inst3\|ps2_controller:inst1\|bsy  " "    1.170               0.000 PS2controller:inst3\|ps2_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.534               0.000 UART:inst44\|uart_controller:inst1\|bsy  " "    1.534               0.000 UART:inst44\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555762334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -154.600 clk_50  " "   -1.702            -154.600 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.532           -1628.109 CPU:inst\|CPU_regN:inst\|internal_reg\[0\]  " "   -1.532           -1628.109 CPU:inst\|CPU_regN:inst\|internal_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.613              -3.626 PS2_CLK  " "   -0.613              -3.626 PS2_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.292              -7.337 CPU:inst\|CU_counter:inst25\|counter_reg\[0\]  " "   -0.292              -7.337 CPU:inst\|CU_counter:inst25\|counter_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178              -4.285 VGA_controller:inst6\|t_ff:inst\|q  " "   -0.178              -4.285 VGA_controller:inst6\|t_ff:inst\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112              -1.448 UART:inst44\|uart_clk_divN:inst\|clk_out  " "   -0.112              -1.448 UART:inst44\|uart_clk_divN:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.099              -0.187 sw_rst  " "   -0.099              -0.187 sw_rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054              -0.926 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\]  " "   -0.054              -0.926 VGA_controller:inst6\|clk_divN:inst15\|counter\[17\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out  " "    0.077               0.000 Memory:inst1\|InstructionBuffer:inst6\|fine_clk_divN:inst12\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 PS2controller:inst3\|ps2_controller:inst1\|bsy  " "    0.133               0.000 PS2controller:inst3\|ps2_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 UART:inst44\|uart_controller:inst1\|bsy  " "    0.443               0.000 UART:inst44\|uart_controller:inst1\|bsy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1712555762346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1712555762346 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712555764334 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1712555764338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5377 " "Peak virtual memory: 5377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712555764541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  8 08:56:04 2024 " "Processing ended: Mon Apr  8 08:56:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712555764541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712555764541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712555764541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712555764541 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 108 s " "Quartus Prime Full Compilation was successful. 0 errors, 108 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1712555765308 ""}
