
LCD0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003208  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d9c  08003390  08003390  00004390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800412c  0800412c  00006014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800412c  0800412c  00006014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800412c  0800412c  00006014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800412c  0800412c  0000512c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004130  08004130  00005130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08004134  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000047c  20000014  08004148  00006014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000490  08004148  00006490  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008737  00000000  00000000  00006044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a38  00000000  00000000  0000e77b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000818  00000000  00000000  000101b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000620  00000000  00000000  000109d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a906  00000000  00000000  00010ff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b99a  00000000  00000000  0002b8f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000986db  00000000  00000000  00037290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cf96b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001fc0  00000000  00000000  000cf9b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000d1970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003378 	.word	0x08003378

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	08003378 	.word	0x08003378

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 fd14 	bl	8000bf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f836 	bl	8000240 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f8ca 	bl	800036c <MX_GPIO_Init>
  MX_I2C1_Init();
 80001d8:	f000 f888 	bl	80002ec <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();
 80001dc:	f000 f95c 	bl	8000498 <SSD1306_Init>

  SSD1306_GotoXY (5,0);
 80001e0:	2100      	movs	r1, #0
 80001e2:	2005      	movs	r0, #5
 80001e4:	f000 fac2 	bl	800076c <SSD1306_GotoXY>
  SSD1306_Puts ("Hello", &Font_11x18, 1);
 80001e8:	2201      	movs	r2, #1
 80001ea:	4912      	ldr	r1, [pc, #72]	@ (8000234 <main+0x6c>)
 80001ec:	4812      	ldr	r0, [pc, #72]	@ (8000238 <main+0x70>)
 80001ee:	f000 fb51 	bl	8000894 <SSD1306_Puts>
  SSD1306_GotoXY (5, 45);
 80001f2:	212d      	movs	r1, #45	@ 0x2d
 80001f4:	2005      	movs	r0, #5
 80001f6:	f000 fab9 	bl	800076c <SSD1306_GotoXY>
  SSD1306_Puts ("World!", &Font_11x18, 1);
 80001fa:	2201      	movs	r2, #1
 80001fc:	490d      	ldr	r1, [pc, #52]	@ (8000234 <main+0x6c>)
 80001fe:	480f      	ldr	r0, [pc, #60]	@ (800023c <main+0x74>)
 8000200:	f000 fb48 	bl	8000894 <SSD1306_Puts>
  SSD1306_UpdateScreen();
 8000204:	f000 fa0c 	bl	8000620 <SSD1306_UpdateScreen>
  HAL_Delay (1000);
 8000208:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800020c:	f000 fd5a 	bl	8000cc4 <HAL_Delay>

  /* USER CODE END 2 */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SSD1306_ScrollRight(0,7);
 8000210:	2107      	movs	r1, #7
 8000212:	2000      	movs	r0, #0
 8000214:	f000 f8d4 	bl	80003c0 <SSD1306_ScrollRight>
	  HAL_Delay(2000);
 8000218:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800021c:	f000 fd52 	bl	8000cc4 <HAL_Delay>
	  SSD1306_ScrollLeft(0,7);
 8000220:	2107      	movs	r1, #7
 8000222:	2000      	movs	r0, #0
 8000224:	f000 f902 	bl	800042c <SSD1306_ScrollLeft>
	  HAL_Delay(2000);
 8000228:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800022c:	f000 fd4a 	bl	8000cc4 <HAL_Delay>
	  SSD1306_ScrollRight(0,7);
 8000230:	bf00      	nop
 8000232:	e7ed      	b.n	8000210 <main+0x48>
 8000234:	20000000 	.word	0x20000000
 8000238:	08003390 	.word	0x08003390
 800023c:	08003398 	.word	0x08003398

08000240 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b09c      	sub	sp, #112	@ 0x70
 8000244:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000246:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800024a:	2228      	movs	r2, #40	@ 0x28
 800024c:	2100      	movs	r1, #0
 800024e:	4618      	mov	r0, r3
 8000250:	f003 f866 	bl	8003320 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000254:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000258:	2200      	movs	r2, #0
 800025a:	601a      	str	r2, [r3, #0]
 800025c:	605a      	str	r2, [r3, #4]
 800025e:	609a      	str	r2, [r3, #8]
 8000260:	60da      	str	r2, [r3, #12]
 8000262:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000264:	463b      	mov	r3, r7
 8000266:	2234      	movs	r2, #52	@ 0x34
 8000268:	2100      	movs	r1, #0
 800026a:	4618      	mov	r0, r3
 800026c:	f003 f858 	bl	8003320 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000270:	2302      	movs	r3, #2
 8000272:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000274:	2301      	movs	r3, #1
 8000276:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000278:	2310      	movs	r3, #16
 800027a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800027c:	2302      	movs	r3, #2
 800027e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000280:	2300      	movs	r3, #0
 8000282:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000284:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000288:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800028a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800028e:	4618      	mov	r0, r3
 8000290:	f001 fce6 	bl	8001c60 <HAL_RCC_OscConfig>
 8000294:	4603      	mov	r3, r0
 8000296:	2b00      	cmp	r3, #0
 8000298:	d001      	beq.n	800029e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800029a:	f000 f88b 	bl	80003b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800029e:	230f      	movs	r3, #15
 80002a0:	637b      	str	r3, [r7, #52]	@ 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002a2:	2302      	movs	r3, #2
 80002a4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002a6:	2300      	movs	r3, #0
 80002a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002b0:	2300      	movs	r3, #0
 80002b2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002b4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80002b8:	2102      	movs	r1, #2
 80002ba:	4618      	mov	r0, r3
 80002bc:	f002 fcde 	bl	8002c7c <HAL_RCC_ClockConfig>
 80002c0:	4603      	mov	r3, r0
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d001      	beq.n	80002ca <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80002c6:	f000 f875 	bl	80003b4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80002ca:	2320      	movs	r3, #32
 80002cc:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80002ce:	2300      	movs	r3, #0
 80002d0:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002d2:	463b      	mov	r3, r7
 80002d4:	4618      	mov	r0, r3
 80002d6:	f002 fe93 	bl	8003000 <HAL_RCCEx_PeriphCLKConfig>
 80002da:	4603      	mov	r3, r0
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d001      	beq.n	80002e4 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80002e0:	f000 f868 	bl	80003b4 <Error_Handler>
  }
}
 80002e4:	bf00      	nop
 80002e6:	3770      	adds	r7, #112	@ 0x70
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bd80      	pop	{r7, pc}

080002ec <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80002f0:	4b1b      	ldr	r3, [pc, #108]	@ (8000360 <MX_I2C1_Init+0x74>)
 80002f2:	4a1c      	ldr	r2, [pc, #112]	@ (8000364 <MX_I2C1_Init+0x78>)
 80002f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0010020A;
 80002f6:	4b1a      	ldr	r3, [pc, #104]	@ (8000360 <MX_I2C1_Init+0x74>)
 80002f8:	4a1b      	ldr	r2, [pc, #108]	@ (8000368 <MX_I2C1_Init+0x7c>)
 80002fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80002fc:	4b18      	ldr	r3, [pc, #96]	@ (8000360 <MX_I2C1_Init+0x74>)
 80002fe:	2200      	movs	r2, #0
 8000300:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000302:	4b17      	ldr	r3, [pc, #92]	@ (8000360 <MX_I2C1_Init+0x74>)
 8000304:	2201      	movs	r2, #1
 8000306:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000308:	4b15      	ldr	r3, [pc, #84]	@ (8000360 <MX_I2C1_Init+0x74>)
 800030a:	2200      	movs	r2, #0
 800030c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800030e:	4b14      	ldr	r3, [pc, #80]	@ (8000360 <MX_I2C1_Init+0x74>)
 8000310:	2200      	movs	r2, #0
 8000312:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000314:	4b12      	ldr	r3, [pc, #72]	@ (8000360 <MX_I2C1_Init+0x74>)
 8000316:	2200      	movs	r2, #0
 8000318:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800031a:	4b11      	ldr	r3, [pc, #68]	@ (8000360 <MX_I2C1_Init+0x74>)
 800031c:	2200      	movs	r2, #0
 800031e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000320:	4b0f      	ldr	r3, [pc, #60]	@ (8000360 <MX_I2C1_Init+0x74>)
 8000322:	2200      	movs	r2, #0
 8000324:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000326:	480e      	ldr	r0, [pc, #56]	@ (8000360 <MX_I2C1_Init+0x74>)
 8000328:	f000 ff48 	bl	80011bc <HAL_I2C_Init>
 800032c:	4603      	mov	r3, r0
 800032e:	2b00      	cmp	r3, #0
 8000330:	d001      	beq.n	8000336 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000332:	f000 f83f 	bl	80003b4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000336:	2100      	movs	r1, #0
 8000338:	4809      	ldr	r0, [pc, #36]	@ (8000360 <MX_I2C1_Init+0x74>)
 800033a:	f001 fbf9 	bl	8001b30 <HAL_I2CEx_ConfigAnalogFilter>
 800033e:	4603      	mov	r3, r0
 8000340:	2b00      	cmp	r3, #0
 8000342:	d001      	beq.n	8000348 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000344:	f000 f836 	bl	80003b4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000348:	2100      	movs	r1, #0
 800034a:	4805      	ldr	r0, [pc, #20]	@ (8000360 <MX_I2C1_Init+0x74>)
 800034c:	f001 fc3b 	bl	8001bc6 <HAL_I2CEx_ConfigDigitalFilter>
 8000350:	4603      	mov	r3, r0
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000356:	f000 f82d 	bl	80003b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800035a:	bf00      	nop
 800035c:	bd80      	pop	{r7, pc}
 800035e:	bf00      	nop
 8000360:	20000030 	.word	0x20000030
 8000364:	40005400 	.word	0x40005400
 8000368:	0010020a 	.word	0x0010020a

0800036c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800036c:	b480      	push	{r7}
 800036e:	b083      	sub	sp, #12
 8000370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000372:	4b0f      	ldr	r3, [pc, #60]	@ (80003b0 <MX_GPIO_Init+0x44>)
 8000374:	695b      	ldr	r3, [r3, #20]
 8000376:	4a0e      	ldr	r2, [pc, #56]	@ (80003b0 <MX_GPIO_Init+0x44>)
 8000378:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800037c:	6153      	str	r3, [r2, #20]
 800037e:	4b0c      	ldr	r3, [pc, #48]	@ (80003b0 <MX_GPIO_Init+0x44>)
 8000380:	695b      	ldr	r3, [r3, #20]
 8000382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000386:	607b      	str	r3, [r7, #4]
 8000388:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800038a:	4b09      	ldr	r3, [pc, #36]	@ (80003b0 <MX_GPIO_Init+0x44>)
 800038c:	695b      	ldr	r3, [r3, #20]
 800038e:	4a08      	ldr	r2, [pc, #32]	@ (80003b0 <MX_GPIO_Init+0x44>)
 8000390:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000394:	6153      	str	r3, [r2, #20]
 8000396:	4b06      	ldr	r3, [pc, #24]	@ (80003b0 <MX_GPIO_Init+0x44>)
 8000398:	695b      	ldr	r3, [r3, #20]
 800039a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800039e:	603b      	str	r3, [r7, #0]
 80003a0:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80003a2:	bf00      	nop
 80003a4:	370c      	adds	r7, #12
 80003a6:	46bd      	mov	sp, r7
 80003a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop
 80003b0:	40021000 	.word	0x40021000

080003b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003b8:	b672      	cpsid	i
}
 80003ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003bc:	bf00      	nop
 80003be:	e7fd      	b.n	80003bc <Error_Handler+0x8>

080003c0 <SSD1306_ScrollRight>:
#define SSD1306_NORMALDISPLAY       0xA6
#define SSD1306_INVERTDISPLAY       0xA7


void SSD1306_ScrollRight(uint8_t start_row, uint8_t end_row)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b082      	sub	sp, #8
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	4603      	mov	r3, r0
 80003c8:	460a      	mov	r2, r1
 80003ca:	71fb      	strb	r3, [r7, #7]
 80003cc:	4613      	mov	r3, r2
 80003ce:	71bb      	strb	r3, [r7, #6]
  SSD1306_WRITECOMMAND (SSD1306_RIGHT_HORIZONTAL_SCROLL);  // send 0x26
 80003d0:	2226      	movs	r2, #38	@ 0x26
 80003d2:	2100      	movs	r1, #0
 80003d4:	2078      	movs	r0, #120	@ 0x78
 80003d6:	f000 faff 	bl	80009d8 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND (0x00);  // send dummy
 80003da:	2200      	movs	r2, #0
 80003dc:	2100      	movs	r1, #0
 80003de:	2078      	movs	r0, #120	@ 0x78
 80003e0:	f000 fafa 	bl	80009d8 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(start_row);  // start page address
 80003e4:	79fb      	ldrb	r3, [r7, #7]
 80003e6:	461a      	mov	r2, r3
 80003e8:	2100      	movs	r1, #0
 80003ea:	2078      	movs	r0, #120	@ 0x78
 80003ec:	f000 faf4 	bl	80009d8 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(0X00);  // time interval 5 frames
 80003f0:	2200      	movs	r2, #0
 80003f2:	2100      	movs	r1, #0
 80003f4:	2078      	movs	r0, #120	@ 0x78
 80003f6:	f000 faef 	bl	80009d8 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(end_row);  // end page address
 80003fa:	79bb      	ldrb	r3, [r7, #6]
 80003fc:	461a      	mov	r2, r3
 80003fe:	2100      	movs	r1, #0
 8000400:	2078      	movs	r0, #120	@ 0x78
 8000402:	f000 fae9 	bl	80009d8 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(0X00);
 8000406:	2200      	movs	r2, #0
 8000408:	2100      	movs	r1, #0
 800040a:	2078      	movs	r0, #120	@ 0x78
 800040c:	f000 fae4 	bl	80009d8 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(0XFF);
 8000410:	22ff      	movs	r2, #255	@ 0xff
 8000412:	2100      	movs	r1, #0
 8000414:	2078      	movs	r0, #120	@ 0x78
 8000416:	f000 fadf 	bl	80009d8 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND (SSD1306_ACTIVATE_SCROLL); // start scroll
 800041a:	222f      	movs	r2, #47	@ 0x2f
 800041c:	2100      	movs	r1, #0
 800041e:	2078      	movs	r0, #120	@ 0x78
 8000420:	f000 fada 	bl	80009d8 <ssd1306_I2C_Write>
}
 8000424:	bf00      	nop
 8000426:	3708      	adds	r7, #8
 8000428:	46bd      	mov	sp, r7
 800042a:	bd80      	pop	{r7, pc}

0800042c <SSD1306_ScrollLeft>:


void SSD1306_ScrollLeft(uint8_t start_row, uint8_t end_row)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af00      	add	r7, sp, #0
 8000432:	4603      	mov	r3, r0
 8000434:	460a      	mov	r2, r1
 8000436:	71fb      	strb	r3, [r7, #7]
 8000438:	4613      	mov	r3, r2
 800043a:	71bb      	strb	r3, [r7, #6]
  SSD1306_WRITECOMMAND (SSD1306_LEFT_HORIZONTAL_SCROLL);  // send 0x26
 800043c:	2227      	movs	r2, #39	@ 0x27
 800043e:	2100      	movs	r1, #0
 8000440:	2078      	movs	r0, #120	@ 0x78
 8000442:	f000 fac9 	bl	80009d8 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND (0x00);  // send dummy
 8000446:	2200      	movs	r2, #0
 8000448:	2100      	movs	r1, #0
 800044a:	2078      	movs	r0, #120	@ 0x78
 800044c:	f000 fac4 	bl	80009d8 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(start_row);  // start page address
 8000450:	79fb      	ldrb	r3, [r7, #7]
 8000452:	461a      	mov	r2, r3
 8000454:	2100      	movs	r1, #0
 8000456:	2078      	movs	r0, #120	@ 0x78
 8000458:	f000 fabe 	bl	80009d8 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(0X00);  // time interval 5 frames
 800045c:	2200      	movs	r2, #0
 800045e:	2100      	movs	r1, #0
 8000460:	2078      	movs	r0, #120	@ 0x78
 8000462:	f000 fab9 	bl	80009d8 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(end_row);  // end page address
 8000466:	79bb      	ldrb	r3, [r7, #6]
 8000468:	461a      	mov	r2, r3
 800046a:	2100      	movs	r1, #0
 800046c:	2078      	movs	r0, #120	@ 0x78
 800046e:	f000 fab3 	bl	80009d8 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(0X00);
 8000472:	2200      	movs	r2, #0
 8000474:	2100      	movs	r1, #0
 8000476:	2078      	movs	r0, #120	@ 0x78
 8000478:	f000 faae 	bl	80009d8 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND(0XFF);
 800047c:	22ff      	movs	r2, #255	@ 0xff
 800047e:	2100      	movs	r1, #0
 8000480:	2078      	movs	r0, #120	@ 0x78
 8000482:	f000 faa9 	bl	80009d8 <ssd1306_I2C_Write>
  SSD1306_WRITECOMMAND (SSD1306_ACTIVATE_SCROLL); // start scroll
 8000486:	222f      	movs	r2, #47	@ 0x2f
 8000488:	2100      	movs	r1, #0
 800048a:	2078      	movs	r0, #120	@ 0x78
 800048c:	f000 faa4 	bl	80009d8 <ssd1306_I2C_Write>
}
 8000490:	bf00      	nop
 8000492:	3708      	adds	r7, #8
 8000494:	46bd      	mov	sp, r7
 8000496:	bd80      	pop	{r7, pc}

08000498 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8000498:	b580      	push	{r7, lr}
 800049a:	b082      	sub	sp, #8
 800049c:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800049e:	f000 fa1f 	bl	80008e0 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80004a2:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80004a6:	2201      	movs	r2, #1
 80004a8:	2178      	movs	r1, #120	@ 0x78
 80004aa:	485b      	ldr	r0, [pc, #364]	@ (8000618 <SSD1306_Init+0x180>)
 80004ac:	f001 f83a 	bl	8001524 <HAL_I2C_IsDeviceReady>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d001      	beq.n	80004ba <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 80004b6:	2300      	movs	r3, #0
 80004b8:	e0a9      	b.n	800060e <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 80004ba:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 80004be:	607b      	str	r3, [r7, #4]
	while(p>0)
 80004c0:	e002      	b.n	80004c8 <SSD1306_Init+0x30>
		p--;
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	3b01      	subs	r3, #1
 80004c6:	607b      	str	r3, [r7, #4]
	while(p>0)
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d1f9      	bne.n	80004c2 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80004ce:	22ae      	movs	r2, #174	@ 0xae
 80004d0:	2100      	movs	r1, #0
 80004d2:	2078      	movs	r0, #120	@ 0x78
 80004d4:	f000 fa80 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 80004d8:	2220      	movs	r2, #32
 80004da:	2100      	movs	r1, #0
 80004dc:	2078      	movs	r0, #120	@ 0x78
 80004de:	f000 fa7b 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80004e2:	2210      	movs	r2, #16
 80004e4:	2100      	movs	r1, #0
 80004e6:	2078      	movs	r0, #120	@ 0x78
 80004e8:	f000 fa76 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80004ec:	22b0      	movs	r2, #176	@ 0xb0
 80004ee:	2100      	movs	r1, #0
 80004f0:	2078      	movs	r0, #120	@ 0x78
 80004f2:	f000 fa71 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80004f6:	22c8      	movs	r2, #200	@ 0xc8
 80004f8:	2100      	movs	r1, #0
 80004fa:	2078      	movs	r0, #120	@ 0x78
 80004fc:	f000 fa6c 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8000500:	2200      	movs	r2, #0
 8000502:	2100      	movs	r1, #0
 8000504:	2078      	movs	r0, #120	@ 0x78
 8000506:	f000 fa67 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800050a:	2210      	movs	r2, #16
 800050c:	2100      	movs	r1, #0
 800050e:	2078      	movs	r0, #120	@ 0x78
 8000510:	f000 fa62 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8000514:	2240      	movs	r2, #64	@ 0x40
 8000516:	2100      	movs	r1, #0
 8000518:	2078      	movs	r0, #120	@ 0x78
 800051a:	f000 fa5d 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800051e:	2281      	movs	r2, #129	@ 0x81
 8000520:	2100      	movs	r1, #0
 8000522:	2078      	movs	r0, #120	@ 0x78
 8000524:	f000 fa58 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8000528:	22ff      	movs	r2, #255	@ 0xff
 800052a:	2100      	movs	r1, #0
 800052c:	2078      	movs	r0, #120	@ 0x78
 800052e:	f000 fa53 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8000532:	22a1      	movs	r2, #161	@ 0xa1
 8000534:	2100      	movs	r1, #0
 8000536:	2078      	movs	r0, #120	@ 0x78
 8000538:	f000 fa4e 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 800053c:	22a6      	movs	r2, #166	@ 0xa6
 800053e:	2100      	movs	r1, #0
 8000540:	2078      	movs	r0, #120	@ 0x78
 8000542:	f000 fa49 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8000546:	22a8      	movs	r2, #168	@ 0xa8
 8000548:	2100      	movs	r1, #0
 800054a:	2078      	movs	r0, #120	@ 0x78
 800054c:	f000 fa44 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8000550:	223f      	movs	r2, #63	@ 0x3f
 8000552:	2100      	movs	r1, #0
 8000554:	2078      	movs	r0, #120	@ 0x78
 8000556:	f000 fa3f 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800055a:	22a4      	movs	r2, #164	@ 0xa4
 800055c:	2100      	movs	r1, #0
 800055e:	2078      	movs	r0, #120	@ 0x78
 8000560:	f000 fa3a 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8000564:	22d3      	movs	r2, #211	@ 0xd3
 8000566:	2100      	movs	r1, #0
 8000568:	2078      	movs	r0, #120	@ 0x78
 800056a:	f000 fa35 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800056e:	2200      	movs	r2, #0
 8000570:	2100      	movs	r1, #0
 8000572:	2078      	movs	r0, #120	@ 0x78
 8000574:	f000 fa30 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8000578:	22d5      	movs	r2, #213	@ 0xd5
 800057a:	2100      	movs	r1, #0
 800057c:	2078      	movs	r0, #120	@ 0x78
 800057e:	f000 fa2b 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8000582:	22f0      	movs	r2, #240	@ 0xf0
 8000584:	2100      	movs	r1, #0
 8000586:	2078      	movs	r0, #120	@ 0x78
 8000588:	f000 fa26 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 800058c:	22d9      	movs	r2, #217	@ 0xd9
 800058e:	2100      	movs	r1, #0
 8000590:	2078      	movs	r0, #120	@ 0x78
 8000592:	f000 fa21 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8000596:	2222      	movs	r2, #34	@ 0x22
 8000598:	2100      	movs	r1, #0
 800059a:	2078      	movs	r0, #120	@ 0x78
 800059c:	f000 fa1c 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80005a0:	22da      	movs	r2, #218	@ 0xda
 80005a2:	2100      	movs	r1, #0
 80005a4:	2078      	movs	r0, #120	@ 0x78
 80005a6:	f000 fa17 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80005aa:	2212      	movs	r2, #18
 80005ac:	2100      	movs	r1, #0
 80005ae:	2078      	movs	r0, #120	@ 0x78
 80005b0:	f000 fa12 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80005b4:	22db      	movs	r2, #219	@ 0xdb
 80005b6:	2100      	movs	r1, #0
 80005b8:	2078      	movs	r0, #120	@ 0x78
 80005ba:	f000 fa0d 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80005be:	2220      	movs	r2, #32
 80005c0:	2100      	movs	r1, #0
 80005c2:	2078      	movs	r0, #120	@ 0x78
 80005c4:	f000 fa08 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80005c8:	228d      	movs	r2, #141	@ 0x8d
 80005ca:	2100      	movs	r1, #0
 80005cc:	2078      	movs	r0, #120	@ 0x78
 80005ce:	f000 fa03 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80005d2:	2214      	movs	r2, #20
 80005d4:	2100      	movs	r1, #0
 80005d6:	2078      	movs	r0, #120	@ 0x78
 80005d8:	f000 f9fe 	bl	80009d8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80005dc:	22af      	movs	r2, #175	@ 0xaf
 80005de:	2100      	movs	r1, #0
 80005e0:	2078      	movs	r0, #120	@ 0x78
 80005e2:	f000 f9f9 	bl	80009d8 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80005e6:	222e      	movs	r2, #46	@ 0x2e
 80005e8:	2100      	movs	r1, #0
 80005ea:	2078      	movs	r0, #120	@ 0x78
 80005ec:	f000 f9f4 	bl	80009d8 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80005f0:	2000      	movs	r0, #0
 80005f2:	f000 f843 	bl	800067c <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 80005f6:	f000 f813 	bl	8000620 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 80005fa:	4b08      	ldr	r3, [pc, #32]	@ (800061c <SSD1306_Init+0x184>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8000600:	4b06      	ldr	r3, [pc, #24]	@ (800061c <SSD1306_Init+0x184>)
 8000602:	2200      	movs	r2, #0
 8000604:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8000606:	4b05      	ldr	r3, [pc, #20]	@ (800061c <SSD1306_Init+0x184>)
 8000608:	2201      	movs	r2, #1
 800060a:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 800060c:	2301      	movs	r3, #1
}
 800060e:	4618      	mov	r0, r3
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	20000030 	.word	0x20000030
 800061c:	20000484 	.word	0x20000484

08000620 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8000626:	2300      	movs	r3, #0
 8000628:	71fb      	strb	r3, [r7, #7]
 800062a:	e01d      	b.n	8000668 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 800062c:	79fb      	ldrb	r3, [r7, #7]
 800062e:	3b50      	subs	r3, #80	@ 0x50
 8000630:	b2db      	uxtb	r3, r3
 8000632:	461a      	mov	r2, r3
 8000634:	2100      	movs	r1, #0
 8000636:	2078      	movs	r0, #120	@ 0x78
 8000638:	f000 f9ce 	bl	80009d8 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 800063c:	2200      	movs	r2, #0
 800063e:	2100      	movs	r1, #0
 8000640:	2078      	movs	r0, #120	@ 0x78
 8000642:	f000 f9c9 	bl	80009d8 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8000646:	2210      	movs	r2, #16
 8000648:	2100      	movs	r1, #0
 800064a:	2078      	movs	r0, #120	@ 0x78
 800064c:	f000 f9c4 	bl	80009d8 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8000650:	79fb      	ldrb	r3, [r7, #7]
 8000652:	01db      	lsls	r3, r3, #7
 8000654:	4a08      	ldr	r2, [pc, #32]	@ (8000678 <SSD1306_UpdateScreen+0x58>)
 8000656:	441a      	add	r2, r3
 8000658:	2380      	movs	r3, #128	@ 0x80
 800065a:	2140      	movs	r1, #64	@ 0x40
 800065c:	2078      	movs	r0, #120	@ 0x78
 800065e:	f000 f955 	bl	800090c <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8000662:	79fb      	ldrb	r3, [r7, #7]
 8000664:	3301      	adds	r3, #1
 8000666:	71fb      	strb	r3, [r7, #7]
 8000668:	79fb      	ldrb	r3, [r7, #7]
 800066a:	2b07      	cmp	r3, #7
 800066c:	d9de      	bls.n	800062c <SSD1306_UpdateScreen+0xc>
	}
}
 800066e:	bf00      	nop
 8000670:	bf00      	nop
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	20000084 	.word	0x20000084

0800067c <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	4603      	mov	r3, r0
 8000684:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8000686:	79fb      	ldrb	r3, [r7, #7]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d101      	bne.n	8000690 <SSD1306_Fill+0x14>
 800068c:	2300      	movs	r3, #0
 800068e:	e000      	b.n	8000692 <SSD1306_Fill+0x16>
 8000690:	23ff      	movs	r3, #255	@ 0xff
 8000692:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000696:	4619      	mov	r1, r3
 8000698:	4803      	ldr	r0, [pc, #12]	@ (80006a8 <SSD1306_Fill+0x2c>)
 800069a:	f002 fe41 	bl	8003320 <memset>
}
 800069e:	bf00      	nop
 80006a0:	3708      	adds	r7, #8
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	20000084 	.word	0x20000084

080006ac <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80006ac:	b480      	push	{r7}
 80006ae:	b083      	sub	sp, #12
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	4603      	mov	r3, r0
 80006b4:	80fb      	strh	r3, [r7, #6]
 80006b6:	460b      	mov	r3, r1
 80006b8:	80bb      	strh	r3, [r7, #4]
 80006ba:	4613      	mov	r3, r2
 80006bc:	70fb      	strb	r3, [r7, #3]
	if (
 80006be:	88fb      	ldrh	r3, [r7, #6]
 80006c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80006c2:	d848      	bhi.n	8000756 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80006c4:	88bb      	ldrh	r3, [r7, #4]
 80006c6:	2b3f      	cmp	r3, #63	@ 0x3f
 80006c8:	d845      	bhi.n	8000756 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80006ca:	4b26      	ldr	r3, [pc, #152]	@ (8000764 <SSD1306_DrawPixel+0xb8>)
 80006cc:	791b      	ldrb	r3, [r3, #4]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d006      	beq.n	80006e0 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80006d2:	78fb      	ldrb	r3, [r7, #3]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	bf0c      	ite	eq
 80006d8:	2301      	moveq	r3, #1
 80006da:	2300      	movne	r3, #0
 80006dc:	b2db      	uxtb	r3, r3
 80006de:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80006e0:	78fb      	ldrb	r3, [r7, #3]
 80006e2:	2b01      	cmp	r3, #1
 80006e4:	d11a      	bne.n	800071c <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80006e6:	88fa      	ldrh	r2, [r7, #6]
 80006e8:	88bb      	ldrh	r3, [r7, #4]
 80006ea:	08db      	lsrs	r3, r3, #3
 80006ec:	b298      	uxth	r0, r3
 80006ee:	4603      	mov	r3, r0
 80006f0:	01db      	lsls	r3, r3, #7
 80006f2:	4413      	add	r3, r2
 80006f4:	4a1c      	ldr	r2, [pc, #112]	@ (8000768 <SSD1306_DrawPixel+0xbc>)
 80006f6:	5cd3      	ldrb	r3, [r2, r3]
 80006f8:	b25a      	sxtb	r2, r3
 80006fa:	88bb      	ldrh	r3, [r7, #4]
 80006fc:	f003 0307 	and.w	r3, r3, #7
 8000700:	2101      	movs	r1, #1
 8000702:	fa01 f303 	lsl.w	r3, r1, r3
 8000706:	b25b      	sxtb	r3, r3
 8000708:	4313      	orrs	r3, r2
 800070a:	b259      	sxtb	r1, r3
 800070c:	88fa      	ldrh	r2, [r7, #6]
 800070e:	4603      	mov	r3, r0
 8000710:	01db      	lsls	r3, r3, #7
 8000712:	4413      	add	r3, r2
 8000714:	b2c9      	uxtb	r1, r1
 8000716:	4a14      	ldr	r2, [pc, #80]	@ (8000768 <SSD1306_DrawPixel+0xbc>)
 8000718:	54d1      	strb	r1, [r2, r3]
 800071a:	e01d      	b.n	8000758 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800071c:	88fa      	ldrh	r2, [r7, #6]
 800071e:	88bb      	ldrh	r3, [r7, #4]
 8000720:	08db      	lsrs	r3, r3, #3
 8000722:	b298      	uxth	r0, r3
 8000724:	4603      	mov	r3, r0
 8000726:	01db      	lsls	r3, r3, #7
 8000728:	4413      	add	r3, r2
 800072a:	4a0f      	ldr	r2, [pc, #60]	@ (8000768 <SSD1306_DrawPixel+0xbc>)
 800072c:	5cd3      	ldrb	r3, [r2, r3]
 800072e:	b25a      	sxtb	r2, r3
 8000730:	88bb      	ldrh	r3, [r7, #4]
 8000732:	f003 0307 	and.w	r3, r3, #7
 8000736:	2101      	movs	r1, #1
 8000738:	fa01 f303 	lsl.w	r3, r1, r3
 800073c:	b25b      	sxtb	r3, r3
 800073e:	43db      	mvns	r3, r3
 8000740:	b25b      	sxtb	r3, r3
 8000742:	4013      	ands	r3, r2
 8000744:	b259      	sxtb	r1, r3
 8000746:	88fa      	ldrh	r2, [r7, #6]
 8000748:	4603      	mov	r3, r0
 800074a:	01db      	lsls	r3, r3, #7
 800074c:	4413      	add	r3, r2
 800074e:	b2c9      	uxtb	r1, r1
 8000750:	4a05      	ldr	r2, [pc, #20]	@ (8000768 <SSD1306_DrawPixel+0xbc>)
 8000752:	54d1      	strb	r1, [r2, r3]
 8000754:	e000      	b.n	8000758 <SSD1306_DrawPixel+0xac>
		return;
 8000756:	bf00      	nop
	}
}
 8000758:	370c      	adds	r7, #12
 800075a:	46bd      	mov	sp, r7
 800075c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop
 8000764:	20000484 	.word	0x20000484
 8000768:	20000084 	.word	0x20000084

0800076c <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 800076c:	b480      	push	{r7}
 800076e:	b083      	sub	sp, #12
 8000770:	af00      	add	r7, sp, #0
 8000772:	4603      	mov	r3, r0
 8000774:	460a      	mov	r2, r1
 8000776:	80fb      	strh	r3, [r7, #6]
 8000778:	4613      	mov	r3, r2
 800077a:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 800077c:	4a05      	ldr	r2, [pc, #20]	@ (8000794 <SSD1306_GotoXY+0x28>)
 800077e:	88fb      	ldrh	r3, [r7, #6]
 8000780:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8000782:	4a04      	ldr	r2, [pc, #16]	@ (8000794 <SSD1306_GotoXY+0x28>)
 8000784:	88bb      	ldrh	r3, [r7, #4]
 8000786:	8053      	strh	r3, [r2, #2]
}
 8000788:	bf00      	nop
 800078a:	370c      	adds	r7, #12
 800078c:	46bd      	mov	sp, r7
 800078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000792:	4770      	bx	lr
 8000794:	20000484 	.word	0x20000484

08000798 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000798:	b580      	push	{r7, lr}
 800079a:	b086      	sub	sp, #24
 800079c:	af00      	add	r7, sp, #0
 800079e:	4603      	mov	r3, r0
 80007a0:	6039      	str	r1, [r7, #0]
 80007a2:	71fb      	strb	r3, [r7, #7]
 80007a4:	4613      	mov	r3, r2
 80007a6:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80007a8:	4b39      	ldr	r3, [pc, #228]	@ (8000890 <SSD1306_Putc+0xf8>)
 80007aa:	881b      	ldrh	r3, [r3, #0]
 80007ac:	461a      	mov	r2, r3
 80007ae:	683b      	ldr	r3, [r7, #0]
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	4413      	add	r3, r2
	if (
 80007b4:	2b7f      	cmp	r3, #127	@ 0x7f
 80007b6:	dc07      	bgt.n	80007c8 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80007b8:	4b35      	ldr	r3, [pc, #212]	@ (8000890 <SSD1306_Putc+0xf8>)
 80007ba:	885b      	ldrh	r3, [r3, #2]
 80007bc:	461a      	mov	r2, r3
 80007be:	683b      	ldr	r3, [r7, #0]
 80007c0:	785b      	ldrb	r3, [r3, #1]
 80007c2:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80007c4:	2b3f      	cmp	r3, #63	@ 0x3f
 80007c6:	dd01      	ble.n	80007cc <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80007c8:	2300      	movs	r3, #0
 80007ca:	e05d      	b.n	8000888 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80007cc:	2300      	movs	r3, #0
 80007ce:	617b      	str	r3, [r7, #20]
 80007d0:	e04b      	b.n	800086a <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	685a      	ldr	r2, [r3, #4]
 80007d6:	79fb      	ldrb	r3, [r7, #7]
 80007d8:	3b20      	subs	r3, #32
 80007da:	6839      	ldr	r1, [r7, #0]
 80007dc:	7849      	ldrb	r1, [r1, #1]
 80007de:	fb01 f303 	mul.w	r3, r1, r3
 80007e2:	4619      	mov	r1, r3
 80007e4:	697b      	ldr	r3, [r7, #20]
 80007e6:	440b      	add	r3, r1
 80007e8:	005b      	lsls	r3, r3, #1
 80007ea:	4413      	add	r3, r2
 80007ec:	881b      	ldrh	r3, [r3, #0]
 80007ee:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80007f0:	2300      	movs	r3, #0
 80007f2:	613b      	str	r3, [r7, #16]
 80007f4:	e030      	b.n	8000858 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80007f6:	68fa      	ldr	r2, [r7, #12]
 80007f8:	693b      	ldr	r3, [r7, #16]
 80007fa:	fa02 f303 	lsl.w	r3, r2, r3
 80007fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000802:	2b00      	cmp	r3, #0
 8000804:	d010      	beq.n	8000828 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8000806:	4b22      	ldr	r3, [pc, #136]	@ (8000890 <SSD1306_Putc+0xf8>)
 8000808:	881a      	ldrh	r2, [r3, #0]
 800080a:	693b      	ldr	r3, [r7, #16]
 800080c:	b29b      	uxth	r3, r3
 800080e:	4413      	add	r3, r2
 8000810:	b298      	uxth	r0, r3
 8000812:	4b1f      	ldr	r3, [pc, #124]	@ (8000890 <SSD1306_Putc+0xf8>)
 8000814:	885a      	ldrh	r2, [r3, #2]
 8000816:	697b      	ldr	r3, [r7, #20]
 8000818:	b29b      	uxth	r3, r3
 800081a:	4413      	add	r3, r2
 800081c:	b29b      	uxth	r3, r3
 800081e:	79ba      	ldrb	r2, [r7, #6]
 8000820:	4619      	mov	r1, r3
 8000822:	f7ff ff43 	bl	80006ac <SSD1306_DrawPixel>
 8000826:	e014      	b.n	8000852 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8000828:	4b19      	ldr	r3, [pc, #100]	@ (8000890 <SSD1306_Putc+0xf8>)
 800082a:	881a      	ldrh	r2, [r3, #0]
 800082c:	693b      	ldr	r3, [r7, #16]
 800082e:	b29b      	uxth	r3, r3
 8000830:	4413      	add	r3, r2
 8000832:	b298      	uxth	r0, r3
 8000834:	4b16      	ldr	r3, [pc, #88]	@ (8000890 <SSD1306_Putc+0xf8>)
 8000836:	885a      	ldrh	r2, [r3, #2]
 8000838:	697b      	ldr	r3, [r7, #20]
 800083a:	b29b      	uxth	r3, r3
 800083c:	4413      	add	r3, r2
 800083e:	b299      	uxth	r1, r3
 8000840:	79bb      	ldrb	r3, [r7, #6]
 8000842:	2b00      	cmp	r3, #0
 8000844:	bf0c      	ite	eq
 8000846:	2301      	moveq	r3, #1
 8000848:	2300      	movne	r3, #0
 800084a:	b2db      	uxtb	r3, r3
 800084c:	461a      	mov	r2, r3
 800084e:	f7ff ff2d 	bl	80006ac <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8000852:	693b      	ldr	r3, [r7, #16]
 8000854:	3301      	adds	r3, #1
 8000856:	613b      	str	r3, [r7, #16]
 8000858:	683b      	ldr	r3, [r7, #0]
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	461a      	mov	r2, r3
 800085e:	693b      	ldr	r3, [r7, #16]
 8000860:	4293      	cmp	r3, r2
 8000862:	d3c8      	bcc.n	80007f6 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	3301      	adds	r3, #1
 8000868:	617b      	str	r3, [r7, #20]
 800086a:	683b      	ldr	r3, [r7, #0]
 800086c:	785b      	ldrb	r3, [r3, #1]
 800086e:	461a      	mov	r2, r3
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	4293      	cmp	r3, r2
 8000874:	d3ad      	bcc.n	80007d2 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8000876:	4b06      	ldr	r3, [pc, #24]	@ (8000890 <SSD1306_Putc+0xf8>)
 8000878:	881b      	ldrh	r3, [r3, #0]
 800087a:	683a      	ldr	r2, [r7, #0]
 800087c:	7812      	ldrb	r2, [r2, #0]
 800087e:	4413      	add	r3, r2
 8000880:	b29a      	uxth	r2, r3
 8000882:	4b03      	ldr	r3, [pc, #12]	@ (8000890 <SSD1306_Putc+0xf8>)
 8000884:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8000886:	79fb      	ldrb	r3, [r7, #7]
}
 8000888:	4618      	mov	r0, r3
 800088a:	3718      	adds	r7, #24
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	20000484 	.word	0x20000484

08000894 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8000894:	b580      	push	{r7, lr}
 8000896:	b084      	sub	sp, #16
 8000898:	af00      	add	r7, sp, #0
 800089a:	60f8      	str	r0, [r7, #12]
 800089c:	60b9      	str	r1, [r7, #8]
 800089e:	4613      	mov	r3, r2
 80008a0:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80008a2:	e012      	b.n	80008ca <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	79fa      	ldrb	r2, [r7, #7]
 80008aa:	68b9      	ldr	r1, [r7, #8]
 80008ac:	4618      	mov	r0, r3
 80008ae:	f7ff ff73 	bl	8000798 <SSD1306_Putc>
 80008b2:	4603      	mov	r3, r0
 80008b4:	461a      	mov	r2, r3
 80008b6:	68fb      	ldr	r3, [r7, #12]
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	429a      	cmp	r2, r3
 80008bc:	d002      	beq.n	80008c4 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	e008      	b.n	80008d6 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	3301      	adds	r3, #1
 80008c8:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d1e8      	bne.n	80008a4 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	781b      	ldrb	r3, [r3, #0]
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	3710      	adds	r7, #16
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
	...

080008e0 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80008e6:	4b08      	ldr	r3, [pc, #32]	@ (8000908 <ssd1306_I2C_Init+0x28>)
 80008e8:	607b      	str	r3, [r7, #4]
	while(p>0)
 80008ea:	e002      	b.n	80008f2 <ssd1306_I2C_Init+0x12>
		p--;
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	3b01      	subs	r3, #1
 80008f0:	607b      	str	r3, [r7, #4]
	while(p>0)
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d1f9      	bne.n	80008ec <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80008f8:	bf00      	nop
 80008fa:	bf00      	nop
 80008fc:	370c      	adds	r7, #12
 80008fe:	46bd      	mov	sp, r7
 8000900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000904:	4770      	bx	lr
 8000906:	bf00      	nop
 8000908:	0003d090 	.word	0x0003d090

0800090c <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 800090c:	b590      	push	{r4, r7, lr}
 800090e:	b0c7      	sub	sp, #284	@ 0x11c
 8000910:	af02      	add	r7, sp, #8
 8000912:	4604      	mov	r4, r0
 8000914:	4608      	mov	r0, r1
 8000916:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 800091a:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 800091e:	600a      	str	r2, [r1, #0]
 8000920:	4619      	mov	r1, r3
 8000922:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000926:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800092a:	4622      	mov	r2, r4
 800092c:	701a      	strb	r2, [r3, #0]
 800092e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000932:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8000936:	4602      	mov	r2, r0
 8000938:	701a      	strb	r2, [r3, #0]
 800093a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800093e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000942:	460a      	mov	r2, r1
 8000944:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8000946:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800094a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800094e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000952:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8000956:	7812      	ldrb	r2, [r2, #0]
 8000958:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 800095a:	2300      	movs	r3, #0
 800095c:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8000960:	e015      	b.n	800098e <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8000962:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000966:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800096a:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 800096e:	6812      	ldr	r2, [r2, #0]
 8000970:	441a      	add	r2, r3
 8000972:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000976:	3301      	adds	r3, #1
 8000978:	7811      	ldrb	r1, [r2, #0]
 800097a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800097e:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000982:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8000984:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000988:	3301      	adds	r3, #1
 800098a:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 800098e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8000992:	b29b      	uxth	r3, r3
 8000994:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000998:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 800099c:	8812      	ldrh	r2, [r2, #0]
 800099e:	429a      	cmp	r2, r3
 80009a0:	d8df      	bhi.n	8000962 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 80009a2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80009a6:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	b299      	uxth	r1, r3
 80009ae:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80009b2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80009b6:	881b      	ldrh	r3, [r3, #0]
 80009b8:	3301      	adds	r3, #1
 80009ba:	b29b      	uxth	r3, r3
 80009bc:	f107 020c 	add.w	r2, r7, #12
 80009c0:	200a      	movs	r0, #10
 80009c2:	9000      	str	r0, [sp, #0]
 80009c4:	4803      	ldr	r0, [pc, #12]	@ (80009d4 <ssd1306_I2C_WriteMulti+0xc8>)
 80009c6:	f000 fc95 	bl	80012f4 <HAL_I2C_Master_Transmit>
}
 80009ca:	bf00      	nop
 80009cc:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd90      	pop	{r4, r7, pc}
 80009d4:	20000030 	.word	0x20000030

080009d8 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80009d8:	b580      	push	{r7, lr}
 80009da:	b086      	sub	sp, #24
 80009dc:	af02      	add	r7, sp, #8
 80009de:	4603      	mov	r3, r0
 80009e0:	71fb      	strb	r3, [r7, #7]
 80009e2:	460b      	mov	r3, r1
 80009e4:	71bb      	strb	r3, [r7, #6]
 80009e6:	4613      	mov	r3, r2
 80009e8:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80009ea:	79bb      	ldrb	r3, [r7, #6]
 80009ec:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80009ee:	797b      	ldrb	r3, [r7, #5]
 80009f0:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80009f2:	79fb      	ldrb	r3, [r7, #7]
 80009f4:	b299      	uxth	r1, r3
 80009f6:	f107 020c 	add.w	r2, r7, #12
 80009fa:	230a      	movs	r3, #10
 80009fc:	9300      	str	r3, [sp, #0]
 80009fe:	2302      	movs	r3, #2
 8000a00:	4803      	ldr	r0, [pc, #12]	@ (8000a10 <ssd1306_I2C_Write+0x38>)
 8000a02:	f000 fc77 	bl	80012f4 <HAL_I2C_Master_Transmit>
}
 8000a06:	bf00      	nop
 8000a08:	3710      	adds	r7, #16
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	20000030 	.word	0x20000030

08000a14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a58 <HAL_MspInit+0x44>)
 8000a1c:	699b      	ldr	r3, [r3, #24]
 8000a1e:	4a0e      	ldr	r2, [pc, #56]	@ (8000a58 <HAL_MspInit+0x44>)
 8000a20:	f043 0301 	orr.w	r3, r3, #1
 8000a24:	6193      	str	r3, [r2, #24]
 8000a26:	4b0c      	ldr	r3, [pc, #48]	@ (8000a58 <HAL_MspInit+0x44>)
 8000a28:	699b      	ldr	r3, [r3, #24]
 8000a2a:	f003 0301 	and.w	r3, r3, #1
 8000a2e:	607b      	str	r3, [r7, #4]
 8000a30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a32:	4b09      	ldr	r3, [pc, #36]	@ (8000a58 <HAL_MspInit+0x44>)
 8000a34:	69db      	ldr	r3, [r3, #28]
 8000a36:	4a08      	ldr	r2, [pc, #32]	@ (8000a58 <HAL_MspInit+0x44>)
 8000a38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a3c:	61d3      	str	r3, [r2, #28]
 8000a3e:	4b06      	ldr	r3, [pc, #24]	@ (8000a58 <HAL_MspInit+0x44>)
 8000a40:	69db      	ldr	r3, [r3, #28]
 8000a42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a46:	603b      	str	r3, [r7, #0]
 8000a48:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a4a:	2007      	movs	r0, #7
 8000a4c:	f000 fa10 	bl	8000e70 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a50:	bf00      	nop
 8000a52:	3708      	adds	r7, #8
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	40021000 	.word	0x40021000

08000a5c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b08a      	sub	sp, #40	@ 0x28
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a64:	f107 0314 	add.w	r3, r7, #20
 8000a68:	2200      	movs	r2, #0
 8000a6a:	601a      	str	r2, [r3, #0]
 8000a6c:	605a      	str	r2, [r3, #4]
 8000a6e:	609a      	str	r2, [r3, #8]
 8000a70:	60da      	str	r2, [r3, #12]
 8000a72:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a26      	ldr	r2, [pc, #152]	@ (8000b14 <HAL_I2C_MspInit+0xb8>)
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	d145      	bne.n	8000b0a <HAL_I2C_MspInit+0xae>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7e:	4b26      	ldr	r3, [pc, #152]	@ (8000b18 <HAL_I2C_MspInit+0xbc>)
 8000a80:	695b      	ldr	r3, [r3, #20]
 8000a82:	4a25      	ldr	r2, [pc, #148]	@ (8000b18 <HAL_I2C_MspInit+0xbc>)
 8000a84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a88:	6153      	str	r3, [r2, #20]
 8000a8a:	4b23      	ldr	r3, [pc, #140]	@ (8000b18 <HAL_I2C_MspInit+0xbc>)
 8000a8c:	695b      	ldr	r3, [r3, #20]
 8000a8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a92:	613b      	str	r3, [r7, #16]
 8000a94:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a96:	4b20      	ldr	r3, [pc, #128]	@ (8000b18 <HAL_I2C_MspInit+0xbc>)
 8000a98:	695b      	ldr	r3, [r3, #20]
 8000a9a:	4a1f      	ldr	r2, [pc, #124]	@ (8000b18 <HAL_I2C_MspInit+0xbc>)
 8000a9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000aa0:	6153      	str	r3, [r2, #20]
 8000aa2:	4b1d      	ldr	r3, [pc, #116]	@ (8000b18 <HAL_I2C_MspInit+0xbc>)
 8000aa4:	695b      	ldr	r3, [r3, #20]
 8000aa6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000aaa:	60fb      	str	r3, [r7, #12]
 8000aac:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000aae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ab2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ab4:	2312      	movs	r3, #18
 8000ab6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000abc:	2303      	movs	r3, #3
 8000abe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ac0:	2304      	movs	r3, #4
 8000ac2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac4:	f107 0314 	add.w	r3, r7, #20
 8000ac8:	4619      	mov	r1, r3
 8000aca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ace:	f000 fa03 	bl	8000ed8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ad2:	2380      	movs	r3, #128	@ 0x80
 8000ad4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ad6:	2312      	movs	r3, #18
 8000ad8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ada:	2300      	movs	r3, #0
 8000adc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ade:	2303      	movs	r3, #3
 8000ae0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ae2:	2304      	movs	r3, #4
 8000ae4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ae6:	f107 0314 	add.w	r3, r7, #20
 8000aea:	4619      	mov	r1, r3
 8000aec:	480b      	ldr	r0, [pc, #44]	@ (8000b1c <HAL_I2C_MspInit+0xc0>)
 8000aee:	f000 f9f3 	bl	8000ed8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000af2:	4b09      	ldr	r3, [pc, #36]	@ (8000b18 <HAL_I2C_MspInit+0xbc>)
 8000af4:	69db      	ldr	r3, [r3, #28]
 8000af6:	4a08      	ldr	r2, [pc, #32]	@ (8000b18 <HAL_I2C_MspInit+0xbc>)
 8000af8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000afc:	61d3      	str	r3, [r2, #28]
 8000afe:	4b06      	ldr	r3, [pc, #24]	@ (8000b18 <HAL_I2C_MspInit+0xbc>)
 8000b00:	69db      	ldr	r3, [r3, #28]
 8000b02:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b06:	60bb      	str	r3, [r7, #8]
 8000b08:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000b0a:	bf00      	nop
 8000b0c:	3728      	adds	r7, #40	@ 0x28
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	40005400 	.word	0x40005400
 8000b18:	40021000 	.word	0x40021000
 8000b1c:	48000400 	.word	0x48000400

08000b20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b24:	bf00      	nop
 8000b26:	e7fd      	b.n	8000b24 <NMI_Handler+0x4>

08000b28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b2c:	bf00      	nop
 8000b2e:	e7fd      	b.n	8000b2c <HardFault_Handler+0x4>

08000b30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b34:	bf00      	nop
 8000b36:	e7fd      	b.n	8000b34 <MemManage_Handler+0x4>

08000b38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b3c:	bf00      	nop
 8000b3e:	e7fd      	b.n	8000b3c <BusFault_Handler+0x4>

08000b40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b44:	bf00      	nop
 8000b46:	e7fd      	b.n	8000b44 <UsageFault_Handler+0x4>

08000b48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b4c:	bf00      	nop
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr

08000b56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b56:	b480      	push	{r7}
 8000b58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b5a:	bf00      	nop
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b68:	bf00      	nop
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr

08000b72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b76:	f000 f885 	bl	8000c84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}
	...

08000b80 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b84:	4b06      	ldr	r3, [pc, #24]	@ (8000ba0 <SystemInit+0x20>)
 8000b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b8a:	4a05      	ldr	r2, [pc, #20]	@ (8000ba0 <SystemInit+0x20>)
 8000b8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	e000ed00 	.word	0xe000ed00

08000ba4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ba4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bdc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ba8:	f7ff ffea 	bl	8000b80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bac:	480c      	ldr	r0, [pc, #48]	@ (8000be0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bae:	490d      	ldr	r1, [pc, #52]	@ (8000be4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bb0:	4a0d      	ldr	r2, [pc, #52]	@ (8000be8 <LoopForever+0xe>)
  movs r3, #0
 8000bb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bb4:	e002      	b.n	8000bbc <LoopCopyDataInit>

08000bb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bba:	3304      	adds	r3, #4

08000bbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bc0:	d3f9      	bcc.n	8000bb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bc2:	4a0a      	ldr	r2, [pc, #40]	@ (8000bec <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bc4:	4c0a      	ldr	r4, [pc, #40]	@ (8000bf0 <LoopForever+0x16>)
  movs r3, #0
 8000bc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bc8:	e001      	b.n	8000bce <LoopFillZerobss>

08000bca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bcc:	3204      	adds	r2, #4

08000bce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bd0:	d3fb      	bcc.n	8000bca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bd2:	f002 fbad 	bl	8003330 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bd6:	f7ff faf7 	bl	80001c8 <main>

08000bda <LoopForever>:

LoopForever:
    b LoopForever
 8000bda:	e7fe      	b.n	8000bda <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000bdc:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000be0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000be4:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000be8:	08004134 	.word	0x08004134
  ldr r2, =_sbss
 8000bec:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000bf0:	20000490 	.word	0x20000490

08000bf4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000bf4:	e7fe      	b.n	8000bf4 <ADC1_IRQHandler>
	...

08000bf8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bfc:	4b08      	ldr	r3, [pc, #32]	@ (8000c20 <HAL_Init+0x28>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a07      	ldr	r2, [pc, #28]	@ (8000c20 <HAL_Init+0x28>)
 8000c02:	f043 0310 	orr.w	r3, r3, #16
 8000c06:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c08:	2003      	movs	r0, #3
 8000c0a:	f000 f931 	bl	8000e70 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c0e:	2000      	movs	r0, #0
 8000c10:	f000 f808 	bl	8000c24 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c14:	f7ff fefe 	bl	8000a14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c18:	2300      	movs	r3, #0
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	40022000 	.word	0x40022000

08000c24 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c2c:	4b12      	ldr	r3, [pc, #72]	@ (8000c78 <HAL_InitTick+0x54>)
 8000c2e:	681a      	ldr	r2, [r3, #0]
 8000c30:	4b12      	ldr	r3, [pc, #72]	@ (8000c7c <HAL_InitTick+0x58>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	4619      	mov	r1, r3
 8000c36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c42:	4618      	mov	r0, r3
 8000c44:	f000 f93b 	bl	8000ebe <HAL_SYSTICK_Config>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	e00e      	b.n	8000c70 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2b0f      	cmp	r3, #15
 8000c56:	d80a      	bhi.n	8000c6e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c58:	2200      	movs	r2, #0
 8000c5a:	6879      	ldr	r1, [r7, #4]
 8000c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c60:	f000 f911 	bl	8000e86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c64:	4a06      	ldr	r2, [pc, #24]	@ (8000c80 <HAL_InitTick+0x5c>)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	e000      	b.n	8000c70 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3708      	adds	r7, #8
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	20000008 	.word	0x20000008
 8000c7c:	20000010 	.word	0x20000010
 8000c80:	2000000c 	.word	0x2000000c

08000c84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c88:	4b06      	ldr	r3, [pc, #24]	@ (8000ca4 <HAL_IncTick+0x20>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	4b06      	ldr	r3, [pc, #24]	@ (8000ca8 <HAL_IncTick+0x24>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4413      	add	r3, r2
 8000c94:	4a04      	ldr	r2, [pc, #16]	@ (8000ca8 <HAL_IncTick+0x24>)
 8000c96:	6013      	str	r3, [r2, #0]
}
 8000c98:	bf00      	nop
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	20000010 	.word	0x20000010
 8000ca8:	2000048c 	.word	0x2000048c

08000cac <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cac:	b480      	push	{r7}
 8000cae:	af00      	add	r7, sp, #0
  return uwTick;  
 8000cb0:	4b03      	ldr	r3, [pc, #12]	@ (8000cc0 <HAL_GetTick+0x14>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	2000048c 	.word	0x2000048c

08000cc4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ccc:	f7ff ffee 	bl	8000cac <HAL_GetTick>
 8000cd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cdc:	d005      	beq.n	8000cea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cde:	4b0a      	ldr	r3, [pc, #40]	@ (8000d08 <HAL_Delay+0x44>)
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	461a      	mov	r2, r3
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	4413      	add	r3, r2
 8000ce8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000cea:	bf00      	nop
 8000cec:	f7ff ffde 	bl	8000cac <HAL_GetTick>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	68bb      	ldr	r3, [r7, #8]
 8000cf4:	1ad3      	subs	r3, r2, r3
 8000cf6:	68fa      	ldr	r2, [r7, #12]
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d8f7      	bhi.n	8000cec <HAL_Delay+0x28>
  {
  }
}
 8000cfc:	bf00      	nop
 8000cfe:	bf00      	nop
 8000d00:	3710      	adds	r7, #16
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	20000010 	.word	0x20000010

08000d0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b085      	sub	sp, #20
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	f003 0307 	and.w	r3, r3, #7
 8000d1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d50 <__NVIC_SetPriorityGrouping+0x44>)
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d22:	68ba      	ldr	r2, [r7, #8]
 8000d24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d28:	4013      	ands	r3, r2
 8000d2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d3e:	4a04      	ldr	r2, [pc, #16]	@ (8000d50 <__NVIC_SetPriorityGrouping+0x44>)
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	60d3      	str	r3, [r2, #12]
}
 8000d44:	bf00      	nop
 8000d46:	3714      	adds	r7, #20
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr
 8000d50:	e000ed00 	.word	0xe000ed00

08000d54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d58:	4b04      	ldr	r3, [pc, #16]	@ (8000d6c <__NVIC_GetPriorityGrouping+0x18>)
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	0a1b      	lsrs	r3, r3, #8
 8000d5e:	f003 0307 	and.w	r3, r3, #7
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr
 8000d6c:	e000ed00 	.word	0xe000ed00

08000d70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	6039      	str	r1, [r7, #0]
 8000d7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	db0a      	blt.n	8000d9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	b2da      	uxtb	r2, r3
 8000d88:	490c      	ldr	r1, [pc, #48]	@ (8000dbc <__NVIC_SetPriority+0x4c>)
 8000d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8e:	0112      	lsls	r2, r2, #4
 8000d90:	b2d2      	uxtb	r2, r2
 8000d92:	440b      	add	r3, r1
 8000d94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d98:	e00a      	b.n	8000db0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	b2da      	uxtb	r2, r3
 8000d9e:	4908      	ldr	r1, [pc, #32]	@ (8000dc0 <__NVIC_SetPriority+0x50>)
 8000da0:	79fb      	ldrb	r3, [r7, #7]
 8000da2:	f003 030f 	and.w	r3, r3, #15
 8000da6:	3b04      	subs	r3, #4
 8000da8:	0112      	lsls	r2, r2, #4
 8000daa:	b2d2      	uxtb	r2, r2
 8000dac:	440b      	add	r3, r1
 8000dae:	761a      	strb	r2, [r3, #24]
}
 8000db0:	bf00      	nop
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	e000e100 	.word	0xe000e100
 8000dc0:	e000ed00 	.word	0xe000ed00

08000dc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b089      	sub	sp, #36	@ 0x24
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	60f8      	str	r0, [r7, #12]
 8000dcc:	60b9      	str	r1, [r7, #8]
 8000dce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	f003 0307 	and.w	r3, r3, #7
 8000dd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dd8:	69fb      	ldr	r3, [r7, #28]
 8000dda:	f1c3 0307 	rsb	r3, r3, #7
 8000dde:	2b04      	cmp	r3, #4
 8000de0:	bf28      	it	cs
 8000de2:	2304      	movcs	r3, #4
 8000de4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	3304      	adds	r3, #4
 8000dea:	2b06      	cmp	r3, #6
 8000dec:	d902      	bls.n	8000df4 <NVIC_EncodePriority+0x30>
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	3b03      	subs	r3, #3
 8000df2:	e000      	b.n	8000df6 <NVIC_EncodePriority+0x32>
 8000df4:	2300      	movs	r3, #0
 8000df6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df8:	f04f 32ff 	mov.w	r2, #4294967295
 8000dfc:	69bb      	ldr	r3, [r7, #24]
 8000dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000e02:	43da      	mvns	r2, r3
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	401a      	ands	r2, r3
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e0c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	fa01 f303 	lsl.w	r3, r1, r3
 8000e16:	43d9      	mvns	r1, r3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e1c:	4313      	orrs	r3, r2
         );
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3724      	adds	r7, #36	@ 0x24
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
	...

08000e2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	3b01      	subs	r3, #1
 8000e38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e3c:	d301      	bcc.n	8000e42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e00f      	b.n	8000e62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e42:	4a0a      	ldr	r2, [pc, #40]	@ (8000e6c <SysTick_Config+0x40>)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	3b01      	subs	r3, #1
 8000e48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e4a:	210f      	movs	r1, #15
 8000e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e50:	f7ff ff8e 	bl	8000d70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e54:	4b05      	ldr	r3, [pc, #20]	@ (8000e6c <SysTick_Config+0x40>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e5a:	4b04      	ldr	r3, [pc, #16]	@ (8000e6c <SysTick_Config+0x40>)
 8000e5c:	2207      	movs	r2, #7
 8000e5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e60:	2300      	movs	r3, #0
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3708      	adds	r7, #8
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	e000e010 	.word	0xe000e010

08000e70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	f7ff ff47 	bl	8000d0c <__NVIC_SetPriorityGrouping>
}
 8000e7e:	bf00      	nop
 8000e80:	3708      	adds	r7, #8
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}

08000e86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e86:	b580      	push	{r7, lr}
 8000e88:	b086      	sub	sp, #24
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	60b9      	str	r1, [r7, #8]
 8000e90:	607a      	str	r2, [r7, #4]
 8000e92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e94:	2300      	movs	r3, #0
 8000e96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e98:	f7ff ff5c 	bl	8000d54 <__NVIC_GetPriorityGrouping>
 8000e9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e9e:	687a      	ldr	r2, [r7, #4]
 8000ea0:	68b9      	ldr	r1, [r7, #8]
 8000ea2:	6978      	ldr	r0, [r7, #20]
 8000ea4:	f7ff ff8e 	bl	8000dc4 <NVIC_EncodePriority>
 8000ea8:	4602      	mov	r2, r0
 8000eaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eae:	4611      	mov	r1, r2
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f7ff ff5d 	bl	8000d70 <__NVIC_SetPriority>
}
 8000eb6:	bf00      	nop
 8000eb8:	3718      	adds	r7, #24
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	b082      	sub	sp, #8
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ec6:	6878      	ldr	r0, [r7, #4]
 8000ec8:	f7ff ffb0 	bl	8000e2c <SysTick_Config>
 8000ecc:	4603      	mov	r3, r0
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
	...

08000ed8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b087      	sub	sp, #28
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
 8000ee0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ee6:	e14e      	b.n	8001186 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	681a      	ldr	r2, [r3, #0]
 8000eec:	2101      	movs	r1, #1
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	f000 8140 	beq.w	8001180 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	f003 0303 	and.w	r3, r3, #3
 8000f08:	2b01      	cmp	r3, #1
 8000f0a:	d005      	beq.n	8000f18 <HAL_GPIO_Init+0x40>
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	685b      	ldr	r3, [r3, #4]
 8000f10:	f003 0303 	and.w	r3, r3, #3
 8000f14:	2b02      	cmp	r3, #2
 8000f16:	d130      	bne.n	8000f7a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	689b      	ldr	r3, [r3, #8]
 8000f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	2203      	movs	r2, #3
 8000f24:	fa02 f303 	lsl.w	r3, r2, r3
 8000f28:	43db      	mvns	r3, r3
 8000f2a:	693a      	ldr	r2, [r7, #16]
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	68da      	ldr	r2, [r3, #12]
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	005b      	lsls	r3, r3, #1
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	693a      	ldr	r2, [r7, #16]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	693a      	ldr	r2, [r7, #16]
 8000f46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f4e:	2201      	movs	r2, #1
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	fa02 f303 	lsl.w	r3, r2, r3
 8000f56:	43db      	mvns	r3, r3
 8000f58:	693a      	ldr	r2, [r7, #16]
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	091b      	lsrs	r3, r3, #4
 8000f64:	f003 0201 	and.w	r2, r3, #1
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6e:	693a      	ldr	r2, [r7, #16]
 8000f70:	4313      	orrs	r3, r2
 8000f72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	693a      	ldr	r2, [r7, #16]
 8000f78:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	f003 0303 	and.w	r3, r3, #3
 8000f82:	2b03      	cmp	r3, #3
 8000f84:	d017      	beq.n	8000fb6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	68db      	ldr	r3, [r3, #12]
 8000f8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	2203      	movs	r2, #3
 8000f92:	fa02 f303 	lsl.w	r3, r2, r3
 8000f96:	43db      	mvns	r3, r3
 8000f98:	693a      	ldr	r2, [r7, #16]
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	689a      	ldr	r2, [r3, #8]
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	005b      	lsls	r3, r3, #1
 8000fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000faa:	693a      	ldr	r2, [r7, #16]
 8000fac:	4313      	orrs	r3, r2
 8000fae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	693a      	ldr	r2, [r7, #16]
 8000fb4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	f003 0303 	and.w	r3, r3, #3
 8000fbe:	2b02      	cmp	r3, #2
 8000fc0:	d123      	bne.n	800100a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	08da      	lsrs	r2, r3, #3
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	3208      	adds	r2, #8
 8000fca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	f003 0307 	and.w	r3, r3, #7
 8000fd6:	009b      	lsls	r3, r3, #2
 8000fd8:	220f      	movs	r2, #15
 8000fda:	fa02 f303 	lsl.w	r3, r2, r3
 8000fde:	43db      	mvns	r3, r3
 8000fe0:	693a      	ldr	r2, [r7, #16]
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	691a      	ldr	r2, [r3, #16]
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	f003 0307 	and.w	r3, r3, #7
 8000ff0:	009b      	lsls	r3, r3, #2
 8000ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff6:	693a      	ldr	r2, [r7, #16]
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	08da      	lsrs	r2, r3, #3
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	3208      	adds	r2, #8
 8001004:	6939      	ldr	r1, [r7, #16]
 8001006:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	005b      	lsls	r3, r3, #1
 8001014:	2203      	movs	r2, #3
 8001016:	fa02 f303 	lsl.w	r3, r2, r3
 800101a:	43db      	mvns	r3, r3
 800101c:	693a      	ldr	r2, [r7, #16]
 800101e:	4013      	ands	r3, r2
 8001020:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f003 0203 	and.w	r2, r3, #3
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	005b      	lsls	r3, r3, #1
 800102e:	fa02 f303 	lsl.w	r3, r2, r3
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	4313      	orrs	r3, r2
 8001036:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001046:	2b00      	cmp	r3, #0
 8001048:	f000 809a 	beq.w	8001180 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800104c:	4b55      	ldr	r3, [pc, #340]	@ (80011a4 <HAL_GPIO_Init+0x2cc>)
 800104e:	699b      	ldr	r3, [r3, #24]
 8001050:	4a54      	ldr	r2, [pc, #336]	@ (80011a4 <HAL_GPIO_Init+0x2cc>)
 8001052:	f043 0301 	orr.w	r3, r3, #1
 8001056:	6193      	str	r3, [r2, #24]
 8001058:	4b52      	ldr	r3, [pc, #328]	@ (80011a4 <HAL_GPIO_Init+0x2cc>)
 800105a:	699b      	ldr	r3, [r3, #24]
 800105c:	f003 0301 	and.w	r3, r3, #1
 8001060:	60bb      	str	r3, [r7, #8]
 8001062:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001064:	4a50      	ldr	r2, [pc, #320]	@ (80011a8 <HAL_GPIO_Init+0x2d0>)
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	089b      	lsrs	r3, r3, #2
 800106a:	3302      	adds	r3, #2
 800106c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001070:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	f003 0303 	and.w	r3, r3, #3
 8001078:	009b      	lsls	r3, r3, #2
 800107a:	220f      	movs	r2, #15
 800107c:	fa02 f303 	lsl.w	r3, r2, r3
 8001080:	43db      	mvns	r3, r3
 8001082:	693a      	ldr	r2, [r7, #16]
 8001084:	4013      	ands	r3, r2
 8001086:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800108e:	d013      	beq.n	80010b8 <HAL_GPIO_Init+0x1e0>
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	4a46      	ldr	r2, [pc, #280]	@ (80011ac <HAL_GPIO_Init+0x2d4>)
 8001094:	4293      	cmp	r3, r2
 8001096:	d00d      	beq.n	80010b4 <HAL_GPIO_Init+0x1dc>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	4a45      	ldr	r2, [pc, #276]	@ (80011b0 <HAL_GPIO_Init+0x2d8>)
 800109c:	4293      	cmp	r3, r2
 800109e:	d007      	beq.n	80010b0 <HAL_GPIO_Init+0x1d8>
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	4a44      	ldr	r2, [pc, #272]	@ (80011b4 <HAL_GPIO_Init+0x2dc>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d101      	bne.n	80010ac <HAL_GPIO_Init+0x1d4>
 80010a8:	2303      	movs	r3, #3
 80010aa:	e006      	b.n	80010ba <HAL_GPIO_Init+0x1e2>
 80010ac:	2305      	movs	r3, #5
 80010ae:	e004      	b.n	80010ba <HAL_GPIO_Init+0x1e2>
 80010b0:	2302      	movs	r3, #2
 80010b2:	e002      	b.n	80010ba <HAL_GPIO_Init+0x1e2>
 80010b4:	2301      	movs	r3, #1
 80010b6:	e000      	b.n	80010ba <HAL_GPIO_Init+0x1e2>
 80010b8:	2300      	movs	r3, #0
 80010ba:	697a      	ldr	r2, [r7, #20]
 80010bc:	f002 0203 	and.w	r2, r2, #3
 80010c0:	0092      	lsls	r2, r2, #2
 80010c2:	4093      	lsls	r3, r2
 80010c4:	693a      	ldr	r2, [r7, #16]
 80010c6:	4313      	orrs	r3, r2
 80010c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80010ca:	4937      	ldr	r1, [pc, #220]	@ (80011a8 <HAL_GPIO_Init+0x2d0>)
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	089b      	lsrs	r3, r3, #2
 80010d0:	3302      	adds	r3, #2
 80010d2:	693a      	ldr	r2, [r7, #16]
 80010d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010d8:	4b37      	ldr	r3, [pc, #220]	@ (80011b8 <HAL_GPIO_Init+0x2e0>)
 80010da:	689b      	ldr	r3, [r3, #8]
 80010dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	43db      	mvns	r3, r3
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	4013      	ands	r3, r2
 80010e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d003      	beq.n	80010fc <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80010f4:	693a      	ldr	r2, [r7, #16]
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	4313      	orrs	r3, r2
 80010fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80010fc:	4a2e      	ldr	r2, [pc, #184]	@ (80011b8 <HAL_GPIO_Init+0x2e0>)
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001102:	4b2d      	ldr	r3, [pc, #180]	@ (80011b8 <HAL_GPIO_Init+0x2e0>)
 8001104:	68db      	ldr	r3, [r3, #12]
 8001106:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	43db      	mvns	r3, r3
 800110c:	693a      	ldr	r2, [r7, #16]
 800110e:	4013      	ands	r3, r2
 8001110:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800111a:	2b00      	cmp	r3, #0
 800111c:	d003      	beq.n	8001126 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800111e:	693a      	ldr	r2, [r7, #16]
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	4313      	orrs	r3, r2
 8001124:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001126:	4a24      	ldr	r2, [pc, #144]	@ (80011b8 <HAL_GPIO_Init+0x2e0>)
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800112c:	4b22      	ldr	r3, [pc, #136]	@ (80011b8 <HAL_GPIO_Init+0x2e0>)
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	43db      	mvns	r3, r3
 8001136:	693a      	ldr	r2, [r7, #16]
 8001138:	4013      	ands	r3, r2
 800113a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001144:	2b00      	cmp	r3, #0
 8001146:	d003      	beq.n	8001150 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001148:	693a      	ldr	r2, [r7, #16]
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	4313      	orrs	r3, r2
 800114e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001150:	4a19      	ldr	r2, [pc, #100]	@ (80011b8 <HAL_GPIO_Init+0x2e0>)
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001156:	4b18      	ldr	r3, [pc, #96]	@ (80011b8 <HAL_GPIO_Init+0x2e0>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	43db      	mvns	r3, r3
 8001160:	693a      	ldr	r2, [r7, #16]
 8001162:	4013      	ands	r3, r2
 8001164:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800116e:	2b00      	cmp	r3, #0
 8001170:	d003      	beq.n	800117a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	4313      	orrs	r3, r2
 8001178:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800117a:	4a0f      	ldr	r2, [pc, #60]	@ (80011b8 <HAL_GPIO_Init+0x2e0>)
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	3301      	adds	r3, #1
 8001184:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	fa22 f303 	lsr.w	r3, r2, r3
 8001190:	2b00      	cmp	r3, #0
 8001192:	f47f aea9 	bne.w	8000ee8 <HAL_GPIO_Init+0x10>
  }
}
 8001196:	bf00      	nop
 8001198:	bf00      	nop
 800119a:	371c      	adds	r7, #28
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr
 80011a4:	40021000 	.word	0x40021000
 80011a8:	40010000 	.word	0x40010000
 80011ac:	48000400 	.word	0x48000400
 80011b0:	48000800 	.word	0x48000800
 80011b4:	48000c00 	.word	0x48000c00
 80011b8:	40010400 	.word	0x40010400

080011bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d101      	bne.n	80011ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	e08d      	b.n	80012ea <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d106      	bne.n	80011e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2200      	movs	r2, #0
 80011de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80011e2:	6878      	ldr	r0, [r7, #4]
 80011e4:	f7ff fc3a 	bl	8000a5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2224      	movs	r2, #36	@ 0x24
 80011ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f022 0201 	bic.w	r2, r2, #1
 80011fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	685a      	ldr	r2, [r3, #4]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800120c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	689a      	ldr	r2, [r3, #8]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800121c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	68db      	ldr	r3, [r3, #12]
 8001222:	2b01      	cmp	r3, #1
 8001224:	d107      	bne.n	8001236 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	689a      	ldr	r2, [r3, #8]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001232:	609a      	str	r2, [r3, #8]
 8001234:	e006      	b.n	8001244 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	689a      	ldr	r2, [r3, #8]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001242:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	2b02      	cmp	r3, #2
 800124a:	d108      	bne.n	800125e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	685a      	ldr	r2, [r3, #4]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800125a:	605a      	str	r2, [r3, #4]
 800125c:	e007      	b.n	800126e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	685a      	ldr	r2, [r3, #4]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800126c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	6812      	ldr	r2, [r2, #0]
 8001278:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800127c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001280:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	68da      	ldr	r2, [r3, #12]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001290:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	691a      	ldr	r2, [r3, #16]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	695b      	ldr	r3, [r3, #20]
 800129a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	699b      	ldr	r3, [r3, #24]
 80012a2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	430a      	orrs	r2, r1
 80012aa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	69d9      	ldr	r1, [r3, #28]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6a1a      	ldr	r2, [r3, #32]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	430a      	orrs	r2, r1
 80012ba:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f042 0201 	orr.w	r2, r2, #1
 80012ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2200      	movs	r2, #0
 80012d0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	2220      	movs	r2, #32
 80012d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2200      	movs	r2, #0
 80012de:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2200      	movs	r2, #0
 80012e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80012e8:	2300      	movs	r3, #0
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
	...

080012f4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b088      	sub	sp, #32
 80012f8:	af02      	add	r7, sp, #8
 80012fa:	60f8      	str	r0, [r7, #12]
 80012fc:	607a      	str	r2, [r7, #4]
 80012fe:	461a      	mov	r2, r3
 8001300:	460b      	mov	r3, r1
 8001302:	817b      	strh	r3, [r7, #10]
 8001304:	4613      	mov	r3, r2
 8001306:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800130e:	b2db      	uxtb	r3, r3
 8001310:	2b20      	cmp	r3, #32
 8001312:	f040 80fd 	bne.w	8001510 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800131c:	2b01      	cmp	r3, #1
 800131e:	d101      	bne.n	8001324 <HAL_I2C_Master_Transmit+0x30>
 8001320:	2302      	movs	r3, #2
 8001322:	e0f6      	b.n	8001512 <HAL_I2C_Master_Transmit+0x21e>
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	2201      	movs	r2, #1
 8001328:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800132c:	f7ff fcbe 	bl	8000cac <HAL_GetTick>
 8001330:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	9300      	str	r3, [sp, #0]
 8001336:	2319      	movs	r3, #25
 8001338:	2201      	movs	r2, #1
 800133a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800133e:	68f8      	ldr	r0, [r7, #12]
 8001340:	f000 fa00 	bl	8001744 <I2C_WaitOnFlagUntilTimeout>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e0e1      	b.n	8001512 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	2221      	movs	r2, #33	@ 0x21
 8001352:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	2210      	movs	r2, #16
 800135a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	2200      	movs	r2, #0
 8001362:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	687a      	ldr	r2, [r7, #4]
 8001368:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	893a      	ldrh	r2, [r7, #8]
 800136e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	2200      	movs	r2, #0
 8001374:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800137a:	b29b      	uxth	r3, r3
 800137c:	2bff      	cmp	r3, #255	@ 0xff
 800137e:	d906      	bls.n	800138e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	22ff      	movs	r2, #255	@ 0xff
 8001384:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001386:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800138a:	617b      	str	r3, [r7, #20]
 800138c:	e007      	b.n	800139e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001392:	b29a      	uxth	r2, r3
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001398:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800139c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d024      	beq.n	80013f0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013aa:	781a      	ldrb	r2, [r3, #0]
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013b6:	1c5a      	adds	r2, r3, #1
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80013c0:	b29b      	uxth	r3, r3
 80013c2:	3b01      	subs	r3, #1
 80013c4:	b29a      	uxth	r2, r3
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80013ce:	3b01      	subs	r3, #1
 80013d0:	b29a      	uxth	r2, r3
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	3301      	adds	r3, #1
 80013de:	b2da      	uxtb	r2, r3
 80013e0:	8979      	ldrh	r1, [r7, #10]
 80013e2:	4b4e      	ldr	r3, [pc, #312]	@ (800151c <HAL_I2C_Master_Transmit+0x228>)
 80013e4:	9300      	str	r3, [sp, #0]
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	68f8      	ldr	r0, [r7, #12]
 80013ea:	f000 fb6f 	bl	8001acc <I2C_TransferConfig>
 80013ee:	e066      	b.n	80014be <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80013f4:	b2da      	uxtb	r2, r3
 80013f6:	8979      	ldrh	r1, [r7, #10]
 80013f8:	4b48      	ldr	r3, [pc, #288]	@ (800151c <HAL_I2C_Master_Transmit+0x228>)
 80013fa:	9300      	str	r3, [sp, #0]
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	68f8      	ldr	r0, [r7, #12]
 8001400:	f000 fb64 	bl	8001acc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001404:	e05b      	b.n	80014be <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001406:	693a      	ldr	r2, [r7, #16]
 8001408:	6a39      	ldr	r1, [r7, #32]
 800140a:	68f8      	ldr	r0, [r7, #12]
 800140c:	f000 f9f3 	bl	80017f6 <I2C_WaitOnTXISFlagUntilTimeout>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e07b      	b.n	8001512 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800141e:	781a      	ldrb	r2, [r3, #0]
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800142a:	1c5a      	adds	r2, r3, #1
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001434:	b29b      	uxth	r3, r3
 8001436:	3b01      	subs	r3, #1
 8001438:	b29a      	uxth	r2, r3
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001442:	3b01      	subs	r3, #1
 8001444:	b29a      	uxth	r2, r3
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800144e:	b29b      	uxth	r3, r3
 8001450:	2b00      	cmp	r3, #0
 8001452:	d034      	beq.n	80014be <HAL_I2C_Master_Transmit+0x1ca>
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001458:	2b00      	cmp	r3, #0
 800145a:	d130      	bne.n	80014be <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	9300      	str	r3, [sp, #0]
 8001460:	6a3b      	ldr	r3, [r7, #32]
 8001462:	2200      	movs	r2, #0
 8001464:	2180      	movs	r1, #128	@ 0x80
 8001466:	68f8      	ldr	r0, [r7, #12]
 8001468:	f000 f96c 	bl	8001744 <I2C_WaitOnFlagUntilTimeout>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001472:	2301      	movs	r3, #1
 8001474:	e04d      	b.n	8001512 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800147a:	b29b      	uxth	r3, r3
 800147c:	2bff      	cmp	r3, #255	@ 0xff
 800147e:	d90e      	bls.n	800149e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	22ff      	movs	r2, #255	@ 0xff
 8001484:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800148a:	b2da      	uxtb	r2, r3
 800148c:	8979      	ldrh	r1, [r7, #10]
 800148e:	2300      	movs	r3, #0
 8001490:	9300      	str	r3, [sp, #0]
 8001492:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001496:	68f8      	ldr	r0, [r7, #12]
 8001498:	f000 fb18 	bl	8001acc <I2C_TransferConfig>
 800149c:	e00f      	b.n	80014be <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80014a2:	b29a      	uxth	r2, r3
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80014ac:	b2da      	uxtb	r2, r3
 80014ae:	8979      	ldrh	r1, [r7, #10]
 80014b0:	2300      	movs	r3, #0
 80014b2:	9300      	str	r3, [sp, #0]
 80014b4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80014b8:	68f8      	ldr	r0, [r7, #12]
 80014ba:	f000 fb07 	bl	8001acc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80014c2:	b29b      	uxth	r3, r3
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d19e      	bne.n	8001406 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014c8:	693a      	ldr	r2, [r7, #16]
 80014ca:	6a39      	ldr	r1, [r7, #32]
 80014cc:	68f8      	ldr	r0, [r7, #12]
 80014ce:	f000 f9d9 	bl	8001884 <I2C_WaitOnSTOPFlagUntilTimeout>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80014d8:	2301      	movs	r3, #1
 80014da:	e01a      	b.n	8001512 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2220      	movs	r2, #32
 80014e2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	6859      	ldr	r1, [r3, #4]
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001520 <HAL_I2C_Master_Transmit+0x22c>)
 80014f0:	400b      	ands	r3, r1
 80014f2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	2220      	movs	r2, #32
 80014f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	2200      	movs	r2, #0
 8001500:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	2200      	movs	r2, #0
 8001508:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800150c:	2300      	movs	r3, #0
 800150e:	e000      	b.n	8001512 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001510:	2302      	movs	r3, #2
  }
}
 8001512:	4618      	mov	r0, r3
 8001514:	3718      	adds	r7, #24
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	80002000 	.word	0x80002000
 8001520:	fe00e800 	.word	0xfe00e800

08001524 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b08a      	sub	sp, #40	@ 0x28
 8001528:	af02      	add	r7, sp, #8
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	607a      	str	r2, [r7, #4]
 800152e:	603b      	str	r3, [r7, #0]
 8001530:	460b      	mov	r3, r1
 8001532:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8001534:	2300      	movs	r3, #0
 8001536:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800153e:	b2db      	uxtb	r3, r3
 8001540:	2b20      	cmp	r3, #32
 8001542:	f040 80d6 	bne.w	80016f2 <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	699b      	ldr	r3, [r3, #24]
 800154c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001550:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001554:	d101      	bne.n	800155a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8001556:	2302      	movs	r3, #2
 8001558:	e0cc      	b.n	80016f4 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001560:	2b01      	cmp	r3, #1
 8001562:	d101      	bne.n	8001568 <HAL_I2C_IsDeviceReady+0x44>
 8001564:	2302      	movs	r3, #2
 8001566:	e0c5      	b.n	80016f4 <HAL_I2C_IsDeviceReady+0x1d0>
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	2201      	movs	r2, #1
 800156c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	2224      	movs	r2, #36	@ 0x24
 8001574:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	2200      	movs	r2, #0
 800157c:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	68db      	ldr	r3, [r3, #12]
 8001582:	2b01      	cmp	r3, #1
 8001584:	d107      	bne.n	8001596 <HAL_I2C_IsDeviceReady+0x72>
 8001586:	897b      	ldrh	r3, [r7, #10]
 8001588:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800158c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001590:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001594:	e006      	b.n	80015a4 <HAL_I2C_IsDeviceReady+0x80>
 8001596:	897b      	ldrh	r3, [r7, #10]
 8001598:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800159c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80015a0:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 80015a4:	68fa      	ldr	r2, [r7, #12]
 80015a6:	6812      	ldr	r2, [r2, #0]
 80015a8:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80015aa:	f7ff fb7f 	bl	8000cac <HAL_GetTick>
 80015ae:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	699b      	ldr	r3, [r3, #24]
 80015b6:	f003 0320 	and.w	r3, r3, #32
 80015ba:	2b20      	cmp	r3, #32
 80015bc:	bf0c      	ite	eq
 80015be:	2301      	moveq	r3, #1
 80015c0:	2300      	movne	r3, #0
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	f003 0310 	and.w	r3, r3, #16
 80015d0:	2b10      	cmp	r3, #16
 80015d2:	bf0c      	ite	eq
 80015d4:	2301      	moveq	r3, #1
 80015d6:	2300      	movne	r3, #0
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80015dc:	e034      	b.n	8001648 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015e4:	d01a      	beq.n	800161c <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80015e6:	f7ff fb61 	bl	8000cac <HAL_GetTick>
 80015ea:	4602      	mov	r2, r0
 80015ec:	69bb      	ldr	r3, [r7, #24]
 80015ee:	1ad3      	subs	r3, r2, r3
 80015f0:	683a      	ldr	r2, [r7, #0]
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d302      	bcc.n	80015fc <HAL_I2C_IsDeviceReady+0xd8>
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d10f      	bne.n	800161c <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	2220      	movs	r2, #32
 8001600:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001608:	f043 0220 	orr.w	r2, r3, #32
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	2200      	movs	r2, #0
 8001614:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	e06b      	b.n	80016f4 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	699b      	ldr	r3, [r3, #24]
 8001622:	f003 0320 	and.w	r3, r3, #32
 8001626:	2b20      	cmp	r3, #32
 8001628:	bf0c      	ite	eq
 800162a:	2301      	moveq	r3, #1
 800162c:	2300      	movne	r3, #0
 800162e:	b2db      	uxtb	r3, r3
 8001630:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	699b      	ldr	r3, [r3, #24]
 8001638:	f003 0310 	and.w	r3, r3, #16
 800163c:	2b10      	cmp	r3, #16
 800163e:	bf0c      	ite	eq
 8001640:	2301      	moveq	r3, #1
 8001642:	2300      	movne	r3, #0
 8001644:	b2db      	uxtb	r3, r3
 8001646:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001648:	7ffb      	ldrb	r3, [r7, #31]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d102      	bne.n	8001654 <HAL_I2C_IsDeviceReady+0x130>
 800164e:	7fbb      	ldrb	r3, [r7, #30]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d0c4      	beq.n	80015de <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	699b      	ldr	r3, [r3, #24]
 800165a:	f003 0310 	and.w	r3, r3, #16
 800165e:	2b10      	cmp	r3, #16
 8001660:	d01a      	beq.n	8001698 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001662:	69bb      	ldr	r3, [r7, #24]
 8001664:	9300      	str	r3, [sp, #0]
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	2200      	movs	r2, #0
 800166a:	2120      	movs	r1, #32
 800166c:	68f8      	ldr	r0, [r7, #12]
 800166e:	f000 f869 	bl	8001744 <I2C_WaitOnFlagUntilTimeout>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8001678:	2301      	movs	r3, #1
 800167a:	e03b      	b.n	80016f4 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	2220      	movs	r2, #32
 8001682:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	2220      	movs	r2, #32
 8001688:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	2200      	movs	r2, #0
 8001690:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8001694:	2300      	movs	r3, #0
 8001696:	e02d      	b.n	80016f4 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	9300      	str	r3, [sp, #0]
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	2200      	movs	r2, #0
 80016a0:	2120      	movs	r1, #32
 80016a2:	68f8      	ldr	r0, [r7, #12]
 80016a4:	f000 f84e 	bl	8001744 <I2C_WaitOnFlagUntilTimeout>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e020      	b.n	80016f4 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2210      	movs	r2, #16
 80016b8:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	2220      	movs	r2, #32
 80016c0:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	3301      	adds	r3, #1
 80016c6:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	687a      	ldr	r2, [r7, #4]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	f63f af56 	bhi.w	800157e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	2220      	movs	r2, #32
 80016d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016de:	f043 0220 	orr.w	r2, r3, #32
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	2200      	movs	r2, #0
 80016ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
 80016f0:	e000      	b.n	80016f4 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 80016f2:	2302      	movs	r3, #2
  }
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3720      	adds	r7, #32
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b083      	sub	sp, #12
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	699b      	ldr	r3, [r3, #24]
 800170a:	f003 0302 	and.w	r3, r3, #2
 800170e:	2b02      	cmp	r3, #2
 8001710:	d103      	bne.n	800171a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	2200      	movs	r2, #0
 8001718:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	f003 0301 	and.w	r3, r3, #1
 8001724:	2b01      	cmp	r3, #1
 8001726:	d007      	beq.n	8001738 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	699a      	ldr	r2, [r3, #24]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f042 0201 	orr.w	r2, r2, #1
 8001736:	619a      	str	r2, [r3, #24]
  }
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr

08001744 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	60f8      	str	r0, [r7, #12]
 800174c:	60b9      	str	r1, [r7, #8]
 800174e:	603b      	str	r3, [r7, #0]
 8001750:	4613      	mov	r3, r2
 8001752:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001754:	e03b      	b.n	80017ce <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001756:	69ba      	ldr	r2, [r7, #24]
 8001758:	6839      	ldr	r1, [r7, #0]
 800175a:	68f8      	ldr	r0, [r7, #12]
 800175c:	f000 f8d6 	bl	800190c <I2C_IsErrorOccurred>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	e041      	b.n	80017ee <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001770:	d02d      	beq.n	80017ce <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001772:	f7ff fa9b 	bl	8000cac <HAL_GetTick>
 8001776:	4602      	mov	r2, r0
 8001778:	69bb      	ldr	r3, [r7, #24]
 800177a:	1ad3      	subs	r3, r2, r3
 800177c:	683a      	ldr	r2, [r7, #0]
 800177e:	429a      	cmp	r2, r3
 8001780:	d302      	bcc.n	8001788 <I2C_WaitOnFlagUntilTimeout+0x44>
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d122      	bne.n	80017ce <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	699a      	ldr	r2, [r3, #24]
 800178e:	68bb      	ldr	r3, [r7, #8]
 8001790:	4013      	ands	r3, r2
 8001792:	68ba      	ldr	r2, [r7, #8]
 8001794:	429a      	cmp	r2, r3
 8001796:	bf0c      	ite	eq
 8001798:	2301      	moveq	r3, #1
 800179a:	2300      	movne	r3, #0
 800179c:	b2db      	uxtb	r3, r3
 800179e:	461a      	mov	r2, r3
 80017a0:	79fb      	ldrb	r3, [r7, #7]
 80017a2:	429a      	cmp	r2, r3
 80017a4:	d113      	bne.n	80017ce <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017aa:	f043 0220 	orr.w	r2, r3, #32
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	2220      	movs	r2, #32
 80017b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	2200      	movs	r2, #0
 80017be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	2200      	movs	r2, #0
 80017c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e00f      	b.n	80017ee <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	699a      	ldr	r2, [r3, #24]
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	4013      	ands	r3, r2
 80017d8:	68ba      	ldr	r2, [r7, #8]
 80017da:	429a      	cmp	r2, r3
 80017dc:	bf0c      	ite	eq
 80017de:	2301      	moveq	r3, #1
 80017e0:	2300      	movne	r3, #0
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	461a      	mov	r2, r3
 80017e6:	79fb      	ldrb	r3, [r7, #7]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	d0b4      	beq.n	8001756 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80017ec:	2300      	movs	r3, #0
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3710      	adds	r7, #16
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}

080017f6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	b084      	sub	sp, #16
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	60f8      	str	r0, [r7, #12]
 80017fe:	60b9      	str	r1, [r7, #8]
 8001800:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001802:	e033      	b.n	800186c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	68b9      	ldr	r1, [r7, #8]
 8001808:	68f8      	ldr	r0, [r7, #12]
 800180a:	f000 f87f 	bl	800190c <I2C_IsErrorOccurred>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e031      	b.n	800187c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800181e:	d025      	beq.n	800186c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001820:	f7ff fa44 	bl	8000cac <HAL_GetTick>
 8001824:	4602      	mov	r2, r0
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	68ba      	ldr	r2, [r7, #8]
 800182c:	429a      	cmp	r2, r3
 800182e:	d302      	bcc.n	8001836 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d11a      	bne.n	800186c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	699b      	ldr	r3, [r3, #24]
 800183c:	f003 0302 	and.w	r3, r3, #2
 8001840:	2b02      	cmp	r3, #2
 8001842:	d013      	beq.n	800186c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001848:	f043 0220 	orr.w	r2, r3, #32
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	2220      	movs	r2, #32
 8001854:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	2200      	movs	r2, #0
 800185c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	2200      	movs	r2, #0
 8001864:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	e007      	b.n	800187c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	699b      	ldr	r3, [r3, #24]
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b02      	cmp	r3, #2
 8001878:	d1c4      	bne.n	8001804 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800187a:	2300      	movs	r3, #0
}
 800187c:	4618      	mov	r0, r3
 800187e:	3710      	adds	r7, #16
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	60f8      	str	r0, [r7, #12]
 800188c:	60b9      	str	r1, [r7, #8]
 800188e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001890:	e02f      	b.n	80018f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001892:	687a      	ldr	r2, [r7, #4]
 8001894:	68b9      	ldr	r1, [r7, #8]
 8001896:	68f8      	ldr	r0, [r7, #12]
 8001898:	f000 f838 	bl	800190c <I2C_IsErrorOccurred>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e02d      	b.n	8001902 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018a6:	f7ff fa01 	bl	8000cac <HAL_GetTick>
 80018aa:	4602      	mov	r2, r0
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	1ad3      	subs	r3, r2, r3
 80018b0:	68ba      	ldr	r2, [r7, #8]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d302      	bcc.n	80018bc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d11a      	bne.n	80018f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	699b      	ldr	r3, [r3, #24]
 80018c2:	f003 0320 	and.w	r3, r3, #32
 80018c6:	2b20      	cmp	r3, #32
 80018c8:	d013      	beq.n	80018f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ce:	f043 0220 	orr.w	r2, r3, #32
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	2220      	movs	r2, #32
 80018da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	2200      	movs	r2, #0
 80018e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	2200      	movs	r2, #0
 80018ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	e007      	b.n	8001902 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	f003 0320 	and.w	r3, r3, #32
 80018fc:	2b20      	cmp	r3, #32
 80018fe:	d1c8      	bne.n	8001892 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001900:	2300      	movs	r3, #0
}
 8001902:	4618      	mov	r0, r3
 8001904:	3710      	adds	r7, #16
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
	...

0800190c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b08a      	sub	sp, #40	@ 0x28
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001918:	2300      	movs	r3, #0
 800191a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	699b      	ldr	r3, [r3, #24]
 8001924:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001926:	2300      	movs	r3, #0
 8001928:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800192e:	69bb      	ldr	r3, [r7, #24]
 8001930:	f003 0310 	and.w	r3, r3, #16
 8001934:	2b00      	cmp	r3, #0
 8001936:	d068      	beq.n	8001a0a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2210      	movs	r2, #16
 800193e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001940:	e049      	b.n	80019d6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001948:	d045      	beq.n	80019d6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800194a:	f7ff f9af 	bl	8000cac <HAL_GetTick>
 800194e:	4602      	mov	r2, r0
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	1ad3      	subs	r3, r2, r3
 8001954:	68ba      	ldr	r2, [r7, #8]
 8001956:	429a      	cmp	r2, r3
 8001958:	d302      	bcc.n	8001960 <I2C_IsErrorOccurred+0x54>
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d13a      	bne.n	80019d6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800196a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001972:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800197e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001982:	d121      	bne.n	80019c8 <I2C_IsErrorOccurred+0xbc>
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800198a:	d01d      	beq.n	80019c8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800198c:	7cfb      	ldrb	r3, [r7, #19]
 800198e:	2b20      	cmp	r3, #32
 8001990:	d01a      	beq.n	80019c8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	685a      	ldr	r2, [r3, #4]
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80019a0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80019a2:	f7ff f983 	bl	8000cac <HAL_GetTick>
 80019a6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80019a8:	e00e      	b.n	80019c8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80019aa:	f7ff f97f 	bl	8000cac <HAL_GetTick>
 80019ae:	4602      	mov	r2, r0
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	2b19      	cmp	r3, #25
 80019b6:	d907      	bls.n	80019c8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80019b8:	6a3b      	ldr	r3, [r7, #32]
 80019ba:	f043 0320 	orr.w	r3, r3, #32
 80019be:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80019c0:	2301      	movs	r3, #1
 80019c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80019c6:	e006      	b.n	80019d6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	699b      	ldr	r3, [r3, #24]
 80019ce:	f003 0320 	and.w	r3, r3, #32
 80019d2:	2b20      	cmp	r3, #32
 80019d4:	d1e9      	bne.n	80019aa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	699b      	ldr	r3, [r3, #24]
 80019dc:	f003 0320 	and.w	r3, r3, #32
 80019e0:	2b20      	cmp	r3, #32
 80019e2:	d003      	beq.n	80019ec <I2C_IsErrorOccurred+0xe0>
 80019e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d0aa      	beq.n	8001942 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80019ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d103      	bne.n	80019fc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2220      	movs	r2, #32
 80019fa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80019fc:	6a3b      	ldr	r3, [r7, #32]
 80019fe:	f043 0304 	orr.w	r3, r3, #4
 8001a02:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	699b      	ldr	r3, [r3, #24]
 8001a10:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001a12:	69bb      	ldr	r3, [r7, #24]
 8001a14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d00b      	beq.n	8001a34 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001a1c:	6a3b      	ldr	r3, [r7, #32]
 8001a1e:	f043 0301 	orr.w	r3, r3, #1
 8001a22:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a2c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001a34:	69bb      	ldr	r3, [r7, #24]
 8001a36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d00b      	beq.n	8001a56 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001a3e:	6a3b      	ldr	r3, [r7, #32]
 8001a40:	f043 0308 	orr.w	r3, r3, #8
 8001a44:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a4e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001a56:	69bb      	ldr	r3, [r7, #24]
 8001a58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d00b      	beq.n	8001a78 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001a60:	6a3b      	ldr	r3, [r7, #32]
 8001a62:	f043 0302 	orr.w	r3, r3, #2
 8001a66:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a70:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8001a78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d01c      	beq.n	8001aba <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001a80:	68f8      	ldr	r0, [r7, #12]
 8001a82:	f7ff fe3b 	bl	80016fc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	6859      	ldr	r1, [r3, #4]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4b0d      	ldr	r3, [pc, #52]	@ (8001ac8 <I2C_IsErrorOccurred+0x1bc>)
 8001a92:	400b      	ands	r3, r1
 8001a94:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001a9a:	6a3b      	ldr	r3, [r7, #32]
 8001a9c:	431a      	orrs	r2, r3
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	2220      	movs	r2, #32
 8001aa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	2200      	movs	r2, #0
 8001aae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8001aba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3728      	adds	r7, #40	@ 0x28
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	fe00e800 	.word	0xfe00e800

08001acc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b087      	sub	sp, #28
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	60f8      	str	r0, [r7, #12]
 8001ad4:	607b      	str	r3, [r7, #4]
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	817b      	strh	r3, [r7, #10]
 8001ada:	4613      	mov	r3, r2
 8001adc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001ade:	897b      	ldrh	r3, [r7, #10]
 8001ae0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001ae4:	7a7b      	ldrb	r3, [r7, #9]
 8001ae6:	041b      	lsls	r3, r3, #16
 8001ae8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001aec:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001af2:	6a3b      	ldr	r3, [r7, #32]
 8001af4:	4313      	orrs	r3, r2
 8001af6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001afa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	685a      	ldr	r2, [r3, #4]
 8001b02:	6a3b      	ldr	r3, [r7, #32]
 8001b04:	0d5b      	lsrs	r3, r3, #21
 8001b06:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8001b0a:	4b08      	ldr	r3, [pc, #32]	@ (8001b2c <I2C_TransferConfig+0x60>)
 8001b0c:	430b      	orrs	r3, r1
 8001b0e:	43db      	mvns	r3, r3
 8001b10:	ea02 0103 	and.w	r1, r2, r3
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	697a      	ldr	r2, [r7, #20]
 8001b1a:	430a      	orrs	r2, r1
 8001b1c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001b1e:	bf00      	nop
 8001b20:	371c      	adds	r7, #28
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	03ff63ff 	.word	0x03ff63ff

08001b30 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	2b20      	cmp	r3, #32
 8001b44:	d138      	bne.n	8001bb8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d101      	bne.n	8001b54 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001b50:	2302      	movs	r3, #2
 8001b52:	e032      	b.n	8001bba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2201      	movs	r2, #1
 8001b58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2224      	movs	r2, #36	@ 0x24
 8001b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f022 0201 	bic.w	r2, r2, #1
 8001b72:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001b82:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	6819      	ldr	r1, [r3, #0]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	683a      	ldr	r2, [r7, #0]
 8001b90:	430a      	orrs	r2, r1
 8001b92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f042 0201 	orr.w	r2, r2, #1
 8001ba2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2220      	movs	r2, #32
 8001ba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	e000      	b.n	8001bba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001bb8:	2302      	movs	r3, #2
  }
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	370c      	adds	r7, #12
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr

08001bc6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001bc6:	b480      	push	{r7}
 8001bc8:	b085      	sub	sp, #20
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	6078      	str	r0, [r7, #4]
 8001bce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001bd6:	b2db      	uxtb	r3, r3
 8001bd8:	2b20      	cmp	r3, #32
 8001bda:	d139      	bne.n	8001c50 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d101      	bne.n	8001bea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001be6:	2302      	movs	r3, #2
 8001be8:	e033      	b.n	8001c52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2201      	movs	r2, #1
 8001bee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2224      	movs	r2, #36	@ 0x24
 8001bf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f022 0201 	bic.w	r2, r2, #1
 8001c08:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001c18:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	021b      	lsls	r3, r3, #8
 8001c1e:	68fa      	ldr	r2, [r7, #12]
 8001c20:	4313      	orrs	r3, r2
 8001c22:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	68fa      	ldr	r2, [r7, #12]
 8001c2a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f042 0201 	orr.w	r2, r2, #1
 8001c3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2220      	movs	r2, #32
 8001c40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	e000      	b.n	8001c52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001c50:	2302      	movs	r3, #2
  }
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3714      	adds	r7, #20
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr
	...

08001c60 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c6c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c70:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c76:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d102      	bne.n	8001c86 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	f000 bff4 	b.w	8002c6e <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c8a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 0301 	and.w	r3, r3, #1
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	f000 816d 	beq.w	8001f76 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001c9c:	4bb4      	ldr	r3, [pc, #720]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f003 030c 	and.w	r3, r3, #12
 8001ca4:	2b04      	cmp	r3, #4
 8001ca6:	d00c      	beq.n	8001cc2 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ca8:	4bb1      	ldr	r3, [pc, #708]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f003 030c 	and.w	r3, r3, #12
 8001cb0:	2b08      	cmp	r3, #8
 8001cb2:	d157      	bne.n	8001d64 <HAL_RCC_OscConfig+0x104>
 8001cb4:	4bae      	ldr	r3, [pc, #696]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cc0:	d150      	bne.n	8001d64 <HAL_RCC_OscConfig+0x104>
 8001cc2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cc6:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cca:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001cce:	fa93 f3a3 	rbit	r3, r3
 8001cd2:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001cd6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cda:	fab3 f383 	clz	r3, r3
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ce2:	d802      	bhi.n	8001cea <HAL_RCC_OscConfig+0x8a>
 8001ce4:	4ba2      	ldr	r3, [pc, #648]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	e015      	b.n	8001d16 <HAL_RCC_OscConfig+0xb6>
 8001cea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cee:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf2:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001cf6:	fa93 f3a3 	rbit	r3, r3
 8001cfa:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001cfe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d02:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001d06:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001d0a:	fa93 f3a3 	rbit	r3, r3
 8001d0e:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001d12:	4b97      	ldr	r3, [pc, #604]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d16:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d1a:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001d1e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001d22:	fa92 f2a2 	rbit	r2, r2
 8001d26:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001d2a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001d2e:	fab2 f282 	clz	r2, r2
 8001d32:	b2d2      	uxtb	r2, r2
 8001d34:	f042 0220 	orr.w	r2, r2, #32
 8001d38:	b2d2      	uxtb	r2, r2
 8001d3a:	f002 021f 	and.w	r2, r2, #31
 8001d3e:	2101      	movs	r1, #1
 8001d40:	fa01 f202 	lsl.w	r2, r1, r2
 8001d44:	4013      	ands	r3, r2
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	f000 8114 	beq.w	8001f74 <HAL_RCC_OscConfig+0x314>
 8001d4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d50:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	f040 810b 	bne.w	8001f74 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	f000 bf85 	b.w	8002c6e <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d68:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d74:	d106      	bne.n	8001d84 <HAL_RCC_OscConfig+0x124>
 8001d76:	4b7e      	ldr	r3, [pc, #504]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a7d      	ldr	r2, [pc, #500]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001d7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d80:	6013      	str	r3, [r2, #0]
 8001d82:	e036      	b.n	8001df2 <HAL_RCC_OscConfig+0x192>
 8001d84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d88:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d10c      	bne.n	8001dae <HAL_RCC_OscConfig+0x14e>
 8001d94:	4b76      	ldr	r3, [pc, #472]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a75      	ldr	r2, [pc, #468]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001d9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d9e:	6013      	str	r3, [r2, #0]
 8001da0:	4b73      	ldr	r3, [pc, #460]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a72      	ldr	r2, [pc, #456]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001da6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001daa:	6013      	str	r3, [r2, #0]
 8001dac:	e021      	b.n	8001df2 <HAL_RCC_OscConfig+0x192>
 8001dae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001db2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001dbe:	d10c      	bne.n	8001dda <HAL_RCC_OscConfig+0x17a>
 8001dc0:	4b6b      	ldr	r3, [pc, #428]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a6a      	ldr	r2, [pc, #424]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001dc6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001dca:	6013      	str	r3, [r2, #0]
 8001dcc:	4b68      	ldr	r3, [pc, #416]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a67      	ldr	r2, [pc, #412]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001dd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dd6:	6013      	str	r3, [r2, #0]
 8001dd8:	e00b      	b.n	8001df2 <HAL_RCC_OscConfig+0x192>
 8001dda:	4b65      	ldr	r3, [pc, #404]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a64      	ldr	r2, [pc, #400]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001de0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001de4:	6013      	str	r3, [r2, #0]
 8001de6:	4b62      	ldr	r3, [pc, #392]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a61      	ldr	r2, [pc, #388]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001dec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001df0:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001df2:	4b5f      	ldr	r3, [pc, #380]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001df6:	f023 020f 	bic.w	r2, r3, #15
 8001dfa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dfe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	495a      	ldr	r1, [pc, #360]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e10:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d054      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e1c:	f7fe ff46 	bl	8000cac <HAL_GetTick>
 8001e20:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e24:	e00a      	b.n	8001e3c <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e26:	f7fe ff41 	bl	8000cac <HAL_GetTick>
 8001e2a:	4602      	mov	r2, r0
 8001e2c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	2b64      	cmp	r3, #100	@ 0x64
 8001e34:	d902      	bls.n	8001e3c <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8001e36:	2303      	movs	r3, #3
 8001e38:	f000 bf19 	b.w	8002c6e <HAL_RCC_OscConfig+0x100e>
 8001e3c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e40:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e44:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001e48:	fa93 f3a3 	rbit	r3, r3
 8001e4c:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8001e50:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e54:	fab3 f383 	clz	r3, r3
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e5c:	d802      	bhi.n	8001e64 <HAL_RCC_OscConfig+0x204>
 8001e5e:	4b44      	ldr	r3, [pc, #272]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	e015      	b.n	8001e90 <HAL_RCC_OscConfig+0x230>
 8001e64:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e68:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e6c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001e70:	fa93 f3a3 	rbit	r3, r3
 8001e74:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001e78:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e7c:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001e80:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001e84:	fa93 f3a3 	rbit	r3, r3
 8001e88:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001e8c:	4b38      	ldr	r3, [pc, #224]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e90:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001e94:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001e98:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001e9c:	fa92 f2a2 	rbit	r2, r2
 8001ea0:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001ea4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001ea8:	fab2 f282 	clz	r2, r2
 8001eac:	b2d2      	uxtb	r2, r2
 8001eae:	f042 0220 	orr.w	r2, r2, #32
 8001eb2:	b2d2      	uxtb	r2, r2
 8001eb4:	f002 021f 	and.w	r2, r2, #31
 8001eb8:	2101      	movs	r1, #1
 8001eba:	fa01 f202 	lsl.w	r2, r1, r2
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d0b0      	beq.n	8001e26 <HAL_RCC_OscConfig+0x1c6>
 8001ec4:	e057      	b.n	8001f76 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ec6:	f7fe fef1 	bl	8000cac <HAL_GetTick>
 8001eca:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ece:	e00a      	b.n	8001ee6 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ed0:	f7fe feec 	bl	8000cac <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001eda:	1ad3      	subs	r3, r2, r3
 8001edc:	2b64      	cmp	r3, #100	@ 0x64
 8001ede:	d902      	bls.n	8001ee6 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	f000 bec4 	b.w	8002c6e <HAL_RCC_OscConfig+0x100e>
 8001ee6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001eea:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eee:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001ef2:	fa93 f3a3 	rbit	r3, r3
 8001ef6:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8001efa:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001efe:	fab3 f383 	clz	r3, r3
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f06:	d802      	bhi.n	8001f0e <HAL_RCC_OscConfig+0x2ae>
 8001f08:	4b19      	ldr	r3, [pc, #100]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	e015      	b.n	8001f3a <HAL_RCC_OscConfig+0x2da>
 8001f0e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f12:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f16:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001f1a:	fa93 f3a3 	rbit	r3, r3
 8001f1e:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001f22:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f26:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001f2a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001f2e:	fa93 f3a3 	rbit	r3, r3
 8001f32:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001f36:	4b0e      	ldr	r3, [pc, #56]	@ (8001f70 <HAL_RCC_OscConfig+0x310>)
 8001f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f3a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001f3e:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001f42:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001f46:	fa92 f2a2 	rbit	r2, r2
 8001f4a:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8001f4e:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001f52:	fab2 f282 	clz	r2, r2
 8001f56:	b2d2      	uxtb	r2, r2
 8001f58:	f042 0220 	orr.w	r2, r2, #32
 8001f5c:	b2d2      	uxtb	r2, r2
 8001f5e:	f002 021f 	and.w	r2, r2, #31
 8001f62:	2101      	movs	r1, #1
 8001f64:	fa01 f202 	lsl.w	r2, r1, r2
 8001f68:	4013      	ands	r3, r2
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d1b0      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x270>
 8001f6e:	e002      	b.n	8001f76 <HAL_RCC_OscConfig+0x316>
 8001f70:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f7a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	f000 816c 	beq.w	8002264 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001f8c:	4bcc      	ldr	r3, [pc, #816]	@ (80022c0 <HAL_RCC_OscConfig+0x660>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f003 030c 	and.w	r3, r3, #12
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d00b      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001f98:	4bc9      	ldr	r3, [pc, #804]	@ (80022c0 <HAL_RCC_OscConfig+0x660>)
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f003 030c 	and.w	r3, r3, #12
 8001fa0:	2b08      	cmp	r3, #8
 8001fa2:	d16d      	bne.n	8002080 <HAL_RCC_OscConfig+0x420>
 8001fa4:	4bc6      	ldr	r3, [pc, #792]	@ (80022c0 <HAL_RCC_OscConfig+0x660>)
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d167      	bne.n	8002080 <HAL_RCC_OscConfig+0x420>
 8001fb0:	2302      	movs	r3, #2
 8001fb2:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb6:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001fba:	fa93 f3a3 	rbit	r3, r3
 8001fbe:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8001fc2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fc6:	fab3 f383 	clz	r3, r3
 8001fca:	b2db      	uxtb	r3, r3
 8001fcc:	2b3f      	cmp	r3, #63	@ 0x3f
 8001fce:	d802      	bhi.n	8001fd6 <HAL_RCC_OscConfig+0x376>
 8001fd0:	4bbb      	ldr	r3, [pc, #748]	@ (80022c0 <HAL_RCC_OscConfig+0x660>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	e013      	b.n	8001ffe <HAL_RCC_OscConfig+0x39e>
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fdc:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001fe0:	fa93 f3a3 	rbit	r3, r3
 8001fe4:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001fe8:	2302      	movs	r3, #2
 8001fea:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001fee:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001ff2:	fa93 f3a3 	rbit	r3, r3
 8001ff6:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001ffa:	4bb1      	ldr	r3, [pc, #708]	@ (80022c0 <HAL_RCC_OscConfig+0x660>)
 8001ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ffe:	2202      	movs	r2, #2
 8002000:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002004:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002008:	fa92 f2a2 	rbit	r2, r2
 800200c:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002010:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002014:	fab2 f282 	clz	r2, r2
 8002018:	b2d2      	uxtb	r2, r2
 800201a:	f042 0220 	orr.w	r2, r2, #32
 800201e:	b2d2      	uxtb	r2, r2
 8002020:	f002 021f 	and.w	r2, r2, #31
 8002024:	2101      	movs	r1, #1
 8002026:	fa01 f202 	lsl.w	r2, r1, r2
 800202a:	4013      	ands	r3, r2
 800202c:	2b00      	cmp	r3, #0
 800202e:	d00a      	beq.n	8002046 <HAL_RCC_OscConfig+0x3e6>
 8002030:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002034:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	691b      	ldr	r3, [r3, #16]
 800203c:	2b01      	cmp	r3, #1
 800203e:	d002      	beq.n	8002046 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	f000 be14 	b.w	8002c6e <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002046:	4b9e      	ldr	r3, [pc, #632]	@ (80022c0 <HAL_RCC_OscConfig+0x660>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800204e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002052:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	695b      	ldr	r3, [r3, #20]
 800205a:	21f8      	movs	r1, #248	@ 0xf8
 800205c:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002060:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002064:	fa91 f1a1 	rbit	r1, r1
 8002068:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 800206c:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002070:	fab1 f181 	clz	r1, r1
 8002074:	b2c9      	uxtb	r1, r1
 8002076:	408b      	lsls	r3, r1
 8002078:	4991      	ldr	r1, [pc, #580]	@ (80022c0 <HAL_RCC_OscConfig+0x660>)
 800207a:	4313      	orrs	r3, r2
 800207c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800207e:	e0f1      	b.n	8002264 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002080:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002084:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	691b      	ldr	r3, [r3, #16]
 800208c:	2b00      	cmp	r3, #0
 800208e:	f000 8083 	beq.w	8002198 <HAL_RCC_OscConfig+0x538>
 8002092:	2301      	movs	r3, #1
 8002094:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002098:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800209c:	fa93 f3a3 	rbit	r3, r3
 80020a0:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 80020a4:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020a8:	fab3 f383 	clz	r3, r3
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80020b2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	461a      	mov	r2, r3
 80020ba:	2301      	movs	r3, #1
 80020bc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020be:	f7fe fdf5 	bl	8000cac <HAL_GetTick>
 80020c2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020c6:	e00a      	b.n	80020de <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80020c8:	f7fe fdf0 	bl	8000cac <HAL_GetTick>
 80020cc:	4602      	mov	r2, r0
 80020ce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	2b02      	cmp	r3, #2
 80020d6:	d902      	bls.n	80020de <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 80020d8:	2303      	movs	r3, #3
 80020da:	f000 bdc8 	b.w	8002c6e <HAL_RCC_OscConfig+0x100e>
 80020de:	2302      	movs	r3, #2
 80020e0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e4:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80020e8:	fa93 f3a3 	rbit	r3, r3
 80020ec:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80020f0:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020f4:	fab3 f383 	clz	r3, r3
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	2b3f      	cmp	r3, #63	@ 0x3f
 80020fc:	d802      	bhi.n	8002104 <HAL_RCC_OscConfig+0x4a4>
 80020fe:	4b70      	ldr	r3, [pc, #448]	@ (80022c0 <HAL_RCC_OscConfig+0x660>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	e013      	b.n	800212c <HAL_RCC_OscConfig+0x4cc>
 8002104:	2302      	movs	r3, #2
 8002106:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800210a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800210e:	fa93 f3a3 	rbit	r3, r3
 8002112:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002116:	2302      	movs	r3, #2
 8002118:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800211c:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002120:	fa93 f3a3 	rbit	r3, r3
 8002124:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002128:	4b65      	ldr	r3, [pc, #404]	@ (80022c0 <HAL_RCC_OscConfig+0x660>)
 800212a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800212c:	2202      	movs	r2, #2
 800212e:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002132:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002136:	fa92 f2a2 	rbit	r2, r2
 800213a:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 800213e:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002142:	fab2 f282 	clz	r2, r2
 8002146:	b2d2      	uxtb	r2, r2
 8002148:	f042 0220 	orr.w	r2, r2, #32
 800214c:	b2d2      	uxtb	r2, r2
 800214e:	f002 021f 	and.w	r2, r2, #31
 8002152:	2101      	movs	r1, #1
 8002154:	fa01 f202 	lsl.w	r2, r1, r2
 8002158:	4013      	ands	r3, r2
 800215a:	2b00      	cmp	r3, #0
 800215c:	d0b4      	beq.n	80020c8 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800215e:	4b58      	ldr	r3, [pc, #352]	@ (80022c0 <HAL_RCC_OscConfig+0x660>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002166:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800216a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	695b      	ldr	r3, [r3, #20]
 8002172:	21f8      	movs	r1, #248	@ 0xf8
 8002174:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002178:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800217c:	fa91 f1a1 	rbit	r1, r1
 8002180:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002184:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002188:	fab1 f181 	clz	r1, r1
 800218c:	b2c9      	uxtb	r1, r1
 800218e:	408b      	lsls	r3, r1
 8002190:	494b      	ldr	r1, [pc, #300]	@ (80022c0 <HAL_RCC_OscConfig+0x660>)
 8002192:	4313      	orrs	r3, r2
 8002194:	600b      	str	r3, [r1, #0]
 8002196:	e065      	b.n	8002264 <HAL_RCC_OscConfig+0x604>
 8002198:	2301      	movs	r3, #1
 800219a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800219e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80021a2:	fa93 f3a3 	rbit	r3, r3
 80021a6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 80021aa:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021ae:	fab3 f383 	clz	r3, r3
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80021b8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80021bc:	009b      	lsls	r3, r3, #2
 80021be:	461a      	mov	r2, r3
 80021c0:	2300      	movs	r3, #0
 80021c2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021c4:	f7fe fd72 	bl	8000cac <HAL_GetTick>
 80021c8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021cc:	e00a      	b.n	80021e4 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021ce:	f7fe fd6d 	bl	8000cac <HAL_GetTick>
 80021d2:	4602      	mov	r2, r0
 80021d4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	2b02      	cmp	r3, #2
 80021dc:	d902      	bls.n	80021e4 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	f000 bd45 	b.w	8002c6e <HAL_RCC_OscConfig+0x100e>
 80021e4:	2302      	movs	r3, #2
 80021e6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ea:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80021ee:	fa93 f3a3 	rbit	r3, r3
 80021f2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80021f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021fa:	fab3 f383 	clz	r3, r3
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	2b3f      	cmp	r3, #63	@ 0x3f
 8002202:	d802      	bhi.n	800220a <HAL_RCC_OscConfig+0x5aa>
 8002204:	4b2e      	ldr	r3, [pc, #184]	@ (80022c0 <HAL_RCC_OscConfig+0x660>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	e013      	b.n	8002232 <HAL_RCC_OscConfig+0x5d2>
 800220a:	2302      	movs	r3, #2
 800220c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002210:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002214:	fa93 f3a3 	rbit	r3, r3
 8002218:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800221c:	2302      	movs	r3, #2
 800221e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002222:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002226:	fa93 f3a3 	rbit	r3, r3
 800222a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800222e:	4b24      	ldr	r3, [pc, #144]	@ (80022c0 <HAL_RCC_OscConfig+0x660>)
 8002230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002232:	2202      	movs	r2, #2
 8002234:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002238:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800223c:	fa92 f2a2 	rbit	r2, r2
 8002240:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002244:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002248:	fab2 f282 	clz	r2, r2
 800224c:	b2d2      	uxtb	r2, r2
 800224e:	f042 0220 	orr.w	r2, r2, #32
 8002252:	b2d2      	uxtb	r2, r2
 8002254:	f002 021f 	and.w	r2, r2, #31
 8002258:	2101      	movs	r1, #1
 800225a:	fa01 f202 	lsl.w	r2, r1, r2
 800225e:	4013      	ands	r3, r2
 8002260:	2b00      	cmp	r3, #0
 8002262:	d1b4      	bne.n	80021ce <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002264:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002268:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0308 	and.w	r3, r3, #8
 8002274:	2b00      	cmp	r3, #0
 8002276:	f000 8115 	beq.w	80024a4 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800227a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800227e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d07e      	beq.n	8002388 <HAL_RCC_OscConfig+0x728>
 800228a:	2301      	movs	r3, #1
 800228c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002290:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002294:	fa93 f3a3 	rbit	r3, r3
 8002298:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 800229c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022a0:	fab3 f383 	clz	r3, r3
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	461a      	mov	r2, r3
 80022a8:	4b06      	ldr	r3, [pc, #24]	@ (80022c4 <HAL_RCC_OscConfig+0x664>)
 80022aa:	4413      	add	r3, r2
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	461a      	mov	r2, r3
 80022b0:	2301      	movs	r3, #1
 80022b2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022b4:	f7fe fcfa 	bl	8000cac <HAL_GetTick>
 80022b8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022bc:	e00f      	b.n	80022de <HAL_RCC_OscConfig+0x67e>
 80022be:	bf00      	nop
 80022c0:	40021000 	.word	0x40021000
 80022c4:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022c8:	f7fe fcf0 	bl	8000cac <HAL_GetTick>
 80022cc:	4602      	mov	r2, r0
 80022ce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80022d2:	1ad3      	subs	r3, r2, r3
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d902      	bls.n	80022de <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80022d8:	2303      	movs	r3, #3
 80022da:	f000 bcc8 	b.w	8002c6e <HAL_RCC_OscConfig+0x100e>
 80022de:	2302      	movs	r3, #2
 80022e0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022e4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80022e8:	fa93 f3a3 	rbit	r3, r3
 80022ec:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80022f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022f4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80022f8:	2202      	movs	r2, #2
 80022fa:	601a      	str	r2, [r3, #0]
 80022fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002300:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	fa93 f2a3 	rbit	r2, r3
 800230a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800230e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002312:	601a      	str	r2, [r3, #0]
 8002314:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002318:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800231c:	2202      	movs	r2, #2
 800231e:	601a      	str	r2, [r3, #0]
 8002320:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002324:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	fa93 f2a3 	rbit	r2, r3
 800232e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002332:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002336:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002338:	4bb0      	ldr	r3, [pc, #704]	@ (80025fc <HAL_RCC_OscConfig+0x99c>)
 800233a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800233c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002340:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002344:	2102      	movs	r1, #2
 8002346:	6019      	str	r1, [r3, #0]
 8002348:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800234c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	fa93 f1a3 	rbit	r1, r3
 8002356:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800235a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800235e:	6019      	str	r1, [r3, #0]
  return result;
 8002360:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002364:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	fab3 f383 	clz	r3, r3
 800236e:	b2db      	uxtb	r3, r3
 8002370:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002374:	b2db      	uxtb	r3, r3
 8002376:	f003 031f 	and.w	r3, r3, #31
 800237a:	2101      	movs	r1, #1
 800237c:	fa01 f303 	lsl.w	r3, r1, r3
 8002380:	4013      	ands	r3, r2
 8002382:	2b00      	cmp	r3, #0
 8002384:	d0a0      	beq.n	80022c8 <HAL_RCC_OscConfig+0x668>
 8002386:	e08d      	b.n	80024a4 <HAL_RCC_OscConfig+0x844>
 8002388:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800238c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002390:	2201      	movs	r2, #1
 8002392:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002394:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002398:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	fa93 f2a3 	rbit	r2, r3
 80023a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023a6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80023aa:	601a      	str	r2, [r3, #0]
  return result;
 80023ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023b0:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80023b4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023b6:	fab3 f383 	clz	r3, r3
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	461a      	mov	r2, r3
 80023be:	4b90      	ldr	r3, [pc, #576]	@ (8002600 <HAL_RCC_OscConfig+0x9a0>)
 80023c0:	4413      	add	r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	461a      	mov	r2, r3
 80023c6:	2300      	movs	r3, #0
 80023c8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023ca:	f7fe fc6f 	bl	8000cac <HAL_GetTick>
 80023ce:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023d2:	e00a      	b.n	80023ea <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023d4:	f7fe fc6a 	bl	8000cac <HAL_GetTick>
 80023d8:	4602      	mov	r2, r0
 80023da:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	2b02      	cmp	r3, #2
 80023e2:	d902      	bls.n	80023ea <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 80023e4:	2303      	movs	r3, #3
 80023e6:	f000 bc42 	b.w	8002c6e <HAL_RCC_OscConfig+0x100e>
 80023ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023ee:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80023f2:	2202      	movs	r2, #2
 80023f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023fa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	fa93 f2a3 	rbit	r2, r3
 8002404:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002408:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800240c:	601a      	str	r2, [r3, #0]
 800240e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002412:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002416:	2202      	movs	r2, #2
 8002418:	601a      	str	r2, [r3, #0]
 800241a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800241e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	fa93 f2a3 	rbit	r2, r3
 8002428:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800242c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002430:	601a      	str	r2, [r3, #0]
 8002432:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002436:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800243a:	2202      	movs	r2, #2
 800243c:	601a      	str	r2, [r3, #0]
 800243e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002442:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	fa93 f2a3 	rbit	r2, r3
 800244c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002450:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002454:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002456:	4b69      	ldr	r3, [pc, #420]	@ (80025fc <HAL_RCC_OscConfig+0x99c>)
 8002458:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800245a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800245e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002462:	2102      	movs	r1, #2
 8002464:	6019      	str	r1, [r3, #0]
 8002466:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800246a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	fa93 f1a3 	rbit	r1, r3
 8002474:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002478:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800247c:	6019      	str	r1, [r3, #0]
  return result;
 800247e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002482:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	fab3 f383 	clz	r3, r3
 800248c:	b2db      	uxtb	r3, r3
 800248e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002492:	b2db      	uxtb	r3, r3
 8002494:	f003 031f 	and.w	r3, r3, #31
 8002498:	2101      	movs	r1, #1
 800249a:	fa01 f303 	lsl.w	r3, r1, r3
 800249e:	4013      	ands	r3, r2
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d197      	bne.n	80023d4 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024a8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 0304 	and.w	r3, r3, #4
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	f000 819e 	beq.w	80027f6 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024ba:	2300      	movs	r3, #0
 80024bc:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024c0:	4b4e      	ldr	r3, [pc, #312]	@ (80025fc <HAL_RCC_OscConfig+0x99c>)
 80024c2:	69db      	ldr	r3, [r3, #28]
 80024c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d116      	bne.n	80024fa <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024cc:	4b4b      	ldr	r3, [pc, #300]	@ (80025fc <HAL_RCC_OscConfig+0x99c>)
 80024ce:	69db      	ldr	r3, [r3, #28]
 80024d0:	4a4a      	ldr	r2, [pc, #296]	@ (80025fc <HAL_RCC_OscConfig+0x99c>)
 80024d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024d6:	61d3      	str	r3, [r2, #28]
 80024d8:	4b48      	ldr	r3, [pc, #288]	@ (80025fc <HAL_RCC_OscConfig+0x99c>)
 80024da:	69db      	ldr	r3, [r3, #28]
 80024dc:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80024e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024e4:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80024e8:	601a      	str	r2, [r3, #0]
 80024ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024ee:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80024f2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80024f4:	2301      	movs	r3, #1
 80024f6:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024fa:	4b42      	ldr	r3, [pc, #264]	@ (8002604 <HAL_RCC_OscConfig+0x9a4>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002502:	2b00      	cmp	r3, #0
 8002504:	d11a      	bne.n	800253c <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002506:	4b3f      	ldr	r3, [pc, #252]	@ (8002604 <HAL_RCC_OscConfig+0x9a4>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a3e      	ldr	r2, [pc, #248]	@ (8002604 <HAL_RCC_OscConfig+0x9a4>)
 800250c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002510:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002512:	f7fe fbcb 	bl	8000cac <HAL_GetTick>
 8002516:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800251a:	e009      	b.n	8002530 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800251c:	f7fe fbc6 	bl	8000cac <HAL_GetTick>
 8002520:	4602      	mov	r2, r0
 8002522:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	2b64      	cmp	r3, #100	@ 0x64
 800252a:	d901      	bls.n	8002530 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	e39e      	b.n	8002c6e <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002530:	4b34      	ldr	r3, [pc, #208]	@ (8002604 <HAL_RCC_OscConfig+0x9a4>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002538:	2b00      	cmp	r3, #0
 800253a:	d0ef      	beq.n	800251c <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800253c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002540:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	2b01      	cmp	r3, #1
 800254a:	d106      	bne.n	800255a <HAL_RCC_OscConfig+0x8fa>
 800254c:	4b2b      	ldr	r3, [pc, #172]	@ (80025fc <HAL_RCC_OscConfig+0x99c>)
 800254e:	6a1b      	ldr	r3, [r3, #32]
 8002550:	4a2a      	ldr	r2, [pc, #168]	@ (80025fc <HAL_RCC_OscConfig+0x99c>)
 8002552:	f043 0301 	orr.w	r3, r3, #1
 8002556:	6213      	str	r3, [r2, #32]
 8002558:	e035      	b.n	80025c6 <HAL_RCC_OscConfig+0x966>
 800255a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800255e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d10c      	bne.n	8002584 <HAL_RCC_OscConfig+0x924>
 800256a:	4b24      	ldr	r3, [pc, #144]	@ (80025fc <HAL_RCC_OscConfig+0x99c>)
 800256c:	6a1b      	ldr	r3, [r3, #32]
 800256e:	4a23      	ldr	r2, [pc, #140]	@ (80025fc <HAL_RCC_OscConfig+0x99c>)
 8002570:	f023 0301 	bic.w	r3, r3, #1
 8002574:	6213      	str	r3, [r2, #32]
 8002576:	4b21      	ldr	r3, [pc, #132]	@ (80025fc <HAL_RCC_OscConfig+0x99c>)
 8002578:	6a1b      	ldr	r3, [r3, #32]
 800257a:	4a20      	ldr	r2, [pc, #128]	@ (80025fc <HAL_RCC_OscConfig+0x99c>)
 800257c:	f023 0304 	bic.w	r3, r3, #4
 8002580:	6213      	str	r3, [r2, #32]
 8002582:	e020      	b.n	80025c6 <HAL_RCC_OscConfig+0x966>
 8002584:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002588:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	2b05      	cmp	r3, #5
 8002592:	d10c      	bne.n	80025ae <HAL_RCC_OscConfig+0x94e>
 8002594:	4b19      	ldr	r3, [pc, #100]	@ (80025fc <HAL_RCC_OscConfig+0x99c>)
 8002596:	6a1b      	ldr	r3, [r3, #32]
 8002598:	4a18      	ldr	r2, [pc, #96]	@ (80025fc <HAL_RCC_OscConfig+0x99c>)
 800259a:	f043 0304 	orr.w	r3, r3, #4
 800259e:	6213      	str	r3, [r2, #32]
 80025a0:	4b16      	ldr	r3, [pc, #88]	@ (80025fc <HAL_RCC_OscConfig+0x99c>)
 80025a2:	6a1b      	ldr	r3, [r3, #32]
 80025a4:	4a15      	ldr	r2, [pc, #84]	@ (80025fc <HAL_RCC_OscConfig+0x99c>)
 80025a6:	f043 0301 	orr.w	r3, r3, #1
 80025aa:	6213      	str	r3, [r2, #32]
 80025ac:	e00b      	b.n	80025c6 <HAL_RCC_OscConfig+0x966>
 80025ae:	4b13      	ldr	r3, [pc, #76]	@ (80025fc <HAL_RCC_OscConfig+0x99c>)
 80025b0:	6a1b      	ldr	r3, [r3, #32]
 80025b2:	4a12      	ldr	r2, [pc, #72]	@ (80025fc <HAL_RCC_OscConfig+0x99c>)
 80025b4:	f023 0301 	bic.w	r3, r3, #1
 80025b8:	6213      	str	r3, [r2, #32]
 80025ba:	4b10      	ldr	r3, [pc, #64]	@ (80025fc <HAL_RCC_OscConfig+0x99c>)
 80025bc:	6a1b      	ldr	r3, [r3, #32]
 80025be:	4a0f      	ldr	r2, [pc, #60]	@ (80025fc <HAL_RCC_OscConfig+0x99c>)
 80025c0:	f023 0304 	bic.w	r3, r3, #4
 80025c4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025ca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	68db      	ldr	r3, [r3, #12]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	f000 8087 	beq.w	80026e6 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025d8:	f7fe fb68 	bl	8000cac <HAL_GetTick>
 80025dc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025e0:	e012      	b.n	8002608 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025e2:	f7fe fb63 	bl	8000cac <HAL_GetTick>
 80025e6:	4602      	mov	r2, r0
 80025e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d908      	bls.n	8002608 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 80025f6:	2303      	movs	r3, #3
 80025f8:	e339      	b.n	8002c6e <HAL_RCC_OscConfig+0x100e>
 80025fa:	bf00      	nop
 80025fc:	40021000 	.word	0x40021000
 8002600:	10908120 	.word	0x10908120
 8002604:	40007000 	.word	0x40007000
 8002608:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800260c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002610:	2202      	movs	r2, #2
 8002612:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002614:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002618:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	fa93 f2a3 	rbit	r2, r3
 8002622:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002626:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800262a:	601a      	str	r2, [r3, #0]
 800262c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002630:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002634:	2202      	movs	r2, #2
 8002636:	601a      	str	r2, [r3, #0]
 8002638:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800263c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	fa93 f2a3 	rbit	r2, r3
 8002646:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800264a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800264e:	601a      	str	r2, [r3, #0]
  return result;
 8002650:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002654:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002658:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800265a:	fab3 f383 	clz	r3, r3
 800265e:	b2db      	uxtb	r3, r3
 8002660:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002664:	b2db      	uxtb	r3, r3
 8002666:	2b00      	cmp	r3, #0
 8002668:	d102      	bne.n	8002670 <HAL_RCC_OscConfig+0xa10>
 800266a:	4b98      	ldr	r3, [pc, #608]	@ (80028cc <HAL_RCC_OscConfig+0xc6c>)
 800266c:	6a1b      	ldr	r3, [r3, #32]
 800266e:	e013      	b.n	8002698 <HAL_RCC_OscConfig+0xa38>
 8002670:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002674:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002678:	2202      	movs	r2, #2
 800267a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800267c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002680:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	fa93 f2a3 	rbit	r2, r3
 800268a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800268e:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002692:	601a      	str	r2, [r3, #0]
 8002694:	4b8d      	ldr	r3, [pc, #564]	@ (80028cc <HAL_RCC_OscConfig+0xc6c>)
 8002696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002698:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800269c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80026a0:	2102      	movs	r1, #2
 80026a2:	6011      	str	r1, [r2, #0]
 80026a4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80026a8:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80026ac:	6812      	ldr	r2, [r2, #0]
 80026ae:	fa92 f1a2 	rbit	r1, r2
 80026b2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80026b6:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80026ba:	6011      	str	r1, [r2, #0]
  return result;
 80026bc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80026c0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80026c4:	6812      	ldr	r2, [r2, #0]
 80026c6:	fab2 f282 	clz	r2, r2
 80026ca:	b2d2      	uxtb	r2, r2
 80026cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80026d0:	b2d2      	uxtb	r2, r2
 80026d2:	f002 021f 	and.w	r2, r2, #31
 80026d6:	2101      	movs	r1, #1
 80026d8:	fa01 f202 	lsl.w	r2, r1, r2
 80026dc:	4013      	ands	r3, r2
 80026de:	2b00      	cmp	r3, #0
 80026e0:	f43f af7f 	beq.w	80025e2 <HAL_RCC_OscConfig+0x982>
 80026e4:	e07d      	b.n	80027e2 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026e6:	f7fe fae1 	bl	8000cac <HAL_GetTick>
 80026ea:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026ee:	e00b      	b.n	8002708 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026f0:	f7fe fadc 	bl	8000cac <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002700:	4293      	cmp	r3, r2
 8002702:	d901      	bls.n	8002708 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8002704:	2303      	movs	r3, #3
 8002706:	e2b2      	b.n	8002c6e <HAL_RCC_OscConfig+0x100e>
 8002708:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800270c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002710:	2202      	movs	r2, #2
 8002712:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002714:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002718:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	fa93 f2a3 	rbit	r2, r3
 8002722:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002726:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800272a:	601a      	str	r2, [r3, #0]
 800272c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002730:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002734:	2202      	movs	r2, #2
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800273c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	fa93 f2a3 	rbit	r2, r3
 8002746:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800274a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800274e:	601a      	str	r2, [r3, #0]
  return result;
 8002750:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002754:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002758:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800275a:	fab3 f383 	clz	r3, r3
 800275e:	b2db      	uxtb	r3, r3
 8002760:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002764:	b2db      	uxtb	r3, r3
 8002766:	2b00      	cmp	r3, #0
 8002768:	d102      	bne.n	8002770 <HAL_RCC_OscConfig+0xb10>
 800276a:	4b58      	ldr	r3, [pc, #352]	@ (80028cc <HAL_RCC_OscConfig+0xc6c>)
 800276c:	6a1b      	ldr	r3, [r3, #32]
 800276e:	e013      	b.n	8002798 <HAL_RCC_OscConfig+0xb38>
 8002770:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002774:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002778:	2202      	movs	r2, #2
 800277a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800277c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002780:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	fa93 f2a3 	rbit	r2, r3
 800278a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800278e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002792:	601a      	str	r2, [r3, #0]
 8002794:	4b4d      	ldr	r3, [pc, #308]	@ (80028cc <HAL_RCC_OscConfig+0xc6c>)
 8002796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002798:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800279c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80027a0:	2102      	movs	r1, #2
 80027a2:	6011      	str	r1, [r2, #0]
 80027a4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80027a8:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80027ac:	6812      	ldr	r2, [r2, #0]
 80027ae:	fa92 f1a2 	rbit	r1, r2
 80027b2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80027b6:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80027ba:	6011      	str	r1, [r2, #0]
  return result;
 80027bc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80027c0:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80027c4:	6812      	ldr	r2, [r2, #0]
 80027c6:	fab2 f282 	clz	r2, r2
 80027ca:	b2d2      	uxtb	r2, r2
 80027cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80027d0:	b2d2      	uxtb	r2, r2
 80027d2:	f002 021f 	and.w	r2, r2, #31
 80027d6:	2101      	movs	r1, #1
 80027d8:	fa01 f202 	lsl.w	r2, r1, r2
 80027dc:	4013      	ands	r3, r2
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d186      	bne.n	80026f0 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80027e2:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d105      	bne.n	80027f6 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027ea:	4b38      	ldr	r3, [pc, #224]	@ (80028cc <HAL_RCC_OscConfig+0xc6c>)
 80027ec:	69db      	ldr	r3, [r3, #28]
 80027ee:	4a37      	ldr	r2, [pc, #220]	@ (80028cc <HAL_RCC_OscConfig+0xc6c>)
 80027f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80027f4:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027fa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	69db      	ldr	r3, [r3, #28]
 8002802:	2b00      	cmp	r3, #0
 8002804:	f000 8232 	beq.w	8002c6c <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002808:	4b30      	ldr	r3, [pc, #192]	@ (80028cc <HAL_RCC_OscConfig+0xc6c>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f003 030c 	and.w	r3, r3, #12
 8002810:	2b08      	cmp	r3, #8
 8002812:	f000 8201 	beq.w	8002c18 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002816:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800281a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	69db      	ldr	r3, [r3, #28]
 8002822:	2b02      	cmp	r3, #2
 8002824:	f040 8157 	bne.w	8002ad6 <HAL_RCC_OscConfig+0xe76>
 8002828:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800282c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002830:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002834:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002836:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800283a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	fa93 f2a3 	rbit	r2, r3
 8002844:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002848:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800284c:	601a      	str	r2, [r3, #0]
  return result;
 800284e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002852:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002856:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002858:	fab3 f383 	clz	r3, r3
 800285c:	b2db      	uxtb	r3, r3
 800285e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002862:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	461a      	mov	r2, r3
 800286a:	2300      	movs	r3, #0
 800286c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800286e:	f7fe fa1d 	bl	8000cac <HAL_GetTick>
 8002872:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002876:	e009      	b.n	800288c <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002878:	f7fe fa18 	bl	8000cac <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	2b02      	cmp	r3, #2
 8002886:	d901      	bls.n	800288c <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	e1f0      	b.n	8002c6e <HAL_RCC_OscConfig+0x100e>
 800288c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002890:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002894:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002898:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800289a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800289e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	fa93 f2a3 	rbit	r2, r3
 80028a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028ac:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80028b0:	601a      	str	r2, [r3, #0]
  return result;
 80028b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028b6:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80028ba:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028bc:	fab3 f383 	clz	r3, r3
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b3f      	cmp	r3, #63	@ 0x3f
 80028c4:	d804      	bhi.n	80028d0 <HAL_RCC_OscConfig+0xc70>
 80028c6:	4b01      	ldr	r3, [pc, #4]	@ (80028cc <HAL_RCC_OscConfig+0xc6c>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	e029      	b.n	8002920 <HAL_RCC_OscConfig+0xcc0>
 80028cc:	40021000 	.word	0x40021000
 80028d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028d4:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80028d8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80028dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028e2:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	fa93 f2a3 	rbit	r2, r3
 80028ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028f0:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80028f4:	601a      	str	r2, [r3, #0]
 80028f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028fa:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80028fe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002902:	601a      	str	r2, [r3, #0]
 8002904:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002908:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	fa93 f2a3 	rbit	r2, r3
 8002912:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002916:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800291a:	601a      	str	r2, [r3, #0]
 800291c:	4bc3      	ldr	r3, [pc, #780]	@ (8002c2c <HAL_RCC_OscConfig+0xfcc>)
 800291e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002920:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002924:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002928:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800292c:	6011      	str	r1, [r2, #0]
 800292e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002932:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002936:	6812      	ldr	r2, [r2, #0]
 8002938:	fa92 f1a2 	rbit	r1, r2
 800293c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002940:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002944:	6011      	str	r1, [r2, #0]
  return result;
 8002946:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800294a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800294e:	6812      	ldr	r2, [r2, #0]
 8002950:	fab2 f282 	clz	r2, r2
 8002954:	b2d2      	uxtb	r2, r2
 8002956:	f042 0220 	orr.w	r2, r2, #32
 800295a:	b2d2      	uxtb	r2, r2
 800295c:	f002 021f 	and.w	r2, r2, #31
 8002960:	2101      	movs	r1, #1
 8002962:	fa01 f202 	lsl.w	r2, r1, r2
 8002966:	4013      	ands	r3, r2
 8002968:	2b00      	cmp	r3, #0
 800296a:	d185      	bne.n	8002878 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800296c:	4baf      	ldr	r3, [pc, #700]	@ (8002c2c <HAL_RCC_OscConfig+0xfcc>)
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002974:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002978:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002980:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002984:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	6a1b      	ldr	r3, [r3, #32]
 800298c:	430b      	orrs	r3, r1
 800298e:	49a7      	ldr	r1, [pc, #668]	@ (8002c2c <HAL_RCC_OscConfig+0xfcc>)
 8002990:	4313      	orrs	r3, r2
 8002992:	604b      	str	r3, [r1, #4]
 8002994:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002998:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800299c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80029a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029a6:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	fa93 f2a3 	rbit	r2, r3
 80029b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029b4:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80029b8:	601a      	str	r2, [r3, #0]
  return result;
 80029ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029be:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80029c2:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029c4:	fab3 f383 	clz	r3, r3
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80029ce:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	461a      	mov	r2, r3
 80029d6:	2301      	movs	r3, #1
 80029d8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029da:	f7fe f967 	bl	8000cac <HAL_GetTick>
 80029de:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80029e2:	e009      	b.n	80029f8 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029e4:	f7fe f962 	bl	8000cac <HAL_GetTick>
 80029e8:	4602      	mov	r2, r0
 80029ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	2b02      	cmp	r3, #2
 80029f2:	d901      	bls.n	80029f8 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80029f4:	2303      	movs	r3, #3
 80029f6:	e13a      	b.n	8002c6e <HAL_RCC_OscConfig+0x100e>
 80029f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029fc:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002a00:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a04:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a0a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	fa93 f2a3 	rbit	r2, r3
 8002a14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a18:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002a1c:	601a      	str	r2, [r3, #0]
  return result;
 8002a1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a22:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002a26:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a28:	fab3 f383 	clz	r3, r3
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002a30:	d802      	bhi.n	8002a38 <HAL_RCC_OscConfig+0xdd8>
 8002a32:	4b7e      	ldr	r3, [pc, #504]	@ (8002c2c <HAL_RCC_OscConfig+0xfcc>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	e027      	b.n	8002a88 <HAL_RCC_OscConfig+0xe28>
 8002a38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a3c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002a40:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a44:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a4a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	fa93 f2a3 	rbit	r2, r3
 8002a54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a58:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002a5c:	601a      	str	r2, [r3, #0]
 8002a5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a62:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002a66:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a6a:	601a      	str	r2, [r3, #0]
 8002a6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a70:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	fa93 f2a3 	rbit	r2, r3
 8002a7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a7e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002a82:	601a      	str	r2, [r3, #0]
 8002a84:	4b69      	ldr	r3, [pc, #420]	@ (8002c2c <HAL_RCC_OscConfig+0xfcc>)
 8002a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a88:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a8c:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002a90:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002a94:	6011      	str	r1, [r2, #0]
 8002a96:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002a9a:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002a9e:	6812      	ldr	r2, [r2, #0]
 8002aa0:	fa92 f1a2 	rbit	r1, r2
 8002aa4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002aa8:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002aac:	6011      	str	r1, [r2, #0]
  return result;
 8002aae:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ab2:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002ab6:	6812      	ldr	r2, [r2, #0]
 8002ab8:	fab2 f282 	clz	r2, r2
 8002abc:	b2d2      	uxtb	r2, r2
 8002abe:	f042 0220 	orr.w	r2, r2, #32
 8002ac2:	b2d2      	uxtb	r2, r2
 8002ac4:	f002 021f 	and.w	r2, r2, #31
 8002ac8:	2101      	movs	r1, #1
 8002aca:	fa01 f202 	lsl.w	r2, r1, r2
 8002ace:	4013      	ands	r3, r2
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d087      	beq.n	80029e4 <HAL_RCC_OscConfig+0xd84>
 8002ad4:	e0ca      	b.n	8002c6c <HAL_RCC_OscConfig+0x100c>
 8002ad6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ada:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002ade:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002ae2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ae8:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	fa93 f2a3 	rbit	r2, r3
 8002af2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002af6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002afa:	601a      	str	r2, [r3, #0]
  return result;
 8002afc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b00:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002b04:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b06:	fab3 f383 	clz	r3, r3
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002b10:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	461a      	mov	r2, r3
 8002b18:	2300      	movs	r3, #0
 8002b1a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b1c:	f7fe f8c6 	bl	8000cac <HAL_GetTick>
 8002b20:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b24:	e009      	b.n	8002b3a <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b26:	f7fe f8c1 	bl	8000cac <HAL_GetTick>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	2b02      	cmp	r3, #2
 8002b34:	d901      	bls.n	8002b3a <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8002b36:	2303      	movs	r3, #3
 8002b38:	e099      	b.n	8002c6e <HAL_RCC_OscConfig+0x100e>
 8002b3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b3e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002b42:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b46:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b4c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	fa93 f2a3 	rbit	r2, r3
 8002b56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b5a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002b5e:	601a      	str	r2, [r3, #0]
  return result;
 8002b60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b64:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002b68:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b6a:	fab3 f383 	clz	r3, r3
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b72:	d802      	bhi.n	8002b7a <HAL_RCC_OscConfig+0xf1a>
 8002b74:	4b2d      	ldr	r3, [pc, #180]	@ (8002c2c <HAL_RCC_OscConfig+0xfcc>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	e027      	b.n	8002bca <HAL_RCC_OscConfig+0xf6a>
 8002b7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b7e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002b82:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b88:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b8c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	fa93 f2a3 	rbit	r2, r3
 8002b96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b9a:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002b9e:	601a      	str	r2, [r3, #0]
 8002ba0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ba4:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002ba8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002bac:	601a      	str	r2, [r3, #0]
 8002bae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bb2:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	fa93 f2a3 	rbit	r2, r3
 8002bbc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bc0:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002bc4:	601a      	str	r2, [r3, #0]
 8002bc6:	4b19      	ldr	r3, [pc, #100]	@ (8002c2c <HAL_RCC_OscConfig+0xfcc>)
 8002bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bca:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002bce:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002bd2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002bd6:	6011      	str	r1, [r2, #0]
 8002bd8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002bdc:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002be0:	6812      	ldr	r2, [r2, #0]
 8002be2:	fa92 f1a2 	rbit	r1, r2
 8002be6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002bea:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002bee:	6011      	str	r1, [r2, #0]
  return result;
 8002bf0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002bf4:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002bf8:	6812      	ldr	r2, [r2, #0]
 8002bfa:	fab2 f282 	clz	r2, r2
 8002bfe:	b2d2      	uxtb	r2, r2
 8002c00:	f042 0220 	orr.w	r2, r2, #32
 8002c04:	b2d2      	uxtb	r2, r2
 8002c06:	f002 021f 	and.w	r2, r2, #31
 8002c0a:	2101      	movs	r1, #1
 8002c0c:	fa01 f202 	lsl.w	r2, r1, r2
 8002c10:	4013      	ands	r3, r2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d187      	bne.n	8002b26 <HAL_RCC_OscConfig+0xec6>
 8002c16:	e029      	b.n	8002c6c <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c1c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	69db      	ldr	r3, [r3, #28]
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d103      	bne.n	8002c30 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e020      	b.n	8002c6e <HAL_RCC_OscConfig+0x100e>
 8002c2c:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002c30:	4b11      	ldr	r3, [pc, #68]	@ (8002c78 <HAL_RCC_OscConfig+0x1018>)
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002c38:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002c3c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002c40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c44:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	6a1b      	ldr	r3, [r3, #32]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d10b      	bne.n	8002c68 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002c50:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002c54:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002c58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c5c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d001      	beq.n	8002c6c <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e000      	b.n	8002c6e <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8002c6c:	2300      	movs	r3, #0
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	40021000 	.word	0x40021000

08002c7c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b09e      	sub	sp, #120	@ 0x78
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002c86:	2300      	movs	r3, #0
 8002c88:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d101      	bne.n	8002c94 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e154      	b.n	8002f3e <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c94:	4b89      	ldr	r3, [pc, #548]	@ (8002ebc <HAL_RCC_ClockConfig+0x240>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0307 	and.w	r3, r3, #7
 8002c9c:	683a      	ldr	r2, [r7, #0]
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d910      	bls.n	8002cc4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ca2:	4b86      	ldr	r3, [pc, #536]	@ (8002ebc <HAL_RCC_ClockConfig+0x240>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f023 0207 	bic.w	r2, r3, #7
 8002caa:	4984      	ldr	r1, [pc, #528]	@ (8002ebc <HAL_RCC_ClockConfig+0x240>)
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cb2:	4b82      	ldr	r3, [pc, #520]	@ (8002ebc <HAL_RCC_ClockConfig+0x240>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0307 	and.w	r3, r3, #7
 8002cba:	683a      	ldr	r2, [r7, #0]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d001      	beq.n	8002cc4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e13c      	b.n	8002f3e <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 0302 	and.w	r3, r3, #2
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d008      	beq.n	8002ce2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cd0:	4b7b      	ldr	r3, [pc, #492]	@ (8002ec0 <HAL_RCC_ClockConfig+0x244>)
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	4978      	ldr	r1, [pc, #480]	@ (8002ec0 <HAL_RCC_ClockConfig+0x244>)
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0301 	and.w	r3, r3, #1
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	f000 80cd 	beq.w	8002e8a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d137      	bne.n	8002d68 <HAL_RCC_ClockConfig+0xec>
 8002cf8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002cfc:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cfe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d00:	fa93 f3a3 	rbit	r3, r3
 8002d04:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002d06:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d08:	fab3 f383 	clz	r3, r3
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d10:	d802      	bhi.n	8002d18 <HAL_RCC_ClockConfig+0x9c>
 8002d12:	4b6b      	ldr	r3, [pc, #428]	@ (8002ec0 <HAL_RCC_ClockConfig+0x244>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	e00f      	b.n	8002d38 <HAL_RCC_ClockConfig+0xbc>
 8002d18:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d1c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d1e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d20:	fa93 f3a3 	rbit	r3, r3
 8002d24:	667b      	str	r3, [r7, #100]	@ 0x64
 8002d26:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d2a:	663b      	str	r3, [r7, #96]	@ 0x60
 8002d2c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002d2e:	fa93 f3a3 	rbit	r3, r3
 8002d32:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002d34:	4b62      	ldr	r3, [pc, #392]	@ (8002ec0 <HAL_RCC_ClockConfig+0x244>)
 8002d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d38:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002d3c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002d3e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002d40:	fa92 f2a2 	rbit	r2, r2
 8002d44:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002d46:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002d48:	fab2 f282 	clz	r2, r2
 8002d4c:	b2d2      	uxtb	r2, r2
 8002d4e:	f042 0220 	orr.w	r2, r2, #32
 8002d52:	b2d2      	uxtb	r2, r2
 8002d54:	f002 021f 	and.w	r2, r2, #31
 8002d58:	2101      	movs	r1, #1
 8002d5a:	fa01 f202 	lsl.w	r2, r1, r2
 8002d5e:	4013      	ands	r3, r2
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d171      	bne.n	8002e48 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e0ea      	b.n	8002f3e <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d137      	bne.n	8002de0 <HAL_RCC_ClockConfig+0x164>
 8002d70:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d74:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d78:	fa93 f3a3 	rbit	r3, r3
 8002d7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002d7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d80:	fab3 f383 	clz	r3, r3
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d88:	d802      	bhi.n	8002d90 <HAL_RCC_ClockConfig+0x114>
 8002d8a:	4b4d      	ldr	r3, [pc, #308]	@ (8002ec0 <HAL_RCC_ClockConfig+0x244>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	e00f      	b.n	8002db0 <HAL_RCC_ClockConfig+0x134>
 8002d90:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d94:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002d98:	fa93 f3a3 	rbit	r3, r3
 8002d9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d9e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002da2:	643b      	str	r3, [r7, #64]	@ 0x40
 8002da4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002da6:	fa93 f3a3 	rbit	r3, r3
 8002daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002dac:	4b44      	ldr	r3, [pc, #272]	@ (8002ec0 <HAL_RCC_ClockConfig+0x244>)
 8002dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002db4:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002db6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002db8:	fa92 f2a2 	rbit	r2, r2
 8002dbc:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002dbe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002dc0:	fab2 f282 	clz	r2, r2
 8002dc4:	b2d2      	uxtb	r2, r2
 8002dc6:	f042 0220 	orr.w	r2, r2, #32
 8002dca:	b2d2      	uxtb	r2, r2
 8002dcc:	f002 021f 	and.w	r2, r2, #31
 8002dd0:	2101      	movs	r1, #1
 8002dd2:	fa01 f202 	lsl.w	r2, r1, r2
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d135      	bne.n	8002e48 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	e0ae      	b.n	8002f3e <HAL_RCC_ClockConfig+0x2c2>
 8002de0:	2302      	movs	r3, #2
 8002de2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002de6:	fa93 f3a3 	rbit	r3, r3
 8002dea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002dec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dee:	fab3 f383 	clz	r3, r3
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	2b3f      	cmp	r3, #63	@ 0x3f
 8002df6:	d802      	bhi.n	8002dfe <HAL_RCC_ClockConfig+0x182>
 8002df8:	4b31      	ldr	r3, [pc, #196]	@ (8002ec0 <HAL_RCC_ClockConfig+0x244>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	e00d      	b.n	8002e1a <HAL_RCC_ClockConfig+0x19e>
 8002dfe:	2302      	movs	r3, #2
 8002e00:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e04:	fa93 f3a3 	rbit	r3, r3
 8002e08:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e0a:	2302      	movs	r3, #2
 8002e0c:	623b      	str	r3, [r7, #32]
 8002e0e:	6a3b      	ldr	r3, [r7, #32]
 8002e10:	fa93 f3a3 	rbit	r3, r3
 8002e14:	61fb      	str	r3, [r7, #28]
 8002e16:	4b2a      	ldr	r3, [pc, #168]	@ (8002ec0 <HAL_RCC_ClockConfig+0x244>)
 8002e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e1a:	2202      	movs	r2, #2
 8002e1c:	61ba      	str	r2, [r7, #24]
 8002e1e:	69ba      	ldr	r2, [r7, #24]
 8002e20:	fa92 f2a2 	rbit	r2, r2
 8002e24:	617a      	str	r2, [r7, #20]
  return result;
 8002e26:	697a      	ldr	r2, [r7, #20]
 8002e28:	fab2 f282 	clz	r2, r2
 8002e2c:	b2d2      	uxtb	r2, r2
 8002e2e:	f042 0220 	orr.w	r2, r2, #32
 8002e32:	b2d2      	uxtb	r2, r2
 8002e34:	f002 021f 	and.w	r2, r2, #31
 8002e38:	2101      	movs	r1, #1
 8002e3a:	fa01 f202 	lsl.w	r2, r1, r2
 8002e3e:	4013      	ands	r3, r2
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d101      	bne.n	8002e48 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002e44:	2301      	movs	r3, #1
 8002e46:	e07a      	b.n	8002f3e <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e48:	4b1d      	ldr	r3, [pc, #116]	@ (8002ec0 <HAL_RCC_ClockConfig+0x244>)
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f023 0203 	bic.w	r2, r3, #3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	491a      	ldr	r1, [pc, #104]	@ (8002ec0 <HAL_RCC_ClockConfig+0x244>)
 8002e56:	4313      	orrs	r3, r2
 8002e58:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e5a:	f7fd ff27 	bl	8000cac <HAL_GetTick>
 8002e5e:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e60:	e00a      	b.n	8002e78 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e62:	f7fd ff23 	bl	8000cac <HAL_GetTick>
 8002e66:	4602      	mov	r2, r0
 8002e68:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d901      	bls.n	8002e78 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002e74:	2303      	movs	r3, #3
 8002e76:	e062      	b.n	8002f3e <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e78:	4b11      	ldr	r3, [pc, #68]	@ (8002ec0 <HAL_RCC_ClockConfig+0x244>)
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f003 020c 	and.w	r2, r3, #12
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d1eb      	bne.n	8002e62 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e8a:	4b0c      	ldr	r3, [pc, #48]	@ (8002ebc <HAL_RCC_ClockConfig+0x240>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0307 	and.w	r3, r3, #7
 8002e92:	683a      	ldr	r2, [r7, #0]
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d215      	bcs.n	8002ec4 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e98:	4b08      	ldr	r3, [pc, #32]	@ (8002ebc <HAL_RCC_ClockConfig+0x240>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f023 0207 	bic.w	r2, r3, #7
 8002ea0:	4906      	ldr	r1, [pc, #24]	@ (8002ebc <HAL_RCC_ClockConfig+0x240>)
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ea8:	4b04      	ldr	r3, [pc, #16]	@ (8002ebc <HAL_RCC_ClockConfig+0x240>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0307 	and.w	r3, r3, #7
 8002eb0:	683a      	ldr	r2, [r7, #0]
 8002eb2:	429a      	cmp	r2, r3
 8002eb4:	d006      	beq.n	8002ec4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e041      	b.n	8002f3e <HAL_RCC_ClockConfig+0x2c2>
 8002eba:	bf00      	nop
 8002ebc:	40022000 	.word	0x40022000
 8002ec0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0304 	and.w	r3, r3, #4
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d008      	beq.n	8002ee2 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ed0:	4b1d      	ldr	r3, [pc, #116]	@ (8002f48 <HAL_RCC_ClockConfig+0x2cc>)
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	68db      	ldr	r3, [r3, #12]
 8002edc:	491a      	ldr	r1, [pc, #104]	@ (8002f48 <HAL_RCC_ClockConfig+0x2cc>)
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0308 	and.w	r3, r3, #8
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d009      	beq.n	8002f02 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002eee:	4b16      	ldr	r3, [pc, #88]	@ (8002f48 <HAL_RCC_ClockConfig+0x2cc>)
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	691b      	ldr	r3, [r3, #16]
 8002efa:	00db      	lsls	r3, r3, #3
 8002efc:	4912      	ldr	r1, [pc, #72]	@ (8002f48 <HAL_RCC_ClockConfig+0x2cc>)
 8002efe:	4313      	orrs	r3, r2
 8002f00:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002f02:	f000 f829 	bl	8002f58 <HAL_RCC_GetSysClockFreq>
 8002f06:	4601      	mov	r1, r0
 8002f08:	4b0f      	ldr	r3, [pc, #60]	@ (8002f48 <HAL_RCC_ClockConfig+0x2cc>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f10:	22f0      	movs	r2, #240	@ 0xf0
 8002f12:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f14:	693a      	ldr	r2, [r7, #16]
 8002f16:	fa92 f2a2 	rbit	r2, r2
 8002f1a:	60fa      	str	r2, [r7, #12]
  return result;
 8002f1c:	68fa      	ldr	r2, [r7, #12]
 8002f1e:	fab2 f282 	clz	r2, r2
 8002f22:	b2d2      	uxtb	r2, r2
 8002f24:	40d3      	lsrs	r3, r2
 8002f26:	4a09      	ldr	r2, [pc, #36]	@ (8002f4c <HAL_RCC_ClockConfig+0x2d0>)
 8002f28:	5cd3      	ldrb	r3, [r2, r3]
 8002f2a:	fa21 f303 	lsr.w	r3, r1, r3
 8002f2e:	4a08      	ldr	r2, [pc, #32]	@ (8002f50 <HAL_RCC_ClockConfig+0x2d4>)
 8002f30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002f32:	4b08      	ldr	r3, [pc, #32]	@ (8002f54 <HAL_RCC_ClockConfig+0x2d8>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7fd fe74 	bl	8000c24 <HAL_InitTick>
  
  return HAL_OK;
 8002f3c:	2300      	movs	r3, #0
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3778      	adds	r7, #120	@ 0x78
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	40021000 	.word	0x40021000
 8002f4c:	080040fc 	.word	0x080040fc
 8002f50:	20000008 	.word	0x20000008
 8002f54:	2000000c 	.word	0x2000000c

08002f58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b087      	sub	sp, #28
 8002f5c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	60fb      	str	r3, [r7, #12]
 8002f62:	2300      	movs	r3, #0
 8002f64:	60bb      	str	r3, [r7, #8]
 8002f66:	2300      	movs	r3, #0
 8002f68:	617b      	str	r3, [r7, #20]
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002f72:	4b1e      	ldr	r3, [pc, #120]	@ (8002fec <HAL_RCC_GetSysClockFreq+0x94>)
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f003 030c 	and.w	r3, r3, #12
 8002f7e:	2b04      	cmp	r3, #4
 8002f80:	d002      	beq.n	8002f88 <HAL_RCC_GetSysClockFreq+0x30>
 8002f82:	2b08      	cmp	r3, #8
 8002f84:	d003      	beq.n	8002f8e <HAL_RCC_GetSysClockFreq+0x36>
 8002f86:	e026      	b.n	8002fd6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f88:	4b19      	ldr	r3, [pc, #100]	@ (8002ff0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002f8a:	613b      	str	r3, [r7, #16]
      break;
 8002f8c:	e026      	b.n	8002fdc <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	0c9b      	lsrs	r3, r3, #18
 8002f92:	f003 030f 	and.w	r3, r3, #15
 8002f96:	4a17      	ldr	r2, [pc, #92]	@ (8002ff4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f98:	5cd3      	ldrb	r3, [r2, r3]
 8002f9a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002f9c:	4b13      	ldr	r3, [pc, #76]	@ (8002fec <HAL_RCC_GetSysClockFreq+0x94>)
 8002f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fa0:	f003 030f 	and.w	r3, r3, #15
 8002fa4:	4a14      	ldr	r2, [pc, #80]	@ (8002ff8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002fa6:	5cd3      	ldrb	r3, [r2, r3]
 8002fa8:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d008      	beq.n	8002fc6 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002fb4:	4a0e      	ldr	r2, [pc, #56]	@ (8002ff0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	fb02 f303 	mul.w	r3, r2, r3
 8002fc2:	617b      	str	r3, [r7, #20]
 8002fc4:	e004      	b.n	8002fd0 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a0c      	ldr	r2, [pc, #48]	@ (8002ffc <HAL_RCC_GetSysClockFreq+0xa4>)
 8002fca:	fb02 f303 	mul.w	r3, r2, r3
 8002fce:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	613b      	str	r3, [r7, #16]
      break;
 8002fd4:	e002      	b.n	8002fdc <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002fd6:	4b06      	ldr	r3, [pc, #24]	@ (8002ff0 <HAL_RCC_GetSysClockFreq+0x98>)
 8002fd8:	613b      	str	r3, [r7, #16]
      break;
 8002fda:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fdc:	693b      	ldr	r3, [r7, #16]
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	371c      	adds	r7, #28
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
 8002fea:	bf00      	nop
 8002fec:	40021000 	.word	0x40021000
 8002ff0:	007a1200 	.word	0x007a1200
 8002ff4:	0800410c 	.word	0x0800410c
 8002ff8:	0800411c 	.word	0x0800411c
 8002ffc:	003d0900 	.word	0x003d0900

08003000 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b092      	sub	sp, #72	@ 0x48
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003008:	2300      	movs	r3, #0
 800300a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 800300c:	2300      	movs	r3, #0
 800300e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003010:	2300      	movs	r3, #0
 8003012:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800301e:	2b00      	cmp	r3, #0
 8003020:	f000 80d2 	beq.w	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003024:	4b4d      	ldr	r3, [pc, #308]	@ (800315c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003026:	69db      	ldr	r3, [r3, #28]
 8003028:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d10e      	bne.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003030:	4b4a      	ldr	r3, [pc, #296]	@ (800315c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003032:	69db      	ldr	r3, [r3, #28]
 8003034:	4a49      	ldr	r2, [pc, #292]	@ (800315c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003036:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800303a:	61d3      	str	r3, [r2, #28]
 800303c:	4b47      	ldr	r3, [pc, #284]	@ (800315c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800303e:	69db      	ldr	r3, [r3, #28]
 8003040:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003044:	60bb      	str	r3, [r7, #8]
 8003046:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003048:	2301      	movs	r3, #1
 800304a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800304e:	4b44      	ldr	r3, [pc, #272]	@ (8003160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003056:	2b00      	cmp	r3, #0
 8003058:	d118      	bne.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800305a:	4b41      	ldr	r3, [pc, #260]	@ (8003160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a40      	ldr	r2, [pc, #256]	@ (8003160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003060:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003064:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003066:	f7fd fe21 	bl	8000cac <HAL_GetTick>
 800306a:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800306c:	e008      	b.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800306e:	f7fd fe1d 	bl	8000cac <HAL_GetTick>
 8003072:	4602      	mov	r2, r0
 8003074:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	2b64      	cmp	r3, #100	@ 0x64
 800307a:	d901      	bls.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	e149      	b.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x314>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003080:	4b37      	ldr	r3, [pc, #220]	@ (8003160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003088:	2b00      	cmp	r3, #0
 800308a:	d0f0      	beq.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800308c:	4b33      	ldr	r3, [pc, #204]	@ (800315c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800308e:	6a1b      	ldr	r3, [r3, #32]
 8003090:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003094:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003096:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003098:	2b00      	cmp	r3, #0
 800309a:	f000 8082 	beq.w	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030a6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d07a      	beq.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80030ac:	4b2b      	ldr	r3, [pc, #172]	@ (800315c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80030ae:	6a1b      	ldr	r3, [r3, #32]
 80030b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80030ba:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030be:	fa93 f3a3 	rbit	r3, r3
 80030c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80030c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80030c6:	fab3 f383 	clz	r3, r3
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	461a      	mov	r2, r3
 80030ce:	4b25      	ldr	r3, [pc, #148]	@ (8003164 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030d0:	4413      	add	r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	461a      	mov	r2, r3
 80030d6:	2301      	movs	r3, #1
 80030d8:	6013      	str	r3, [r2, #0]
 80030da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80030de:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030e2:	fa93 f3a3 	rbit	r3, r3
 80030e6:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80030e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80030ea:	fab3 f383 	clz	r3, r3
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	461a      	mov	r2, r3
 80030f2:	4b1c      	ldr	r3, [pc, #112]	@ (8003164 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80030f4:	4413      	add	r3, r2
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	461a      	mov	r2, r3
 80030fa:	2300      	movs	r3, #0
 80030fc:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80030fe:	4a17      	ldr	r2, [pc, #92]	@ (800315c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003100:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003102:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003104:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003106:	f003 0301 	and.w	r3, r3, #1
 800310a:	2b00      	cmp	r3, #0
 800310c:	d049      	beq.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800310e:	f7fd fdcd 	bl	8000cac <HAL_GetTick>
 8003112:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003114:	e00a      	b.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003116:	f7fd fdc9 	bl	8000cac <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003124:	4293      	cmp	r3, r2
 8003126:	d901      	bls.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003128:	2303      	movs	r3, #3
 800312a:	e0f3      	b.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x314>
 800312c:	2302      	movs	r3, #2
 800312e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003132:	fa93 f3a3 	rbit	r3, r3
 8003136:	627b      	str	r3, [r7, #36]	@ 0x24
 8003138:	2302      	movs	r3, #2
 800313a:	623b      	str	r3, [r7, #32]
 800313c:	6a3b      	ldr	r3, [r7, #32]
 800313e:	fa93 f3a3 	rbit	r3, r3
 8003142:	61fb      	str	r3, [r7, #28]
  return result;
 8003144:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003146:	fab3 f383 	clz	r3, r3
 800314a:	b2db      	uxtb	r3, r3
 800314c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003150:	b2db      	uxtb	r3, r3
 8003152:	2b00      	cmp	r3, #0
 8003154:	d108      	bne.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003156:	4b01      	ldr	r3, [pc, #4]	@ (800315c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003158:	6a1b      	ldr	r3, [r3, #32]
 800315a:	e00d      	b.n	8003178 <HAL_RCCEx_PeriphCLKConfig+0x178>
 800315c:	40021000 	.word	0x40021000
 8003160:	40007000 	.word	0x40007000
 8003164:	10908100 	.word	0x10908100
 8003168:	2302      	movs	r3, #2
 800316a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800316c:	69bb      	ldr	r3, [r7, #24]
 800316e:	fa93 f3a3 	rbit	r3, r3
 8003172:	617b      	str	r3, [r7, #20]
 8003174:	4b69      	ldr	r3, [pc, #420]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003178:	2202      	movs	r2, #2
 800317a:	613a      	str	r2, [r7, #16]
 800317c:	693a      	ldr	r2, [r7, #16]
 800317e:	fa92 f2a2 	rbit	r2, r2
 8003182:	60fa      	str	r2, [r7, #12]
  return result;
 8003184:	68fa      	ldr	r2, [r7, #12]
 8003186:	fab2 f282 	clz	r2, r2
 800318a:	b2d2      	uxtb	r2, r2
 800318c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003190:	b2d2      	uxtb	r2, r2
 8003192:	f002 021f 	and.w	r2, r2, #31
 8003196:	2101      	movs	r1, #1
 8003198:	fa01 f202 	lsl.w	r2, r1, r2
 800319c:	4013      	ands	r3, r2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d0b9      	beq.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80031a2:	4b5e      	ldr	r3, [pc, #376]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80031a4:	6a1b      	ldr	r3, [r3, #32]
 80031a6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	495b      	ldr	r1, [pc, #364]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80031b0:	4313      	orrs	r3, r2
 80031b2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80031b4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d105      	bne.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031bc:	4b57      	ldr	r3, [pc, #348]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80031be:	69db      	ldr	r3, [r3, #28]
 80031c0:	4a56      	ldr	r2, [pc, #344]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80031c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031c6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 0301 	and.w	r3, r3, #1
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d008      	beq.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031d4:	4b51      	ldr	r3, [pc, #324]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80031d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031d8:	f023 0203 	bic.w	r2, r3, #3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	494e      	ldr	r1, [pc, #312]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80031e2:	4313      	orrs	r3, r2
 80031e4:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 0320 	and.w	r3, r3, #32
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d008      	beq.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031f2:	4b4a      	ldr	r3, [pc, #296]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80031f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f6:	f023 0210 	bic.w	r2, r3, #16
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	4947      	ldr	r1, [pc, #284]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003200:	4313      	orrs	r3, r2
 8003202:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d008      	beq.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003210:	4b42      	ldr	r3, [pc, #264]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800321c:	493f      	ldr	r1, [pc, #252]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800321e:	4313      	orrs	r3, r2
 8003220:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800322a:	2b00      	cmp	r3, #0
 800322c:	d008      	beq.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800322e:	4b3b      	ldr	r3, [pc, #236]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003232:	f023 0220 	bic.w	r2, r3, #32
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	691b      	ldr	r3, [r3, #16]
 800323a:	4938      	ldr	r1, [pc, #224]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800323c:	4313      	orrs	r3, r2
 800323e:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d008      	beq.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800324c:	4b33      	ldr	r3, [pc, #204]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800324e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003250:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	695b      	ldr	r3, [r3, #20]
 8003258:	4930      	ldr	r1, [pc, #192]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800325a:	4313      	orrs	r3, r2
 800325c:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003266:	2b00      	cmp	r3, #0
 8003268:	d008      	beq.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800326a:	4b2c      	ldr	r3, [pc, #176]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	69db      	ldr	r3, [r3, #28]
 8003276:	4929      	ldr	r1, [pc, #164]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003278:	4313      	orrs	r3, r2
 800327a:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003284:	2b00      	cmp	r3, #0
 8003286:	d008      	beq.n	800329a <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8003288:	4b24      	ldr	r3, [pc, #144]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800328a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800328c:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	699b      	ldr	r3, [r3, #24]
 8003294:	4921      	ldr	r1, [pc, #132]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003296:	4313      	orrs	r3, r2
 8003298:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d008      	beq.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80032a6:	4b1d      	ldr	r3, [pc, #116]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80032a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032aa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a1b      	ldr	r3, [r3, #32]
 80032b2:	491a      	ldr	r1, [pc, #104]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80032b4:	4313      	orrs	r3, r2
 80032b6:	630b      	str	r3, [r1, #48]	@ 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d008      	beq.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80032c4:	4b15      	ldr	r3, [pc, #84]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80032c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c8:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d0:	4912      	ldr	r1, [pc, #72]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80032d2:	4313      	orrs	r3, r2
 80032d4:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d008      	beq.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80032e2:	4b0e      	ldr	r3, [pc, #56]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80032e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e6:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032ee:	490b      	ldr	r1, [pc, #44]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80032f0:	4313      	orrs	r3, r2
 80032f2:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d008      	beq.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003300:	4b06      	ldr	r3, [pc, #24]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8003302:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003304:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800330c:	4903      	ldr	r1, [pc, #12]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800330e:	4313      	orrs	r3, r2
 8003310:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003312:	2300      	movs	r3, #0
}
 8003314:	4618      	mov	r0, r3
 8003316:	3748      	adds	r7, #72	@ 0x48
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	40021000 	.word	0x40021000

08003320 <memset>:
 8003320:	4402      	add	r2, r0
 8003322:	4603      	mov	r3, r0
 8003324:	4293      	cmp	r3, r2
 8003326:	d100      	bne.n	800332a <memset+0xa>
 8003328:	4770      	bx	lr
 800332a:	f803 1b01 	strb.w	r1, [r3], #1
 800332e:	e7f9      	b.n	8003324 <memset+0x4>

08003330 <__libc_init_array>:
 8003330:	b570      	push	{r4, r5, r6, lr}
 8003332:	4d0d      	ldr	r5, [pc, #52]	@ (8003368 <__libc_init_array+0x38>)
 8003334:	4c0d      	ldr	r4, [pc, #52]	@ (800336c <__libc_init_array+0x3c>)
 8003336:	1b64      	subs	r4, r4, r5
 8003338:	10a4      	asrs	r4, r4, #2
 800333a:	2600      	movs	r6, #0
 800333c:	42a6      	cmp	r6, r4
 800333e:	d109      	bne.n	8003354 <__libc_init_array+0x24>
 8003340:	4d0b      	ldr	r5, [pc, #44]	@ (8003370 <__libc_init_array+0x40>)
 8003342:	4c0c      	ldr	r4, [pc, #48]	@ (8003374 <__libc_init_array+0x44>)
 8003344:	f000 f818 	bl	8003378 <_init>
 8003348:	1b64      	subs	r4, r4, r5
 800334a:	10a4      	asrs	r4, r4, #2
 800334c:	2600      	movs	r6, #0
 800334e:	42a6      	cmp	r6, r4
 8003350:	d105      	bne.n	800335e <__libc_init_array+0x2e>
 8003352:	bd70      	pop	{r4, r5, r6, pc}
 8003354:	f855 3b04 	ldr.w	r3, [r5], #4
 8003358:	4798      	blx	r3
 800335a:	3601      	adds	r6, #1
 800335c:	e7ee      	b.n	800333c <__libc_init_array+0xc>
 800335e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003362:	4798      	blx	r3
 8003364:	3601      	adds	r6, #1
 8003366:	e7f2      	b.n	800334e <__libc_init_array+0x1e>
 8003368:	0800412c 	.word	0x0800412c
 800336c:	0800412c 	.word	0x0800412c
 8003370:	0800412c 	.word	0x0800412c
 8003374:	08004130 	.word	0x08004130

08003378 <_init>:
 8003378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800337a:	bf00      	nop
 800337c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800337e:	bc08      	pop	{r3}
 8003380:	469e      	mov	lr, r3
 8003382:	4770      	bx	lr

08003384 <_fini>:
 8003384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003386:	bf00      	nop
 8003388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800338a:	bc08      	pop	{r3}
 800338c:	469e      	mov	lr, r3
 800338e:	4770      	bx	lr
