// Seed: 1048006427
module module_0 (
    input wire id_0,
    output tri id_1,
    input wire id_2,
    output wand id_3,
    input wor id_4,
    output tri0 id_5,
    output supply1 id_6,
    output wire id_7,
    input tri1 id_8
    , id_10
);
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd13,
    parameter id_2 = 32'd62
) (
    output wire _id_0,
    input wand id_1,
    output supply0 _id_2,
    input wor id_3,
    output supply1 id_4,
    input wire id_5,
    input wor id_6
);
  module_0 modCall_1 (
      id_5,
      id_4,
      id_6,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_5
  );
  assign modCall_1.id_3 = 0;
  logic [id_0 : id_2] id_8;
endmodule
