"crtc","lpt_pch_disable"
"crtc","to_intel_crtc"
"crtc","old_crtc_state->uapi.crtc"
"dev_priv","intel_set_pch_fifo_underrun_reporting"
"dev_priv","encoder"
"pipe","intel_set_pch_fifo_underrun_reporting"
"pipe","crtc->pipe"
"to_i915","dev_priv"
"to_i915","intel_set_pch_fifo_underrun_reporting"
"to_intel_crtc","crtc"
"to_intel_crtc","lpt_pch_disable"
"to_intel_crtc","old_crtc_state->uapi.crtc"
"state","lpt_pch_disable"
"state","pch_post_disable_crt"
"encoder","dev_priv"
"encoder","hsw_fdi_disable"
"encoder","pch_post_disable_crt"
"old_crtc_state","pch_post_disable_crt"
"old_crtc_state","intel_ddi_disable_transcoder_clock"
"old_crtc_state","ilk_pfit_disable"
"old_crtc_state","intel_ddi_disable_transcoder_func"
"old_crtc_state","intel_disable_transcoder"
"old_crtc_state","intel_disable_vertical_blank"
"old_conn_state","pch_post_disable_crt"
"crtc->pipe","pipe"
"crtc->pipe","intel_set_pch_fifo_underrun_reporting"
"dev_priv->drm","drm_WARN_ON"
"encoder->base","state->base"
"encoder->base.dev","dev_priv"
"encoder->base.dev","intel_set_pch_fifo_underrun_reporting"
"encoder->base.dev","to_i915"
"encoder->base.dev","state->base.dev"
"old_crtc_state->uapi.crtc","crtc"
"old_crtc_state->uapi.crtc","lpt_pch_disable"
"old_crtc_state->uapi.crtc","to_intel_crtc"
"state->base","encoder->base"
"state->base.dev","dev_priv"
"state->base.dev","intel_set_pch_fifo_underrun_reporting"
"state->base.dev","to_i915"
"state->base.dev","encoder->base.dev"
