Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Apr  2 00:03:31 2023
| Host         : Deez running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file simple_rx_timing_summary_routed.rpt -pb simple_rx_timing_summary_routed.pb -rpx simple_rx_timing_summary_routed.rpx -warn_on_violation
| Design       : simple_rx
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.809        0.000                      0                   63        0.155        0.000                      0                   63        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.809        0.000                      0                   63        0.155        0.000                      0                   63        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 uut/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/data_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.832ns  (logic 0.767ns (27.085%)  route 2.065ns (72.915%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300     4.231    uut/CLK
    SLICE_X2Y100         FDRE                                         r  uut/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.361     4.592 f  uut/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.654     5.246    uut/clk_cnt_reg_n_0_[1]
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.199     5.445 f  uut/clk_cnt[9]_i_2/O
                         net (fo=6, routed)           0.224     5.668    uut/clk_cnt[9]_i_2_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.097     5.765 f  uut/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.600     6.365    uut/FSM_sequential_state[1]_i_2_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.110     6.475 r  uut/data_cnt[3]_i_1/O
                         net (fo=4, routed)           0.587     7.063    uut/data_cnt
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199    13.977    uut/CLK
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[0]/C
                         clock pessimism              0.228    14.205    
                         clock uncertainty           -0.035    14.170    
    SLICE_X1Y100         FDRE (Setup_fdre_C_CE)      -0.298    13.872    uut/data_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 uut/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/data_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.832ns  (logic 0.767ns (27.085%)  route 2.065ns (72.915%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300     4.231    uut/CLK
    SLICE_X2Y100         FDRE                                         r  uut/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.361     4.592 f  uut/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.654     5.246    uut/clk_cnt_reg_n_0_[1]
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.199     5.445 f  uut/clk_cnt[9]_i_2/O
                         net (fo=6, routed)           0.224     5.668    uut/clk_cnt[9]_i_2_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.097     5.765 f  uut/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.600     6.365    uut/FSM_sequential_state[1]_i_2_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.110     6.475 r  uut/data_cnt[3]_i_1/O
                         net (fo=4, routed)           0.587     7.063    uut/data_cnt
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199    13.977    uut/CLK
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[1]/C
                         clock pessimism              0.228    14.205    
                         clock uncertainty           -0.035    14.170    
    SLICE_X1Y100         FDRE (Setup_fdre_C_CE)      -0.298    13.872    uut/data_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 uut/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/data_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.832ns  (logic 0.767ns (27.085%)  route 2.065ns (72.915%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300     4.231    uut/CLK
    SLICE_X2Y100         FDRE                                         r  uut/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.361     4.592 f  uut/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.654     5.246    uut/clk_cnt_reg_n_0_[1]
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.199     5.445 f  uut/clk_cnt[9]_i_2/O
                         net (fo=6, routed)           0.224     5.668    uut/clk_cnt[9]_i_2_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.097     5.765 f  uut/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.600     6.365    uut/FSM_sequential_state[1]_i_2_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.110     6.475 r  uut/data_cnt[3]_i_1/O
                         net (fo=4, routed)           0.587     7.063    uut/data_cnt
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199    13.977    uut/CLK
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[2]/C
                         clock pessimism              0.228    14.205    
                         clock uncertainty           -0.035    14.170    
    SLICE_X1Y100         FDRE (Setup_fdre_C_CE)      -0.298    13.872    uut/data_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 uut/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/data_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.832ns  (logic 0.767ns (27.085%)  route 2.065ns (72.915%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 13.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300     4.231    uut/CLK
    SLICE_X2Y100         FDRE                                         r  uut/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.361     4.592 f  uut/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.654     5.246    uut/clk_cnt_reg_n_0_[1]
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.199     5.445 f  uut/clk_cnt[9]_i_2/O
                         net (fo=6, routed)           0.224     5.668    uut/clk_cnt[9]_i_2_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.097     5.765 f  uut/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.600     6.365    uut/FSM_sequential_state[1]_i_2_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.110     6.475 r  uut/data_cnt[3]_i_1/O
                         net (fo=4, routed)           0.587     7.063    uut/data_cnt
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199    13.977    uut/CLK
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[3]/C
                         clock pessimism              0.228    14.205    
                         clock uncertainty           -0.035    14.170    
    SLICE_X1Y100         FDRE (Setup_fdre_C_CE)      -0.298    13.872    uut/data_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.872    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  6.809    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 uut/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/LED_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.754ns (27.630%)  route 1.975ns (72.370%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300     4.231    uut/CLK
    SLICE_X2Y100         FDRE                                         r  uut/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.361     4.592 f  uut/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.654     5.246    uut/clk_cnt_reg_n_0_[1]
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.199     5.445 f  uut/clk_cnt[9]_i_2/O
                         net (fo=6, routed)           0.224     5.668    uut/clk_cnt[9]_i_2_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.097     5.765 f  uut/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.501     6.267    uut/FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.097     6.364 r  uut/LED[7]_i_1/O
                         net (fo=8, routed)           0.596     6.960    uut/rx_done
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.220    13.998    uut/CLK
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[0]/C
                         clock pessimism              0.153    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X1Y99          FDRE (Setup_fdre_C_CE)      -0.150    13.966    uut/LED_reg[0]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 uut/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/LED_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.754ns (27.630%)  route 1.975ns (72.370%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300     4.231    uut/CLK
    SLICE_X2Y100         FDRE                                         r  uut/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.361     4.592 f  uut/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.654     5.246    uut/clk_cnt_reg_n_0_[1]
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.199     5.445 f  uut/clk_cnt[9]_i_2/O
                         net (fo=6, routed)           0.224     5.668    uut/clk_cnt[9]_i_2_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.097     5.765 f  uut/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.501     6.267    uut/FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.097     6.364 r  uut/LED[7]_i_1/O
                         net (fo=8, routed)           0.596     6.960    uut/rx_done
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.220    13.998    uut/CLK
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[1]/C
                         clock pessimism              0.153    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X1Y99          FDRE (Setup_fdre_C_CE)      -0.150    13.966    uut/LED_reg[1]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 uut/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/LED_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.754ns (27.630%)  route 1.975ns (72.370%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300     4.231    uut/CLK
    SLICE_X2Y100         FDRE                                         r  uut/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.361     4.592 f  uut/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.654     5.246    uut/clk_cnt_reg_n_0_[1]
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.199     5.445 f  uut/clk_cnt[9]_i_2/O
                         net (fo=6, routed)           0.224     5.668    uut/clk_cnt[9]_i_2_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.097     5.765 f  uut/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.501     6.267    uut/FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.097     6.364 r  uut/LED[7]_i_1/O
                         net (fo=8, routed)           0.596     6.960    uut/rx_done
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.220    13.998    uut/CLK
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[2]/C
                         clock pessimism              0.153    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X1Y99          FDRE (Setup_fdre_C_CE)      -0.150    13.966    uut/LED_reg[2]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 uut/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/LED_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.754ns (27.630%)  route 1.975ns (72.370%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300     4.231    uut/CLK
    SLICE_X2Y100         FDRE                                         r  uut/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.361     4.592 f  uut/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.654     5.246    uut/clk_cnt_reg_n_0_[1]
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.199     5.445 f  uut/clk_cnt[9]_i_2/O
                         net (fo=6, routed)           0.224     5.668    uut/clk_cnt[9]_i_2_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.097     5.765 f  uut/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.501     6.267    uut/FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.097     6.364 r  uut/LED[7]_i_1/O
                         net (fo=8, routed)           0.596     6.960    uut/rx_done
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.220    13.998    uut/CLK
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[3]/C
                         clock pessimism              0.153    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X1Y99          FDRE (Setup_fdre_C_CE)      -0.150    13.966    uut/LED_reg[3]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 uut/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/LED_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.754ns (28.895%)  route 1.855ns (71.105%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300     4.231    uut/CLK
    SLICE_X2Y100         FDRE                                         r  uut/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.361     4.592 f  uut/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.654     5.246    uut/clk_cnt_reg_n_0_[1]
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.199     5.445 f  uut/clk_cnt[9]_i_2/O
                         net (fo=6, routed)           0.224     5.668    uut/clk_cnt[9]_i_2_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.097     5.765 f  uut/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.501     6.267    uut/FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.097     6.364 r  uut/LED[7]_i_1/O
                         net (fo=8, routed)           0.477     6.840    uut/rx_done
    SLICE_X0Y99          FDRE                                         r  uut/LED_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.220    13.998    uut/CLK
    SLICE_X0Y99          FDRE                                         r  uut/LED_reg[4]/C
                         clock pessimism              0.153    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X0Y99          FDRE (Setup_fdre_C_CE)      -0.150    13.966    uut/LED_reg[4]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  7.125    

Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 uut/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/LED_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.754ns (28.895%)  route 1.855ns (71.105%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.300     4.231    uut/CLK
    SLICE_X2Y100         FDRE                                         r  uut/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.361     4.592 f  uut/clk_cnt_reg[1]/Q
                         net (fo=6, routed)           0.654     5.246    uut/clk_cnt_reg_n_0_[1]
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.199     5.445 f  uut/clk_cnt[9]_i_2/O
                         net (fo=6, routed)           0.224     5.668    uut/clk_cnt[9]_i_2_n_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I3_O)        0.097     5.765 f  uut/FSM_sequential_state[1]_i_2/O
                         net (fo=11, routed)          0.501     6.267    uut/FSM_sequential_state[1]_i_2_n_0
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.097     6.364 r  uut/LED[7]_i_1/O
                         net (fo=8, routed)           0.477     6.840    uut/rx_done
    SLICE_X0Y99          FDRE                                         r  uut/LED_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.220    13.998    uut/CLK
    SLICE_X0Y99          FDRE                                         r  uut/LED_reg[5]/C
                         clock pessimism              0.153    14.151    
                         clock uncertainty           -0.035    14.116    
    SLICE_X0Y99          FDRE (Setup_fdre_C_CE)      -0.150    13.966    uut/LED_reg[5]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  7.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uut/data_tmp_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/LED_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.383%)  route 0.323ns (71.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    uut/CLK
    SLICE_X0Y100         FDRE                                         r  uut/data_tmp_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  uut/data_tmp_r_reg[6]/Q
                         net (fo=2, routed)           0.323     1.969    uut/p_1_in[5]
    SLICE_X0Y99          FDRE                                         r  uut/LED_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     2.043    uut/CLK
    SLICE_X0Y99          FDRE                                         r  uut/LED_reg[6]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.017     1.814    uut/LED_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uut/data_tmp_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/LED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.703%)  route 0.368ns (72.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    uut/CLK
    SLICE_X0Y100         FDRE                                         r  uut/data_tmp_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  uut/data_tmp_r_reg[2]/Q
                         net (fo=2, routed)           0.368     2.027    uut/p_1_in[1]
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     2.043    uut/CLK
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[2]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.070     1.867    uut/LED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uut/data_tmp_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/LED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.964%)  route 0.402ns (74.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    uut/CLK
    SLICE_X0Y100         FDRE                                         r  uut/data_tmp_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  uut/data_tmp_r_reg[1]/Q
                         net (fo=2, routed)           0.402     2.061    uut/p_1_in[0]
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     2.043    uut/CLK
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[1]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.066     1.863    uut/LED_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uut/data_tmp_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/LED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.432%)  route 0.413ns (74.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    uut/CLK
    SLICE_X0Y100         FDRE                                         r  uut/data_tmp_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  uut/data_tmp_r_reg[3]/Q
                         net (fo=2, routed)           0.413     2.073    uut/p_1_in[2]
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     2.043    uut/CLK
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[3]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.072     1.869    uut/LED_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 uut/data_tmp_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/LED_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.128ns (24.907%)  route 0.386ns (75.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    uut/CLK
    SLICE_X0Y100         FDRE                                         r  uut/data_tmp_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  uut/data_tmp_r_reg[7]/Q
                         net (fo=2, routed)           0.386     2.032    uut/p_1_in[6]
    SLICE_X0Y99          FDRE                                         r  uut/LED_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     2.043    uut/CLK
    SLICE_X0Y99          FDRE                                         r  uut/LED_reg[7]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.019     1.816    uut/LED_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 uut/data_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/data_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.713%)  route 0.125ns (40.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    uut/CLK
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  uut/data_cnt_reg[1]/Q
                         net (fo=4, routed)           0.125     1.785    uut/data_cnt_reg_n_0_[1]
    SLICE_X1Y100         LUT6 (Prop_lut6_I3_O)        0.045     1.830 r  uut/data_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     1.830    uut/data_cnt[3]_i_2_n_0
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/CLK
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[3]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.092     1.610    uut/data_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uut/data_tmp_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/data_tmp_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.264%)  route 0.127ns (49.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    uut/CLK
    SLICE_X0Y100         FDRE                                         r  uut/data_tmp_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  uut/data_tmp_r_reg[5]/Q
                         net (fo=2, routed)           0.127     1.773    uut/p_1_in[4]
    SLICE_X0Y100         FDRE                                         r  uut/data_tmp_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/CLK
    SLICE_X0Y100         FDRE                                         r  uut/data_tmp_r_reg[4]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.022     1.540    uut/data_tmp_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uut/data_tmp_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/LED_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.128ns (24.063%)  route 0.404ns (75.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    uut/CLK
    SLICE_X0Y100         FDRE                                         r  uut/data_tmp_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.128     1.646 r  uut/data_tmp_r_reg[5]/Q
                         net (fo=2, routed)           0.404     2.050    uut/p_1_in[4]
    SLICE_X0Y99          FDRE                                         r  uut/LED_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.878     2.043    uut/CLK
    SLICE_X0Y99          FDRE                                         r  uut/LED_reg[5]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.013     1.810    uut/LED_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 uut/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.183ns (51.656%)  route 0.171ns (48.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.517    uut/CLK
    SLICE_X4Y101         FDRE                                         r  uut/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  uut/clk_cnt_reg[6]/Q
                         net (fo=6, routed)           0.171     1.830    uut/clk_cnt_reg_n_0_[6]
    SLICE_X4Y101         LUT5 (Prop_lut5_I1_O)        0.042     1.872 r  uut/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.872    uut/clk_cnt1_in[8]
    SLICE_X4Y101         FDRE                                         r  uut/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.868     2.034    uut/CLK
    SLICE_X4Y101         FDRE                                         r  uut/clk_cnt_reg[8]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.107     1.624    uut/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 uut/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.207ns (54.443%)  route 0.173ns (45.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.599     1.518    uut/CLK
    SLICE_X2Y100         FDRE                                         r  uut/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  uut/clk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.173     1.856    uut/clk_cnt_reg_n_0_[0]
    SLICE_X2Y100         LUT5 (Prop_lut5_I3_O)        0.043     1.899 r  uut/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.899    uut/clk_cnt1_in[1]
    SLICE_X2Y100         FDRE                                         r  uut/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/CLK
    SLICE_X2Y100         FDRE                                         r  uut/clk_cnt_reg[1]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.131     1.649    uut/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    uut/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    uut/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y99     uut/LED_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y99     uut/LED_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y99     uut/LED_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y99     uut/LED_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     uut/LED_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     uut/LED_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     uut/LED_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    uut/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    uut/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    uut/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    uut/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     uut/LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     uut/LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     uut/LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     uut/LED_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     uut/LED_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     uut/LED_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    uut/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    uut/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    uut/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    uut/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     uut/LED_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     uut/LED_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     uut/LED_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     uut/LED_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     uut/LED_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y99     uut/LED_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut/LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.687ns  (logic 3.518ns (61.865%)  route 2.169ns (38.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.322     4.254    uut/CLK
    SLICE_X0Y99          FDRE                                         r  uut/LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  uut/LED_reg[6]/Q
                         net (fo=1, routed)           2.169     6.763    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.177     9.941 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.941    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.679ns  (logic 3.519ns (61.964%)  route 2.160ns (38.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.322     4.254    uut/CLK
    SLICE_X0Y99          FDRE                                         r  uut/LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  uut/LED_reg[7]/Q
                         net (fo=1, routed)           2.160     6.754    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.178     9.932 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.932    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.575ns  (logic 3.515ns (63.056%)  route 2.060ns (36.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.322     4.254    uut/CLK
    SLICE_X0Y99          FDRE                                         r  uut/LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  uut/LED_reg[5]/Q
                         net (fo=1, routed)           2.060     6.654    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.174     9.828 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.828    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.169ns  (logic 3.516ns (68.021%)  route 1.653ns (31.979%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.322     4.254    uut/CLK
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  uut/LED_reg[2]/Q
                         net (fo=1, routed)           1.653     6.248    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.175     9.423 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.423    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.167ns  (logic 3.514ns (68.008%)  route 1.653ns (31.992%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.322     4.254    uut/CLK
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  uut/LED_reg[3]/Q
                         net (fo=1, routed)           1.653     6.247    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.173     9.420 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.420    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.023ns  (logic 3.515ns (69.981%)  route 1.508ns (30.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.322     4.254    uut/CLK
    SLICE_X0Y99          FDRE                                         r  uut/LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  uut/LED_reg[4]/Q
                         net (fo=1, routed)           1.508     6.102    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.174     9.276 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.276    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.018ns  (logic 3.484ns (69.420%)  route 1.535ns (30.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.322     4.254    uut/CLK
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  uut/LED_reg[0]/Q
                         net (fo=1, routed)           1.535     6.129    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.143     9.272 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.272    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.807ns  (logic 3.499ns (72.780%)  route 1.309ns (27.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.322     4.254    uut/CLK
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.341     4.595 r  uut/LED_reg[1]/Q
                         net (fo=1, routed)           1.309     5.903    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.158     9.061 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.061    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut/LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.377ns (78.484%)  route 0.378ns (21.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    uut/CLK
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uut/LED_reg[1]/Q
                         net (fo=1, routed)           0.378     2.043    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.279 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.279    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.362ns (72.738%)  route 0.511ns (27.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    uut/CLK
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uut/LED_reg[0]/Q
                         net (fo=1, routed)           0.511     2.176    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.397 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.397    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.393ns (73.794%)  route 0.495ns (26.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    uut/CLK
    SLICE_X0Y99          FDRE                                         r  uut/LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uut/LED_reg[4]/Q
                         net (fo=1, routed)           0.495     2.160    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.413 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.413    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.392ns (71.205%)  route 0.563ns (28.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    uut/CLK
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uut/LED_reg[3]/Q
                         net (fo=1, routed)           0.563     2.228    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.480 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.480    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.394ns (71.234%)  route 0.563ns (28.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    uut/CLK
    SLICE_X1Y99          FDRE                                         r  uut/LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uut/LED_reg[2]/Q
                         net (fo=1, routed)           0.563     2.228    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.482 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.482    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.393ns (63.483%)  route 0.802ns (36.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    uut/CLK
    SLICE_X0Y99          FDRE                                         r  uut/LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uut/LED_reg[5]/Q
                         net (fo=1, routed)           0.802     2.467    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.719 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.719    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.397ns (62.226%)  route 0.848ns (37.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    uut/CLK
    SLICE_X0Y99          FDRE                                         r  uut/LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uut/LED_reg[6]/Q
                         net (fo=1, routed)           0.848     2.513    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.769 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.769    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.397ns (61.979%)  route 0.857ns (38.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.524    uut/CLK
    SLICE_X0Y99          FDRE                                         r  uut/LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uut/LED_reg[7]/Q
                         net (fo=1, routed)           0.857     2.522    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.778 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.778    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uut/data_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.711ns  (logic 1.433ns (25.087%)  route 4.279ns (74.913%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.338     1.338 f  rx_IBUF_inst/O
                         net (fo=9, routed)           3.691     5.029    uut/rx_IBUF
    SLICE_X1Y100         LUT5 (Prop_lut5_I3_O)        0.095     5.124 r  uut/data_cnt[3]_i_1/O
                         net (fo=4, routed)           0.587     5.711    uut/data_cnt
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199     3.977    uut/CLK
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[0]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uut/data_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.711ns  (logic 1.433ns (25.087%)  route 4.279ns (74.913%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.338     1.338 f  rx_IBUF_inst/O
                         net (fo=9, routed)           3.691     5.029    uut/rx_IBUF
    SLICE_X1Y100         LUT5 (Prop_lut5_I3_O)        0.095     5.124 r  uut/data_cnt[3]_i_1/O
                         net (fo=4, routed)           0.587     5.711    uut/data_cnt
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199     3.977    uut/CLK
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[1]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uut/data_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.711ns  (logic 1.433ns (25.087%)  route 4.279ns (74.913%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.338     1.338 f  rx_IBUF_inst/O
                         net (fo=9, routed)           3.691     5.029    uut/rx_IBUF
    SLICE_X1Y100         LUT5 (Prop_lut5_I3_O)        0.095     5.124 r  uut/data_cnt[3]_i_1/O
                         net (fo=4, routed)           0.587     5.711    uut/data_cnt
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199     3.977    uut/CLK
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uut/data_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.711ns  (logic 1.433ns (25.087%)  route 4.279ns (74.913%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        3.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.338     1.338 f  rx_IBUF_inst/O
                         net (fo=9, routed)           3.691     5.029    uut/rx_IBUF
    SLICE_X1Y100         LUT5 (Prop_lut5_I3_O)        0.095     5.124 r  uut/data_cnt[3]_i_1/O
                         net (fo=4, routed)           0.587     5.711    uut/data_cnt
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199     3.977    uut/CLK
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uut/clk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.489ns  (logic 1.435ns (26.139%)  route 4.054ns (73.861%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.338     1.338 f  rx_IBUF_inst/O
                         net (fo=9, routed)           3.691     5.029    uut/rx_IBUF
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.097     5.126 r  uut/clk_cnt[10]_i_2/O
                         net (fo=11, routed)          0.363     5.489    uut/clk_cnt
    SLICE_X4Y101         FDRE                                         r  uut/clk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.196     3.974    uut/CLK
    SLICE_X4Y101         FDRE                                         r  uut/clk_cnt_reg[6]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uut/clk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.489ns  (logic 1.435ns (26.139%)  route 4.054ns (73.861%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.338     1.338 f  rx_IBUF_inst/O
                         net (fo=9, routed)           3.691     5.029    uut/rx_IBUF
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.097     5.126 r  uut/clk_cnt[10]_i_2/O
                         net (fo=11, routed)          0.363     5.489    uut/clk_cnt
    SLICE_X4Y101         FDRE                                         r  uut/clk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.196     3.974    uut/CLK
    SLICE_X4Y101         FDRE                                         r  uut/clk_cnt_reg[8]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uut/clk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.486ns  (logic 1.435ns (26.155%)  route 4.051ns (73.845%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.338     1.338 f  rx_IBUF_inst/O
                         net (fo=9, routed)           3.691     5.029    uut/rx_IBUF
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.097     5.126 r  uut/clk_cnt[10]_i_2/O
                         net (fo=11, routed)          0.360     5.486    uut/clk_cnt
    SLICE_X3Y100         FDRE                                         r  uut/clk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199     3.977    uut/CLK
    SLICE_X3Y100         FDRE                                         r  uut/clk_cnt_reg[10]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uut/clk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.466ns  (logic 1.435ns (26.252%)  route 4.031ns (73.748%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.338     1.338 f  rx_IBUF_inst/O
                         net (fo=9, routed)           3.691     5.029    uut/rx_IBUF
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.097     5.126 r  uut/clk_cnt[10]_i_2/O
                         net (fo=11, routed)          0.340     5.466    uut/clk_cnt
    SLICE_X2Y101         FDRE                                         r  uut/clk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199     3.977    uut/CLK
    SLICE_X2Y101         FDRE                                         r  uut/clk_cnt_reg[2]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uut/clk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.466ns  (logic 1.435ns (26.252%)  route 4.031ns (73.748%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.338     1.338 f  rx_IBUF_inst/O
                         net (fo=9, routed)           3.691     5.029    uut/rx_IBUF
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.097     5.126 r  uut/clk_cnt[10]_i_2/O
                         net (fo=11, routed)          0.340     5.466    uut/clk_cnt
    SLICE_X2Y101         FDRE                                         r  uut/clk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199     3.977    uut/CLK
    SLICE_X2Y101         FDRE                                         r  uut/clk_cnt_reg[3]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uut/clk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.455ns  (logic 1.435ns (26.301%)  route 4.021ns (73.699%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.338     1.338 f  rx_IBUF_inst/O
                         net (fo=9, routed)           3.691     5.029    uut/rx_IBUF
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.097     5.126 r  uut/clk_cnt[10]_i_2/O
                         net (fo=11, routed)          0.329     5.455    uut/clk_cnt
    SLICE_X3Y101         FDRE                                         r  uut/clk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.199     3.977    uut/CLK
    SLICE_X3Y101         FDRE                                         r  uut/clk_cnt_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.290ns (46.239%)  route 0.338ns (53.761%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=3, routed)           0.338     0.583    uut/rst_IBUF
    SLICE_X0Y101         LUT6 (Prop_lut6_I5_O)        0.045     0.628 r  uut/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.628    uut/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y101         FDRE                                         r  uut/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/CLK
    SLICE_X0Y101         FDRE                                         r  uut/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.290ns (45.795%)  route 0.344ns (54.205%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=3, routed)           0.344     0.589    uut/rst_IBUF
    SLICE_X0Y101         LUT5 (Prop_lut5_I4_O)        0.045     0.634 r  uut/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.634    uut/FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y101         FDRE                                         r  uut/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/CLK
    SLICE_X0Y101         FDRE                                         r  uut/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/clk_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.290ns (31.278%)  route 0.638ns (68.722%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=3, routed)           0.470     0.716    uut/rst_IBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.045     0.761 r  uut/clk_cnt[10]_i_1/O
                         net (fo=31, routed)          0.168     0.929    uut/clk_cnt[10]_i_1_n_0
    SLICE_X1Y101         FDRE                                         r  uut/clk_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/CLK
    SLICE_X1Y101         FDRE                                         r  uut/clk_cnt_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/clk_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.290ns (29.391%)  route 0.698ns (70.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=3, routed)           0.470     0.716    uut/rst_IBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.045     0.761 r  uut/clk_cnt[10]_i_1/O
                         net (fo=31, routed)          0.228     0.988    uut/clk_cnt[10]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  uut/clk_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/CLK
    SLICE_X2Y101         FDRE                                         r  uut/clk_cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/clk_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.290ns (29.391%)  route 0.698ns (70.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=3, routed)           0.470     0.716    uut/rst_IBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.045     0.761 r  uut/clk_cnt[10]_i_1/O
                         net (fo=31, routed)          0.228     0.988    uut/clk_cnt[10]_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  uut/clk_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/CLK
    SLICE_X2Y101         FDRE                                         r  uut/clk_cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/clk_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.290ns (29.391%)  route 0.698ns (70.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=3, routed)           0.470     0.716    uut/rst_IBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.045     0.761 r  uut/clk_cnt[10]_i_1/O
                         net (fo=31, routed)          0.228     0.988    uut/clk_cnt[10]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  uut/clk_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/CLK
    SLICE_X3Y101         FDRE                                         r  uut/clk_cnt_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/clk_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.290ns (29.391%)  route 0.698ns (70.609%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=3, routed)           0.470     0.716    uut/rst_IBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.045     0.761 r  uut/clk_cnt[10]_i_1/O
                         net (fo=31, routed)          0.228     0.988    uut/clk_cnt[10]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  uut/clk_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/CLK
    SLICE_X3Y101         FDRE                                         r  uut/clk_cnt_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/data_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.290ns (29.067%)  route 0.709ns (70.933%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=3, routed)           0.470     0.716    uut/rst_IBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.045     0.761 r  uut/clk_cnt[10]_i_1/O
                         net (fo=31, routed)          0.239     0.999    uut/clk_cnt[10]_i_1_n_0
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/CLK
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/data_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.290ns (29.067%)  route 0.709ns (70.933%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=3, routed)           0.470     0.716    uut/rst_IBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.045     0.761 r  uut/clk_cnt[10]_i_1/O
                         net (fo=31, routed)          0.239     0.999    uut/clk_cnt[10]_i_1_n_0
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/CLK
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uut/data_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.290ns (29.067%)  route 0.709ns (70.933%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=3, routed)           0.470     0.716    uut/rst_IBUF
    SLICE_X0Y101         LUT1 (Prop_lut1_I0_O)        0.045     0.761 r  uut/clk_cnt[10]_i_1/O
                         net (fo=31, routed)          0.239     0.999    uut/clk_cnt[10]_i_1_n_0
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.872     2.037    uut/CLK
    SLICE_X1Y100         FDRE                                         r  uut/data_cnt_reg[2]/C





