0.6
2019.2
Nov  6 2019
21:57:16
C:/Vivado/TP1/TP1.sim/sim_1/synth/func/xsim/Contro_tb_func_synth.v,1631632873,verilog,,C:/Vivado/TP1/TP1.srcs/sim_1/new/Contro_tb.v,,ALU;Control;glbl,,,,,,,,
C:/Vivado/TP1/TP1.srcs/sim_1/new/Contro_tb.v,1631630301,verilog,,,,Contro_tb,,,,,,,,
