Warning: Design 'FC' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : FC
Version: S-2021.06
Date   : Thu Nov 11 17:27:16 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p85v25c   Library: saed32rvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: U_in_bsg/U_input_rng/U_shiftreg/out__reg[0][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: U_in_bsg/U_input_rng/U_shiftreg/out__reg[1][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FC                 140000                saed32rvt_tt0p85v25c
  in_BSG             8000                  saed32rvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_in_bsg/U_input_rng/U_shiftreg/out__reg[0][0]/CLK (DFFARX1_RVT)
                                                          0.00 #     0.00 r
  U_in_bsg/U_input_rng/U_shiftreg/out__reg[0][0]/Q (DFFARX1_RVT)
                                                          0.15       0.15 f
  U_in_bsg/U_input_rng/U_shiftreg/out__reg[1][0]/D (DFFARX1_RVT)
                                                          0.01       0.16 f
  data arrival time                                                  0.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  U_in_bsg/U_input_rng/U_shiftreg/out__reg[1][0]/CLK (DFFARX1_RVT)
                                                          0.00       0.15 r
  library hold time                                      -0.02       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


1
