<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>VHDL</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>VHDL</hdltype><componentInstances/><device die="PA4MGL500" family="IGLOO2" package="vf256"/><component name="Clock_Gen::work"/><SmartGen version="8.0"/></workspace>