{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740873487388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740873487388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 01 15:58:07 2025 " "Processing started: Sat Mar 01 15:58:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740873487388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740873487388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L6part2 -c L6part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off L6part2 -c L6part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740873487388 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740873487826 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740873487826 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "L6part2.v(47) " "Verilog HDL information at L6part2.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "L6part2.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part2/L6part2.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1740873495985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE L6part2.v(2) " "Verilog HDL Declaration information at L6part2.v(2): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "L6part2.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part2/L6part2.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740873495985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l6part2.v 1 1 " "Found 1 design units, including 1 entities, in source file l6part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 L6part2 " "Found entity 1: L6part2" {  } { { "L6part2.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part2/L6part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740873495985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740873495985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramoutput.v 1 1 " "Found 1 design units, including 1 entities, in source file ramoutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramOutput " "Found entity 1: ramOutput" {  } { { "ramOutput.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part2/ramOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740873495985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740873495985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "L6part2 " "Elaborating entity \"L6part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740873496016 ""}
{ "Error" "EVRFX_CANT_OPEN_FILE" "C:/EEC 180/Lab6/synthesis/Part2/ " "Can't open VHDL or Verilog HDL file \"C:/EEC 180/Lab6/synthesis/Part2/\"" {  } {  } 0 10002 "Can't open VHDL or Verilog HDL file \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740873496016 ""}
{ "Error" "EVRFX_CANT_OPEN_FILE" "C:/EEC 180/Lab6/synthesis/Part2/ " "Can't open VHDL or Verilog HDL file \"C:/EEC 180/Lab6/synthesis/Part2/\"" {  } {  } 0 10002 "Can't open VHDL or Verilog HDL file \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740873496016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 L6part2.v(86) " "Verilog HDL assignment warning at L6part2.v(86): truncated value with size 32 to match size of target (1)" {  } { { "L6part2.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part2/L6part2.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740873496016 "|L6part2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 1 L6part2.v(87) " "Verilog HDL assignment warning at L6part2.v(87): truncated value with size 19 to match size of target (1)" {  } { { "L6part2.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part2/L6part2.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1740873496016 "|L6part2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memA.waddr_a 0 L6part2.v(21) " "Net \"memA.waddr_a\" at L6part2.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "L6part2.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part2/L6part2.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740873496038 "|L6part2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memB.waddr_a 0 L6part2.v(22) " "Net \"memB.waddr_a\" at L6part2.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "L6part2.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part2/L6part2.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740873496038 "|L6part2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memA.data_a 0 L6part2.v(21) " "Net \"memA.data_a\" at L6part2.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "L6part2.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part2/L6part2.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740873496038 "|L6part2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memA.we_a 0 L6part2.v(21) " "Net \"memA.we_a\" at L6part2.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "L6part2.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part2/L6part2.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740873496038 "|L6part2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memB.data_a 0 L6part2.v(22) " "Net \"memB.data_a\" at L6part2.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "L6part2.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part2/L6part2.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740873496038 "|L6part2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memB.we_a 0 L6part2.v(22) " "Net \"memB.we_a\" at L6part2.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "L6part2.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part2/L6part2.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1740873496038 "|L6part2"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740873496038 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EEC 180/Lab6/synthesis/Part2/L6part2.map.smsg " "Generated suppressed messages file C:/EEC 180/Lab6/synthesis/Part2/L6part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740873496070 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740873496126 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 01 15:58:16 2025 " "Processing ended: Sat Mar 01 15:58:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740873496126 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740873496126 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740873496126 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740873496126 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740873496771 ""}
