total_cache_blocks: 8
total_sets: 4
******************** CACHE ***************************
############################
Set: 0
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 1
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 2
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 3
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
*****************************************************
=========================== instruction ==============================
inst_count: 0
memory_address: 0
inst_type: R
set_index: 0
tag: 0
first_non_valid_index: 0
Read result: 0
Read result from test_memory: 0
Correct read!!
hit/miss: MISS
******************** CACHE ***************************
############################
Set: 0
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 1
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 2
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 3
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
*****************************************************
=========================== instruction ==============================
inst_count: 1
memory_address: 1
inst_type: R
set_index: 1
tag: 0
first_non_valid_index: 0
Read result: 1
Read result from test_memory: 1
Correct read!!
hit/miss: MISS
******************** CACHE ***************************
############################
Set: 0
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 1
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 1
cache_block_dirty: 0
cache_block_data: 1
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 2
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 3
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
*****************************************************
=========================== instruction ==============================
inst_count: 2
memory_address: 1
inst_type: R
set_index: 1
tag: 0
first_non_valid_index: -1
Read result: 1
Read result from test_memory: 1
Correct read!!
hit/miss: HIT
******************** CACHE ***************************
############################
Set: 0
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 1
set_priority_divider: 1
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 2
cache_block_dirty: 0
cache_block_data: 1
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 2
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 3
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
*****************************************************
=========================== instruction ==============================
inst_count: 3
memory_address: 2
inst_type: R
set_index: 2
tag: 0
first_non_valid_index: 0
Read result: 2
Read result from test_memory: 2
Correct read!!
hit/miss: MISS
******************** CACHE ***************************
############################
Set: 0
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 1
set_priority_divider: 1
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 2
cache_block_dirty: 0
cache_block_data: 1
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 2
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 3
cache_block_dirty: 0
cache_block_data: 2
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 3
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
*****************************************************
=========================== instruction ==============================
inst_count: 4
memory_address: 3
inst_type: R
set_index: 3
tag: 0
first_non_valid_index: 0
Read result: 3
Read result from test_memory: 3
Correct read!!
hit/miss: MISS
******************** CACHE ***************************
############################
Set: 0
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 1
set_priority_divider: 1
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 2
cache_block_dirty: 0
cache_block_data: 1
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 2
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 3
cache_block_dirty: 0
cache_block_data: 2
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 3
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 4
cache_block_dirty: 0
cache_block_data: 3
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
*****************************************************
=========================== instruction ==============================
inst_count: 5
memory_address: 4
inst_type: R
set_index: 0
tag: 1
first_non_valid_index: 1
Read result: 4
Read result from test_memory: 4
Correct read!!
hit/miss: MISS
******************** CACHE ***************************
############################
Set: 0
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
----------------------------
ca: 1
cache_block_valid: 1
cache_block_tag: 1
cache_block_latest_access_time: 5
cache_block_dirty: 0
cache_block_data: 4
############################
Set: 1
set_priority_divider: 1
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 2
cache_block_dirty: 0
cache_block_data: 1
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 2
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 3
cache_block_dirty: 0
cache_block_data: 2
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 3
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 4
cache_block_dirty: 0
cache_block_data: 3
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
*****************************************************
=========================== instruction ==============================
inst_count: 6
memory_address: 5
inst_type: R
set_index: 1
tag: 1
first_non_valid_index: 1
Read result: 5
Read result from test_memory: 5
Correct read!!
moving line to low priority group...
set: 1
ca: 0
hit/miss: MISS
******************** CACHE ***************************
############################
Set: 0
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
----------------------------
ca: 1
cache_block_valid: 1
cache_block_tag: 1
cache_block_latest_access_time: 5
cache_block_dirty: 0
cache_block_data: 4
############################
Set: 1
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 2
cache_block_dirty: 0
cache_block_data: 1
----------------------------
ca: 1
cache_block_valid: 1
cache_block_tag: 1
cache_block_latest_access_time: 6
cache_block_dirty: 0
cache_block_data: 5
############################
Set: 2
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 3
cache_block_dirty: 0
cache_block_data: 2
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
############################
Set: 3
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 4
cache_block_dirty: 0
cache_block_data: 3
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
*****************************************************
=========================== instruction ==============================
inst_count: 7
memory_address: 6
inst_type: R
set_index: 2
tag: 1
first_non_valid_index: 1
Read result: 6
Read result from test_memory: 6
Correct read!!
hit/miss: MISS
******************** CACHE ***************************
############################
Set: 0
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
----------------------------
ca: 1
cache_block_valid: 1
cache_block_tag: 1
cache_block_latest_access_time: 5
cache_block_dirty: 0
cache_block_data: 4
############################
Set: 1
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 2
cache_block_dirty: 0
cache_block_data: 1
----------------------------
ca: 1
cache_block_valid: 1
cache_block_tag: 1
cache_block_latest_access_time: 6
cache_block_dirty: 0
cache_block_data: 5
############################
Set: 2
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 3
cache_block_dirty: 0
cache_block_data: 2
----------------------------
ca: 1
cache_block_valid: 1
cache_block_tag: 1
cache_block_latest_access_time: 7
cache_block_dirty: 0
cache_block_data: 6
############################
Set: 3
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 4
cache_block_dirty: 0
cache_block_data: 3
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
*****************************************************
=========================== instruction ==============================
inst_count: 8
memory_address: 16
inst_type: R
set_index: 0
tag: 4
first_non_valid_index: -1
Read result: 16
Read result from test_memory: 16
Correct read!!
hit/miss: MISS
******************** CACHE ***************************
############################
Set: 0
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 4
cache_block_latest_access_time: 8
cache_block_dirty: 0
cache_block_data: 16
----------------------------
ca: 1
cache_block_valid: 1
cache_block_tag: 1
cache_block_latest_access_time: 5
cache_block_dirty: 0
cache_block_data: 4
############################
Set: 1
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 2
cache_block_dirty: 0
cache_block_data: 1
----------------------------
ca: 1
cache_block_valid: 1
cache_block_tag: 1
cache_block_latest_access_time: 6
cache_block_dirty: 0
cache_block_data: 5
############################
Set: 2
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 3
cache_block_dirty: 0
cache_block_data: 2
----------------------------
ca: 1
cache_block_valid: 1
cache_block_tag: 1
cache_block_latest_access_time: 7
cache_block_dirty: 0
cache_block_data: 6
############################
Set: 3
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 4
cache_block_dirty: 0
cache_block_data: 3
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
*****************************************************
=========================== instruction ==============================
inst_count: 9
memory_address: 17
inst_type: R
set_index: 1
tag: 4
first_non_valid_index: -1
Read result: 17
Read result from test_memory: 17
Correct read!!
hit/miss: MISS
******************** CACHE ***************************
############################
Set: 0
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 4
cache_block_latest_access_time: 8
cache_block_dirty: 0
cache_block_data: 16
----------------------------
ca: 1
cache_block_valid: 1
cache_block_tag: 1
cache_block_latest_access_time: 5
cache_block_dirty: 0
cache_block_data: 4
############################
Set: 1
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 4
cache_block_latest_access_time: 9
cache_block_dirty: 0
cache_block_data: 17
----------------------------
ca: 1
cache_block_valid: 1
cache_block_tag: 1
cache_block_latest_access_time: 6
cache_block_dirty: 0
cache_block_data: 5
############################
Set: 2
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 3
cache_block_dirty: 0
cache_block_data: 2
----------------------------
ca: 1
cache_block_valid: 1
cache_block_tag: 1
cache_block_latest_access_time: 7
cache_block_dirty: 0
cache_block_data: 6
############################
Set: 3
set_priority_divider: 0
----------------------------
ca: 0
cache_block_valid: 1
cache_block_tag: 0
cache_block_latest_access_time: 4
cache_block_dirty: 0
cache_block_data: 3
----------------------------
ca: 1
cache_block_valid: 0
cache_block_tag: 0
cache_block_latest_access_time: 0
cache_block_dirty: 0
cache_block_data: 0
*****************************************************
Cache statistics: 
Number of Accesses: 10
Number of Reads: 10
Number of Read Hits: 1
Number of Read Misses: 9
Number of Writes: 0
Number of Write Hits: 0
Number of Write Misses: 0
Hit ratio: 0.1
