// Seed: 3293972416
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input tri id_2,
    input wire id_3,
    input wire id_4,
    input tri1 id_5,
    input supply1 id_6
    , id_9, id_10,
    input wire id_7
);
  uwire id_11 = id_6 < 1;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input tri0 id_2,
    output tri1 id_3
    , id_7,
    output supply0 id_4
    , id_8,
    output uwire id_5
);
  assign id_7 = 1'b0;
  module_0(
      id_1, id_0, id_0, id_0, id_0, id_2, id_0, id_2
  );
endmodule
