// Seed: 1554814500
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  wire id_3, id_4;
endmodule
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input wand id_2,
    input wand id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri0 id_6,
    input wor id_7,
    input tri1 sample,
    input tri0 id_9,
    input supply1 module_1,
    output supply0 id_11,
    output tri0 id_12,
    input tri1 id_13,
    input supply1 id_14,
    input tri1 id_15,
    output wire id_16,
    output wand id_17,
    output tri id_18,
    output wor id_19,
    input tri0 id_20,
    output uwire id_21,
    input tri1 id_22,
    input wor id_23,
    input tri id_24
    , id_28,
    output wire id_25,
    input tri0 id_26
);
  wire [1 : -1] id_29;
  or primCall (
      id_21,
      id_0,
      id_2,
      id_26,
      id_15,
      id_3,
      id_22,
      id_4,
      id_5,
      id_29,
      id_9,
      id_28,
      id_14,
      id_24,
      id_7,
      id_23,
      id_13,
      id_20,
      id_1
  );
  module_0 modCall_1 (id_29);
endmodule
