{"position": "Engineer Manager", "company": "Intel Corporation", "profiles": ["Languages Vietnamese Vietnamese Vietnamese Skills Nucleus RTOS ARM Embedded Software Debugging ClearCase Firmware Embedded Systems Embedded C WCDMA HSPA ClearQuest Multithreading Algorithms C Perforce Object Oriented Design C++ Software Development JTAG System Architecture Software Design Software Engineering Wireless FPGA Unix Linux Kernel VHDL UML Eclipse Verilog Linux Assembly Language ASIC Android Microcontrollers TCP/IP Embedded Linux Subversion System Design Technical Leadership LTE Modems Operating Systems See 29+ \u00a0 \u00a0 See less Skills  Nucleus RTOS ARM Embedded Software Debugging ClearCase Firmware Embedded Systems Embedded C WCDMA HSPA ClearQuest Multithreading Algorithms C Perforce Object Oriented Design C++ Software Development JTAG System Architecture Software Design Software Engineering Wireless FPGA Unix Linux Kernel VHDL UML Eclipse Verilog Linux Assembly Language ASIC Android Microcontrollers TCP/IP Embedded Linux Subversion System Design Technical Leadership LTE Modems Operating Systems See 29+ \u00a0 \u00a0 See less Nucleus RTOS ARM Embedded Software Debugging ClearCase Firmware Embedded Systems Embedded C WCDMA HSPA ClearQuest Multithreading Algorithms C Perforce Object Oriented Design C++ Software Development JTAG System Architecture Software Design Software Engineering Wireless FPGA Unix Linux Kernel VHDL UML Eclipse Verilog Linux Assembly Language ASIC Android Microcontrollers TCP/IP Embedded Linux Subversion System Design Technical Leadership LTE Modems Operating Systems See 29+ \u00a0 \u00a0 See less Nucleus RTOS ARM Embedded Software Debugging ClearCase Firmware Embedded Systems Embedded C WCDMA HSPA ClearQuest Multithreading Algorithms C Perforce Object Oriented Design C++ Software Development JTAG System Architecture Software Design Software Engineering Wireless FPGA Unix Linux Kernel VHDL UML Eclipse Verilog Linux Assembly Language ASIC Android Microcontrollers TCP/IP Embedded Linux Subversion System Design Technical Leadership LTE Modems Operating Systems See 29+ \u00a0 \u00a0 See less ", "Experience Application engineer manager Intel Corporation Application engineer manager Intel Corporation Application engineer manager Intel Corporation Education University of Science and Technology of China automatic control 1993  \u2013 2001 University of Science and Technology of China automatic control 1993  \u2013 2001 University of Science and Technology of China automatic control 1993  \u2013 2001 University of Science and Technology of China automatic control 1993  \u2013 2001 ", "Skills Embedded Systems PCIe SoC IC Silicon Validation Debugging Hardware Architecture FPGA Firmware Embedded Software Perl Simulations USB Microcontrollers ASIC Processors See 1+ \u00a0 \u00a0 See less Skills  Embedded Systems PCIe SoC IC Silicon Validation Debugging Hardware Architecture FPGA Firmware Embedded Software Perl Simulations USB Microcontrollers ASIC Processors See 1+ \u00a0 \u00a0 See less Embedded Systems PCIe SoC IC Silicon Validation Debugging Hardware Architecture FPGA Firmware Embedded Software Perl Simulations USB Microcontrollers ASIC Processors See 1+ \u00a0 \u00a0 See less Embedded Systems PCIe SoC IC Silicon Validation Debugging Hardware Architecture FPGA Firmware Embedded Software Perl Simulations USB Microcontrollers ASIC Processors See 1+ \u00a0 \u00a0 See less ", "Experience Software Engineer Manager Intel Corporation April 2011  \u2013 Present (4 years 5 months) Software Engineer Lead Intel Corporation April 2010  \u2013  April 2011  (1 year 1 month) Software Engineer Intel Corporation February 2008  \u2013  April 2010  (2 years 3 months) Software Engineer ViaSat August 2006  \u2013  February 2008  (1 year 7 months) R&D Electrical Engineer Bully Dog Technologies January 2006  \u2013  August 2006  (8 months) Software Engineer Manager Intel Corporation April 2011  \u2013 Present (4 years 5 months) Software Engineer Manager Intel Corporation April 2011  \u2013 Present (4 years 5 months) Software Engineer Lead Intel Corporation April 2010  \u2013  April 2011  (1 year 1 month) Software Engineer Lead Intel Corporation April 2010  \u2013  April 2011  (1 year 1 month) Software Engineer Intel Corporation February 2008  \u2013  April 2010  (2 years 3 months) Software Engineer Intel Corporation February 2008  \u2013  April 2010  (2 years 3 months) Software Engineer ViaSat August 2006  \u2013  February 2008  (1 year 7 months) Software Engineer ViaSat August 2006  \u2013  February 2008  (1 year 7 months) R&D Electrical Engineer Bully Dog Technologies January 2006  \u2013  August 2006  (8 months) R&D Electrical Engineer Bully Dog Technologies January 2006  \u2013  August 2006  (8 months) Skills C Software Engineering Software Development Computer Architecture Embedded Systems Debugging C++ Firmware Testing Algorithms Windows Linux C# Device Drivers Perforce Applications Software... ClearCase Intel Ada programming Visual Studio Digital Signal... Object Oriented Design Perl Embedded Software Software Design Python Management Agile Methodologies See 13+ \u00a0 \u00a0 See less Skills  C Software Engineering Software Development Computer Architecture Embedded Systems Debugging C++ Firmware Testing Algorithms Windows Linux C# Device Drivers Perforce Applications Software... ClearCase Intel Ada programming Visual Studio Digital Signal... Object Oriented Design Perl Embedded Software Software Design Python Management Agile Methodologies See 13+ \u00a0 \u00a0 See less C Software Engineering Software Development Computer Architecture Embedded Systems Debugging C++ Firmware Testing Algorithms Windows Linux C# Device Drivers Perforce Applications Software... ClearCase Intel Ada programming Visual Studio Digital Signal... Object Oriented Design Perl Embedded Software Software Design Python Management Agile Methodologies See 13+ \u00a0 \u00a0 See less C Software Engineering Software Development Computer Architecture Embedded Systems Debugging C++ Firmware Testing Algorithms Windows Linux C# Device Drivers Perforce Applications Software... ClearCase Intel Ada programming Visual Studio Digital Signal... Object Oriented Design Perl Embedded Software Software Design Python Management Agile Methodologies See 13+ \u00a0 \u00a0 See less Education Brigham Young University BS,  Electrical Engineering 2003  \u2013 2005 Utah State University Computer Engineering 2005  \u2013 2005 Brigham Young University - Idaho Associate of Science (AS),  Electrical Engineering 2002  \u2013 2003 Ricks College 1999  \u2013 2000 Brigham Young University BS,  Electrical Engineering 2003  \u2013 2005 Brigham Young University BS,  Electrical Engineering 2003  \u2013 2005 Brigham Young University BS,  Electrical Engineering 2003  \u2013 2005 Utah State University Computer Engineering 2005  \u2013 2005 Utah State University Computer Engineering 2005  \u2013 2005 Utah State University Computer Engineering 2005  \u2013 2005 Brigham Young University - Idaho Associate of Science (AS),  Electrical Engineering 2002  \u2013 2003 Brigham Young University - Idaho Associate of Science (AS),  Electrical Engineering 2002  \u2013 2003 Brigham Young University - Idaho Associate of Science (AS),  Electrical Engineering 2002  \u2013 2003 Ricks College 1999  \u2013 2000 Ricks College 1999  \u2013 2000 Ricks College 1999  \u2013 2000 ", "Summary My background is in Materials Science and Engineering. During my career, I have participated in research teams, developed skills and knowledge first hand as a process engineer, and practiced problem solving, multi-tasking and managerial skills in failure analysis. \n \nHighly experienced in manufacturing of a variety of materials using complex processing \nUnderstand the importance of high quality in manufacturing to optimally meet the needs of the end product's function \nExpert at identification of manufacturing defect modes and root cause fixes \nStrong in team problem solving and delivery of solution \nExperienced team manager and project planner \nKnowledgeable at new tool development qualification Summary My background is in Materials Science and Engineering. During my career, I have participated in research teams, developed skills and knowledge first hand as a process engineer, and practiced problem solving, multi-tasking and managerial skills in failure analysis. \n \nHighly experienced in manufacturing of a variety of materials using complex processing \nUnderstand the importance of high quality in manufacturing to optimally meet the needs of the end product's function \nExpert at identification of manufacturing defect modes and root cause fixes \nStrong in team problem solving and delivery of solution \nExperienced team manager and project planner \nKnowledgeable at new tool development qualification My background is in Materials Science and Engineering. During my career, I have participated in research teams, developed skills and knowledge first hand as a process engineer, and practiced problem solving, multi-tasking and managerial skills in failure analysis. \n \nHighly experienced in manufacturing of a variety of materials using complex processing \nUnderstand the importance of high quality in manufacturing to optimally meet the needs of the end product's function \nExpert at identification of manufacturing defect modes and root cause fixes \nStrong in team problem solving and delivery of solution \nExperienced team manager and project planner \nKnowledgeable at new tool development qualification My background is in Materials Science and Engineering. During my career, I have participated in research teams, developed skills and knowledge first hand as a process engineer, and practiced problem solving, multi-tasking and managerial skills in failure analysis. \n \nHighly experienced in manufacturing of a variety of materials using complex processing \nUnderstand the importance of high quality in manufacturing to optimally meet the needs of the end product's function \nExpert at identification of manufacturing defect modes and root cause fixes \nStrong in team problem solving and delivery of solution \nExperienced team manager and project planner \nKnowledgeable at new tool development qualification Skills Manufacturing Research Failure Analysis Materials Physics Semiconductors Cross-functional Team... Program Management Design of Experiments Data Analysis Product Development SPC JMP Project Management Continuous Improvement Process Improvement Product Management Strategic Planning Microsoft Office Process Simulation IC Thin Films See 7+ \u00a0 \u00a0 See less Skills  Manufacturing Research Failure Analysis Materials Physics Semiconductors Cross-functional Team... Program Management Design of Experiments Data Analysis Product Development SPC JMP Project Management Continuous Improvement Process Improvement Product Management Strategic Planning Microsoft Office Process Simulation IC Thin Films See 7+ \u00a0 \u00a0 See less Manufacturing Research Failure Analysis Materials Physics Semiconductors Cross-functional Team... Program Management Design of Experiments Data Analysis Product Development SPC JMP Project Management Continuous Improvement Process Improvement Product Management Strategic Planning Microsoft Office Process Simulation IC Thin Films See 7+ \u00a0 \u00a0 See less Manufacturing Research Failure Analysis Materials Physics Semiconductors Cross-functional Team... Program Management Design of Experiments Data Analysis Product Development SPC JMP Project Management Continuous Improvement Process Improvement Product Management Strategic Planning Microsoft Office Process Simulation IC Thin Films See 7+ \u00a0 \u00a0 See less ", "Summary Engineering Manager and Project Manager with extensive experience in silicon engineering, project/program management, and organizational management. Results-driven, accomplished engineer offering more than 14 years of experience in Intel Core Designs, new product development, project phasing, estimating, stakeholder management, design, architecture/micro-architecture, and technical product training.  \n \n\uf0d8\t7+ years Intel design management experience. Results-driven, customer and quality focused manager who provides the strategic vision and leadership that drive process, productivity, efficiency improvements at multiple site design and validation organizations. Years in project management experience leading several project work groups from start to post silicon enabling. \n\uf0d8\t2+ years as a Senior Technical Marketing Engineer, and project management experience deploying new Intel features sets.  \n\uf0d8\t5+ years Senior Digital ASIC Design Engineer experience in specification, architecture/micro-architecture definition, VHDL/Verilog coding, synthesis, timing analysis, logic verification, DFT, manufacturing test and physical design of Graphics and Memory Controller Hub. Summary Engineering Manager and Project Manager with extensive experience in silicon engineering, project/program management, and organizational management. Results-driven, accomplished engineer offering more than 14 years of experience in Intel Core Designs, new product development, project phasing, estimating, stakeholder management, design, architecture/micro-architecture, and technical product training.  \n \n\uf0d8\t7+ years Intel design management experience. Results-driven, customer and quality focused manager who provides the strategic vision and leadership that drive process, productivity, efficiency improvements at multiple site design and validation organizations. Years in project management experience leading several project work groups from start to post silicon enabling. \n\uf0d8\t2+ years as a Senior Technical Marketing Engineer, and project management experience deploying new Intel features sets.  \n\uf0d8\t5+ years Senior Digital ASIC Design Engineer experience in specification, architecture/micro-architecture definition, VHDL/Verilog coding, synthesis, timing analysis, logic verification, DFT, manufacturing test and physical design of Graphics and Memory Controller Hub. Engineering Manager and Project Manager with extensive experience in silicon engineering, project/program management, and organizational management. Results-driven, accomplished engineer offering more than 14 years of experience in Intel Core Designs, new product development, project phasing, estimating, stakeholder management, design, architecture/micro-architecture, and technical product training.  \n \n\uf0d8\t7+ years Intel design management experience. Results-driven, customer and quality focused manager who provides the strategic vision and leadership that drive process, productivity, efficiency improvements at multiple site design and validation organizations. Years in project management experience leading several project work groups from start to post silicon enabling. \n\uf0d8\t2+ years as a Senior Technical Marketing Engineer, and project management experience deploying new Intel features sets.  \n\uf0d8\t5+ years Senior Digital ASIC Design Engineer experience in specification, architecture/micro-architecture definition, VHDL/Verilog coding, synthesis, timing analysis, logic verification, DFT, manufacturing test and physical design of Graphics and Memory Controller Hub. Engineering Manager and Project Manager with extensive experience in silicon engineering, project/program management, and organizational management. Results-driven, accomplished engineer offering more than 14 years of experience in Intel Core Designs, new product development, project phasing, estimating, stakeholder management, design, architecture/micro-architecture, and technical product training.  \n \n\uf0d8\t7+ years Intel design management experience. Results-driven, customer and quality focused manager who provides the strategic vision and leadership that drive process, productivity, efficiency improvements at multiple site design and validation organizations. Years in project management experience leading several project work groups from start to post silicon enabling. \n\uf0d8\t2+ years as a Senior Technical Marketing Engineer, and project management experience deploying new Intel features sets.  \n\uf0d8\t5+ years Senior Digital ASIC Design Engineer experience in specification, architecture/micro-architecture definition, VHDL/Verilog coding, synthesis, timing analysis, logic verification, DFT, manufacturing test and physical design of Graphics and Memory Controller Hub. Experience Software Validation Engineer Manager Intel Corporation May 2015  \u2013 Present (4 months) Greater Philadelphia Area Design Engineer DFT Manager Intel May 2007  \u2013  April 2015  (8 years) Senior Technical Marketing Engineer (Platform Applications) Intel April 2005  \u2013  May 2007  (2 years 2 months) Component DFT Design Engineer Intel October 2000  \u2013  April 2005  (4 years 7 months) Software Validation Engineer Manager Intel Corporation May 2015  \u2013 Present (4 months) Greater Philadelphia Area Software Validation Engineer Manager Intel Corporation May 2015  \u2013 Present (4 months) Greater Philadelphia Area Design Engineer DFT Manager Intel May 2007  \u2013  April 2015  (8 years) Design Engineer DFT Manager Intel May 2007  \u2013  April 2015  (8 years) Senior Technical Marketing Engineer (Platform Applications) Intel April 2005  \u2013  May 2007  (2 years 2 months) Senior Technical Marketing Engineer (Platform Applications) Intel April 2005  \u2013  May 2007  (2 years 2 months) Component DFT Design Engineer Intel October 2000  \u2013  April 2005  (4 years 7 months) Component DFT Design Engineer Intel October 2000  \u2013  April 2005  (4 years 7 months) Languages Spanish Chinese Spanish Chinese Spanish Chinese Skills Project Management People Management Test Validation DFT Program Management Strategic Hiring Multi-cultural team... RTL Design Real Estate Application Engineers Technical Marketing Strategic Planning VLSI Verilog RTL design SystemVerilog IC Semiconductors ASIC SoC Static Timing Analysis EDA See 7+ \u00a0 \u00a0 See less Skills  Project Management People Management Test Validation DFT Program Management Strategic Hiring Multi-cultural team... RTL Design Real Estate Application Engineers Technical Marketing Strategic Planning VLSI Verilog RTL design SystemVerilog IC Semiconductors ASIC SoC Static Timing Analysis EDA See 7+ \u00a0 \u00a0 See less Project Management People Management Test Validation DFT Program Management Strategic Hiring Multi-cultural team... RTL Design Real Estate Application Engineers Technical Marketing Strategic Planning VLSI Verilog RTL design SystemVerilog IC Semiconductors ASIC SoC Static Timing Analysis EDA See 7+ \u00a0 \u00a0 See less Project Management People Management Test Validation DFT Program Management Strategic Hiring Multi-cultural team... RTL Design Real Estate Application Engineers Technical Marketing Strategic Planning VLSI Verilog RTL design SystemVerilog IC Semiconductors ASIC SoC Static Timing Analysis EDA See 7+ \u00a0 \u00a0 See less Education Arizona State University, W. P. Carey School of Business MBA 2006  \u2013 2008 University of Florida BS,  Electrical Enginneer 1996  \u2013 2000 Arizona State University, W. P. Carey School of Business MBA 2006  \u2013 2008 Arizona State University, W. P. Carey School of Business MBA 2006  \u2013 2008 Arizona State University, W. P. Carey School of Business MBA 2006  \u2013 2008 University of Florida BS,  Electrical Enginneer 1996  \u2013 2000 University of Florida BS,  Electrical Enginneer 1996  \u2013 2000 University of Florida BS,  Electrical Enginneer 1996  \u2013 2000 ", "Experience Field Application Engineer Manager Intel Corporation January 2015  \u2013 Present (8 months) Taipei City, Taiwan OEM Partner Engineer Intel Security June 2011  \u2013  January 2015  (3 years 8 months) Taipei City, Taiwan Software Development Engineer Intel Security (Formally McAfee Inc.) June 2006  \u2013  June 2011  (5 years 1 month) Kitchener, Canada Area - Designed and built the latest McAfee UI framework as one of the leading developers using JavaScript Prototype technology. The new UI has a much modern look and vastly improved performance \n \n- Worked as a core developer for McAfee Anti-Spam team. Responsible for developing and maintaining the best-in-class Anti-Spam product which received an outstanding rating of 4.5/5 in the PC Magazine review \n \n- Worked in the performance improvement team which analyzed and pinpointed various performance bottlenecks throughout different McAfee consumer products. Improved boot time/shutdown time/product load up time by 20%/50%/30% accordingly \n \n- Implemented and maintained product packaging scripts in ASP/Perl \n \n- Designed and built a webmail engine during the co-op placement. The engine implemented both POP3 and WebDev protocols which retrieves messages from various email providers and filters the messages accordingly \n \n- Worked with wide range of technologies including Win32 API, C/C++, COM/ATL, and various scripting technologies J2ME/J2SE Developer Tira Wireless January 2005  \u2013  April 2005  (4 months) Toronto, Canada Area - Analyzed and fixed various J2ME application errors due to incompatibility with the underlying hardware. Creative thinking is often required due to the unique project environment  \n \n- Developed mobile device specific plug-in and performed debugging of applications at the byte code level  \n \n- Involved in several projects including Moto GP2, Bomberman, and Donald Trump Real Estate Tycoon Programmer/Analyst (Intern) Unisen Inc. May 2004  \u2013  August 2004  (4 months) Toronto, Canada Area - Debugged, proposed, and implemented mathematical formulas and algorithms to increase performance and data accuracy of TAS \n- Developed various programs to enhance the overall functionality of TAS system using PL/SQL, UNIX shell script \n- Queried and produced wide range of financial reports for managers and clients using Oracle SQL *PLUS and PL/SQL \n Field Application Engineer Manager Intel Corporation January 2015  \u2013 Present (8 months) Taipei City, Taiwan Field Application Engineer Manager Intel Corporation January 2015  \u2013 Present (8 months) Taipei City, Taiwan OEM Partner Engineer Intel Security June 2011  \u2013  January 2015  (3 years 8 months) Taipei City, Taiwan OEM Partner Engineer Intel Security June 2011  \u2013  January 2015  (3 years 8 months) Taipei City, Taiwan Software Development Engineer Intel Security (Formally McAfee Inc.) June 2006  \u2013  June 2011  (5 years 1 month) Kitchener, Canada Area - Designed and built the latest McAfee UI framework as one of the leading developers using JavaScript Prototype technology. The new UI has a much modern look and vastly improved performance \n \n- Worked as a core developer for McAfee Anti-Spam team. Responsible for developing and maintaining the best-in-class Anti-Spam product which received an outstanding rating of 4.5/5 in the PC Magazine review \n \n- Worked in the performance improvement team which analyzed and pinpointed various performance bottlenecks throughout different McAfee consumer products. Improved boot time/shutdown time/product load up time by 20%/50%/30% accordingly \n \n- Implemented and maintained product packaging scripts in ASP/Perl \n \n- Designed and built a webmail engine during the co-op placement. The engine implemented both POP3 and WebDev protocols which retrieves messages from various email providers and filters the messages accordingly \n \n- Worked with wide range of technologies including Win32 API, C/C++, COM/ATL, and various scripting technologies Software Development Engineer Intel Security (Formally McAfee Inc.) June 2006  \u2013  June 2011  (5 years 1 month) Kitchener, Canada Area - Designed and built the latest McAfee UI framework as one of the leading developers using JavaScript Prototype technology. The new UI has a much modern look and vastly improved performance \n \n- Worked as a core developer for McAfee Anti-Spam team. Responsible for developing and maintaining the best-in-class Anti-Spam product which received an outstanding rating of 4.5/5 in the PC Magazine review \n \n- Worked in the performance improvement team which analyzed and pinpointed various performance bottlenecks throughout different McAfee consumer products. Improved boot time/shutdown time/product load up time by 20%/50%/30% accordingly \n \n- Implemented and maintained product packaging scripts in ASP/Perl \n \n- Designed and built a webmail engine during the co-op placement. The engine implemented both POP3 and WebDev protocols which retrieves messages from various email providers and filters the messages accordingly \n \n- Worked with wide range of technologies including Win32 API, C/C++, COM/ATL, and various scripting technologies J2ME/J2SE Developer Tira Wireless January 2005  \u2013  April 2005  (4 months) Toronto, Canada Area - Analyzed and fixed various J2ME application errors due to incompatibility with the underlying hardware. Creative thinking is often required due to the unique project environment  \n \n- Developed mobile device specific plug-in and performed debugging of applications at the byte code level  \n \n- Involved in several projects including Moto GP2, Bomberman, and Donald Trump Real Estate Tycoon J2ME/J2SE Developer Tira Wireless January 2005  \u2013  April 2005  (4 months) Toronto, Canada Area - Analyzed and fixed various J2ME application errors due to incompatibility with the underlying hardware. Creative thinking is often required due to the unique project environment  \n \n- Developed mobile device specific plug-in and performed debugging of applications at the byte code level  \n \n- Involved in several projects including Moto GP2, Bomberman, and Donald Trump Real Estate Tycoon Programmer/Analyst (Intern) Unisen Inc. May 2004  \u2013  August 2004  (4 months) Toronto, Canada Area - Debugged, proposed, and implemented mathematical formulas and algorithms to increase performance and data accuracy of TAS \n- Developed various programs to enhance the overall functionality of TAS system using PL/SQL, UNIX shell script \n- Queried and produced wide range of financial reports for managers and clients using Oracle SQL *PLUS and PL/SQL \n Programmer/Analyst (Intern) Unisen Inc. May 2004  \u2013  August 2004  (4 months) Toronto, Canada Area - Debugged, proposed, and implemented mathematical formulas and algorithms to increase performance and data accuracy of TAS \n- Developed various programs to enhance the overall functionality of TAS system using PL/SQL, UNIX shell script \n- Queried and produced wide range of financial reports for managers and clients using Oracle SQL *PLUS and PL/SQL \n Languages English Native or bilingual proficiency Mandarin Native or bilingual proficiency English Native or bilingual proficiency Mandarin Native or bilingual proficiency English Native or bilingual proficiency Mandarin Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills C++ C Software Development Linux Software Engineering SQL Programming HTML Testing Unix Skills  C++ C Software Development Linux Software Engineering SQL Programming HTML Testing Unix C++ C Software Development Linux Software Engineering SQL Programming HTML Testing Unix C++ C Software Development Linux Software Engineering SQL Programming HTML Testing Unix Education University of Waterloo Bachelor\u2019s Degree,  Bachelor of Mathematics , Honors in Computer Science, Business Option 2001  \u2013 2006 University of Waterloo Bachelor\u2019s Degree,  Bachelor of Mathematics , Honors in Computer Science, Business Option 2001  \u2013 2006 University of Waterloo Bachelor\u2019s Degree,  Bachelor of Mathematics , Honors in Computer Science, Business Option 2001  \u2013 2006 University of Waterloo Bachelor\u2019s Degree,  Bachelor of Mathematics , Honors in Computer Science, Business Option 2001  \u2013 2006 ", "Experience Engineer Manager Intel Corporation February 2012  \u2013 Present (3 years 7 months) Chandler, Arizona Wet etch shift group leader HPM Supervisor Intel Corporation January 2010  \u2013  December 2011  (2 years) Postdoctoral Scientist Eli Lilly January 2007  \u2013  December 2009  (3 years) Engineer Manager Intel Corporation February 2012  \u2013 Present (3 years 7 months) Chandler, Arizona Wet etch shift group leader Engineer Manager Intel Corporation February 2012  \u2013 Present (3 years 7 months) Chandler, Arizona Wet etch shift group leader HPM Supervisor Intel Corporation January 2010  \u2013  December 2011  (2 years) HPM Supervisor Intel Corporation January 2010  \u2013  December 2011  (2 years) Postdoctoral Scientist Eli Lilly January 2007  \u2013  December 2009  (3 years) Postdoctoral Scientist Eli Lilly January 2007  \u2013  December 2009  (3 years) Skills Semiconductors Drug Discovery Life Sciences Lifesciences Biochemistry C++ Medical Devices Patents Validation Data Analysis R&D Matlab Molecular Biology Product Management Cell Biology Cell Culture Biotechnology Statistics Protein Chemistry Project Management Western Blotting See 6+ \u00a0 \u00a0 See less Skills  Semiconductors Drug Discovery Life Sciences Lifesciences Biochemistry C++ Medical Devices Patents Validation Data Analysis R&D Matlab Molecular Biology Product Management Cell Biology Cell Culture Biotechnology Statistics Protein Chemistry Project Management Western Blotting See 6+ \u00a0 \u00a0 See less Semiconductors Drug Discovery Life Sciences Lifesciences Biochemistry C++ Medical Devices Patents Validation Data Analysis R&D Matlab Molecular Biology Product Management Cell Biology Cell Culture Biotechnology Statistics Protein Chemistry Project Management Western Blotting See 6+ \u00a0 \u00a0 See less Semiconductors Drug Discovery Life Sciences Lifesciences Biochemistry C++ Medical Devices Patents Validation Data Analysis R&D Matlab Molecular Biology Product Management Cell Biology Cell Culture Biotechnology Statistics Protein Chemistry Project Management Western Blotting See 6+ \u00a0 \u00a0 See less Education University of Minnesota-Twin Cities Ph.D.,  Molecular , Cellular,  Developmental Biology & Genetics 2000  \u2013 2006 Peking University B.S.,  Biology 1995  \u2013 1999 University of Minnesota-Twin Cities Ph.D.,  Molecular , Cellular,  Developmental Biology & Genetics 2000  \u2013 2006 University of Minnesota-Twin Cities Ph.D.,  Molecular , Cellular,  Developmental Biology & Genetics 2000  \u2013 2006 University of Minnesota-Twin Cities Ph.D.,  Molecular , Cellular,  Developmental Biology & Genetics 2000  \u2013 2006 Peking University B.S.,  Biology 1995  \u2013 1999 Peking University B.S.,  Biology 1995  \u2013 1999 Peking University B.S.,  Biology 1995  \u2013 1999 ", "Experience Product Engineer Manager Intel Corporation Product Engineer Manager Intel Corporation Product Engineer Manager Intel Corporation Skills Problem Solving Lean Manufacturing Possibility Thinking Change Management Written & Oral... Presentation Coaching Presenter Presentation Development People Development Project Management Technical Writing Process Simplification Influential Communicator Skills  Problem Solving Lean Manufacturing Possibility Thinking Change Management Written & Oral... Presentation Coaching Presenter Presentation Development People Development Project Management Technical Writing Process Simplification Influential Communicator Problem Solving Lean Manufacturing Possibility Thinking Change Management Written & Oral... Presentation Coaching Presenter Presentation Development People Development Project Management Technical Writing Process Simplification Influential Communicator Problem Solving Lean Manufacturing Possibility Thinking Change Management Written & Oral... Presentation Coaching Presenter Presentation Development People Development Project Management Technical Writing Process Simplification Influential Communicator Education University of Multimedia Malaysia Masters in Business Administration,  General Management 2005  \u2013 2008 University of Science Malaysia Bachelor Honors Electrical and Electronics,  Electronics 1997  \u2013 2000 University of Multimedia Malaysia Masters in Business Administration,  General Management 2005  \u2013 2008 University of Multimedia Malaysia Masters in Business Administration,  General Management 2005  \u2013 2008 University of Multimedia Malaysia Masters in Business Administration,  General Management 2005  \u2013 2008 University of Science Malaysia Bachelor Honors Electrical and Electronics,  Electronics 1997  \u2013 2000 University of Science Malaysia Bachelor Honors Electrical and Electronics,  Electronics 1997  \u2013 2000 University of Science Malaysia Bachelor Honors Electrical and Electronics,  Electronics 1997  \u2013 2000 ", "Experience Product Development Engineer Manager Intel Corporation August 2011  \u2013 Present (4 years 1 month) NAND Product Engineer Supervisor Micron Technology September 2001  \u2013  July 2011  (9 years 11 months) Boise, Idaho Area Grad Research Assistant North Dakota State University January 2000  \u2013  September 2001  (1 year 9 months) DSP Lab, NDSU, Fargo, ND Product Development Engineer Manager Intel Corporation August 2011  \u2013 Present (4 years 1 month) Product Development Engineer Manager Intel Corporation August 2011  \u2013 Present (4 years 1 month) NAND Product Engineer Supervisor Micron Technology September 2001  \u2013  July 2011  (9 years 11 months) Boise, Idaho Area NAND Product Engineer Supervisor Micron Technology September 2001  \u2013  July 2011  (9 years 11 months) Boise, Idaho Area Grad Research Assistant North Dakota State University January 2000  \u2013  September 2001  (1 year 9 months) DSP Lab, NDSU, Fargo, ND Grad Research Assistant North Dakota State University January 2000  \u2013  September 2001  (1 year 9 months) DSP Lab, NDSU, Fargo, ND Languages Bengali Native or bilingual proficiency Hindi Limited working proficiency Bengali Native or bilingual proficiency Hindi Limited working proficiency Bengali Native or bilingual proficiency Hindi Limited working proficiency Native or bilingual proficiency Limited working proficiency Skills Flash Memory CMOS IC Semiconductors VLSI JMP Yield Verilog Device Characterization Product Engineering SSD Circuit Design ASIC Cadence Virtuoso Physical Design Semiconductor Industry Silicon Analog Cadence Mixed Signal See 5+ \u00a0 \u00a0 See less Skills  Flash Memory CMOS IC Semiconductors VLSI JMP Yield Verilog Device Characterization Product Engineering SSD Circuit Design ASIC Cadence Virtuoso Physical Design Semiconductor Industry Silicon Analog Cadence Mixed Signal See 5+ \u00a0 \u00a0 See less Flash Memory CMOS IC Semiconductors VLSI JMP Yield Verilog Device Characterization Product Engineering SSD Circuit Design ASIC Cadence Virtuoso Physical Design Semiconductor Industry Silicon Analog Cadence Mixed Signal See 5+ \u00a0 \u00a0 See less Flash Memory CMOS IC Semiconductors VLSI JMP Yield Verilog Device Characterization Product Engineering SSD Circuit Design ASIC Cadence Virtuoso Physical Design Semiconductor Industry Silicon Analog Cadence Mixed Signal See 5+ \u00a0 \u00a0 See less Education North Dakota State University MSc,  EE 2000  \u2013 2001 Activities and Societies:\u00a0 Grad Research Assistant at DSP Lab Bangladesh University of Engineering and Technology BSc,  EEE 1993  \u2013 1998 Activities and Societies:\u00a0 cultural ,  sports ,  student union organization for students' welfare North Dakota State University MSc,  EE 2000  \u2013 2001 Activities and Societies:\u00a0 Grad Research Assistant at DSP Lab North Dakota State University MSc,  EE 2000  \u2013 2001 Activities and Societies:\u00a0 Grad Research Assistant at DSP Lab North Dakota State University MSc,  EE 2000  \u2013 2001 Activities and Societies:\u00a0 Grad Research Assistant at DSP Lab Bangladesh University of Engineering and Technology BSc,  EEE 1993  \u2013 1998 Activities and Societies:\u00a0 cultural ,  sports ,  student union organization for students' welfare Bangladesh University of Engineering and Technology BSc,  EEE 1993  \u2013 1998 Activities and Societies:\u00a0 cultural ,  sports ,  student union organization for students' welfare Bangladesh University of Engineering and Technology BSc,  EEE 1993  \u2013 1998 Activities and Societies:\u00a0 cultural ,  sports ,  student union organization for students' welfare ", "Experience Engineer Manager Intel Corporation November 2013  \u2013 Present (1 year 10 months) Software engineer Intel September 2010  \u2013  October 2013  (3 years 2 months) Software development engineer Microsoft February 2007  \u2013  September 2010  (3 years 8 months) Programmer lead Gameloft June 2005  \u2013  January 2007  (1 year 8 months) Engineer Manager Intel Corporation November 2013  \u2013 Present (1 year 10 months) Engineer Manager Intel Corporation November 2013  \u2013 Present (1 year 10 months) Software engineer Intel September 2010  \u2013  October 2013  (3 years 2 months) Software engineer Intel September 2010  \u2013  October 2013  (3 years 2 months) Software development engineer Microsoft February 2007  \u2013  September 2010  (3 years 8 months) Software development engineer Microsoft February 2007  \u2013  September 2010  (3 years 8 months) Programmer lead Gameloft June 2005  \u2013  January 2007  (1 year 8 months) Programmer lead Gameloft June 2005  \u2013  January 2007  (1 year 8 months) Skills Software Development Debugging Software Engineering Embedded Systems C++ C Algorithms C# Device Drivers Embedded Software Software Design Object Oriented Design Multithreading Visual Studio .NET Perl See 1+ \u00a0 \u00a0 See less Skills  Software Development Debugging Software Engineering Embedded Systems C++ C Algorithms C# Device Drivers Embedded Software Software Design Object Oriented Design Multithreading Visual Studio .NET Perl See 1+ \u00a0 \u00a0 See less Software Development Debugging Software Engineering Embedded Systems C++ C Algorithms C# Device Drivers Embedded Software Software Design Object Oriented Design Multithreading Visual Studio .NET Perl See 1+ \u00a0 \u00a0 See less Software Development Debugging Software Engineering Embedded Systems C++ C Algorithms C# Device Drivers Embedded Software Software Design Object Oriented Design Multithreading Visual Studio .NET Perl See 1+ \u00a0 \u00a0 See less Education Beijing University of Chemical Technology Master,  Control engineering 1999  \u2013 2002 Beijing University of Chemical Technology Master,  Control engineering 1999  \u2013 2002 Beijing University of Chemical Technology Master,  Control engineering 1999  \u2013 2002 Beijing University of Chemical Technology Master,  Control engineering 1999  \u2013 2002 ", "Summary Engineering Manager with more than 20 years of experience including: \n\u2022 Building and improving engineering teams \n\u2022 Consistently delivering a high volume software product into the PC market \n\u2022 Software architecture, development, test development, and automation infrastructure development \n\u2022 Resource and Product Life Cycle planning \n\u2022 Waterfall and agile development methodology \n\u2022 Application Engineering for Embedded controllers  \n\u2022 Working with OEM customers and Independent Hardware Vendors for new product development and support \n\u2022 Using data to drive decision making and influence business partners Summary Engineering Manager with more than 20 years of experience including: \n\u2022 Building and improving engineering teams \n\u2022 Consistently delivering a high volume software product into the PC market \n\u2022 Software architecture, development, test development, and automation infrastructure development \n\u2022 Resource and Product Life Cycle planning \n\u2022 Waterfall and agile development methodology \n\u2022 Application Engineering for Embedded controllers  \n\u2022 Working with OEM customers and Independent Hardware Vendors for new product development and support \n\u2022 Using data to drive decision making and influence business partners Engineering Manager with more than 20 years of experience including: \n\u2022 Building and improving engineering teams \n\u2022 Consistently delivering a high volume software product into the PC market \n\u2022 Software architecture, development, test development, and automation infrastructure development \n\u2022 Resource and Product Life Cycle planning \n\u2022 Waterfall and agile development methodology \n\u2022 Application Engineering for Embedded controllers  \n\u2022 Working with OEM customers and Independent Hardware Vendors for new product development and support \n\u2022 Using data to drive decision making and influence business partners Engineering Manager with more than 20 years of experience including: \n\u2022 Building and improving engineering teams \n\u2022 Consistently delivering a high volume software product into the PC market \n\u2022 Software architecture, development, test development, and automation infrastructure development \n\u2022 Resource and Product Life Cycle planning \n\u2022 Waterfall and agile development methodology \n\u2022 Application Engineering for Embedded controllers  \n\u2022 Working with OEM customers and Independent Hardware Vendors for new product development and support \n\u2022 Using data to drive decision making and influence business partners Experience Storage System Engineering and Architecture Manager Intel Corporation October 2013  \u2013 Present (1 year 11 months) Phoenix, Arizona Area System Engineering and Architecture Manager at Intel Corporation: Manage a team of senior engineers to define, document, and maintain product architecture and requirements for a Windows based storage driver with caching and software RAID capability, and deliver proof of concepts for future products Storage Validation Manager Intel October 2002  \u2013  September 2013  (11 years) Phoenix, Arizona Area Software Test Manager at Intel Corporation: Managed a team of 30 engineers and technicians to validate Intel\u2019s Rapid Storage Technology storage driver with caching and software RAID capability. Developed high throughput automation environment to deliver product health assessments on multiple baselines. Transitioned from waterfall to agile to increase efficiency and flexibility of resources. Collaborated with OEMs and IHVs to successfully bring up new features and improve product test coverage. Software Test Engineer/Manager Intel Corporation 1999  \u2013  2005  (6 years) Phoenix, Arizona Area Software testing of GUIs, Installers, and Device drivers that supported Intel ICH/PCH chipsets. Applications Engineer/Manager Intel Corporation 1993  \u2013  1999  (6 years) Phoenix, Arizona Area Application Engineering for Embedded controllers and devices using embedded controllers Storage System Engineering and Architecture Manager Intel Corporation October 2013  \u2013 Present (1 year 11 months) Phoenix, Arizona Area System Engineering and Architecture Manager at Intel Corporation: Manage a team of senior engineers to define, document, and maintain product architecture and requirements for a Windows based storage driver with caching and software RAID capability, and deliver proof of concepts for future products Storage System Engineering and Architecture Manager Intel Corporation October 2013  \u2013 Present (1 year 11 months) Phoenix, Arizona Area System Engineering and Architecture Manager at Intel Corporation: Manage a team of senior engineers to define, document, and maintain product architecture and requirements for a Windows based storage driver with caching and software RAID capability, and deliver proof of concepts for future products Storage Validation Manager Intel October 2002  \u2013  September 2013  (11 years) Phoenix, Arizona Area Software Test Manager at Intel Corporation: Managed a team of 30 engineers and technicians to validate Intel\u2019s Rapid Storage Technology storage driver with caching and software RAID capability. Developed high throughput automation environment to deliver product health assessments on multiple baselines. Transitioned from waterfall to agile to increase efficiency and flexibility of resources. Collaborated with OEMs and IHVs to successfully bring up new features and improve product test coverage. Storage Validation Manager Intel October 2002  \u2013  September 2013  (11 years) Phoenix, Arizona Area Software Test Manager at Intel Corporation: Managed a team of 30 engineers and technicians to validate Intel\u2019s Rapid Storage Technology storage driver with caching and software RAID capability. Developed high throughput automation environment to deliver product health assessments on multiple baselines. Transitioned from waterfall to agile to increase efficiency and flexibility of resources. Collaborated with OEMs and IHVs to successfully bring up new features and improve product test coverage. Software Test Engineer/Manager Intel Corporation 1999  \u2013  2005  (6 years) Phoenix, Arizona Area Software testing of GUIs, Installers, and Device drivers that supported Intel ICH/PCH chipsets. Software Test Engineer/Manager Intel Corporation 1999  \u2013  2005  (6 years) Phoenix, Arizona Area Software testing of GUIs, Installers, and Device drivers that supported Intel ICH/PCH chipsets. Applications Engineer/Manager Intel Corporation 1993  \u2013  1999  (6 years) Phoenix, Arizona Area Application Engineering for Embedded controllers and devices using embedded controllers Applications Engineer/Manager Intel Corporation 1993  \u2013  1999  (6 years) Phoenix, Arizona Area Application Engineering for Embedded controllers and devices using embedded controllers Skills Debugging Testing Semiconductors Embedded Systems Perl Test Automation SoC ASIC Verilog C Agile Methodologies C++ Skills  Debugging Testing Semiconductors Embedded Systems Perl Test Automation SoC ASIC Verilog C Agile Methodologies C++ Debugging Testing Semiconductors Embedded Systems Perl Test Automation SoC ASIC Verilog C Agile Methodologies C++ Debugging Testing Semiconductors Embedded Systems Perl Test Automation SoC ASIC Verilog C Agile Methodologies C++ Education Kishwaukee College Kishwaukee College Kishwaukee College Kishwaukee College ", "Summary Manager with background in thermal, mechanical, and acoustic engineering. Summary Manager with background in thermal, mechanical, and acoustic engineering. Manager with background in thermal, mechanical, and acoustic engineering. Manager with background in thermal, mechanical, and acoustic engineering. Experience Engineering Manager Intel Corporation May 2014  \u2013 Present (1 year 4 months) Hillsboro, Oregon Manager in PC Client Group. Thermal Mechanical Engineer Intel Labs April 2012  \u2013  April 2014  (2 years 1 month) Hillsboro, Oregon Responsible for driving Energy Storage Materials R&D to allow extended high performance of mobile devices without violating reliability or ergonomic temperature limits. Engineering Manager Intel Labs May 2006  \u2013  April 2012  (6 years) Led multi-geo (US, Mexico, India) team composed of multi disciplines (thermal, acoustic, and power delivery) to deliver high efficiency power delivery technologies for mobile to servers, new thermal and speech technologies for mobile devices, adaptive fan speed control algorithms, and new corporate sound quality metrics. Thermal Mechanical Engineer / Manager Intel Corporation June 2004  \u2013  May 2006  (2 years) Beaverton, Oregon Reference platform manager (MPG) responsible for developing specifications design guidelines and associated collaterals for interchangeable notebook ingredients for APAC channel thin & light notebook systems. Thermal Mechanical Engineer / Manager Intel Corporation April 2002  \u2013  June 2004  (2 years 3 months) Hillsboro, Oregon Managed team responsible for development of near silent high performance desktop PC. Developed high performance heat pipe heat sink designs and chassis layouts and assisted in getting Roadmap Decision Meeting approval of a corporate acoustic landing zone. Thermal Mechanical Engineer / Manager Intel Corporation April 1999  \u2013  April 2002  (3 years 1 month) Hillsboro, Oregon Delivered: thermal and acoustic collaterals for the ATX SE initiative, liquid cooling research, developed rapid thermal, acoustic & transient analysis tools. Mentored research with Virginia Tech to develop active noise cancellation technologies. Thermal Mechanical Engineer Intel Corporation September 1989  \u2013  April 1999  (9 years 8 months) Hillsboro, Oregon Responsible for development of the Slot 1 connector mechanical design and specification and industry enabling with suppliers. Part of team that developed and enabled the Single Edge Contact Cartridge (SECC) CPU module. Developed Fan Duct cooling system to cool the SECC module in the ATX chassis. Thermal Mechanical Engineer (Intel/BiiN) Intel Corporation September 1988  \u2013  September 1989  (1 year 1 month) Hillsboro, Oregon Lead thermal mechanical engineer for development and coordination with external design company. BiiN was a joint venture between Intel and Siemens. Thermal Mechanical Engineer Floating Point Systems January 1980  \u2013  September 1988  (8 years 9 months) Beaverton Oregon Developed cooling technologies for large array processor systems in data centers. The array processors offloaded large simulations from mainframes, solved the problem and returned results at super computer speed. Owned development and execution of the environmental test plan for the FPS164 system at WYLE Labs (LA area), including: shock & vibration, transportation, temperature, humidity, altitude, etc. Also developed smaller system that had to be acoustically quiet for use in the office environment. Engineering Manager Intel Corporation May 2014  \u2013 Present (1 year 4 months) Hillsboro, Oregon Manager in PC Client Group. Engineering Manager Intel Corporation May 2014  \u2013 Present (1 year 4 months) Hillsboro, Oregon Manager in PC Client Group. Thermal Mechanical Engineer Intel Labs April 2012  \u2013  April 2014  (2 years 1 month) Hillsboro, Oregon Responsible for driving Energy Storage Materials R&D to allow extended high performance of mobile devices without violating reliability or ergonomic temperature limits. Thermal Mechanical Engineer Intel Labs April 2012  \u2013  April 2014  (2 years 1 month) Hillsboro, Oregon Responsible for driving Energy Storage Materials R&D to allow extended high performance of mobile devices without violating reliability or ergonomic temperature limits. Engineering Manager Intel Labs May 2006  \u2013  April 2012  (6 years) Led multi-geo (US, Mexico, India) team composed of multi disciplines (thermal, acoustic, and power delivery) to deliver high efficiency power delivery technologies for mobile to servers, new thermal and speech technologies for mobile devices, adaptive fan speed control algorithms, and new corporate sound quality metrics. Engineering Manager Intel Labs May 2006  \u2013  April 2012  (6 years) Led multi-geo (US, Mexico, India) team composed of multi disciplines (thermal, acoustic, and power delivery) to deliver high efficiency power delivery technologies for mobile to servers, new thermal and speech technologies for mobile devices, adaptive fan speed control algorithms, and new corporate sound quality metrics. Thermal Mechanical Engineer / Manager Intel Corporation June 2004  \u2013  May 2006  (2 years) Beaverton, Oregon Reference platform manager (MPG) responsible for developing specifications design guidelines and associated collaterals for interchangeable notebook ingredients for APAC channel thin & light notebook systems. Thermal Mechanical Engineer / Manager Intel Corporation June 2004  \u2013  May 2006  (2 years) Beaverton, Oregon Reference platform manager (MPG) responsible for developing specifications design guidelines and associated collaterals for interchangeable notebook ingredients for APAC channel thin & light notebook systems. Thermal Mechanical Engineer / Manager Intel Corporation April 2002  \u2013  June 2004  (2 years 3 months) Hillsboro, Oregon Managed team responsible for development of near silent high performance desktop PC. Developed high performance heat pipe heat sink designs and chassis layouts and assisted in getting Roadmap Decision Meeting approval of a corporate acoustic landing zone. Thermal Mechanical Engineer / Manager Intel Corporation April 2002  \u2013  June 2004  (2 years 3 months) Hillsboro, Oregon Managed team responsible for development of near silent high performance desktop PC. Developed high performance heat pipe heat sink designs and chassis layouts and assisted in getting Roadmap Decision Meeting approval of a corporate acoustic landing zone. Thermal Mechanical Engineer / Manager Intel Corporation April 1999  \u2013  April 2002  (3 years 1 month) Hillsboro, Oregon Delivered: thermal and acoustic collaterals for the ATX SE initiative, liquid cooling research, developed rapid thermal, acoustic & transient analysis tools. Mentored research with Virginia Tech to develop active noise cancellation technologies. Thermal Mechanical Engineer / Manager Intel Corporation April 1999  \u2013  April 2002  (3 years 1 month) Hillsboro, Oregon Delivered: thermal and acoustic collaterals for the ATX SE initiative, liquid cooling research, developed rapid thermal, acoustic & transient analysis tools. Mentored research with Virginia Tech to develop active noise cancellation technologies. Thermal Mechanical Engineer Intel Corporation September 1989  \u2013  April 1999  (9 years 8 months) Hillsboro, Oregon Responsible for development of the Slot 1 connector mechanical design and specification and industry enabling with suppliers. Part of team that developed and enabled the Single Edge Contact Cartridge (SECC) CPU module. Developed Fan Duct cooling system to cool the SECC module in the ATX chassis. Thermal Mechanical Engineer Intel Corporation September 1989  \u2013  April 1999  (9 years 8 months) Hillsboro, Oregon Responsible for development of the Slot 1 connector mechanical design and specification and industry enabling with suppliers. Part of team that developed and enabled the Single Edge Contact Cartridge (SECC) CPU module. Developed Fan Duct cooling system to cool the SECC module in the ATX chassis. Thermal Mechanical Engineer (Intel/BiiN) Intel Corporation September 1988  \u2013  September 1989  (1 year 1 month) Hillsboro, Oregon Lead thermal mechanical engineer for development and coordination with external design company. BiiN was a joint venture between Intel and Siemens. Thermal Mechanical Engineer (Intel/BiiN) Intel Corporation September 1988  \u2013  September 1989  (1 year 1 month) Hillsboro, Oregon Lead thermal mechanical engineer for development and coordination with external design company. BiiN was a joint venture between Intel and Siemens. Thermal Mechanical Engineer Floating Point Systems January 1980  \u2013  September 1988  (8 years 9 months) Beaverton Oregon Developed cooling technologies for large array processor systems in data centers. The array processors offloaded large simulations from mainframes, solved the problem and returned results at super computer speed. Owned development and execution of the environmental test plan for the FPS164 system at WYLE Labs (LA area), including: shock & vibration, transportation, temperature, humidity, altitude, etc. Also developed smaller system that had to be acoustically quiet for use in the office environment. Thermal Mechanical Engineer Floating Point Systems January 1980  \u2013  September 1988  (8 years 9 months) Beaverton Oregon Developed cooling technologies for large array processor systems in data centers. The array processors offloaded large simulations from mainframes, solved the problem and returned results at super computer speed. Owned development and execution of the environmental test plan for the FPS164 system at WYLE Labs (LA area), including: shock & vibration, transportation, temperature, humidity, altitude, etc. Also developed smaller system that had to be acoustically quiet for use in the office environment. Skills COMSOL Flotherm Matlab Research Strategic Planning Budgets Simulations Engineering Mechanical Engineering R&D Thermal Algorithms Fluid Dynamics Semiconductor Packaging Product Design Electronics Engineering Management Materials Electrical Engineering Testing Design of Experiments Semiconductors Management Automation See 9+ \u00a0 \u00a0 See less Skills  COMSOL Flotherm Matlab Research Strategic Planning Budgets Simulations Engineering Mechanical Engineering R&D Thermal Algorithms Fluid Dynamics Semiconductor Packaging Product Design Electronics Engineering Management Materials Electrical Engineering Testing Design of Experiments Semiconductors Management Automation See 9+ \u00a0 \u00a0 See less COMSOL Flotherm Matlab Research Strategic Planning Budgets Simulations Engineering Mechanical Engineering R&D Thermal Algorithms Fluid Dynamics Semiconductor Packaging Product Design Electronics Engineering Management Materials Electrical Engineering Testing Design of Experiments Semiconductors Management Automation See 9+ \u00a0 \u00a0 See less COMSOL Flotherm Matlab Research Strategic Planning Budgets Simulations Engineering Mechanical Engineering R&D Thermal Algorithms Fluid Dynamics Semiconductor Packaging Product Design Electronics Engineering Management Materials Electrical Engineering Testing Design of Experiments Semiconductors Management Automation See 9+ \u00a0 \u00a0 See less Education University of Portland Bachelor's degree,  Mechanical Engineering University of Portland Bachelor's degree,  Mechanical Engineering University of Portland Bachelor's degree,  Mechanical Engineering University of Portland Bachelor's degree,  Mechanical Engineering ", "Summary Executive Leadership \nDataCenter\u06f0Datacom\u06f0Telecom\u06f0Industrial markets \nA career with escalating managerial responsibilities from software development to whole R&D center operations \nSuccessful at developing and managing R&D center operations in global organization \nResults-Driven, Leading-by-Example, and Passion Executive with a proven track record \nSound management experience in R&D projects and exceptional business conditions  \nFocused leader with the utmost attention to organizational alignment and strategy execution as well as cost control and management \nExcellent communicator and team leader with a proven ability to build effective and motivated teams \n \nCore Leadership Qualifications \n\u06f0International R&D center Operation Management  \n\u06f0Budgeting \n\u06f0Cost Control & Reduction \n\u06f0Strategic Resource Allocation \n\u06f0Innovation \n\u06f0Product Design Procedure \n\u06f0IPD and Agile/Scrum Project Management  \n\u06f0Team Building & Motivation Summary Executive Leadership \nDataCenter\u06f0Datacom\u06f0Telecom\u06f0Industrial markets \nA career with escalating managerial responsibilities from software development to whole R&D center operations \nSuccessful at developing and managing R&D center operations in global organization \nResults-Driven, Leading-by-Example, and Passion Executive with a proven track record \nSound management experience in R&D projects and exceptional business conditions  \nFocused leader with the utmost attention to organizational alignment and strategy execution as well as cost control and management \nExcellent communicator and team leader with a proven ability to build effective and motivated teams \n \nCore Leadership Qualifications \n\u06f0International R&D center Operation Management  \n\u06f0Budgeting \n\u06f0Cost Control & Reduction \n\u06f0Strategic Resource Allocation \n\u06f0Innovation \n\u06f0Product Design Procedure \n\u06f0IPD and Agile/Scrum Project Management  \n\u06f0Team Building & Motivation Executive Leadership \nDataCenter\u06f0Datacom\u06f0Telecom\u06f0Industrial markets \nA career with escalating managerial responsibilities from software development to whole R&D center operations \nSuccessful at developing and managing R&D center operations in global organization \nResults-Driven, Leading-by-Example, and Passion Executive with a proven track record \nSound management experience in R&D projects and exceptional business conditions  \nFocused leader with the utmost attention to organizational alignment and strategy execution as well as cost control and management \nExcellent communicator and team leader with a proven ability to build effective and motivated teams \n \nCore Leadership Qualifications \n\u06f0International R&D center Operation Management  \n\u06f0Budgeting \n\u06f0Cost Control & Reduction \n\u06f0Strategic Resource Allocation \n\u06f0Innovation \n\u06f0Product Design Procedure \n\u06f0IPD and Agile/Scrum Project Management  \n\u06f0Team Building & Motivation Executive Leadership \nDataCenter\u06f0Datacom\u06f0Telecom\u06f0Industrial markets \nA career with escalating managerial responsibilities from software development to whole R&D center operations \nSuccessful at developing and managing R&D center operations in global organization \nResults-Driven, Leading-by-Example, and Passion Executive with a proven track record \nSound management experience in R&D projects and exceptional business conditions  \nFocused leader with the utmost attention to organizational alignment and strategy execution as well as cost control and management \nExcellent communicator and team leader with a proven ability to build effective and motivated teams \n \nCore Leadership Qualifications \n\u06f0International R&D center Operation Management  \n\u06f0Budgeting \n\u06f0Cost Control & Reduction \n\u06f0Strategic Resource Allocation \n\u06f0Innovation \n\u06f0Product Design Procedure \n\u06f0IPD and Agile/Scrum Project Management  \n\u06f0Team Building & Motivation Experience Engineer Manager Intel Corporation June 2014  \u2013 Present (1 year 3 months) Shanghai City, China Start from June 2015; Engineer Manager of Intel Quick Assist Product Development Team \nJune 2014 to May 2015; Project/Program manager and Scrum master of Intel Quick Assist Technology product Engineering Director Transition Network China August 2009  \u2013  April 2014  (4 years 9 months) Shanghai City, China 1) Designed the Agile/Scrum project development process solution and leaded engineering teams (software, hardware and test team), as the result, recovered Media Convertor project from the inherited one-year-delayed. In the past 4 years, managed 16 media converter products projects and switch products projects that all were released on time \n2) For company time-to-market strategy, leaded the Transition global engineering team run the Software and Hardware Kaizen projects; leaded the Integrated Product Development (IPD) process design project; introduced Project Milestone Review Checklist and Project report template to improve the project process and piloted in the Carrier Ethernet switch product project. As the result, the project duration was shortened by 40% \n3) For company time-to-market strategy, established a strong test team in Shanghai R&D center and served global product test; increased product test cases from hundreds to thousands; introduced the Test Management (TestLink) and Automation Test (TestShell and property automate test platform). Significantly improved the test case sharing capability in global organization, product test coverage to 100%, and test efficiency that reduced product test duration by 30% \n4) For company innovation strategy, leaded the Innovation and Patent reward program design project and managed its deployment in global organization; piloted the knowledge sharing and innovation brain storm mechanism. As the result, 2 patents have been awarded for designs by Shanghai R&D center. \n5) Established Asia technical support team and provided the 5x24-hour product technical support to global customers cooperating with USA and UK technical support team. \n6) Worked with HR department in building an employee-friendly and professional working environment and learning organization; kept good relationship with China government and handle the legal issues smoothly. Turnover rate was less than 10%; and kept Shanghai R&D center 20% cost saving Software manager R&D (Shanghai) center of Enterprise Business Group, Alcatel-Lucent March 2007  \u2013  July 2009  (2 years 5 months) 1)\tEstablished a strong Shanghai team and completed the transfer from French team within one year.  \n2)\tLead Shanghai team in taking full responsibility of Alcatel EBG IP phone product, next generation SIP phone product and IP-DECT product development and support coordinating with French development team, Indian support team and Vancouver Broadcom business partner. \n3)\tIn charge of timely hiring, people training, competence development and project tracking. Responsible for team building, performance review, competence assessment and people backup. \n4)\tEnsured product projects 100% complied with Alcatel-Lucent software development process and ISO9001 audit request.  \n5)\tPiloted the Klockwork source code static analysis in Clear-Case environment in IP-DECT product project and reduced 20% bugs in the first product release \n6)\tCoordinated with global architecture team in embedded software design over VxWorks and Wind River Linux operation systems. Worked with global marketing department to design the UI for SIP phone product and reduced 30% product release duration project manager Shanghai Institute of Suzhou Kedacom Technology Co., Ltd. October 2003  \u2013  February 2007  (3 years 5 months) 1)\tProject manager of OS from Feb. 2004 to Feb. 2006. Responsible for software development of OSP (Operation Support Platform) module, Media Control module and Data Switch Module crossing Windows, VxWorks and Linux OS.  \n2)\tProject manager of video codec from Mar. to Oct. 2006. Take charge of software development of H.264 and MPEG-4 codec on Windows, Equator BSP15 and TI DM64x platforms.  \n3)\tAssociate product manager from Nov. 2006 to Feb. 2007. Responsible for product development of new generation Visual-Conference product including feature definition, technical architecture decision, project tracking and team motivation. Piloted the IPD product development process. \n4)\tIntroduced automate unit test in Video Codec and Codec development duration shortened by 30% Senior Software Engineer Vision-x (ShangHai) INC March 2002  \u2013  September 2003  (1 year 7 months) 1)\tIn charge of the software development of CTI (Computer Telephony Integration) Server, Central Control Server (Support Avaya TServer, Alcatel, Siemens, Ericson SWITCH, Genesys and Nexus Middle Ware), PBX Simulator and Route Server. \n2)\tExpert in ASAI and CSTA protocol and the Server & Client technology in CTI Software Engineer Access Network Dept. of ZTE March 2001  \u2013  February 2002  (1 year) 1)\tTook part in the software development of Center Control Module in Access Network Project \n2)\tResponsible for the software development of the center-control board, test board and user board in center control module and the supervisor system of power & environment Engineer Manager Intel Corporation June 2014  \u2013 Present (1 year 3 months) Shanghai City, China Start from June 2015; Engineer Manager of Intel Quick Assist Product Development Team \nJune 2014 to May 2015; Project/Program manager and Scrum master of Intel Quick Assist Technology product Engineer Manager Intel Corporation June 2014  \u2013 Present (1 year 3 months) Shanghai City, China Start from June 2015; Engineer Manager of Intel Quick Assist Product Development Team \nJune 2014 to May 2015; Project/Program manager and Scrum master of Intel Quick Assist Technology product Engineering Director Transition Network China August 2009  \u2013  April 2014  (4 years 9 months) Shanghai City, China 1) Designed the Agile/Scrum project development process solution and leaded engineering teams (software, hardware and test team), as the result, recovered Media Convertor project from the inherited one-year-delayed. In the past 4 years, managed 16 media converter products projects and switch products projects that all were released on time \n2) For company time-to-market strategy, leaded the Transition global engineering team run the Software and Hardware Kaizen projects; leaded the Integrated Product Development (IPD) process design project; introduced Project Milestone Review Checklist and Project report template to improve the project process and piloted in the Carrier Ethernet switch product project. As the result, the project duration was shortened by 40% \n3) For company time-to-market strategy, established a strong test team in Shanghai R&D center and served global product test; increased product test cases from hundreds to thousands; introduced the Test Management (TestLink) and Automation Test (TestShell and property automate test platform). Significantly improved the test case sharing capability in global organization, product test coverage to 100%, and test efficiency that reduced product test duration by 30% \n4) For company innovation strategy, leaded the Innovation and Patent reward program design project and managed its deployment in global organization; piloted the knowledge sharing and innovation brain storm mechanism. As the result, 2 patents have been awarded for designs by Shanghai R&D center. \n5) Established Asia technical support team and provided the 5x24-hour product technical support to global customers cooperating with USA and UK technical support team. \n6) Worked with HR department in building an employee-friendly and professional working environment and learning organization; kept good relationship with China government and handle the legal issues smoothly. Turnover rate was less than 10%; and kept Shanghai R&D center 20% cost saving Engineering Director Transition Network China August 2009  \u2013  April 2014  (4 years 9 months) Shanghai City, China 1) Designed the Agile/Scrum project development process solution and leaded engineering teams (software, hardware and test team), as the result, recovered Media Convertor project from the inherited one-year-delayed. In the past 4 years, managed 16 media converter products projects and switch products projects that all were released on time \n2) For company time-to-market strategy, leaded the Transition global engineering team run the Software and Hardware Kaizen projects; leaded the Integrated Product Development (IPD) process design project; introduced Project Milestone Review Checklist and Project report template to improve the project process and piloted in the Carrier Ethernet switch product project. As the result, the project duration was shortened by 40% \n3) For company time-to-market strategy, established a strong test team in Shanghai R&D center and served global product test; increased product test cases from hundreds to thousands; introduced the Test Management (TestLink) and Automation Test (TestShell and property automate test platform). Significantly improved the test case sharing capability in global organization, product test coverage to 100%, and test efficiency that reduced product test duration by 30% \n4) For company innovation strategy, leaded the Innovation and Patent reward program design project and managed its deployment in global organization; piloted the knowledge sharing and innovation brain storm mechanism. As the result, 2 patents have been awarded for designs by Shanghai R&D center. \n5) Established Asia technical support team and provided the 5x24-hour product technical support to global customers cooperating with USA and UK technical support team. \n6) Worked with HR department in building an employee-friendly and professional working environment and learning organization; kept good relationship with China government and handle the legal issues smoothly. Turnover rate was less than 10%; and kept Shanghai R&D center 20% cost saving Software manager R&D (Shanghai) center of Enterprise Business Group, Alcatel-Lucent March 2007  \u2013  July 2009  (2 years 5 months) 1)\tEstablished a strong Shanghai team and completed the transfer from French team within one year.  \n2)\tLead Shanghai team in taking full responsibility of Alcatel EBG IP phone product, next generation SIP phone product and IP-DECT product development and support coordinating with French development team, Indian support team and Vancouver Broadcom business partner. \n3)\tIn charge of timely hiring, people training, competence development and project tracking. Responsible for team building, performance review, competence assessment and people backup. \n4)\tEnsured product projects 100% complied with Alcatel-Lucent software development process and ISO9001 audit request.  \n5)\tPiloted the Klockwork source code static analysis in Clear-Case environment in IP-DECT product project and reduced 20% bugs in the first product release \n6)\tCoordinated with global architecture team in embedded software design over VxWorks and Wind River Linux operation systems. Worked with global marketing department to design the UI for SIP phone product and reduced 30% product release duration Software manager R&D (Shanghai) center of Enterprise Business Group, Alcatel-Lucent March 2007  \u2013  July 2009  (2 years 5 months) 1)\tEstablished a strong Shanghai team and completed the transfer from French team within one year.  \n2)\tLead Shanghai team in taking full responsibility of Alcatel EBG IP phone product, next generation SIP phone product and IP-DECT product development and support coordinating with French development team, Indian support team and Vancouver Broadcom business partner. \n3)\tIn charge of timely hiring, people training, competence development and project tracking. Responsible for team building, performance review, competence assessment and people backup. \n4)\tEnsured product projects 100% complied with Alcatel-Lucent software development process and ISO9001 audit request.  \n5)\tPiloted the Klockwork source code static analysis in Clear-Case environment in IP-DECT product project and reduced 20% bugs in the first product release \n6)\tCoordinated with global architecture team in embedded software design over VxWorks and Wind River Linux operation systems. Worked with global marketing department to design the UI for SIP phone product and reduced 30% product release duration project manager Shanghai Institute of Suzhou Kedacom Technology Co., Ltd. October 2003  \u2013  February 2007  (3 years 5 months) 1)\tProject manager of OS from Feb. 2004 to Feb. 2006. Responsible for software development of OSP (Operation Support Platform) module, Media Control module and Data Switch Module crossing Windows, VxWorks and Linux OS.  \n2)\tProject manager of video codec from Mar. to Oct. 2006. Take charge of software development of H.264 and MPEG-4 codec on Windows, Equator BSP15 and TI DM64x platforms.  \n3)\tAssociate product manager from Nov. 2006 to Feb. 2007. Responsible for product development of new generation Visual-Conference product including feature definition, technical architecture decision, project tracking and team motivation. Piloted the IPD product development process. \n4)\tIntroduced automate unit test in Video Codec and Codec development duration shortened by 30% project manager Shanghai Institute of Suzhou Kedacom Technology Co., Ltd. October 2003  \u2013  February 2007  (3 years 5 months) 1)\tProject manager of OS from Feb. 2004 to Feb. 2006. Responsible for software development of OSP (Operation Support Platform) module, Media Control module and Data Switch Module crossing Windows, VxWorks and Linux OS.  \n2)\tProject manager of video codec from Mar. to Oct. 2006. Take charge of software development of H.264 and MPEG-4 codec on Windows, Equator BSP15 and TI DM64x platforms.  \n3)\tAssociate product manager from Nov. 2006 to Feb. 2007. Responsible for product development of new generation Visual-Conference product including feature definition, technical architecture decision, project tracking and team motivation. Piloted the IPD product development process. \n4)\tIntroduced automate unit test in Video Codec and Codec development duration shortened by 30% Senior Software Engineer Vision-x (ShangHai) INC March 2002  \u2013  September 2003  (1 year 7 months) 1)\tIn charge of the software development of CTI (Computer Telephony Integration) Server, Central Control Server (Support Avaya TServer, Alcatel, Siemens, Ericson SWITCH, Genesys and Nexus Middle Ware), PBX Simulator and Route Server. \n2)\tExpert in ASAI and CSTA protocol and the Server & Client technology in CTI Senior Software Engineer Vision-x (ShangHai) INC March 2002  \u2013  September 2003  (1 year 7 months) 1)\tIn charge of the software development of CTI (Computer Telephony Integration) Server, Central Control Server (Support Avaya TServer, Alcatel, Siemens, Ericson SWITCH, Genesys and Nexus Middle Ware), PBX Simulator and Route Server. \n2)\tExpert in ASAI and CSTA protocol and the Server & Client technology in CTI Software Engineer Access Network Dept. of ZTE March 2001  \u2013  February 2002  (1 year) 1)\tTook part in the software development of Center Control Module in Access Network Project \n2)\tResponsible for the software development of the center-control board, test board and user board in center control module and the supervisor system of power & environment Software Engineer Access Network Dept. of ZTE March 2001  \u2013  February 2002  (1 year) 1)\tTook part in the software development of Center Control Module in Access Network Project \n2)\tResponsible for the software development of the center-control board, test board and user board in center control module and the supervisor system of power & environment Languages English English English Skills VoIP IP Software Development Testing Networking Integration Project Management Switches Strategy Operating Systems Program Management Management Linux Budgets Microsoft Office Suite... International Branch... Budgeting Product IPD and Agile... Team Building &... Innovation Cost Control & Reduction Product Management Telecommunications Data Center Cross-functional Team... Certified Scrum Master See 11+ \u00a0 \u00a0 See less Skills  VoIP IP Software Development Testing Networking Integration Project Management Switches Strategy Operating Systems Program Management Management Linux Budgets Microsoft Office Suite... International Branch... Budgeting Product IPD and Agile... Team Building &... Innovation Cost Control & Reduction Product Management Telecommunications Data Center Cross-functional Team... Certified Scrum Master See 11+ \u00a0 \u00a0 See less VoIP IP Software Development Testing Networking Integration Project Management Switches Strategy Operating Systems Program Management Management Linux Budgets Microsoft Office Suite... International Branch... Budgeting Product IPD and Agile... Team Building &... Innovation Cost Control & Reduction Product Management Telecommunications Data Center Cross-functional Team... Certified Scrum Master See 11+ \u00a0 \u00a0 See less VoIP IP Software Development Testing Networking Integration Project Management Switches Strategy Operating Systems Program Management Management Linux Budgets Microsoft Office Suite... International Branch... Budgeting Product IPD and Agile... Team Building &... Innovation Cost Control & Reduction Product Management Telecommunications Data Center Cross-functional Team... Certified Scrum Master See 11+ \u00a0 \u00a0 See less Education New York Institute of Technology and Jiangxi University of Finance and Economics Master of Business Administration (MBA),  Business Administration 2011  \u2013 2013 MBA education Activities and Societies:\u00a0 Enterprise and HR group Beijing University of Areocentric & Astronautic Bachelor and Master of Manufacturing and Auto Control Engineering,  Automation Engineer Technology/Technician , Master of Engineering; and Bachelor of Engineering 1994  \u2013 2001 New York Institute of Technology and Jiangxi University of Finance and Economics Master of Business Administration (MBA),  Business Administration 2011  \u2013 2013 MBA education Activities and Societies:\u00a0 Enterprise and HR group New York Institute of Technology and Jiangxi University of Finance and Economics Master of Business Administration (MBA),  Business Administration 2011  \u2013 2013 MBA education Activities and Societies:\u00a0 Enterprise and HR group New York Institute of Technology and Jiangxi University of Finance and Economics Master of Business Administration (MBA),  Business Administration 2011  \u2013 2013 MBA education Activities and Societies:\u00a0 Enterprise and HR group Beijing University of Areocentric & Astronautic Bachelor and Master of Manufacturing and Auto Control Engineering,  Automation Engineer Technology/Technician , Master of Engineering; and Bachelor of Engineering 1994  \u2013 2001 Beijing University of Areocentric & Astronautic Bachelor and Master of Manufacturing and Auto Control Engineering,  Automation Engineer Technology/Technician , Master of Engineering; and Bachelor of Engineering 1994  \u2013 2001 Beijing University of Areocentric & Astronautic Bachelor and Master of Manufacturing and Auto Control Engineering,  Automation Engineer Technology/Technician , Master of Engineering; and Bachelor of Engineering 1994  \u2013 2001 ", "Experience Process Integration Engineer and Manager Intel Corporation December 2004  \u2013 Present (10 years 9 months) D1D Ramp Responsible for Product Performance transistor and front end process targeting and process control for 65nm, 45nm, 32nm, 22nm technologies. Current work is focused on the front end process control for 14nm technology which is in development.  \n \nFor the 32nm, 22nm, and current 14nm technologies, group leadership and supervision responsibilities for an engineering staff ranging from 7 to 14 persons. Process Integration Manager Intel Corporation January 2002  \u2013  December 2004  (3 years) Fab15 Responsible for process integration and development of ferroelectric polymer memory technology. Key areas of ownership were developing an engineering sample-worthy process that was integrated with external supplier provided CMOS logic wafers. In the course of this work, ten United States Patents in the field of ferroelectric poly memory processing were granted. Process Integration Engineer Intel Corporation January 1996  \u2013  January 2002  (6 years 1 month) Fab 15 Front End Process Integration engineer responsible for sustaining and improvement of 350nm logic process technology. Additionally, transferred, ramped, and improved 250nm and 180nm NOR Flash process technologies Etch Engineer Intel July 1991  \u2013  January 1996  (4 years 7 months) Fab 4 Owned sustaining and process improvement for wet and dry etch modules on 1 micron through 2.5 micron technologies. A specific highlight of this work was development and implementation through high volume manufacturing of an ODS (Ozone Depleting Substance)-free metal etch process. Process Integration Engineer and Manager Intel Corporation December 2004  \u2013 Present (10 years 9 months) D1D Ramp Responsible for Product Performance transistor and front end process targeting and process control for 65nm, 45nm, 32nm, 22nm technologies. Current work is focused on the front end process control for 14nm technology which is in development.  \n \nFor the 32nm, 22nm, and current 14nm technologies, group leadership and supervision responsibilities for an engineering staff ranging from 7 to 14 persons. Process Integration Engineer and Manager Intel Corporation December 2004  \u2013 Present (10 years 9 months) D1D Ramp Responsible for Product Performance transistor and front end process targeting and process control for 65nm, 45nm, 32nm, 22nm technologies. Current work is focused on the front end process control for 14nm technology which is in development.  \n \nFor the 32nm, 22nm, and current 14nm technologies, group leadership and supervision responsibilities for an engineering staff ranging from 7 to 14 persons. Process Integration Manager Intel Corporation January 2002  \u2013  December 2004  (3 years) Fab15 Responsible for process integration and development of ferroelectric polymer memory technology. Key areas of ownership were developing an engineering sample-worthy process that was integrated with external supplier provided CMOS logic wafers. In the course of this work, ten United States Patents in the field of ferroelectric poly memory processing were granted. Process Integration Manager Intel Corporation January 2002  \u2013  December 2004  (3 years) Fab15 Responsible for process integration and development of ferroelectric polymer memory technology. Key areas of ownership were developing an engineering sample-worthy process that was integrated with external supplier provided CMOS logic wafers. In the course of this work, ten United States Patents in the field of ferroelectric poly memory processing were granted. Process Integration Engineer Intel Corporation January 1996  \u2013  January 2002  (6 years 1 month) Fab 15 Front End Process Integration engineer responsible for sustaining and improvement of 350nm logic process technology. Additionally, transferred, ramped, and improved 250nm and 180nm NOR Flash process technologies Process Integration Engineer Intel Corporation January 1996  \u2013  January 2002  (6 years 1 month) Fab 15 Front End Process Integration engineer responsible for sustaining and improvement of 350nm logic process technology. Additionally, transferred, ramped, and improved 250nm and 180nm NOR Flash process technologies Etch Engineer Intel July 1991  \u2013  January 1996  (4 years 7 months) Fab 4 Owned sustaining and process improvement for wet and dry etch modules on 1 micron through 2.5 micron technologies. A specific highlight of this work was development and implementation through high volume manufacturing of an ODS (Ozone Depleting Substance)-free metal etch process. Etch Engineer Intel July 1991  \u2013  January 1996  (4 years 7 months) Fab 4 Owned sustaining and process improvement for wet and dry etch modules on 1 micron through 2.5 micron technologies. A specific highlight of this work was development and implementation through high volume manufacturing of an ODS (Ozone Depleting Substance)-free metal etch process. Skills Data Analysis Data Mining Technical Trend Analysis JMP Process Change Control Ne Semiconductor... Semiconductor Device Semiconductors Design of Experiments IC Silicon Failure Analysis Manufacturing SPC Semiconductor Industry Materials Science Thin Films Characterization CMOS Process Integration See 6+ \u00a0 \u00a0 See less Skills  Data Analysis Data Mining Technical Trend Analysis JMP Process Change Control Ne Semiconductor... Semiconductor Device Semiconductors Design of Experiments IC Silicon Failure Analysis Manufacturing SPC Semiconductor Industry Materials Science Thin Films Characterization CMOS Process Integration See 6+ \u00a0 \u00a0 See less Data Analysis Data Mining Technical Trend Analysis JMP Process Change Control Ne Semiconductor... Semiconductor Device Semiconductors Design of Experiments IC Silicon Failure Analysis Manufacturing SPC Semiconductor Industry Materials Science Thin Films Characterization CMOS Process Integration See 6+ \u00a0 \u00a0 See less Data Analysis Data Mining Technical Trend Analysis JMP Process Change Control Ne Semiconductor... Semiconductor Device Semiconductors Design of Experiments IC Silicon Failure Analysis Manufacturing SPC Semiconductor Industry Materials Science Thin Films Characterization CMOS Process Integration See 6+ \u00a0 \u00a0 See less Education Oregon Graduate Institute, now OHSU Masters,  Electrical Engineering 1993  \u2013 1996 University of Illinois at Urbana-Champaign Bachelor of Science,  Materials Science 1987  \u2013 1991 Oregon Graduate Institute, now OHSU Masters,  Electrical Engineering 1993  \u2013 1996 Oregon Graduate Institute, now OHSU Masters,  Electrical Engineering 1993  \u2013 1996 Oregon Graduate Institute, now OHSU Masters,  Electrical Engineering 1993  \u2013 1996 University of Illinois at Urbana-Champaign Bachelor of Science,  Materials Science 1987  \u2013 1991 University of Illinois at Urbana-Champaign Bachelor of Science,  Materials Science 1987  \u2013 1991 University of Illinois at Urbana-Champaign Bachelor of Science,  Materials Science 1987  \u2013 1991 ", "Skills SoC ASIC Debugging Network Processors Semiconductors Embedded Systems ARM FPGA Firmware PCIe IC C Skills  SoC ASIC Debugging Network Processors Semiconductors Embedded Systems ARM FPGA Firmware PCIe IC C SoC ASIC Debugging Network Processors Semiconductors Embedded Systems ARM FPGA Firmware PCIe IC C SoC ASIC Debugging Network Processors Semiconductors Embedded Systems ARM FPGA Firmware PCIe IC C ", "Experience Manufacturing Manager St. Jude Medical August 2014  \u2013 Present (1 year 1 month) New Technology Integration Manager Intel Corporation January 2013  \u2013  January 2015  (2 years 1 month) costa rica Responsable to introduce, integrate and prepare the manufacturing processes and systems for new products and Technologies. Lead factory engineering teams and the respective Division/Development groups to certify and ramp the new technologies. Process Engineer Manager Intel Corporation April 2010  \u2013  December 2012  (2 years 9 months) costa rica Responsible of managing Intel Costa Rica factory module constraint. In this position owns managing the module team, integrating different support groups like manufacturing and technical supervisors, industrial engineering, automation, product engineering, quality and yield engineering, plus leading 15+ process engineers as direct reports. In this position owns managing the strategic and tactical objectives of the module, resource allocation, budget, module capacity, new equipment installations, new products introduction, continues improvement projects, spares, etc. New Product Introduction Manager Intel Corporation January 2009  \u2013  April 2010  (1 year 4 months) costa rica In charge to integrate all the manufacturing processes for new products at \u201cTest\u201d modules, including Burn-In, Class Test, PPV and Finish operations of the factory. Lead a group of senior engineers, managing the lines readiness, schedules and critical milestones, as well all the engineering and technical resources in charge in certifying the factory. As part of the roles, own being the single point of contact with the Development and Division sites, to ensure the new products and processes comes with all the manufacturing standards to work under High Volume Manufacturing environment. Process Engineer Manager Intel Corporation January 2008  \u2013  January 2009  (1 year 1 month) costa rica Responsible to manage an engineering team for Chipset platform for Class Test Module. During this period, owned managing the team transition as part of an overall Intel factory merge of two manufacturing operations; CPU and Chipsets. Responsible for being an agent of the change and leader to make the merging strategy a success. Process Engineer Manager Intel Corporation January 2006  \u2013  January 2008  (2 years 1 month) costa rica Responsible to lead an engineering team in charge of technologies qualification and installation, as well as sustaining and continuous improvement of Testing processes for Intel microprocessors Desktops and Servers. Experience in leading technical projects in the Virtual Factory, capacity assessments, structured problem solving, Failure Mode and Equipment Analysis, Design of Experiments and Process Control Systems. Own the module team structure, leading the module overall performance, strategic objectives, critical success indicators, defining technical and operators resources requirements and training, tracking model output performance. Integrate four shift manufacturing supervisors, working with them setting daily and weekly priorities to meet factory commits. Coached and mentored the engineering team, performance management and following engineering development and career plans. Development Engineer Intel Corporation January 2005  \u2013  January 2006  (1 year 1 month) chandler, arizona Responsible of new Burn In equipment development called LCBI for 6 factories around the world. As part of the Virtual factory team, owned the equipment Availability, Reliability and Maintainability studies to detect early module failures. Own the machine availability improvement roadmap and preventive Maintenance program definition. In this position, lead an intact team of engineers from 6 factories plus machine supplier team to prepared the install and qualification readiness activities for the first 2 sites (Malaysia and Costa Rica). Process Engineer Intel Corporation January 2000  \u2013  January 2005  (5 years 1 month) costa rica As a Process Engineer, owned the Burn-In module where electrical and temperature stress are apply to the microprocessors to detect infant mortality defects. Responsible of installing and qualifying more than 80 ovens according to the industry standard of safety and quality assurance methods. In charge of preparing the complete module readiness for new product introductions like operational and maintenance specifications, spares, technical training, module run rates scorecards, manufacturing systems and collaterals. Own the module sustaining activities given manufacturing technical support on training operators/technicians, provide documentation procedures and looking for continues improvements on safety, yield and module run rates. Tracking equipment/product yields and quality indicators. Data collection including statistic and failure analysis. Co-developed equipment upgrades working together with STD (Sort-Test Development in Arizona and Oregon) to improved ovens thermal and power dissipation performance to adapt the technology to Intel new microprocesors. Manufacturing Manager St. Jude Medical August 2014  \u2013 Present (1 year 1 month) Manufacturing Manager St. Jude Medical August 2014  \u2013 Present (1 year 1 month) New Technology Integration Manager Intel Corporation January 2013  \u2013  January 2015  (2 years 1 month) costa rica Responsable to introduce, integrate and prepare the manufacturing processes and systems for new products and Technologies. Lead factory engineering teams and the respective Division/Development groups to certify and ramp the new technologies. New Technology Integration Manager Intel Corporation January 2013  \u2013  January 2015  (2 years 1 month) costa rica Responsable to introduce, integrate and prepare the manufacturing processes and systems for new products and Technologies. Lead factory engineering teams and the respective Division/Development groups to certify and ramp the new technologies. Process Engineer Manager Intel Corporation April 2010  \u2013  December 2012  (2 years 9 months) costa rica Responsible of managing Intel Costa Rica factory module constraint. In this position owns managing the module team, integrating different support groups like manufacturing and technical supervisors, industrial engineering, automation, product engineering, quality and yield engineering, plus leading 15+ process engineers as direct reports. In this position owns managing the strategic and tactical objectives of the module, resource allocation, budget, module capacity, new equipment installations, new products introduction, continues improvement projects, spares, etc. Process Engineer Manager Intel Corporation April 2010  \u2013  December 2012  (2 years 9 months) costa rica Responsible of managing Intel Costa Rica factory module constraint. In this position owns managing the module team, integrating different support groups like manufacturing and technical supervisors, industrial engineering, automation, product engineering, quality and yield engineering, plus leading 15+ process engineers as direct reports. In this position owns managing the strategic and tactical objectives of the module, resource allocation, budget, module capacity, new equipment installations, new products introduction, continues improvement projects, spares, etc. New Product Introduction Manager Intel Corporation January 2009  \u2013  April 2010  (1 year 4 months) costa rica In charge to integrate all the manufacturing processes for new products at \u201cTest\u201d modules, including Burn-In, Class Test, PPV and Finish operations of the factory. Lead a group of senior engineers, managing the lines readiness, schedules and critical milestones, as well all the engineering and technical resources in charge in certifying the factory. As part of the roles, own being the single point of contact with the Development and Division sites, to ensure the new products and processes comes with all the manufacturing standards to work under High Volume Manufacturing environment. New Product Introduction Manager Intel Corporation January 2009  \u2013  April 2010  (1 year 4 months) costa rica In charge to integrate all the manufacturing processes for new products at \u201cTest\u201d modules, including Burn-In, Class Test, PPV and Finish operations of the factory. Lead a group of senior engineers, managing the lines readiness, schedules and critical milestones, as well all the engineering and technical resources in charge in certifying the factory. As part of the roles, own being the single point of contact with the Development and Division sites, to ensure the new products and processes comes with all the manufacturing standards to work under High Volume Manufacturing environment. Process Engineer Manager Intel Corporation January 2008  \u2013  January 2009  (1 year 1 month) costa rica Responsible to manage an engineering team for Chipset platform for Class Test Module. During this period, owned managing the team transition as part of an overall Intel factory merge of two manufacturing operations; CPU and Chipsets. Responsible for being an agent of the change and leader to make the merging strategy a success. Process Engineer Manager Intel Corporation January 2008  \u2013  January 2009  (1 year 1 month) costa rica Responsible to manage an engineering team for Chipset platform for Class Test Module. During this period, owned managing the team transition as part of an overall Intel factory merge of two manufacturing operations; CPU and Chipsets. Responsible for being an agent of the change and leader to make the merging strategy a success. Process Engineer Manager Intel Corporation January 2006  \u2013  January 2008  (2 years 1 month) costa rica Responsible to lead an engineering team in charge of technologies qualification and installation, as well as sustaining and continuous improvement of Testing processes for Intel microprocessors Desktops and Servers. Experience in leading technical projects in the Virtual Factory, capacity assessments, structured problem solving, Failure Mode and Equipment Analysis, Design of Experiments and Process Control Systems. Own the module team structure, leading the module overall performance, strategic objectives, critical success indicators, defining technical and operators resources requirements and training, tracking model output performance. Integrate four shift manufacturing supervisors, working with them setting daily and weekly priorities to meet factory commits. Coached and mentored the engineering team, performance management and following engineering development and career plans. Process Engineer Manager Intel Corporation January 2006  \u2013  January 2008  (2 years 1 month) costa rica Responsible to lead an engineering team in charge of technologies qualification and installation, as well as sustaining and continuous improvement of Testing processes for Intel microprocessors Desktops and Servers. Experience in leading technical projects in the Virtual Factory, capacity assessments, structured problem solving, Failure Mode and Equipment Analysis, Design of Experiments and Process Control Systems. Own the module team structure, leading the module overall performance, strategic objectives, critical success indicators, defining technical and operators resources requirements and training, tracking model output performance. Integrate four shift manufacturing supervisors, working with them setting daily and weekly priorities to meet factory commits. Coached and mentored the engineering team, performance management and following engineering development and career plans. Development Engineer Intel Corporation January 2005  \u2013  January 2006  (1 year 1 month) chandler, arizona Responsible of new Burn In equipment development called LCBI for 6 factories around the world. As part of the Virtual factory team, owned the equipment Availability, Reliability and Maintainability studies to detect early module failures. Own the machine availability improvement roadmap and preventive Maintenance program definition. In this position, lead an intact team of engineers from 6 factories plus machine supplier team to prepared the install and qualification readiness activities for the first 2 sites (Malaysia and Costa Rica). Development Engineer Intel Corporation January 2005  \u2013  January 2006  (1 year 1 month) chandler, arizona Responsible of new Burn In equipment development called LCBI for 6 factories around the world. As part of the Virtual factory team, owned the equipment Availability, Reliability and Maintainability studies to detect early module failures. Own the machine availability improvement roadmap and preventive Maintenance program definition. In this position, lead an intact team of engineers from 6 factories plus machine supplier team to prepared the install and qualification readiness activities for the first 2 sites (Malaysia and Costa Rica). Process Engineer Intel Corporation January 2000  \u2013  January 2005  (5 years 1 month) costa rica As a Process Engineer, owned the Burn-In module where electrical and temperature stress are apply to the microprocessors to detect infant mortality defects. Responsible of installing and qualifying more than 80 ovens according to the industry standard of safety and quality assurance methods. In charge of preparing the complete module readiness for new product introductions like operational and maintenance specifications, spares, technical training, module run rates scorecards, manufacturing systems and collaterals. Own the module sustaining activities given manufacturing technical support on training operators/technicians, provide documentation procedures and looking for continues improvements on safety, yield and module run rates. Tracking equipment/product yields and quality indicators. Data collection including statistic and failure analysis. Co-developed equipment upgrades working together with STD (Sort-Test Development in Arizona and Oregon) to improved ovens thermal and power dissipation performance to adapt the technology to Intel new microprocesors. Process Engineer Intel Corporation January 2000  \u2013  January 2005  (5 years 1 month) costa rica As a Process Engineer, owned the Burn-In module where electrical and temperature stress are apply to the microprocessors to detect infant mortality defects. Responsible of installing and qualifying more than 80 ovens according to the industry standard of safety and quality assurance methods. In charge of preparing the complete module readiness for new product introductions like operational and maintenance specifications, spares, technical training, module run rates scorecards, manufacturing systems and collaterals. Own the module sustaining activities given manufacturing technical support on training operators/technicians, provide documentation procedures and looking for continues improvements on safety, yield and module run rates. Tracking equipment/product yields and quality indicators. Data collection including statistic and failure analysis. Co-developed equipment upgrades working together with STD (Sort-Test Development in Arizona and Oregon) to improved ovens thermal and power dissipation performance to adapt the technology to Intel new microprocesors. Skills Embedded Systems Semiconductors Labview Engineering Design of Experiments Electronics Electrical Engineering Skills  Embedded Systems Semiconductors Labview Engineering Design of Experiments Electronics Electrical Engineering Embedded Systems Semiconductors Labview Engineering Design of Experiments Electronics Electrical Engineering Embedded Systems Semiconductors Labview Engineering Design of Experiments Electronics Electrical Engineering Education Universidad Latina de Costa Rica Master of Business Administration (MBA) Universidad de Costa Rica Bachelor of Engineering (BEng) Universidad Latina de Costa Rica Master of Business Administration (MBA) Universidad Latina de Costa Rica Master of Business Administration (MBA) Universidad Latina de Costa Rica Master of Business Administration (MBA) Universidad de Costa Rica Bachelor of Engineering (BEng) Universidad de Costa Rica Bachelor of Engineering (BEng) Universidad de Costa Rica Bachelor of Engineering (BEng) ", "Experience Engineer Manager Intel Corporation May 2012  \u2013 Present (3 years 4 months) Senior Software Engineer Intel July 2005  \u2013  May 2012  (6 years 11 months) Engineer Manager Intel Corporation May 2012  \u2013 Present (3 years 4 months) Engineer Manager Intel Corporation May 2012  \u2013 Present (3 years 4 months) Senior Software Engineer Intel July 2005  \u2013  May 2012  (6 years 11 months) Senior Software Engineer Intel July 2005  \u2013  May 2012  (6 years 11 months) Skills Software Engineering Embedded Software C C++ Software Development Linux Object Oriented Design Agile Methodologies Software Design Java Skills  Software Engineering Embedded Software C C++ Software Development Linux Object Oriented Design Agile Methodologies Software Design Java Software Engineering Embedded Software C C++ Software Development Linux Object Oriented Design Agile Methodologies Software Design Java Software Engineering Embedded Software C C++ Software Development Linux Object Oriented Design Agile Methodologies Software Design Java Education University of Science and Technology of China Doctor of Philosophy (Ph.D.),  Computer Science 1996  \u2013 2005 University of Science and Technology of China Doctor of Philosophy (Ph.D.),  Computer Science 1996  \u2013 2005 University of Science and Technology of China Doctor of Philosophy (Ph.D.),  Computer Science 1996  \u2013 2005 University of Science and Technology of China Doctor of Philosophy (Ph.D.),  Computer Science 1996  \u2013 2005 ", "Experience Front End Design Automation Engineer/Manager Intel Corporation November 2014  \u2013 Present (10 months) Staff/Manager Digital Design Engineer Qualcomm February 2001  \u2013  November 2014  (13 years 10 months) Front End Design Automation Engineer/Manager Intel Corporation November 2014  \u2013 Present (10 months) Front End Design Automation Engineer/Manager Intel Corporation November 2014  \u2013 Present (10 months) Staff/Manager Digital Design Engineer Qualcomm February 2001  \u2013  November 2014  (13 years 10 months) Staff/Manager Digital Design Engineer Qualcomm February 2001  \u2013  November 2014  (13 years 10 months) Languages   Skills Digital Designs Logic Design Hardware Development ASIC Verilog Skills  Digital Designs Logic Design Hardware Development ASIC Verilog Digital Designs Logic Design Hardware Development ASIC Verilog Digital Designs Logic Design Hardware Development ASIC Verilog Education Technion - Israel Institute of Technology Bachelor of Science (BSc),  Electrical , Electronics and Communications Engineering 1997  \u2013 2001 Technion - Israel Institute of Technology Bachelor of Science (BSc),  Electrical , Electronics and Communications Engineering 1997  \u2013 2001 Technion - Israel Institute of Technology Bachelor of Science (BSc),  Electrical , Electronics and Communications Engineering 1997  \u2013 2001 Technion - Israel Institute of Technology Bachelor of Science (BSc),  Electrical , Electronics and Communications Engineering 1997  \u2013 2001 Honors & Awards ", "Languages Spanish Spanish Spanish Skills IC Analog ASIC Engineering Signal Integrity Semiconductors Mixed Signal CMOS Digital Electronics Sensors Circuit Design Silicon SoC Integrated Circuit... Analog Circuit Design VLSI Low-power Design See 2+ \u00a0 \u00a0 See less Skills  IC Analog ASIC Engineering Signal Integrity Semiconductors Mixed Signal CMOS Digital Electronics Sensors Circuit Design Silicon SoC Integrated Circuit... Analog Circuit Design VLSI Low-power Design See 2+ \u00a0 \u00a0 See less IC Analog ASIC Engineering Signal Integrity Semiconductors Mixed Signal CMOS Digital Electronics Sensors Circuit Design Silicon SoC Integrated Circuit... Analog Circuit Design VLSI Low-power Design See 2+ \u00a0 \u00a0 See less IC Analog ASIC Engineering Signal Integrity Semiconductors Mixed Signal CMOS Digital Electronics Sensors Circuit Design Silicon SoC Integrated Circuit... Analog Circuit Design VLSI Low-power Design See 2+ \u00a0 \u00a0 See less "]}