Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Thu Mar 24 16:29:22 2016
| Host             : Lappy running 64-bit major release  (build 9200)
| Command          : report_power -file clk_divider_power_routed.rpt -pb clk_divider_power_summary_routed.pb
| Design           : clk_divider
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.079 |
| Dynamic (W)              | 0.007 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.6  |
| Junction Temperature (C) | 25.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |       98 |       --- |             --- |
|   LUT as Logic |    <0.001 |       28 |     20800 |            0.13 |
|   Register     |    <0.001 |       35 |     41600 |            0.08 |
|   Others       |     0.000 |       35 |       --- |             --- |
| Signals        |    <0.001 |       39 |       --- |             --- |
| I/O            |     0.006 |       12 |       106 |           11.32 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.079 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.011 |       0.001 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes        |                                                                                                                    |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| clk_divider                  |     0.007 |
|   d0                         |    <0.001 |
|   d1                         |    <0.001 |
|   d2                         |    <0.001 |
|   d3                         |    <0.001 |
|   d4                         |    <0.001 |
|   d5                         |    <0.001 |
|   d6                         |    <0.001 |
|   d7                         |    <0.001 |
|   dff_gen_label[10].dff_inst |    <0.001 |
|   dff_gen_label[11].dff_inst |    <0.001 |
|   dff_gen_label[12].dff_inst |    <0.001 |
|   dff_gen_label[13].dff_inst |    <0.001 |
|   dff_gen_label[14].dff_inst |    <0.001 |
|   dff_gen_label[15].dff_inst |    <0.001 |
|   dff_gen_label[16].dff_inst |    <0.001 |
|   dff_gen_label[17].dff_inst |    <0.001 |
|   dff_gen_label[18].dff_inst |    <0.001 |
|   dff_gen_label[19].dff_inst |    <0.001 |
|   dff_gen_label[1].dff_inst  |    <0.001 |
|   dff_gen_label[20].dff_inst |    <0.001 |
|   dff_gen_label[21].dff_inst |    <0.001 |
|   dff_gen_label[22].dff_inst |    <0.001 |
|   dff_gen_label[23].dff_inst |    <0.001 |
|   dff_gen_label[24].dff_inst |    <0.001 |
|   dff_gen_label[25].dff_inst |    <0.001 |
|   dff_gen_label[26].dff_inst |    <0.001 |
|   dff_gen_label[2].dff_inst  |    <0.001 |
|   dff_gen_label[3].dff_inst  |    <0.001 |
|   dff_gen_label[4].dff_inst  |    <0.001 |
|   dff_gen_label[5].dff_inst  |    <0.001 |
|   dff_gen_label[6].dff_inst  |    <0.001 |
|   dff_gen_label[7].dff_inst  |    <0.001 |
|   dff_gen_label[8].dff_inst  |    <0.001 |
|   dff_gen_label[9].dff_inst  |    <0.001 |
|   dff_inst0                  |    <0.001 |
+------------------------------+-----------+


