library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity proj3342 is
	port(
	SW: in std_logic_vector(9 downto 0);
	LEDR: inout std_logic_vector(9 downto 0);
	CLOCK_27: in std_logic);
end proj3342;

architecture arch3342 of proj3342 is
begin
	process(CLOCK_27) 
		variable count: integer range 0 to (2**30)-1 := 0; -- Should be enough
	begin
		if rising_edge(CLOCK_27) then
			count := count + 1;
		end if;
		if count >= 27000000 then
			count := 0;
			LEDR <= not LEDR;
		end if;
	end process;
end architecture arch3342;