// Seed: 887699942
module module_0 (
    input supply0 id_0,
    output wand id_1,
    output tri1 id_2,
    output tri1 id_3,
    input wor id_4,
    output tri0 id_5,
    output wire id_6,
    output wire id_7,
    input wire id_8,
    output tri id_9,
    output tri id_10,
    input wire id_11
);
  logic id_13;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output wand id_4,
    inout tri id_5,
    output tri id_6,
    output logic id_7
);
  always @(posedge -1'b0 or posedge id_3) begin : LABEL_0
    id_7 <= -1;
  end
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_3,
      id_4,
      id_5,
      id_6,
      id_3,
      id_0,
      id_0,
      id_5
  );
endmodule
