
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {pe_inner.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryserial/pe_inner.sv
Opening include file ireg_inner.sv
Opening include file wreg.sv
Opening include file mul_inner.sv
Opening include file acc.sv

Inferred memory devices in process
	in routine ireg_inner line 16 in file
		'ireg_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wreg line 16 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mul_inner line 19 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      o_idx_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   mul_inner/31   |   8    |    1    |      3       |
======================================================

Inferred memory devices in process
	in routine acc line 18 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_inner line 92 in file
		'/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryserial/pe_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 5 designs.
Current design is 'ireg_inner'.
ireg_inner wreg mul_inner acc pe_inner
set current_design pe_inner
pe_inner
link

  Linking design 'pe_inner'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  pe_inner                    /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryserial/pe_inner.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (4 designs)               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryserial/ireg_inner.db, etc

Information: Building the design 'ireg_inner' instantiated from design 'pe_inner' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine ireg_inner_WIDTH8 line 16 in file
		'ireg_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ireg_inner_WIDTH8)
Information: Building the design 'wreg' instantiated from design 'pe_inner' with
	the parameters "WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine wreg_WIDTH8 line 16 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wreg_WIDTH8)
Information: Building the design 'mul_inner' instantiated from design 'pe_inner' with
	the parameters "WIDTH=8,DEPTH=3". (HDL-193)

Inferred memory devices in process
	in routine mul_inner_WIDTH8_DEPTH3 line 19 in file
		'mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      o_idx_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
================================================================
|      block name/line       | Inputs | Outputs | # sel inputs |
================================================================
| mul_inner_WIDTH8_DEPTH3/31 |   8    |    1    |      3       |
================================================================
Presto compilation completed successfully. (mul_inner_WIDTH8_DEPTH3)
Information: Building the design 'acc' instantiated from design 'pe_inner' with
	the parameters "WIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine acc_WIDTH24 line 18 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (acc_WIDTH24)
1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n idx[2] idx[1] idx[0] mac_done en_i clr_i en_w clr_w en_o clr_o ifm[7] ifm[6] ifm[5] ifm[4] ifm[3] ifm[2] ifm[1] ifm[0] wght[7] wght[6] wght[5] wght[4] wght[3] wght[2] wght[1] wght[0] ofm[23] ofm[22] ofm[21] ofm[20] ofm[19] ofm[18] ofm[17] ofm[16] ofm[15] ofm[14] ofm[13] ofm[12] ofm[11] ofm[10] ofm[9] ofm[8] ofm[7] ofm[6] ofm[5] ofm[4] ofm[3] ofm[2] ofm[1] ofm[0]}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{idx[2] idx[1] idx[0] mac_done en_i clr_i en_w clr_w en_o clr_o ifm[7] ifm[6] ifm[5] ifm[4] ifm[3] ifm[2] ifm[1] ifm[0] wght[7] wght[6] wght[5] wght[4] wght[3] wght[2] wght[1] wght[0] ofm[23] ofm[22] ofm[21] ofm[20] ofm[19] ofm[18] ofm[17] ofm[16] ofm[15] ofm[14] ofm[13] ofm[12] ofm[11] ofm[10] ofm[9] ofm[8] ofm[7] ofm[6] ofm[5] ofm[4] ofm[3] ofm[2] ofm[1] ofm[0]}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'pe_inner'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design pe_inner has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc_WIDTH24'
  Processing 'mul_inner_WIDTH8_DEPTH3'
  Processing 'wreg_WIDTH8'
  Processing 'ireg_inner_WIDTH8'
  Processing 'pe_inner'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'acc_WIDTH24_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    1190.7      0.07       0.1       2.4                          
    0:00:04    1190.7      0.07       0.1       2.4                          
    0:00:04    1190.7      0.07       0.1       2.4                          
    0:00:04    1190.7      0.07       0.1       2.4                          
    0:00:04    1190.7      0.07       0.1       2.4                          
    0:00:04    1092.8      0.04       0.0       0.0                          
    0:00:04    1093.6      0.05       0.1       0.0                          
    0:00:04    1096.4      0.01       0.0       0.0                          
    0:00:04    1096.1      0.00       0.0       0.0                          
    0:00:04    1096.1      0.00       0.0       0.0                          
    0:00:04    1096.1      0.00       0.0       0.0                          
    0:00:04    1096.1      0.00       0.0       0.0                          
    0:00:04    1096.1      0.00       0.0       0.0                          
    0:00:04    1096.1      0.00       0.0       0.0                          
    0:00:04    1096.1      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    1096.1      0.00       0.0       0.0                          
    0:00:04    1096.1      0.00       0.0       0.0                          
    0:00:04    1096.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    1096.1      0.00       0.0       0.0                          
    0:00:04    1096.1      0.00       0.0       0.0                          
    0:00:04    1087.7      0.01       0.0       0.0                          
    0:00:04    1087.0      0.01       0.0       0.0                          
    0:00:04    1087.0      0.01       0.0       0.0                          
    0:00:04    1087.0      0.01       0.0       0.0                          
    0:00:04    1087.0      0.01       0.0       0.0                          
    0:00:04    1087.0      0.00       0.0       0.0                          
    0:00:04    1087.0      0.00       0.0       0.0                          
    0:00:04    1087.0      0.00       0.0       0.0                          
    0:00:04    1087.0      0.00       0.0       0.0                          
    0:00:04    1087.0      0.00       0.0       0.0                          
    0:00:04    1087.0      0.00       0.0       0.0                          
    0:00:04    1087.0      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Mar 23 16:28:21 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Unconnected ports (LINT-28)                                     2

Cells                                                               4
    Connected to power or ground (LINT-32)                          3
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'acc_WIDTH24_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'pe_inner', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'en' is connected to logic 1. 
Warning: In design 'pe_inner', a pin on submodule 'U_mul_inner' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'clr' is connected to logic 0. 
Warning: In design 'acc_WIDTH24', a pin on submodule 'add_26' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'pe_inner', the same net is connected to more than one pin on submodule 'U_acc'. (LINT-33)
   Net 'n1' is connected to pins 'prod[23]', 'prod[22]'', 'prod[21]', 'prod[20]', 'prod[19]', 'prod[18]', 'prod[17]', 'prod[16]', 'prod[15]'.
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design pe_inner has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'pe_inner'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:05    1226.2      0.54       1.9       0.0                                0.00  
    0:00:05    1214.3      0.53       1.8       0.0                                0.00  
    0:00:05    1214.3      0.53       1.8       0.0                                0.00  
    0:00:05    1214.3      0.53       1.8       0.0                                0.00  
    0:00:05    1214.3      0.53       1.8       0.0                                0.00  
    0:00:05    1019.1      0.55       1.6       0.0                                0.00  
    0:00:05    1024.5      0.51       1.4       0.0                                0.00  
    0:00:05    1027.8      0.48       1.2       0.0                                0.00  
    0:00:05    1056.0      0.43       1.0       0.0                                0.00  
    0:00:05    1049.4      0.38       0.9       0.0                                0.00  
    0:00:06    1047.3      0.36       0.9       0.0                                0.00  
    0:00:06    1048.3      0.36       0.9       0.0                                0.00  
    0:00:06    1060.8      0.34       0.8       0.0                                0.00  
    0:00:06    1059.8      0.33       1.1       0.0                                0.00  
    0:00:06    1067.9      0.33       0.7       0.0                                0.00  
    0:00:06    1067.9      0.32       0.7       0.0                                0.00  
    0:00:06    1067.9      0.32       0.7       0.0                                0.00  
    0:00:06    1067.9      0.32       0.7       0.0                                0.00  
    0:00:06    1068.7      0.32       0.7       0.0                                0.00  
    0:00:06    1068.7      0.32       0.7       0.0                                0.00  
    0:00:06    1068.7      0.32       0.7       0.0                                0.00  
    0:00:06    1068.7      0.32       0.7       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:06    1068.7      0.32       0.7       0.0                                0.00  
    0:00:06    1080.6      0.29       0.6       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:06    1113.2      0.28       0.5       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:06    1113.2      0.28       0.5       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:06    1134.2      0.26       0.5       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:06    1143.9      0.25       0.4       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:06    1153.3      0.25       0.4       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:06    1163.0      0.24       0.4       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:06    1162.7      0.24       0.4       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:06    1165.8      0.24       0.6       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:06    1170.3      0.24       0.5       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:07    1219.9      0.16       0.4       0.0                                0.00  
    0:00:07    1219.4      0.15       0.3       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:07    1200.1      0.15       0.3       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:07    1205.2      0.12       0.3       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:07    1207.4      0.11       0.2       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:07    1208.7      0.08       0.1       0.0                                0.00  
    0:00:07    1208.2      0.08       0.1       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:07    1220.1      0.07       0.1       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:07    1225.0      0.06       0.1       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:08    1230.1      0.05       0.1       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:08    1269.2      0.03       0.1       0.0                                0.00  
    0:00:08    1270.2      0.02       0.1       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:08    1276.6      0.02       0.1       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:08    1274.3      0.01       0.0       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:09    1272.2      0.00       0.0       0.0                                0.00  
    0:00:10    1317.5      0.00       0.0       0.0                                0.00  
    0:00:10    1317.5      0.00       0.0       0.0                                0.00  
    0:00:10    1270.0      0.00       0.0       0.0                                0.00  


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10    1270.0      0.00       0.0       0.0                                0.00  
    0:00:10    1275.8      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10    1275.8      0.00       0.0       0.0                                0.00  
    0:00:10    1275.8      0.00       0.0       0.0                                0.00  
    0:00:10    1197.5      0.00       0.0       0.0                                0.00  
    0:00:10    1191.4      0.00       0.0       0.0                                0.00  
    0:00:10    1188.9      0.00       0.0       0.0                                0.00  
    0:00:10    1188.9      0.00       0.0       0.0                                0.00  
    0:00:10    1188.9      0.00       0.0       0.0                                0.00  
    0:00:10    1188.9      0.00       0.0       0.0                                0.00  
    0:00:10    1190.2      0.00       0.0       0.0                                0.00  
    0:00:10    1144.4      0.00       0.0       0.0                                0.00  
    0:00:10    1134.0      0.00       0.0       0.0                                0.00  
    0:00:10    1133.0      0.00       0.0       0.0                                0.00  
    0:00:10    1133.0      0.00       0.0       0.0                                0.00  
    0:00:10    1133.0      0.00       0.0       0.0                                0.00  
    0:00:10    1133.0      0.00       0.0       0.0                                0.00  
    0:00:10    1133.0      0.00       0.0       0.0                                0.00  
    0:00:10    1133.0      0.00       0.0       0.0                                0.00  
    0:00:10    1133.0      0.00       0.0       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > pe_inner_area.txt
report_power > pe_inner_power.txt
report_timing -delay min > pe_inner_min_delay.txt
report_timing -delay max > pe_inner_max_delay.txt
#### write out final netlist ######
write -format verilog pe_inner -output pe_inner.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/8bit/binaryserial/pe_inner.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exit
Memory usage for this session 142 Mbytes.
Memory usage for this session including child processes 142 Mbytes.
CPU usage for this session 10 seconds ( 0.00 hours ).
Elapsed time for this session 12 seconds ( 0.00 hours ).

Thank you...
