[{"page": 1, "quote": "Results from the DSC controller chip show that our approach is more effective than others that use non-session-based test scheduling."}, {"page": 1, "quote": "All the tens of embedded memories are tested by the built-in self-test (BIST) circuits generated by our memory BIST compiler."}, {"page": 1, "quote": "Test results justify that short test integration cost, short test time, and small area overhead can be achieved."}, {"page": 1, "quote": "the coexistence of scan test and functional test for logic cores."}, {"page": 2, "quote": "The USB core has 4 clock domains, 3 reset signals, 1 scan enable (SE) signal, and 6 test signals."}, {"page": 2, "quote": "The area of the WBR cell is equivalent to 26 two-input NAND gates."}]