In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell CLK_GATE_U0/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 341 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         CLK_GATE_U0/U0_TLATNCAX12M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 340 cells are valid scan cells
         RST_SYNC_U0/sync_rst_reg_reg[0]
         RST_SYNC_U0/sync_rst_reg_reg[1]
         DATA_SYNC_U0/pulse_gen_reg_reg
         DATA_SYNC_U0/sync_enable_reg_reg[1]
         DATA_SYNC_U0/sync_bus_reg[7]
         DATA_SYNC_U0/sync_bus_reg[4]
         DATA_SYNC_U0/sync_bus_reg[6]
         DATA_SYNC_U0/sync_bus_reg[5]
         DATA_SYNC_U0/sync_bus_reg[3]
         DATA_SYNC_U0/sync_bus_reg[2]
         DATA_SYNC_U0/sync_bus_reg[1]
         DATA_SYNC_U0/sync_bus_reg[0]
         DATA_SYNC_U0/enable_pulse_reg
         DATA_SYNC_U0/sync_enable_reg_reg[0]
         PULSE_GEN_U0/rcv_flop_reg
         PULSE_GEN_U0/pls_flop_reg
         Clk_Div_U0/div_clk_reg
         Clk_Div_U0/counter_reg[6]
         Clk_Div_U0/counter_reg[0]
         Clk_Div_U0/counter_reg[3]
         Clk_Div_U0/counter_reg[4]
         Clk_Div_U0/counter_reg[5]
         Clk_Div_U0/counter_reg[1]
         Clk_Div_U0/counter_reg[2]
         Clk_Div_U1/div_clk_reg
         Clk_Div_U1/counter_reg[6]
         Clk_Div_U1/counter_reg[0]
         Clk_Div_U1/counter_reg[3]
         Clk_Div_U1/counter_reg[4]
         Clk_Div_U1/counter_reg[5]
         Clk_Div_U1/counter_reg[1]
         Clk_Div_U1/counter_reg[2]
         SYS_CTRL_U0/cs_reg[2]
         SYS_CTRL_U0/RegFile_Address_seq_reg[3]
         SYS_CTRL_U0/RegFile_Address_seq_reg[2]
         SYS_CTRL_U0/RegFile_Address_seq_reg[1]
         SYS_CTRL_U0/cs_reg[1]
         SYS_CTRL_U0/cs_reg[3]
         SYS_CTRL_U0/cs_reg[0]
         SYS_CTRL_U0/RegFile_Address_seq_reg[0]
         RegFile_U0/regArr_reg[13][7]
         RegFile_U0/regArr_reg[13][6]
         RegFile_U0/regArr_reg[13][5]
         RegFile_U0/regArr_reg[13][4]
         RegFile_U0/regArr_reg[13][3]
         RegFile_U0/regArr_reg[13][2]
         RegFile_U0/regArr_reg[13][1]
         RegFile_U0/regArr_reg[13][0]
         RegFile_U0/regArr_reg[9][7]
         RegFile_U0/regArr_reg[9][6]
         RegFile_U0/regArr_reg[9][5]
         RegFile_U0/regArr_reg[9][4]
         RegFile_U0/regArr_reg[9][3]
         RegFile_U0/regArr_reg[9][2]
         RegFile_U0/regArr_reg[9][1]
         RegFile_U0/regArr_reg[9][0]
         RegFile_U0/regArr_reg[5][7]
         RegFile_U0/regArr_reg[5][6]
         RegFile_U0/regArr_reg[5][5]
         RegFile_U0/regArr_reg[5][4]
         RegFile_U0/regArr_reg[5][3]
         RegFile_U0/regArr_reg[5][2]
         RegFile_U0/regArr_reg[5][1]
         RegFile_U0/regArr_reg[5][0]
         RegFile_U0/regArr_reg[15][7]
         RegFile_U0/regArr_reg[15][6]
         RegFile_U0/regArr_reg[15][5]
         RegFile_U0/regArr_reg[15][4]
         RegFile_U0/regArr_reg[15][3]
         RegFile_U0/regArr_reg[15][2]
         RegFile_U0/regArr_reg[15][1]
         RegFile_U0/regArr_reg[15][0]
         RegFile_U0/regArr_reg[11][7]
         RegFile_U0/regArr_reg[11][6]
         RegFile_U0/regArr_reg[11][5]
         RegFile_U0/regArr_reg[11][4]
         RegFile_U0/regArr_reg[11][3]
         RegFile_U0/regArr_reg[11][2]
         RegFile_U0/regArr_reg[11][1]
         RegFile_U0/regArr_reg[11][0]
         RegFile_U0/regArr_reg[7][7]
         RegFile_U0/regArr_reg[7][6]
         RegFile_U0/regArr_reg[7][5]
         RegFile_U0/regArr_reg[7][4]
         RegFile_U0/regArr_reg[7][3]
         RegFile_U0/regArr_reg[7][2]
         RegFile_U0/regArr_reg[7][1]
         RegFile_U0/regArr_reg[7][0]
         RegFile_U0/regArr_reg[14][7]
         RegFile_U0/regArr_reg[14][6]
         RegFile_U0/regArr_reg[14][5]
         RegFile_U0/regArr_reg[14][4]
         RegFile_U0/regArr_reg[14][3]
         RegFile_U0/regArr_reg[14][2]
         RegFile_U0/regArr_reg[14][1]
         RegFile_U0/regArr_reg[14][0]
         RegFile_U0/regArr_reg[10][7]
         RegFile_U0/regArr_reg[10][6]
         RegFile_U0/regArr_reg[10][5]
         RegFile_U0/regArr_reg[10][4]
         RegFile_U0/regArr_reg[10][3]
         RegFile_U0/regArr_reg[10][2]
         RegFile_U0/regArr_reg[10][1]
         RegFile_U0/regArr_reg[10][0]
         RegFile_U0/regArr_reg[6][7]
         RegFile_U0/regArr_reg[6][6]
         RegFile_U0/regArr_reg[6][5]
         RegFile_U0/regArr_reg[6][4]
         RegFile_U0/regArr_reg[6][3]
         RegFile_U0/regArr_reg[6][2]
         RegFile_U0/regArr_reg[6][1]
         RegFile_U0/regArr_reg[6][0]
         RegFile_U0/regArr_reg[12][7]
         RegFile_U0/regArr_reg[12][6]
         RegFile_U0/regArr_reg[12][5]
         RegFile_U0/regArr_reg[12][4]
         RegFile_U0/regArr_reg[12][3]
         RegFile_U0/regArr_reg[12][2]
         RegFile_U0/regArr_reg[12][1]
         RegFile_U0/regArr_reg[12][0]
         RegFile_U0/regArr_reg[8][7]
         RegFile_U0/regArr_reg[8][6]
         RegFile_U0/regArr_reg[8][5]
         RegFile_U0/regArr_reg[8][4]
         RegFile_U0/regArr_reg[8][3]
         RegFile_U0/regArr_reg[8][2]
         RegFile_U0/regArr_reg[8][1]
         RegFile_U0/regArr_reg[8][0]
         RegFile_U0/regArr_reg[4][7]
         RegFile_U0/regArr_reg[4][6]
         RegFile_U0/regArr_reg[4][5]
         RegFile_U0/regArr_reg[4][4]
         RegFile_U0/regArr_reg[4][3]
         RegFile_U0/regArr_reg[4][2]
         RegFile_U0/regArr_reg[4][1]
         RegFile_U0/regArr_reg[4][0]
         RegFile_U0/regArr_reg[3][0]
         RegFile_U0/RdData_reg[7]
         RegFile_U0/RdData_reg[6]
         RegFile_U0/RdData_reg[5]
         RegFile_U0/RdData_reg[4]
         RegFile_U0/RdData_reg[3]
         RegFile_U0/RdData_reg[2]
         RegFile_U0/RdData_reg[1]
         RegFile_U0/RdData_reg[0]
         RegFile_U0/regArr_reg[1][6]
         RegFile_U0/regArr_reg[0][7]
         RegFile_U0/regArr_reg[0][6]
         RegFile_U0/regArr_reg[0][5]
         RegFile_U0/regArr_reg[0][4]
         RegFile_U0/regArr_reg[0][3]
         RegFile_U0/regArr_reg[0][2]
         RegFile_U0/regArr_reg[0][1]
         RegFile_U0/regArr_reg[0][0]
         RegFile_U0/regArr_reg[1][1]
         RegFile_U0/regArr_reg[1][5]
         RegFile_U0/regArr_reg[1][4]
         RegFile_U0/regArr_reg[1][7]
         RegFile_U0/regArr_reg[1][3]
         RegFile_U0/regArr_reg[1][2]
         RegFile_U0/regArr_reg[1][0]
         RegFile_U0/RdData_VLD_reg
         RegFile_U0/regArr_reg[3][6]
         RegFile_U0/regArr_reg[3][7]
         RegFile_U0/regArr_reg[3][5]
         RegFile_U0/regArr_reg[2][1]
         RegFile_U0/regArr_reg[2][0]
         RegFile_U0/regArr_reg[3][4]
         RegFile_U0/regArr_reg[3][2]
         RegFile_U0/regArr_reg[3][3]
         RegFile_U0/regArr_reg[3][1]
         RegFile_U0/regArr_reg[2][4]
         RegFile_U0/regArr_reg[2][3]
         RegFile_U0/regArr_reg[2][5]
         RegFile_U0/regArr_reg[2][6]
         RegFile_U0/regArr_reg[2][2]
         RegFile_U0/regArr_reg[2][7]
         ALU_U0/ALU_OUT_reg[15]
         ALU_U0/ALU_OUT_reg[14]
         ALU_U0/ALU_OUT_reg[13]
         ALU_U0/ALU_OUT_reg[12]
         ALU_U0/ALU_OUT_reg[11]
         ALU_U0/ALU_OUT_reg[10]
         ALU_U0/ALU_OUT_reg[9]
         ALU_U0/ALU_OUT_reg[8]
         ALU_U0/ALU_OUT_reg[7]
         ALU_U0/ALU_OUT_reg[6]
         ALU_U0/ALU_OUT_reg[5]
         ALU_U0/ALU_OUT_reg[4]
         ALU_U0/ALU_OUT_reg[3]
         ALU_U0/ALU_OUT_reg[2]
         ALU_U0/ALU_OUT_reg[1]
         ALU_U0/ALU_OUT_reg[0]
         ALU_U0/OUT_VALID_reg
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[5][7]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[5][6]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[5][5]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[5][4]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[5][3]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[5][2]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[5][1]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[5][0]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[1][7]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[1][6]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[1][5]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[1][4]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[1][3]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[1][2]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[1][1]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[1][0]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[7][7]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[7][6]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[7][5]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[7][4]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[7][3]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[7][2]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[7][1]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[7][0]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[3][7]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[3][6]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[3][5]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[3][4]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[3][3]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[3][2]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[3][1]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[3][0]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[6][7]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[6][6]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[6][5]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[6][4]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[6][3]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[6][2]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[6][1]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[6][0]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][6]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][5]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][4]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][3]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][2]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][1]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][0]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[4][7]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[4][6]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[4][5]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[4][4]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[4][3]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[4][2]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[4][1]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[4][0]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[0][7]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[0][6]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[0][5]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[0][4]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[0][3]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[0][2]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[0][1]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[0][0]
         FIFO_U0/FIFO_MEM_CNTRL_U0/FIFO_BUFFER_reg[2][7]
         FIFO_U0/FIFO_WR_U0/w_addr_reg[2]
         FIFO_U0/FIFO_WR_U0/w_addr_reg[0]
         FIFO_U0/FIFO_WR_U0/w_addr_reg[1]
         FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[2]
         FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[1]
         FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[0]
         FIFO_U0/FIFO_WR_U0/w_ptr_bin_reg[3]
         FIFO_U0/FIFO_RD_U0/r_addr_reg[0]
         FIFO_U0/FIFO_RD_U0/r_addr_reg[2]
         FIFO_U0/FIFO_RD_U0/r_addr_reg[1]
         FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[0]
         FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[2]
         FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[3]
         FIFO_U0/FIFO_RD_U0/r_ptr_bin_reg[1]
         FIFO_U0/DF_SYNC_U0/sync_reg_reg[0][1]
         FIFO_U0/DF_SYNC_U0/sync_reg_reg[1][1]
         FIFO_U0/DF_SYNC_U0/sync_reg_reg[2][1]
         FIFO_U0/DF_SYNC_U0/sync_reg_reg[3][1]
         FIFO_U0/DF_SYNC_U0/sync_reg_reg[3][0]
         FIFO_U0/DF_SYNC_U0/sync_reg_reg[2][0]
         FIFO_U0/DF_SYNC_U0/sync_reg_reg[1][0]
         FIFO_U0/DF_SYNC_U0/sync_reg_reg[0][0]
         FIFO_U0/DF_SYNC_U1/sync_reg_reg[2][1]
         FIFO_U0/DF_SYNC_U1/sync_reg_reg[0][1]
         FIFO_U0/DF_SYNC_U1/sync_reg_reg[1][1]
         FIFO_U0/DF_SYNC_U1/sync_reg_reg[3][1]
         FIFO_U0/DF_SYNC_U1/sync_reg_reg[3][0]
         FIFO_U0/DF_SYNC_U1/sync_reg_reg[2][0]
         FIFO_U0/DF_SYNC_U1/sync_reg_reg[1][0]
         FIFO_U0/DF_SYNC_U1/sync_reg_reg[0][0]
         UART_U0/U0_UART_TX/PAR_calc/Par_Bit_reg
         UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[5]
         UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[1]
         UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[4]
         UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[0]
         UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[2]
         UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[3]
         UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[6]
         UART_U0/U0_UART_TX/PAR_calc/DATA_V_reg[7]
         UART_U0/U0_UART_TX/Serializer/SER_DATA_reg
         UART_U0/U0_UART_TX/Serializer/shift_reg_reg[0]
         UART_U0/U0_UART_TX/Serializer/shift_reg_reg[7]
         UART_U0/U0_UART_TX/Serializer/shift_reg_reg[6]
         UART_U0/U0_UART_TX/Serializer/shift_reg_reg[5]
         UART_U0/U0_UART_TX/Serializer/shift_reg_reg[4]
         UART_U0/U0_UART_TX/Serializer/shift_reg_reg[3]
         UART_U0/U0_UART_TX/Serializer/shift_reg_reg[2]
         UART_U0/U0_UART_TX/Serializer/shift_reg_reg[1]
         UART_U0/U0_UART_TX/Serializer/counter_reg[3]
         UART_U0/U0_UART_TX/Serializer/counter_reg[1]
         UART_U0/U0_UART_TX/Serializer/counter_reg[0]
         UART_U0/U0_UART_TX/Serializer/counter_reg[2]
         UART_U0/U0_UART_TX/fsm/cs_reg[2]
         UART_U0/U0_UART_TX/fsm/cs_reg[0]
         UART_U0/U0_UART_TX/fsm/cs_reg[1]
         UART_U0/U0_UART_RX/FSM_u0/cs_reg[2]
         UART_U0/U0_UART_RX/FSM_u0/cs_reg[1]
         UART_U0/U0_UART_RX/FSM_u0/cs_reg[0]
         UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[2]
         UART_U0/U0_UART_RX/data_sampling_u0/sampling_done_reg
         UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[1]
         UART_U0/U0_UART_RX/data_sampling_u0/sampled_bits_reg[0]
         UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[5]
         UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]
         UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[4]
         UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[3]
         UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[2]
         UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[1]
         UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[2]
         UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[1]
         UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[3]
         UART_U0/U0_UART_RX/edge_bit_counter_u0/bit_count_reg[0]
         UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[5]
         UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[1]
         UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[4]
         UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[0]
         UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[7]
         UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[3]
         UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[6]
         UART_U0/U0_UART_RX/desarilzer_u0/P_DATA_reg[2]
         RST_SYNC_U1/sync_rst_reg_reg[0]
         RST_SYNC_U1/sync_rst_reg_reg[1]

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 15256 faults were added to fault list.
 ATPG performed for stuck fault model using internal pattern source.
 ----------------------------------------------------------
 #patterns     #faults     #ATPG faults  test      process
 stored     detect/active  red/au/abort  coverage  CPU time
 ---------  -------------  ------------  --------  --------
 Begin deterministic ATPG: #uncollapsed_faults=12269, abort_limit=10...
 0            6360   5909         0/0/0    60.84%      0.01
 0            1818   4091         0/0/0    72.78%      0.01
 0             884   3205         1/0/1    78.60%      0.02
 0             799   2404         3/0/1    83.86%      0.02
 0             417   1983         6/0/1    86.63%      0.02
 0             366   1610        12/0/1    89.07%      0.02
 0             299   1307        14/0/2    91.06%      0.03
 0             242   1055        19/0/2    92.72%      0.03
 0             159    889        24/0/2    93.81%      0.03
 0             144    739        29/0/3    94.79%      0.03
 0             115    602        34/0/3    95.69%      0.04
 0             104    489        41/0/3    96.43%      0.04
 0              69    411        47/0/3    96.95%      0.04
 0             117    283        56/0/4    97.79%      0.04
 0              63    205        66/0/4    98.31%      0.04
 0              65    126        77/0/4    98.83%      0.05
 0              43     53        93/0/4    99.31%      0.05
 0              37      9        99/0/6    99.60%      0.05
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      14998
 Possibly detected                PT          0
 Undetectable                     UD        198
 ATPG untestable                  AU         51
 Not detected                     ND          9
 -----------------------------------------------
 total faults                             15256
 test coverage                            99.60%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
