{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652517523524 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652517523524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 14 13:08:43 2022 " "Processing started: Sat May 14 13:08:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652517523524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517523524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Radix4Multiplier -c Radix4Multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off Radix4Multiplier -c Radix4Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517523525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652517523835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652517523835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g:/dldlab2/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file g:/dldlab2/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "G:/DLDLab2/TestBench.v" "" { Text "G:/DLDLab2/TestBench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517529930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517529930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g:/dldlab2/radix4multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file g:/dldlab2/radix4multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Radix4Multiplier " "Found entity 1: Radix4Multiplier" {  } { { "G:/DLDLab2/Radix4Multiplier.v" "" { Text "G:/DLDLab2/Radix4Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517529933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517529933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g:/dldlab2/hexdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file g:/dldlab2/hexdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexdisplay " "Found entity 1: Hexdisplay" {  } { { "G:/DLDLab2/Hexdisplay.v" "" { Text "G:/DLDLab2/Hexdisplay.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517529935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517529935 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX G:/DLDLab2/DataPath.v " "Entity \"MUX\" obtained from \"G:/DLDLab2/DataPath.v\" instead of from Quartus Prime megafunction library" {  } { { "G:/DLDLab2/DataPath.v" "" { Text "G:/DLDLab2/DataPath.v" 38 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1652517529940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g:/dldlab2/datapath.v 7 7 " "Found 7 design units, including 7 entities, in source file g:/dldlab2/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegA " "Found entity 1: ShiftRegA" {  } { { "G:/DLDLab2/DataPath.v" "" { Text "G:/DLDLab2/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517529941 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegB " "Found entity 2: RegB" {  } { { "G:/DLDLab2/DataPath.v" "" { Text "G:/DLDLab2/DataPath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517529941 ""} { "Info" "ISGN_ENTITY_NAME" "3 RegPartial " "Found entity 3: RegPartial" {  } { { "G:/DLDLab2/DataPath.v" "" { Text "G:/DLDLab2/DataPath.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517529941 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX " "Found entity 4: MUX" {  } { { "G:/DLDLab2/DataPath.v" "" { Text "G:/DLDLab2/DataPath.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517529941 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mux2 " "Found entity 5: Mux2" {  } { { "G:/DLDLab2/DataPath.v" "" { Text "G:/DLDLab2/DataPath.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517529941 ""} { "Info" "ISGN_ENTITY_NAME" "6 Adder " "Found entity 6: Adder" {  } { { "G:/DLDLab2/DataPath.v" "" { Text "G:/DLDLab2/DataPath.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517529941 ""} { "Info" "ISGN_ENTITY_NAME" "7 DataPath " "Found entity 7: DataPath" {  } { { "G:/DLDLab2/DataPath.v" "" { Text "G:/DLDLab2/DataPath.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517529941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517529941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g:/dldlab2/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file g:/dldlab2/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "G:/DLDLab2/controller.v" "" { Text "G:/DLDLab2/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652517529943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517529943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Radix4Multiplier " "Elaborating entity \"Radix4Multiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652517529979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:D " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:D\"" {  } { { "G:/DLDLab2/Radix4Multiplier.v" "D" { Text "G:/DLDLab2/Radix4Multiplier.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517530007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegA DataPath:D\|ShiftRegA:registerShA " "Elaborating entity \"ShiftRegA\" for hierarchy \"DataPath:D\|ShiftRegA:registerShA\"" {  } { { "G:/DLDLab2/DataPath.v" "registerShA" { Text "G:/DLDLab2/DataPath.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517530018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegB DataPath:D\|RegB:registerB " "Elaborating entity \"RegB\" for hierarchy \"DataPath:D\|RegB:registerB\"" {  } { { "G:/DLDLab2/DataPath.v" "registerB" { Text "G:/DLDLab2/DataPath.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517530025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegPartial DataPath:D\|RegPartial:registerP " "Elaborating entity \"RegPartial\" for hierarchy \"DataPath:D\|RegPartial:registerP\"" {  } { { "G:/DLDLab2/DataPath.v" "registerP" { Text "G:/DLDLab2/DataPath.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517530032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX DataPath:D\|MUX:mux " "Elaborating entity \"MUX\" for hierarchy \"DataPath:D\|MUX:mux\"" {  } { { "G:/DLDLab2/DataPath.v" "mux" { Text "G:/DLDLab2/DataPath.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517530039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder DataPath:D\|Adder:addSub " "Elaborating entity \"Adder\" for hierarchy \"DataPath:D\|Adder:addSub\"" {  } { { "G:/DLDLab2/DataPath.v" "addSub" { Text "G:/DLDLab2/DataPath.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517530044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 DataPath:D\|Mux2:mux2 " "Elaborating entity \"Mux2\" for hierarchy \"DataPath:D\|Mux2:mux2\"" {  } { { "G:/DLDLab2/DataPath.v" "mux2" { Text "G:/DLDLab2/DataPath.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517530050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:C " "Elaborating entity \"Controller\" for hierarchy \"Controller:C\"" {  } { { "G:/DLDLab2/Radix4Multiplier.v" "C" { Text "G:/DLDLab2/Radix4Multiplier.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517530055 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel controller.v(8) " "Verilog HDL Always Construct warning at controller.v(8): inferring latch(es) for variable \"sel\", which holds its previous value in one or more paths through the always construct" {  } { { "G:/DLDLab2/controller.v" "" { Text "G:/DLDLab2/controller.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1652517530056 "|Radix4Multiplier|Controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[0\] controller.v(8) " "Inferred latch for \"sel\[0\]\" at controller.v(8)" {  } { { "G:/DLDLab2/controller.v" "" { Text "G:/DLDLab2/controller.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517530057 "|Radix4Multiplier|Controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel\[1\] controller.v(8) " "Inferred latch for \"sel\[1\]\" at controller.v(8)" {  } { { "G:/DLDLab2/controller.v" "" { Text "G:/DLDLab2/controller.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517530057 "|Radix4Multiplier|Controller:C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexdisplay Hexdisplay:HD1 " "Elaborating entity \"Hexdisplay\" for hierarchy \"Hexdisplay:HD1\"" {  } { { "G:/DLDLab2/Radix4Multiplier.v" "HD1" { Text "G:/DLDLab2/Radix4Multiplier.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517530063 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652517530664 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652517530893 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652517531100 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652517531100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "235 " "Implemented 235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652517531221 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652517531221 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652517531221 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652517531221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652517531237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 14 13:08:51 2022 " "Processing ended: Sat May 14 13:08:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652517531237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652517531237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652517531237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652517531237 ""}
