C:/saytas/16_4_encoder.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/saytas/16_4_encoder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity E16_4encoder
-- Compiling architecture Behv of E16_4encoder

} {} {}}
