

================================================================
== Vitis HLS Report for 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1'
================================================================
* Date:           Sun Feb 22 21:56:53 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.485 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_124_1  |        ?|        ?|         8|          5|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     354|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       0|      34|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       0|     231|    -|
|Register         |        -|    -|     343|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     343|     619|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U45  |sparsemux_9_2_32_1_1  |        0|   0|  0|  17|    0|
    |sparsemux_9_2_32_1_1_U46  |sparsemux_9_2_32_1_1  |        0|   0|  0|  17|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  34|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln124_fu_288_p2          |         +|   0|  0|  38|          31|           1|
    |add_ln126_fu_262_p2          |         +|   0|  0|  22|          15|          15|
    |add_ln128_fu_276_p2          |         +|   0|  0|  22|          15|          15|
    |add_ln133_fu_282_p2          |         +|   0|  0|  22|          15|          15|
    |sub_ln130_fu_385_p2          |         -|   0|  0|  40|           1|          33|
    |and_ln130_fu_372_p2          |       and|   0|  0|   2|           1|           1|
    |icmp_ln124_fu_246_p2         |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln127_fu_327_p2         |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln129_fu_361_p2         |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln130_2_fu_394_p2       |      icmp|   0|  0|  40|          33|          33|
    |icmp_ln130_fu_367_p2         |      icmp|   0|  0|  39|          32|          32|
    |ap_predicate_pred283_state8  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_pred311_state8  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_pred338_state8  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_pred365_state8  |        or|   0|  0|   2|           1|           1|
    |or_ln130_fu_377_p2           |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 354|         245|         186|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |M_e_0_address0_local         |  25|          6|   15|         90|
    |M_e_0_d0_local               |  13|          3|   32|         96|
    |M_e_1_address0_local         |  25|          6|   15|         90|
    |M_e_1_d0_local               |  13|          3|   32|         96|
    |M_e_2_address0_local         |  25|          6|   15|         90|
    |M_e_2_d0_local               |  13|          3|   32|         96|
    |M_e_3_address0_local         |  25|          6|   15|         90|
    |M_e_3_d0_local               |  13|          3|   32|         96|
    |ap_NS_fsm                    |  25|          6|    1|          6|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_4         |   9|          2|   31|         62|
    |c_fu_74                      |   9|          2|   31|         62|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 231|         54|  255|        882|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |M_e_0_addr_6_reg_479             |  15|   0|   15|          0|
    |M_e_0_addr_reg_443               |  15|   0|   15|          0|
    |M_e_1_addr_6_reg_484             |  15|   0|   15|          0|
    |M_e_1_addr_reg_458               |  15|   0|   15|          0|
    |M_e_2_addr_6_reg_489             |  15|   0|   15|          0|
    |M_e_2_addr_reg_463               |  15|   0|   15|          0|
    |M_e_3_addr_6_reg_494             |  15|   0|   15|          0|
    |M_e_3_addr_reg_468               |  15|   0|   15|          0|
    |add_ln128_reg_448                |  15|   0|   15|          0|
    |add_ln133_reg_453                |  15|   0|   15|          0|
    |add_ln133_reg_453_pp0_iter1_reg  |  15|   0|   15|          0|
    |and_ln130_reg_522                |   1|   0|    1|          0|
    |ap_CS_fsm                        |   5|   0|    5|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_predicate_pred283_state8      |   1|   0|    1|          0|
    |ap_predicate_pred311_state8      |   1|   0|    1|          0|
    |ap_predicate_pred338_state8      |   1|   0|    1|          0|
    |ap_predicate_pred365_state8      |   1|   0|    1|          0|
    |c_4_reg_433                      |  31|   0|   31|          0|
    |c_fu_74                          |  31|   0|   31|          0|
    |e1_reg_499                       |  32|   0|   32|          0|
    |e1_reg_499_pp0_iter1_reg         |  32|   0|   32|          0|
    |e2_reg_513                       |  32|   0|   32|          0|
    |icmp_ln124_reg_439               |   1|   0|    1|          0|
    |icmp_ln127_reg_509               |   1|   0|    1|          0|
    |icmp_ln129_reg_518               |   1|   0|    1|          0|
    |icmp_ln130_2_reg_530             |   1|   0|    1|          0|
    |or_ln130_reg_526                 |   1|   0|    1|          0|
    |trunc_ln124_reg_473              |   2|   0|    2|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 343|   0|  343|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+----------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1|  return value|
|new_col         |   in|   32|     ap_none|                                                   new_col|        scalar|
|mul_ln121       |   in|   15|     ap_none|                                                 mul_ln121|        scalar|
|mul_ln122       |   in|   15|     ap_none|                                                 mul_ln122|        scalar|
|mul_ln133       |   in|   15|     ap_none|                                                 mul_ln133|        scalar|
|icmp_ln196      |   in|    1|     ap_none|                                                icmp_ln196|        scalar|
|cmp34_i         |   in|    1|     ap_none|                                                   cmp34_i|        scalar|
|M_e_0_address0  |  out|   15|   ap_memory|                                                     M_e_0|         array|
|M_e_0_ce0       |  out|    1|   ap_memory|                                                     M_e_0|         array|
|M_e_0_we0       |  out|    1|   ap_memory|                                                     M_e_0|         array|
|M_e_0_d0        |  out|   32|   ap_memory|                                                     M_e_0|         array|
|M_e_0_q0        |   in|   32|   ap_memory|                                                     M_e_0|         array|
|M_e_1_address0  |  out|   15|   ap_memory|                                                     M_e_1|         array|
|M_e_1_ce0       |  out|    1|   ap_memory|                                                     M_e_1|         array|
|M_e_1_we0       |  out|    1|   ap_memory|                                                     M_e_1|         array|
|M_e_1_d0        |  out|   32|   ap_memory|                                                     M_e_1|         array|
|M_e_1_q0        |   in|   32|   ap_memory|                                                     M_e_1|         array|
|M_e_2_address0  |  out|   15|   ap_memory|                                                     M_e_2|         array|
|M_e_2_ce0       |  out|    1|   ap_memory|                                                     M_e_2|         array|
|M_e_2_we0       |  out|    1|   ap_memory|                                                     M_e_2|         array|
|M_e_2_d0        |  out|   32|   ap_memory|                                                     M_e_2|         array|
|M_e_2_q0        |   in|   32|   ap_memory|                                                     M_e_2|         array|
|M_e_3_address0  |  out|   15|   ap_memory|                                                     M_e_3|         array|
|M_e_3_ce0       |  out|    1|   ap_memory|                                                     M_e_3|         array|
|M_e_3_we0       |  out|    1|   ap_memory|                                                     M_e_3|         array|
|M_e_3_d0        |  out|   32|   ap_memory|                                                     M_e_3|         array|
|M_e_3_q0        |   in|   32|   ap_memory|                                                     M_e_3|         array|
+----------------+-----+-----+------------+----------------------------------------------------------+--------------+

