#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20813c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2081550 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x20722d0 .functor NOT 1, L_0x20e1730, C4<0>, C4<0>, C4<0>;
L_0x20e1510 .functor XOR 2, L_0x20e13d0, L_0x20e1470, C4<00>, C4<00>;
L_0x20e1620 .functor XOR 2, L_0x20e1510, L_0x20e1580, C4<00>, C4<00>;
v0x20d8130_0 .net *"_ivl_10", 1 0, L_0x20e1580;  1 drivers
v0x20d8230_0 .net *"_ivl_12", 1 0, L_0x20e1620;  1 drivers
v0x20d8310_0 .net *"_ivl_2", 1 0, L_0x20db4f0;  1 drivers
v0x20d83d0_0 .net *"_ivl_4", 1 0, L_0x20e13d0;  1 drivers
v0x20d84b0_0 .net *"_ivl_6", 1 0, L_0x20e1470;  1 drivers
v0x20d85e0_0 .net *"_ivl_8", 1 0, L_0x20e1510;  1 drivers
v0x20d86c0_0 .net "a", 0 0, v0x20d26f0_0;  1 drivers
v0x20d8760_0 .net "b", 0 0, v0x20d2790_0;  1 drivers
v0x20d8800_0 .net "c", 0 0, v0x20d2830_0;  1 drivers
v0x20d88a0_0 .var "clk", 0 0;
v0x20d8940_0 .net "d", 0 0, v0x20d2970_0;  1 drivers
v0x20d89e0_0 .net "out_pos_dut", 0 0, L_0x20e1000;  1 drivers
v0x20d8a80_0 .net "out_pos_ref", 0 0, L_0x20d9fb0;  1 drivers
v0x20d8b20_0 .net "out_sop_dut", 0 0, L_0x20daf10;  1 drivers
v0x20d8bc0_0 .net "out_sop_ref", 0 0, L_0x20acea0;  1 drivers
v0x20d8c60_0 .var/2u "stats1", 223 0;
v0x20d8d00_0 .var/2u "strobe", 0 0;
v0x20d8da0_0 .net "tb_match", 0 0, L_0x20e1730;  1 drivers
v0x20d8e70_0 .net "tb_mismatch", 0 0, L_0x20722d0;  1 drivers
v0x20d8f10_0 .net "wavedrom_enable", 0 0, v0x20d2c40_0;  1 drivers
v0x20d8fe0_0 .net "wavedrom_title", 511 0, v0x20d2ce0_0;  1 drivers
L_0x20db4f0 .concat [ 1 1 0 0], L_0x20d9fb0, L_0x20acea0;
L_0x20e13d0 .concat [ 1 1 0 0], L_0x20d9fb0, L_0x20acea0;
L_0x20e1470 .concat [ 1 1 0 0], L_0x20e1000, L_0x20daf10;
L_0x20e1580 .concat [ 1 1 0 0], L_0x20d9fb0, L_0x20acea0;
L_0x20e1730 .cmp/eeq 2, L_0x20db4f0, L_0x20e1620;
S_0x20816e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2081550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20726b0 .functor AND 1, v0x20d2830_0, v0x20d2970_0, C4<1>, C4<1>;
L_0x2072a90 .functor NOT 1, v0x20d26f0_0, C4<0>, C4<0>, C4<0>;
L_0x2072e70 .functor NOT 1, v0x20d2790_0, C4<0>, C4<0>, C4<0>;
L_0x20730f0 .functor AND 1, L_0x2072a90, L_0x2072e70, C4<1>, C4<1>;
L_0x208bfd0 .functor AND 1, L_0x20730f0, v0x20d2830_0, C4<1>, C4<1>;
L_0x20acea0 .functor OR 1, L_0x20726b0, L_0x208bfd0, C4<0>, C4<0>;
L_0x20d9430 .functor NOT 1, v0x20d2790_0, C4<0>, C4<0>, C4<0>;
L_0x20d94a0 .functor OR 1, L_0x20d9430, v0x20d2970_0, C4<0>, C4<0>;
L_0x20d95b0 .functor AND 1, v0x20d2830_0, L_0x20d94a0, C4<1>, C4<1>;
L_0x20d9670 .functor NOT 1, v0x20d26f0_0, C4<0>, C4<0>, C4<0>;
L_0x20d9740 .functor OR 1, L_0x20d9670, v0x20d2790_0, C4<0>, C4<0>;
L_0x20d97b0 .functor AND 1, L_0x20d95b0, L_0x20d9740, C4<1>, C4<1>;
L_0x20d9930 .functor NOT 1, v0x20d2790_0, C4<0>, C4<0>, C4<0>;
L_0x20d99a0 .functor OR 1, L_0x20d9930, v0x20d2970_0, C4<0>, C4<0>;
L_0x20d98c0 .functor AND 1, v0x20d2830_0, L_0x20d99a0, C4<1>, C4<1>;
L_0x20d9b30 .functor NOT 1, v0x20d26f0_0, C4<0>, C4<0>, C4<0>;
L_0x20d9c30 .functor OR 1, L_0x20d9b30, v0x20d2970_0, C4<0>, C4<0>;
L_0x20d9cf0 .functor AND 1, L_0x20d98c0, L_0x20d9c30, C4<1>, C4<1>;
L_0x20d9ea0 .functor XNOR 1, L_0x20d97b0, L_0x20d9cf0, C4<0>, C4<0>;
v0x2071c00_0 .net *"_ivl_0", 0 0, L_0x20726b0;  1 drivers
v0x2072000_0 .net *"_ivl_12", 0 0, L_0x20d9430;  1 drivers
v0x20723e0_0 .net *"_ivl_14", 0 0, L_0x20d94a0;  1 drivers
v0x20727c0_0 .net *"_ivl_16", 0 0, L_0x20d95b0;  1 drivers
v0x2072ba0_0 .net *"_ivl_18", 0 0, L_0x20d9670;  1 drivers
v0x2072f80_0 .net *"_ivl_2", 0 0, L_0x2072a90;  1 drivers
v0x2073200_0 .net *"_ivl_20", 0 0, L_0x20d9740;  1 drivers
v0x20d0c60_0 .net *"_ivl_24", 0 0, L_0x20d9930;  1 drivers
v0x20d0d40_0 .net *"_ivl_26", 0 0, L_0x20d99a0;  1 drivers
v0x20d0e20_0 .net *"_ivl_28", 0 0, L_0x20d98c0;  1 drivers
v0x20d0f00_0 .net *"_ivl_30", 0 0, L_0x20d9b30;  1 drivers
v0x20d0fe0_0 .net *"_ivl_32", 0 0, L_0x20d9c30;  1 drivers
v0x20d10c0_0 .net *"_ivl_36", 0 0, L_0x20d9ea0;  1 drivers
L_0x7fd89de67018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20d1180_0 .net *"_ivl_38", 0 0, L_0x7fd89de67018;  1 drivers
v0x20d1260_0 .net *"_ivl_4", 0 0, L_0x2072e70;  1 drivers
v0x20d1340_0 .net *"_ivl_6", 0 0, L_0x20730f0;  1 drivers
v0x20d1420_0 .net *"_ivl_8", 0 0, L_0x208bfd0;  1 drivers
v0x20d1500_0 .net "a", 0 0, v0x20d26f0_0;  alias, 1 drivers
v0x20d15c0_0 .net "b", 0 0, v0x20d2790_0;  alias, 1 drivers
v0x20d1680_0 .net "c", 0 0, v0x20d2830_0;  alias, 1 drivers
v0x20d1740_0 .net "d", 0 0, v0x20d2970_0;  alias, 1 drivers
v0x20d1800_0 .net "out_pos", 0 0, L_0x20d9fb0;  alias, 1 drivers
v0x20d18c0_0 .net "out_sop", 0 0, L_0x20acea0;  alias, 1 drivers
v0x20d1980_0 .net "pos0", 0 0, L_0x20d97b0;  1 drivers
v0x20d1a40_0 .net "pos1", 0 0, L_0x20d9cf0;  1 drivers
L_0x20d9fb0 .functor MUXZ 1, L_0x7fd89de67018, L_0x20d97b0, L_0x20d9ea0, C4<>;
S_0x20d1bc0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2081550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x20d26f0_0 .var "a", 0 0;
v0x20d2790_0 .var "b", 0 0;
v0x20d2830_0 .var "c", 0 0;
v0x20d28d0_0 .net "clk", 0 0, v0x20d88a0_0;  1 drivers
v0x20d2970_0 .var "d", 0 0;
v0x20d2a60_0 .var/2u "fail", 0 0;
v0x20d2b00_0 .var/2u "fail1", 0 0;
v0x20d2ba0_0 .net "tb_match", 0 0, L_0x20e1730;  alias, 1 drivers
v0x20d2c40_0 .var "wavedrom_enable", 0 0;
v0x20d2ce0_0 .var "wavedrom_title", 511 0;
E_0x207fd30/0 .event negedge, v0x20d28d0_0;
E_0x207fd30/1 .event posedge, v0x20d28d0_0;
E_0x207fd30 .event/or E_0x207fd30/0, E_0x207fd30/1;
S_0x20d1ef0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x20d1bc0;
 .timescale -12 -12;
v0x20d2130_0 .var/2s "i", 31 0;
E_0x207fbd0 .event posedge, v0x20d28d0_0;
S_0x20d2230 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x20d1bc0;
 .timescale -12 -12;
v0x20d2430_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20d2510 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x20d1bc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20d2ec0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2081550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20da160 .functor NOT 1, v0x20d2790_0, C4<0>, C4<0>, C4<0>;
L_0x20da300 .functor AND 1, v0x20d26f0_0, L_0x20da160, C4<1>, C4<1>;
L_0x20da3e0 .functor NOT 1, v0x20d2830_0, C4<0>, C4<0>, C4<0>;
L_0x20da560 .functor AND 1, L_0x20da300, L_0x20da3e0, C4<1>, C4<1>;
L_0x20da6a0 .functor NOT 1, v0x20d2970_0, C4<0>, C4<0>, C4<0>;
L_0x20da820 .functor AND 1, L_0x20da560, L_0x20da6a0, C4<1>, C4<1>;
L_0x20da970 .functor NOT 1, v0x20d26f0_0, C4<0>, C4<0>, C4<0>;
L_0x20daaf0 .functor AND 1, L_0x20da970, v0x20d2790_0, C4<1>, C4<1>;
L_0x20dac00 .functor AND 1, L_0x20daaf0, v0x20d2830_0, C4<1>, C4<1>;
L_0x20dacc0 .functor AND 1, L_0x20dac00, v0x20d2970_0, C4<1>, C4<1>;
L_0x20dade0 .functor OR 1, L_0x20da820, L_0x20dacc0, C4<0>, C4<0>;
L_0x20daea0 .functor AND 1, v0x20d26f0_0, v0x20d2790_0, C4<1>, C4<1>;
L_0x20daf80 .functor AND 1, L_0x20daea0, v0x20d2830_0, C4<1>, C4<1>;
L_0x20db040 .functor AND 1, L_0x20daf80, v0x20d2970_0, C4<1>, C4<1>;
L_0x20daf10 .functor OR 1, L_0x20dade0, L_0x20db040, C4<0>, C4<0>;
L_0x20db270 .functor NOT 1, v0x20d26f0_0, C4<0>, C4<0>, C4<0>;
L_0x20db370 .functor NOT 1, v0x20d2790_0, C4<0>, C4<0>, C4<0>;
L_0x20db3e0 .functor OR 1, L_0x20db270, L_0x20db370, C4<0>, C4<0>;
L_0x20db590 .functor NOT 1, v0x20d2830_0, C4<0>, C4<0>, C4<0>;
L_0x20db600 .functor OR 1, L_0x20db3e0, L_0x20db590, C4<0>, C4<0>;
L_0x20db7c0 .functor NOT 1, v0x20d2970_0, C4<0>, C4<0>, C4<0>;
L_0x20db830 .functor OR 1, L_0x20db600, L_0x20db7c0, C4<0>, C4<0>;
L_0x20dba00 .functor NOT 1, v0x20d2790_0, C4<0>, C4<0>, C4<0>;
L_0x20dba70 .functor OR 1, v0x20d26f0_0, L_0x20dba00, C4<0>, C4<0>;
L_0x20dbc00 .functor NOT 1, v0x20d2830_0, C4<0>, C4<0>, C4<0>;
L_0x20dbc70 .functor OR 1, L_0x20dba70, L_0x20dbc00, C4<0>, C4<0>;
L_0x20dbe60 .functor NOT 1, v0x20d2970_0, C4<0>, C4<0>, C4<0>;
L_0x20dbed0 .functor OR 1, L_0x20dbc70, L_0x20dbe60, C4<0>, C4<0>;
L_0x20dc0d0 .functor AND 1, L_0x20db830, L_0x20dbed0, C4<1>, C4<1>;
L_0x20dc1e0 .functor OR 1, v0x20d26f0_0, v0x20d2790_0, C4<0>, C4<0>;
L_0x20dc350 .functor NOT 1, v0x20d2830_0, C4<0>, C4<0>, C4<0>;
L_0x20dc3c0 .functor OR 1, L_0x20dc1e0, L_0x20dc350, C4<0>, C4<0>;
L_0x20dc5e0 .functor NOT 1, v0x20d2970_0, C4<0>, C4<0>, C4<0>;
L_0x20dc650 .functor OR 1, L_0x20dc3c0, L_0x20dc5e0, C4<0>, C4<0>;
L_0x20dc880 .functor AND 1, L_0x20dc0d0, L_0x20dc650, C4<1>, C4<1>;
L_0x20dc990 .functor OR 1, v0x20d26f0_0, v0x20d2790_0, C4<0>, C4<0>;
L_0x20dcb30 .functor OR 1, L_0x20dc990, v0x20d2830_0, C4<0>, C4<0>;
L_0x20dcbf0 .functor NOT 1, v0x20d2970_0, C4<0>, C4<0>, C4<0>;
L_0x20dca00 .functor OR 1, L_0x20dcb30, L_0x20dcbf0, C4<0>, C4<0>;
L_0x20dcda0 .functor AND 1, L_0x20dc880, L_0x20dca00, C4<1>, C4<1>;
L_0x20dd000 .functor OR 1, v0x20d26f0_0, v0x20d2790_0, C4<0>, C4<0>;
L_0x20dd070 .functor OR 1, L_0x20dd000, v0x20d2830_0, C4<0>, C4<0>;
L_0x20dd290 .functor OR 1, L_0x20dd070, v0x20d2970_0, C4<0>, C4<0>;
L_0x20dd350 .functor AND 1, L_0x20dcda0, L_0x20dd290, C4<1>, C4<1>;
L_0x20dd5d0 .functor NOT 1, v0x20d26f0_0, C4<0>, C4<0>, C4<0>;
L_0x20dd640 .functor NOT 1, v0x20d2790_0, C4<0>, C4<0>, C4<0>;
L_0x20dd830 .functor OR 1, L_0x20dd5d0, L_0x20dd640, C4<0>, C4<0>;
L_0x20dd940 .functor NOT 1, v0x20d2830_0, C4<0>, C4<0>, C4<0>;
L_0x20ddd50 .functor OR 1, L_0x20dd830, L_0x20dd940, C4<0>, C4<0>;
L_0x20dde60 .functor OR 1, L_0x20ddd50, v0x20d2970_0, C4<0>, C4<0>;
L_0x20de2d0 .functor AND 1, L_0x20dd350, L_0x20dde60, C4<1>, C4<1>;
L_0x20de3e0 .functor NOT 1, v0x20d26f0_0, C4<0>, C4<0>, C4<0>;
L_0x20de810 .functor NOT 1, v0x20d2790_0, C4<0>, C4<0>, C4<0>;
L_0x20de880 .functor OR 1, L_0x20de3e0, L_0x20de810, C4<0>, C4<0>;
L_0x20deb50 .functor OR 1, L_0x20de880, v0x20d2830_0, C4<0>, C4<0>;
L_0x20dec10 .functor NOT 1, v0x20d2970_0, C4<0>, C4<0>, C4<0>;
L_0x20dee50 .functor OR 1, L_0x20deb50, L_0x20dec10, C4<0>, C4<0>;
L_0x20def60 .functor AND 1, L_0x20de2d0, L_0x20dee50, C4<1>, C4<1>;
L_0x20df250 .functor NOT 1, v0x20d26f0_0, C4<0>, C4<0>, C4<0>;
L_0x20df2c0 .functor OR 1, L_0x20df250, v0x20d2790_0, C4<0>, C4<0>;
L_0x20df570 .functor NOT 1, v0x20d2830_0, C4<0>, C4<0>, C4<0>;
L_0x20df5e0 .functor OR 1, L_0x20df2c0, L_0x20df570, C4<0>, C4<0>;
L_0x20df8f0 .functor OR 1, L_0x20df5e0, v0x20d2970_0, C4<0>, C4<0>;
L_0x20df9b0 .functor AND 1, L_0x20def60, L_0x20df8f0, C4<1>, C4<1>;
L_0x20dfcd0 .functor NOT 1, v0x20d26f0_0, C4<0>, C4<0>, C4<0>;
L_0x20dfd40 .functor OR 1, L_0x20dfcd0, v0x20d2790_0, C4<0>, C4<0>;
L_0x20e0020 .functor OR 1, L_0x20dfd40, v0x20d2830_0, C4<0>, C4<0>;
L_0x20e00e0 .functor NOT 1, v0x20d2970_0, C4<0>, C4<0>, C4<0>;
L_0x20e0380 .functor OR 1, L_0x20e0020, L_0x20e00e0, C4<0>, C4<0>;
L_0x20e0490 .functor AND 1, L_0x20df9b0, L_0x20e0380, C4<1>, C4<1>;
L_0x20e07e0 .functor NOT 1, v0x20d26f0_0, C4<0>, C4<0>, C4<0>;
L_0x20e0850 .functor NOT 1, v0x20d2790_0, C4<0>, C4<0>, C4<0>;
L_0x20e0b10 .functor OR 1, L_0x20e07e0, L_0x20e0850, C4<0>, C4<0>;
L_0x20e0c20 .functor OR 1, L_0x20e0b10, v0x20d2830_0, C4<0>, C4<0>;
L_0x20e0f40 .functor OR 1, L_0x20e0c20, v0x20d2970_0, C4<0>, C4<0>;
L_0x20e1000 .functor AND 1, L_0x20e0490, L_0x20e0f40, C4<1>, C4<1>;
v0x20d3080_0 .net *"_ivl_0", 0 0, L_0x20da160;  1 drivers
v0x20d3160_0 .net *"_ivl_10", 0 0, L_0x20da820;  1 drivers
v0x20d3240_0 .net *"_ivl_100", 0 0, L_0x20de2d0;  1 drivers
v0x20d3330_0 .net *"_ivl_102", 0 0, L_0x20de3e0;  1 drivers
v0x20d3410_0 .net *"_ivl_104", 0 0, L_0x20de810;  1 drivers
v0x20d3540_0 .net *"_ivl_106", 0 0, L_0x20de880;  1 drivers
v0x20d3620_0 .net *"_ivl_108", 0 0, L_0x20deb50;  1 drivers
v0x20d3700_0 .net *"_ivl_110", 0 0, L_0x20dec10;  1 drivers
v0x20d37e0_0 .net *"_ivl_112", 0 0, L_0x20dee50;  1 drivers
v0x20d3950_0 .net *"_ivl_114", 0 0, L_0x20def60;  1 drivers
v0x20d3a30_0 .net *"_ivl_116", 0 0, L_0x20df250;  1 drivers
v0x20d3b10_0 .net *"_ivl_118", 0 0, L_0x20df2c0;  1 drivers
v0x20d3bf0_0 .net *"_ivl_12", 0 0, L_0x20da970;  1 drivers
v0x20d3cd0_0 .net *"_ivl_120", 0 0, L_0x20df570;  1 drivers
v0x20d3db0_0 .net *"_ivl_122", 0 0, L_0x20df5e0;  1 drivers
v0x20d3e90_0 .net *"_ivl_124", 0 0, L_0x20df8f0;  1 drivers
v0x20d3f70_0 .net *"_ivl_126", 0 0, L_0x20df9b0;  1 drivers
v0x20d4160_0 .net *"_ivl_128", 0 0, L_0x20dfcd0;  1 drivers
v0x20d4240_0 .net *"_ivl_130", 0 0, L_0x20dfd40;  1 drivers
v0x20d4320_0 .net *"_ivl_132", 0 0, L_0x20e0020;  1 drivers
v0x20d4400_0 .net *"_ivl_134", 0 0, L_0x20e00e0;  1 drivers
v0x20d44e0_0 .net *"_ivl_136", 0 0, L_0x20e0380;  1 drivers
v0x20d45c0_0 .net *"_ivl_138", 0 0, L_0x20e0490;  1 drivers
v0x20d46a0_0 .net *"_ivl_14", 0 0, L_0x20daaf0;  1 drivers
v0x20d4780_0 .net *"_ivl_140", 0 0, L_0x20e07e0;  1 drivers
v0x20d4860_0 .net *"_ivl_142", 0 0, L_0x20e0850;  1 drivers
v0x20d4940_0 .net *"_ivl_144", 0 0, L_0x20e0b10;  1 drivers
v0x20d4a20_0 .net *"_ivl_146", 0 0, L_0x20e0c20;  1 drivers
v0x20d4b00_0 .net *"_ivl_148", 0 0, L_0x20e0f40;  1 drivers
v0x20d4be0_0 .net *"_ivl_16", 0 0, L_0x20dac00;  1 drivers
v0x20d4cc0_0 .net *"_ivl_18", 0 0, L_0x20dacc0;  1 drivers
v0x20d4da0_0 .net *"_ivl_2", 0 0, L_0x20da300;  1 drivers
v0x20d4e80_0 .net *"_ivl_20", 0 0, L_0x20dade0;  1 drivers
v0x20d5170_0 .net *"_ivl_22", 0 0, L_0x20daea0;  1 drivers
v0x20d5250_0 .net *"_ivl_24", 0 0, L_0x20daf80;  1 drivers
v0x20d5330_0 .net *"_ivl_26", 0 0, L_0x20db040;  1 drivers
v0x20d5410_0 .net *"_ivl_30", 0 0, L_0x20db270;  1 drivers
v0x20d54f0_0 .net *"_ivl_32", 0 0, L_0x20db370;  1 drivers
v0x20d55d0_0 .net *"_ivl_34", 0 0, L_0x20db3e0;  1 drivers
v0x20d56b0_0 .net *"_ivl_36", 0 0, L_0x20db590;  1 drivers
v0x20d5790_0 .net *"_ivl_38", 0 0, L_0x20db600;  1 drivers
v0x20d5870_0 .net *"_ivl_4", 0 0, L_0x20da3e0;  1 drivers
v0x20d5950_0 .net *"_ivl_40", 0 0, L_0x20db7c0;  1 drivers
v0x20d5a30_0 .net *"_ivl_42", 0 0, L_0x20db830;  1 drivers
v0x20d5b10_0 .net *"_ivl_44", 0 0, L_0x20dba00;  1 drivers
v0x20d5bf0_0 .net *"_ivl_46", 0 0, L_0x20dba70;  1 drivers
v0x20d5cd0_0 .net *"_ivl_48", 0 0, L_0x20dbc00;  1 drivers
v0x20d5db0_0 .net *"_ivl_50", 0 0, L_0x20dbc70;  1 drivers
v0x20d5e90_0 .net *"_ivl_52", 0 0, L_0x20dbe60;  1 drivers
v0x20d5f70_0 .net *"_ivl_54", 0 0, L_0x20dbed0;  1 drivers
v0x20d6050_0 .net *"_ivl_56", 0 0, L_0x20dc0d0;  1 drivers
v0x20d6130_0 .net *"_ivl_58", 0 0, L_0x20dc1e0;  1 drivers
v0x20d6210_0 .net *"_ivl_6", 0 0, L_0x20da560;  1 drivers
v0x20d62f0_0 .net *"_ivl_60", 0 0, L_0x20dc350;  1 drivers
v0x20d63d0_0 .net *"_ivl_62", 0 0, L_0x20dc3c0;  1 drivers
v0x20d64b0_0 .net *"_ivl_64", 0 0, L_0x20dc5e0;  1 drivers
v0x20d6590_0 .net *"_ivl_66", 0 0, L_0x20dc650;  1 drivers
v0x20d6670_0 .net *"_ivl_68", 0 0, L_0x20dc880;  1 drivers
v0x20d6750_0 .net *"_ivl_70", 0 0, L_0x20dc990;  1 drivers
v0x20d6830_0 .net *"_ivl_72", 0 0, L_0x20dcb30;  1 drivers
v0x20d6910_0 .net *"_ivl_74", 0 0, L_0x20dcbf0;  1 drivers
v0x20d69f0_0 .net *"_ivl_76", 0 0, L_0x20dca00;  1 drivers
v0x20d6ad0_0 .net *"_ivl_78", 0 0, L_0x20dcda0;  1 drivers
v0x20d6bb0_0 .net *"_ivl_8", 0 0, L_0x20da6a0;  1 drivers
v0x20d6c90_0 .net *"_ivl_80", 0 0, L_0x20dd000;  1 drivers
v0x20d7180_0 .net *"_ivl_82", 0 0, L_0x20dd070;  1 drivers
v0x20d7260_0 .net *"_ivl_84", 0 0, L_0x20dd290;  1 drivers
v0x20d7340_0 .net *"_ivl_86", 0 0, L_0x20dd350;  1 drivers
v0x20d7420_0 .net *"_ivl_88", 0 0, L_0x20dd5d0;  1 drivers
v0x20d7500_0 .net *"_ivl_90", 0 0, L_0x20dd640;  1 drivers
v0x20d75e0_0 .net *"_ivl_92", 0 0, L_0x20dd830;  1 drivers
v0x20d76c0_0 .net *"_ivl_94", 0 0, L_0x20dd940;  1 drivers
v0x20d77a0_0 .net *"_ivl_96", 0 0, L_0x20ddd50;  1 drivers
v0x20d7880_0 .net *"_ivl_98", 0 0, L_0x20dde60;  1 drivers
v0x20d7960_0 .net "a", 0 0, v0x20d26f0_0;  alias, 1 drivers
v0x20d7a00_0 .net "b", 0 0, v0x20d2790_0;  alias, 1 drivers
v0x20d7af0_0 .net "c", 0 0, v0x20d2830_0;  alias, 1 drivers
v0x20d7be0_0 .net "d", 0 0, v0x20d2970_0;  alias, 1 drivers
v0x20d7cd0_0 .net "out_pos", 0 0, L_0x20e1000;  alias, 1 drivers
v0x20d7d90_0 .net "out_sop", 0 0, L_0x20daf10;  alias, 1 drivers
S_0x20d7f10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2081550;
 .timescale -12 -12;
E_0x20679f0 .event anyedge, v0x20d8d00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20d8d00_0;
    %nor/r;
    %assign/vec4 v0x20d8d00_0, 0;
    %wait E_0x20679f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20d1bc0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20d2a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20d2b00_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20d1bc0;
T_4 ;
    %wait E_0x207fd30;
    %load/vec4 v0x20d2ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20d2a60_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20d1bc0;
T_5 ;
    %wait E_0x207fbd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d2970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2790_0, 0;
    %assign/vec4 v0x20d26f0_0, 0;
    %wait E_0x207fbd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d2970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2790_0, 0;
    %assign/vec4 v0x20d26f0_0, 0;
    %wait E_0x207fbd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d2970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2790_0, 0;
    %assign/vec4 v0x20d26f0_0, 0;
    %wait E_0x207fbd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d2970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2790_0, 0;
    %assign/vec4 v0x20d26f0_0, 0;
    %wait E_0x207fbd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d2970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2790_0, 0;
    %assign/vec4 v0x20d26f0_0, 0;
    %wait E_0x207fbd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d2970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2790_0, 0;
    %assign/vec4 v0x20d26f0_0, 0;
    %wait E_0x207fbd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d2970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2790_0, 0;
    %assign/vec4 v0x20d26f0_0, 0;
    %wait E_0x207fbd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d2970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2790_0, 0;
    %assign/vec4 v0x20d26f0_0, 0;
    %wait E_0x207fbd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d2970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2790_0, 0;
    %assign/vec4 v0x20d26f0_0, 0;
    %wait E_0x207fbd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d2970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2790_0, 0;
    %assign/vec4 v0x20d26f0_0, 0;
    %wait E_0x207fbd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d2970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2790_0, 0;
    %assign/vec4 v0x20d26f0_0, 0;
    %wait E_0x207fbd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d2970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2790_0, 0;
    %assign/vec4 v0x20d26f0_0, 0;
    %wait E_0x207fbd0;
    %load/vec4 v0x20d2a60_0;
    %store/vec4 v0x20d2b00_0, 0, 1;
    %fork t_1, S_0x20d1ef0;
    %jmp t_0;
    .scope S_0x20d1ef0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20d2130_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x20d2130_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x207fbd0;
    %load/vec4 v0x20d2130_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20d2970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2790_0, 0;
    %assign/vec4 v0x20d26f0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20d2130_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20d2130_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20d1bc0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x207fd30;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20d2970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d2790_0, 0;
    %assign/vec4 v0x20d26f0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x20d2a60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x20d2b00_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2081550;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20d88a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20d8d00_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2081550;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20d88a0_0;
    %inv;
    %store/vec4 v0x20d88a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2081550;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20d28d0_0, v0x20d8e70_0, v0x20d86c0_0, v0x20d8760_0, v0x20d8800_0, v0x20d8940_0, v0x20d8bc0_0, v0x20d8b20_0, v0x20d8a80_0, v0x20d89e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2081550;
T_9 ;
    %load/vec4 v0x20d8c60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20d8c60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20d8c60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20d8c60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20d8c60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20d8c60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x20d8c60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20d8c60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20d8c60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20d8c60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2081550;
T_10 ;
    %wait E_0x207fd30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20d8c60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d8c60_0, 4, 32;
    %load/vec4 v0x20d8da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20d8c60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d8c60_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20d8c60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d8c60_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20d8bc0_0;
    %load/vec4 v0x20d8bc0_0;
    %load/vec4 v0x20d8b20_0;
    %xor;
    %load/vec4 v0x20d8bc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20d8c60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d8c60_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20d8c60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d8c60_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20d8a80_0;
    %load/vec4 v0x20d8a80_0;
    %load/vec4 v0x20d89e0_0;
    %xor;
    %load/vec4 v0x20d8a80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x20d8c60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d8c60_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x20d8c60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d8c60_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter9/response0/top_module.sv";
