#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Mar 30 11:02:54 2021
# Process ID: 244
# Current directory: D:/Verilog/ImageProcessing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3016 D:\Verilog\ImageProcessing\ImageProcessing.xpr
# Log file: D:/Verilog/ImageProcessing/vivado.log
# Journal file: D:/Verilog/ImageProcessing\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/ImageProcessing/ImageProcessing.xpr
update_compile_order -fileset sources_1
ipx::open_ipxact_file D:/Verilog/ImageProcessing/ImageProcessing.srcs/sources_1/component.xml
ipx::merge_project_changes files [ipx::current_core]
close_project
create_project imageProcessingSystem D:/Verilog/imageProcessingSystem -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property  ip_repo_paths  D:/Xilinx/vivado-library-master [current_project]
set_property  ip_repo_paths  D:/Verilog/ip_repo/ImageProcessing [current_project]
update_ip_catalog
create_bd_design "ImageProcessingSystem"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:imageProcess:1.0 imageProcess_0
endgroup
set_property location {2.5 844 -154} [get_bd_cells imageProcess_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {2 599 -481} [get_bd_cells axi_dma_0]
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_0]
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {23} CONFIG.c_m_axis_mm2s_tdata_width {8} CONFIG.c_include_mm2s_dre {1} CONFIG.c_mm2s_burst_size {256} CONFIG.c_s2mm_burst_size {256} CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells axi_dma_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins imageProcess_0/s_axis]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_0
endgroup
set_property location {4.5 1230 356} [get_bd_cells axis_dwidth_converter_0]
set_property -dict [list CONFIG.M_TDATA_NUM_BYTES {4}] [get_bd_cells axis_dwidth_converter_0]
set_property location {4 1230 396} [get_bd_cells axis_dwidth_converter_0]
connect_bd_intf_net [get_bd_intf_pins imageProcess_0/m_axis] [get_bd_intf_pins axis_dwidth_converter_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk]
connect_bd_net [get_bd_pins imageProcess_0/axi_clk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins axis_dwidth_converter_0/aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins imageProcess_0/axi_reset_n] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axis_dwidth_converter_0/aresetn] [get_bd_pins rst_processing_system7_0_100M/interconnect_aresetn]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_ACP {1}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/axi_dma_0/M_AXI_MM2S" Clk "Auto" }  [get_bd_intf_pins processing_system7_0/S_AXI_ACP]
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {3 914 369} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins imageProcess_0/o_intr] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_ACP" Clk "Auto" }  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
validate_bd_design
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_intf_nets {axi_dma_0_M_AXIS_MM2S }]
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_intf_nets {imageProcess_0_m_axis }]
set_property HDL_ATTRIBUTE.MARK_DEBUG true [get_bd_nets {imageProcess_0_o_intr }]
make_wrapper -files [get_files D:/Verilog/imageProcessingSystem/imageProcessingSystem.srcs/sources_1/bd/ImageProcessingSystem/ImageProcessingSystem.bd] -top
add_files -norecurse D:/Verilog/imageProcessingSystem/imageProcessingSystem.srcs/sources_1/bd/ImageProcessingSystem/hdl/ImageProcessingSystem_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
