
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.29

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: direction (input port clocked by core_clock)
Endpoint: data_out[6] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    5.78    0.00    0.00    0.20 v direction (in)
                                         direction (net)
                  0.00    0.00    0.20 v _176_/A (BUF_X4)
     9   21.74    0.01    0.03    0.23 v _176_/Z (BUF_X4)
                                         _099_ (net)
                  0.01    0.00    0.23 v _288_/A1 (NAND2_X1)
     1    1.72    0.01    0.01    0.24 ^ _288_/ZN (NAND2_X1)
                                         _057_ (net)
                  0.01    0.00    0.24 ^ _289_/B2 (AOI21_X1)
     1    3.08    0.01    0.02    0.26 v _289_/ZN (AOI21_X1)
                                         net8 (net)
                  0.01    0.00    0.26 v output8/A (BUF_X1)
     1    0.67    0.00    0.02    0.28 v output8/Z (BUF_X1)
                                         data_out[6] (net)
                  0.00    0.00    0.28 v data_out[6] (out)
                                  0.28   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rotate_amount[2] (input port clocked by core_clock)
Endpoint: data_out[2] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.76    0.00    0.00    0.20 ^ rotate_amount[2] (in)
                                         rotate_amount[2] (net)
                  0.00    0.00    0.20 ^ input1/A (BUF_X1)
     2    7.08    0.02    0.03    0.23 ^ input1/Z (BUF_X1)
                                         net1 (net)
                  0.02    0.00    0.23 ^ _149_/A (BUF_X4)
    10   21.80    0.02    0.03    0.26 ^ _149_/Z (BUF_X4)
                                         _072_ (net)
                  0.02    0.00    0.27 ^ _182_/S (MUX2_X1)
     2    2.75    0.01    0.06    0.33 v _182_/Z (MUX2_X1)
                                         _105_ (net)
                  0.01    0.00    0.33 v _183_/A2 (NOR2_X1)
     2    3.92    0.03    0.04    0.37 ^ _183_/ZN (NOR2_X1)
                                         _106_ (net)
                  0.03    0.00    0.37 ^ _222_/A2 (NOR3_X1)
     1    1.59    0.01    0.01    0.38 v _222_/ZN (NOR3_X1)
                                         _143_ (net)
                  0.01    0.00    0.38 v _223_/B2 (OAI33_X1)
     1    1.73    0.06    0.08    0.46 ^ _223_/ZN (OAI33_X1)
                                         _144_ (net)
                  0.06    0.00    0.46 ^ _228_/A (AOI21_X1)
     1    2.53    0.02    0.02    0.48 v _228_/ZN (AOI21_X1)
                                         net4 (net)
                  0.02    0.00    0.48 v output4/A (BUF_X1)
     1    0.59    0.00    0.03    0.51 v output4/Z (BUF_X1)
                                         data_out[2] (net)
                  0.00    0.00    0.51 v data_out[2] (out)
                                  0.51   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rotate_amount[2] (input port clocked by core_clock)
Endpoint: data_out[2] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.76    0.00    0.00    0.20 ^ rotate_amount[2] (in)
                                         rotate_amount[2] (net)
                  0.00    0.00    0.20 ^ input1/A (BUF_X1)
     2    7.08    0.02    0.03    0.23 ^ input1/Z (BUF_X1)
                                         net1 (net)
                  0.02    0.00    0.23 ^ _149_/A (BUF_X4)
    10   21.80    0.02    0.03    0.26 ^ _149_/Z (BUF_X4)
                                         _072_ (net)
                  0.02    0.00    0.27 ^ _182_/S (MUX2_X1)
     2    2.75    0.01    0.06    0.33 v _182_/Z (MUX2_X1)
                                         _105_ (net)
                  0.01    0.00    0.33 v _183_/A2 (NOR2_X1)
     2    3.92    0.03    0.04    0.37 ^ _183_/ZN (NOR2_X1)
                                         _106_ (net)
                  0.03    0.00    0.37 ^ _222_/A2 (NOR3_X1)
     1    1.59    0.01    0.01    0.38 v _222_/ZN (NOR3_X1)
                                         _143_ (net)
                  0.01    0.00    0.38 v _223_/B2 (OAI33_X1)
     1    1.73    0.06    0.08    0.46 ^ _223_/ZN (OAI33_X1)
                                         _144_ (net)
                  0.06    0.00    0.46 ^ _228_/A (AOI21_X1)
     1    2.53    0.02    0.02    0.48 v _228_/ZN (AOI21_X1)
                                         net4 (net)
                  0.02    0.00    0.48 v output4/A (BUF_X1)
     1    0.59    0.00    0.03    0.51 v output4/Z (BUF_X1)
                                         data_out[2] (net)
                  0.00    0.00    0.51 v data_out[2] (out)
                                  0.51   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.51   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.13876551389694214

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6989

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
9.383676528930664

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8172

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.5105

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.2895

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
56.709109

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          6.73e-05   6.10e-05   5.55e-06   1.34e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.73e-05   6.10e-05   5.55e-06   1.34e-04 100.0%
                          50.3%      45.6%       4.1%
