library verilog;
use verilog.vl_types.all;
entity sendBit is
    port(
        clock           : in     vl_logic;
        start           : in     vl_logic;
        data            : in     vl_logic;
        serialClock     : out    vl_logic;
        serialData      : out    vl_logic;
        readyAtNext     : out    vl_logic
    );
end sendBit;
