{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 00:36:57 2019 " "Info: Processing started: Fri Oct 11 00:36:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoVerilog -c projetoVerilog --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetoVerilog -c projetoVerilog --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "GivenComps/Banco_reg.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "GivenComps/Banco_reg.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "GivenComps/Instr_Reg.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "GivenComps/Instr_Reg.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file givencomps/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "GivenComps/Memoria.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "GivenComps/Memoria.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "GivenComps/Memoria.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "GivenComps/RegDesloc.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "GivenComps/Registrador.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "GivenComps/Registrador.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "givencomps/ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file givencomps/ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "GivenComps/ula32.vhd" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/GivenComps/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend/se132.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend/se132.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE132 " "Info: Found entity 1: SE132" {  } { { "SignExtend/SE132.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/SignExtend/SE132.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend/se1632.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend/se1632.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE1632 " "Info: Found entity 1: SE1632" {  } { { "SignExtend/SE1632.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/SignExtend/SE1632.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "InstrucaoR/ADDI.v " "Warning: Can't analyze file -- file InstrucaoR/ADDI.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxB " "Info: Found entity 1: MuxB" {  } { { "Multiplexadores/MuxB.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Multiplexadores/MuxB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxC " "Info: Found entity 1: MuxC" {  } { { "Multiplexadores/MuxC.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Multiplexadores/MuxC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxD " "Info: Found entity 1: MuxD" {  } { { "Multiplexadores/MuxD.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Multiplexadores/MuxD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxe.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxe.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxE " "Info: Found entity 1: MuxE" {  } { { "Multiplexadores/MuxE.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Multiplexadores/MuxE.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxa.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxa.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxA " "Info: Found entity 1: MuxA" {  } { { "Multiplexadores/MuxA.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Multiplexadores/MuxA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxG " "Info: Found entity 1: MuxG" {  } { { "Multiplexadores/MuxG.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Multiplexadores/MuxG.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxh.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxh.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxH " "Info: Found entity 1: MuxH" {  } { { "Multiplexadores/MuxH.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Multiplexadores/MuxH.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxi.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxI " "Info: Found entity 1: MuxI" {  } { { "Multiplexadores/MuxI.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Multiplexadores/MuxI.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexadores/muxf.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplexadores/muxf.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxF " "Info: Found entity 1: MuxF" {  } { { "Multiplexadores/MuxF.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Multiplexadores/MuxF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info: Found entity 1: Controle" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controle " "Info: Elaborating entity \"Controle\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Info: Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 00:37:00 2019 " "Info: Processing ended: Fri Oct 11 00:37:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
