;redcode
;assert 1
	SPL 0, <402
	CMP -232, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SLT <-900, @2
	ADD 30, 9
	SUB <-900, @2
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	CMP #12, @240
	DJN 1, 20
	DJN 1, 20
	MOV -11, <-20
	JMZ -1, @-20
	DJN -41, #-20
	SLT <-900, @2
	JMZ -1, @-20
	SUB @121, 106
	SUB 12, @10
	SUB @121, 106
	SPL 0, <402
	SLT 121, 2
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <402
	SPL 12, #10
	SPL 12, #10
	ADD 1, <-1
	ADD 1, <-1
	SUB @121, 103
	SUB @121, 106
	SUB @121, 106
	SLT 20, @12
	SUB @0, @2
	SLT 121, 2
	SLT 121, 2
	ADD #270, <1
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-20
	ADD #270, <1
	SPL 0, <402
	SLT 20, @12
	DJN -1, @-20
	ADD 30, 9
	DJN -1, @-20
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
