static void F_1 ( struct V_1 * V_2 , int V_3 )\r\n{\r\nstruct V_4 * V_5 ;\r\nint V_6 ;\r\nint V_7 = 0 ;\r\nV_5 = F_2 ( V_2 ) ;\r\nif ( ! V_5 )\r\nreturn;\r\nif ( V_2 -> V_8 != V_9 )\r\nreturn;\r\nif ( V_3 ) {\r\nV_5 -> V_10 = 0 ;\r\nV_5 -> V_11 = 0 ;\r\n}\r\nV_7 = V_5 -> V_10 ;\r\nif ( ! V_7 && ! V_5 -> V_12 )\r\nreturn;\r\nif ( V_7 )\r\nV_5 -> V_13 = V_2 -> V_13 ;\r\nif ( V_5 -> V_13 == 0 )\r\ngoto V_14;\r\nF_3 ( & V_2 -> V_2 , L_1 ,\r\nV_5 -> V_15 ,\r\nV_5 -> V_13 ,\r\nF_4 ( V_2 ) ? L_2 : L_3 ,\r\nV_2 -> V_16 ? L_4 : L_5 ,\r\nV_2 -> V_17 ? L_6 : L_5 ,\r\nV_5 -> V_12 ? L_7 : L_8 ,\r\nV_7 ? L_7 : L_8 ) ;\r\nif ( V_7 ) {\r\nV_6 = F_5 ( V_5 -> V_13 ,\r\nV_18 , V_19 ,\r\nV_5 -> V_15 , V_2 ) ;\r\nif ( V_6 ) {\r\nF_6 ( & V_2 -> V_2 , L_9 \\r\nL_10 ,\r\nV_5 -> V_15 , V_5 -> V_13 , V_6 ) ;\r\ngoto V_14;\r\n}\r\n} else {\r\nF_7 ( V_5 -> V_13 , V_2 ) ;\r\nV_5 -> V_13 = 0 ;\r\n}\r\nV_5 -> V_12 = V_7 ;\r\nV_5 -> V_11 = V_7 ;\r\nV_14:\r\nF_3 ( & V_2 -> V_2 , L_11 ,\r\nV_5 -> V_15 ,\r\nV_5 -> V_13 ,\r\nF_4 ( V_2 ) ? L_2 : L_3 ,\r\nV_2 -> V_16 ? L_4 : L_5 ,\r\nV_2 -> V_17 ? L_6 : L_5 ,\r\nV_7 ? ( V_5 -> V_12 ? L_12 : L_13 ) :\r\n( V_5 -> V_12 ? L_14 : L_15 ) ) ;\r\n}\r\nvoid F_8 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_20 ;\r\nF_1 ( V_2 , 1 ) ;\r\nif ( V_2 -> V_8 == V_9 ) {\r\n#ifdef F_9\r\nif ( V_2 -> V_17 )\r\nF_10 ( V_2 ) ;\r\nif ( V_2 -> V_16 )\r\nF_11 ( V_2 ) ;\r\n#endif\r\nF_12 ( V_2 ) ;\r\nF_13 ( V_2 , V_21 , 0 ) ;\r\nV_2 -> V_22 = 0 ;\r\n} else {\r\nF_14 ( V_2 , V_21 , & V_20 ) ;\r\nif ( V_20 & ( V_23 ) ) {\r\nV_20 &= ~ ( V_23 ) ;\r\nF_13 ( V_2 , V_21 , V_20 ) ;\r\nV_2 -> V_22 = 0 ;\r\n}\r\n}\r\n}\r\nstatic\r\nint F_15 ( struct V_24 * V_25 ,\r\nstruct V_1 * V_2 , struct V_26 * V_27 )\r\n{\r\nstruct V_4 * V_5 ;\r\nint V_28 = V_25 -> V_29 -> V_30 ;\r\nint V_31 ;\r\nif ( F_16 ( V_32 ) )\r\nF_17 (KERN_DEBUG DRV_NAME L_16 , pci_name(dev)) ;\r\nV_31 = F_18 ( V_2 ) ;\r\nif ( V_31 ) {\r\nF_17 ( V_33 L_17 ,\r\nV_28 , V_31 ) ;\r\nV_27 -> V_34 = 0 ;\r\nreturn V_35 ;\r\n}\r\nV_27 -> V_34 = V_2 -> V_13 ? F_19 ( V_2 -> V_13 ) : 0 ;\r\nif ( F_16 ( V_32 ) )\r\nF_17 (KERN_DEBUG DRV_NAME L_18 , pci_name(dev),\r\nop->value) ;\r\nV_5 = F_2 ( V_2 ) ;\r\nif ( V_5 )\r\nV_5 -> V_11 = 0 ;\r\nreturn 0 ;\r\n}\r\nstatic\r\nint F_20 ( struct V_24 * V_25 ,\r\nstruct V_1 * V_2 , struct V_26 * V_27 )\r\n{\r\nstruct V_4 * V_5 ;\r\nif ( F_16 ( V_32 ) )\r\nF_17 (KERN_DEBUG DRV_NAME L_19 ,\r\npci_name(dev)) ;\r\nF_11 ( V_2 ) ;\r\nV_27 -> V_34 = V_2 -> V_13 ? F_19 ( V_2 -> V_13 ) : 0 ;\r\nif ( F_16 ( V_32 ) )\r\nF_17 (KERN_DEBUG DRV_NAME L_18 , pci_name(dev),\r\nop->value) ;\r\nV_5 = F_2 ( V_2 ) ;\r\nif ( V_5 )\r\nV_5 -> V_11 = 1 ;\r\nreturn 0 ;\r\n}\r\nstatic\r\nint F_21 ( struct V_24 * V_25 ,\r\nstruct V_1 * V_2 , struct V_26 * V_27 )\r\n{\r\nstruct V_4 * V_5 ;\r\nint V_36 , V_37 ;\r\nstruct V_38 * V_39 ;\r\nif ( F_16 ( V_32 ) )\r\nF_17 (KERN_DEBUG DRV_NAME L_20 ,\r\npci_name(dev)) ;\r\nif ( V_27 -> V_34 > V_40 )\r\nreturn - V_41 ;\r\nV_39 = F_22 ( V_27 -> V_34 * sizeof( * V_39 ) , V_42 ) ;\r\nif ( V_39 == NULL )\r\nreturn - V_43 ;\r\nfor ( V_36 = 0 ; V_36 < V_27 -> V_34 ; V_36 ++ ) {\r\nV_39 [ V_36 ] . V_44 = V_27 -> V_45 [ V_36 ] . V_44 ;\r\nV_39 [ V_36 ] . V_46 = V_27 -> V_45 [ V_36 ] . V_46 ;\r\n}\r\nV_37 = F_23 ( V_2 , V_39 , V_27 -> V_34 ) ;\r\nif ( V_37 == 0 ) {\r\nfor ( V_36 = 0 ; V_36 < V_27 -> V_34 ; V_36 ++ ) {\r\nV_27 -> V_45 [ V_36 ] . V_44 = V_39 [ V_36 ] . V_44 ;\r\nif ( V_39 [ V_36 ] . V_46 )\r\nV_27 -> V_45 [ V_36 ] . V_46 =\r\nF_19 ( V_39 [ V_36 ] . V_46 ) ;\r\nif ( F_16 ( V_32 ) )\r\nF_17 (KERN_DEBUG DRV_NAME L_21 \\r\nL_22 ,\r\npci_name(dev), i,\r\nop->msix_entries[i].vector) ;\r\n}\r\n} else {\r\nF_17 (KERN_WARNING DRV_NAME L_23 ,\r\npci_name(dev), result) ;\r\n}\r\nF_24 ( V_39 ) ;\r\nV_27 -> V_34 = V_37 ;\r\nV_5 = F_2 ( V_2 ) ;\r\nif ( V_5 )\r\nV_5 -> V_11 = 0 ;\r\nreturn V_37 ;\r\n}\r\nstatic\r\nint F_25 ( struct V_24 * V_25 ,\r\nstruct V_1 * V_2 , struct V_26 * V_27 )\r\n{\r\nstruct V_4 * V_5 ;\r\nif ( F_16 ( V_32 ) )\r\nF_17 (KERN_DEBUG DRV_NAME L_24 ,\r\npci_name(dev)) ;\r\nF_10 ( V_2 ) ;\r\nV_27 -> V_34 = V_2 -> V_13 ? F_19 ( V_2 -> V_13 ) : 0 ;\r\nif ( F_16 ( V_32 ) )\r\nF_17 (KERN_DEBUG DRV_NAME L_25 , pci_name(dev),\r\nop->value) ;\r\nV_5 = F_2 ( V_2 ) ;\r\nif ( V_5 )\r\nV_5 -> V_11 = 1 ;\r\nreturn 0 ;\r\n}\r\nvoid F_26 ( struct V_24 * V_25 )\r\n{\r\nif ( F_27 ( V_47 , ( unsigned long * ) & V_25 -> V_48 -> V_49 )\r\n&& ! F_28 ( V_50 , & V_25 -> V_49 ) ) {\r\nF_29 ( V_51 , & V_25 -> V_52 ) ;\r\n}\r\nif ( ! F_27 ( V_53 , ( unsigned long * ) & V_25 -> V_48 -> V_49 )\r\n&& F_27 ( V_54 , & V_25 -> V_49 ) ) {\r\nF_30 ( & V_55 ) ;\r\n}\r\n}\r\nvoid F_31 ( struct V_56 * V_57 )\r\n{\r\nstruct V_24 * V_25 =\r\nF_32 ( V_57 , struct V_24 , V_52 ) ;\r\nstruct V_1 * V_2 ;\r\nstruct V_4 * V_5 = NULL ;\r\nstruct V_26 * V_27 = & V_25 -> V_48 -> V_27 ;\r\nint V_58 = 0 ;\r\nV_2 = F_33 ( V_25 , V_27 -> V_59 , V_27 -> V_60 , V_27 -> V_61 ) ;\r\nif ( V_2 == NULL )\r\nV_27 -> V_62 = V_63 ;\r\nelse {\r\nV_5 = F_2 ( V_2 ) ;\r\nif ( V_5 )\r\nV_58 = V_5 -> V_10 ;\r\nswitch ( V_27 -> V_20 ) {\r\ncase V_64 :\r\nV_27 -> V_62 = F_34 ( V_2 ,\r\nV_27 -> V_65 , V_27 -> V_66 , & V_27 -> V_34 ) ;\r\nbreak;\r\ncase V_67 :\r\nV_27 -> V_62 = F_35 ( V_2 ,\r\nV_27 -> V_65 , V_27 -> V_66 , V_27 -> V_34 ) ;\r\nbreak;\r\n#ifdef F_9\r\ncase V_68 :\r\nV_27 -> V_62 = F_15 ( V_25 , V_2 , V_27 ) ;\r\nbreak;\r\ncase V_69 :\r\nV_27 -> V_62 = F_20 ( V_25 , V_2 , V_27 ) ;\r\nbreak;\r\ncase V_70 :\r\nV_27 -> V_62 = F_21 ( V_25 , V_2 , V_27 ) ;\r\nbreak;\r\ncase V_71 :\r\nV_27 -> V_62 = F_25 ( V_25 , V_2 , V_27 ) ;\r\nbreak;\r\n#endif\r\ndefault:\r\nV_27 -> V_62 = V_72 ;\r\nbreak;\r\n}\r\n}\r\nif ( ! V_27 -> V_62 && V_2 && V_5 ) {\r\nif ( ( V_5 -> V_10 != V_58 ) )\r\nF_1 ( V_2 , 0 ) ;\r\n}\r\nF_36 () ;\r\nF_37 ( V_47 , ( unsigned long * ) & V_25 -> V_48 -> V_49 ) ;\r\nF_38 ( V_25 -> V_73 ) ;\r\nF_39 () ;\r\nF_37 ( V_50 , & V_25 -> V_49 ) ;\r\nF_40 () ;\r\nF_26 ( V_25 ) ;\r\n}\r\nT_2 F_41 ( int V_13 , void * V_74 )\r\n{\r\nstruct V_24 * V_25 = V_74 ;\r\nF_26 ( V_25 ) ;\r\nreturn V_75 ;\r\n}\r\nstatic T_2 V_18 ( int V_13 , void * V_74 )\r\n{\r\nstruct V_1 * V_2 = (struct V_1 * ) V_74 ;\r\nstruct V_4 * V_5 = F_2 ( V_2 ) ;\r\nif ( V_5 -> V_12 && V_5 -> V_11 ) {\r\nV_5 -> V_76 ++ ;\r\nif ( ( V_5 -> V_76 % 1000 ) == 0 ) {\r\nif ( F_42 ( V_13 ) ) {\r\nF_17 ( V_77 L_26\r\nL_27 ,\r\nV_5 -> V_15 ) ;\r\nV_5 -> V_11 = 0 ;\r\n}\r\n}\r\nreturn V_75 ;\r\n}\r\nreturn V_78 ;\r\n}
