Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Nov  4 01:57:11 2024
| Host         : Bob running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            1 |
|     10 |            1 |
|     14 |            4 |
|    16+ |           19 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             352 |           99 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             196 |           33 |
| Yes          | No                    | No                     |             364 |           83 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             320 |           45 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-----------------------------------------------------+------------------------------------+------------------+----------------+
|                   Clock Signal                   |                    Enable Signal                    |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+--------------------------------------------------+-----------------------------------------------------+------------------------------------+------------------+----------------+
| ~clk_6p25M_BUFG                                  |                                                     |                                    |                1 |              2 |
|  clk_IBUF_BUFG                                   |                                                     | oleddisp/oled_data_reg[3]_0        |                1 |              8 |
|  oleddisp/E[0]                                   |                                                     |                                    |                2 |             10 |
|  clk_IBUF_BUFG                                   | oleddisp/oled_data0                                 |                                    |                2 |             14 |
|  clk_IBUF_BUFG                                   | oleddisp/oled_data0_0                               |                                    |                4 |             14 |
|  clk_IBUF_BUFG                                   | oleddisp/oled_data0_2                               |                                    |                4 |             14 |
|  clk_IBUF_BUFG                                   | oleddisp/oled_data0_1                               |                                    |                3 |             14 |
|  clk_IBUF_BUFG                                   | oleddisp/oled_data_reg[0]_47[0]                     |                                    |                5 |             20 |
|  clk_IBUF_BUFG                                   | oleddisp/oled_data_reg[0]_38[0]                     |                                    |                7 |             20 |
|  clk_IBUF_BUFG                                   | oleddisp/oled_data_reg[0]_39[0]                     |                                    |                6 |             20 |
|  clk_IBUF_BUFG                                   | oleddisp/oled_data_reg[0]_40[0]                     |                                    |                6 |             20 |
|  clk_IBUF_BUFG                                   | oleddisp/oled_data_reg[0]_41[0]                     |                                    |                7 |             20 |
|  clk_IBUF_BUFG                                   | oleddisp/oled_data_reg[0]_49[0]                     |                                    |                5 |             20 |
|  clk_IBUF_BUFG                                   | oleddisp/oled_data_reg[0]_48[0]                     |                                    |                4 |             20 |
|  clk_IBUF_BUFG                                   | oleddisp/oled_data_reg[0]_50[0]                     |                                    |                6 |             20 |
|  clk_IBUF_BUFG                                   | pixycont/studcont/draw_s2/oled_data[15]_i_1__7_n_0  |                                    |                6 |             22 |
|  clk_IBUF_BUFG                                   | pixycont/studcont/draw_s3/oled_data[15]_i_1__11_n_0 |                                    |                5 |             22 |
|  oleddisp/pixel_data_reg[15]_0[0]                |                                                     |                                    |                7 |             30 |
|  pixycont/studcont/pixel_data_reg[15]_i_2__0_n_0 |                                                     |                                    |                8 |             30 |
| ~clk_6p25M_BUFG                                  |                                                     | oleddisp/frame_counter[16]_i_1_n_0 |                5 |             34 |
| ~clk_6p25M_BUFG                                  | oleddisp/delay[0]_i_1_n_0                           |                                    |                5 |             40 |
| ~clk_6p25M_BUFG                                  | oleddisp/state                                      |                                    |                8 |             64 |
|  clk_IBUF_BUFG                                   |                                                     | clk6p25M/clear                     |                8 |             64 |
| ~clk_6p25M_BUFG                                  |                                                     | oleddisp/spi_word[39]_i_1_n_0      |               19 |             90 |
|  clk_IBUF_BUFG                                   |                                                     |                                    |               81 |            280 |
|  clk_IBUF_BUFG                                   | vertical_movement                                   | pixycont/studcont/draw_s2/SR[0]    |               45 |            320 |
+--------------------------------------------------+-----------------------------------------------------+------------------------------------+------------------+----------------+


