Classic Timing Analyzer report for Bus
Fri Dec 12 00:59:41 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Setup: 'wen_LA'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                ; To                                                                                                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.952 ns                                       ; G_KEY                                                                                                               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.945 ns                                       ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg5 ; CRT[0]                                                                                                                ; clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.307 ns                                      ; G_KEY                                                                                                               ; CRT[0]                                                                                                                ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.412 ns                                       ; KEY[0]                                                                                                              ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0]                                                                           ; --         ; wen_LA   ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 265.60 MHz ( period = 3.765 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg5 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 ; clock      ; clock    ; 0            ;
; Clock Setup: 'wen_LA'        ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]                                                                         ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]                                                                           ; wen_LA     ; wen_LA   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                     ;                                                                                                                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; wen_LA          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 24     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                   ; To                                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 265.60 MHz ( period = 3.765 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 ; clock      ; clock    ; None                        ; None                      ; 3.595 ns                ;
; N/A   ; 265.60 MHz ( period = 3.765 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg1    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 ; clock      ; clock    ; None                        ; None                      ; 3.595 ns                ;
; N/A   ; 265.60 MHz ( period = 3.765 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg2    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 ; clock      ; clock    ; None                        ; None                      ; 3.595 ns                ;
; N/A   ; 265.60 MHz ( period = 3.765 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg3    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 ; clock      ; clock    ; None                        ; None                      ; 3.595 ns                ;
; N/A   ; 265.60 MHz ( period = 3.765 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg4    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 ; clock      ; clock    ; None                        ; None                      ; 3.595 ns                ;
; N/A   ; 265.60 MHz ( period = 3.765 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg5    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 ; clock      ; clock    ; None                        ; None                      ; 3.595 ns                ;
; N/A   ; 272.55 MHz ( period = 3.669 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 ; clock      ; clock    ; None                        ; None                      ; 3.499 ns                ;
; N/A   ; 272.55 MHz ( period = 3.669 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg1    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 ; clock      ; clock    ; None                        ; None                      ; 3.499 ns                ;
; N/A   ; 272.55 MHz ( period = 3.669 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg2    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 ; clock      ; clock    ; None                        ; None                      ; 3.499 ns                ;
; N/A   ; 272.55 MHz ( period = 3.669 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg3    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 ; clock      ; clock    ; None                        ; None                      ; 3.499 ns                ;
; N/A   ; 272.55 MHz ( period = 3.669 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg4    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 ; clock      ; clock    ; None                        ; None                      ; 3.499 ns                ;
; N/A   ; 272.55 MHz ( period = 3.669 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg5    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 ; clock      ; clock    ; None                        ; None                      ; 3.499 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg4 ; clock      ; clock    ; None                        ; None                      ; 3.472 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg1    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg4 ; clock      ; clock    ; None                        ; None                      ; 3.472 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg2    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg4 ; clock      ; clock    ; None                        ; None                      ; 3.472 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg3    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg4 ; clock      ; clock    ; None                        ; None                      ; 3.472 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg4    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg4 ; clock      ; clock    ; None                        ; None                      ; 3.472 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg5    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg4 ; clock      ; clock    ; None                        ; None                      ; 3.472 ns                ;
; N/A   ; 279.17 MHz ( period = 3.582 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 ; clock      ; clock    ; None                        ; None                      ; 3.412 ns                ;
; N/A   ; 279.17 MHz ( period = 3.582 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg1    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 ; clock      ; clock    ; None                        ; None                      ; 3.412 ns                ;
; N/A   ; 279.17 MHz ( period = 3.582 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg2    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 ; clock      ; clock    ; None                        ; None                      ; 3.412 ns                ;
; N/A   ; 279.17 MHz ( period = 3.582 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg3    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 ; clock      ; clock    ; None                        ; None                      ; 3.412 ns                ;
; N/A   ; 279.17 MHz ( period = 3.582 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg4    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 ; clock      ; clock    ; None                        ; None                      ; 3.412 ns                ;
; N/A   ; 279.17 MHz ( period = 3.582 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg5    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 ; clock      ; clock    ; None                        ; None                      ; 3.412 ns                ;
; N/A   ; 285.96 MHz ( period = 3.497 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg2 ; clock      ; clock    ; None                        ; None                      ; 3.327 ns                ;
; N/A   ; 285.96 MHz ( period = 3.497 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg1    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg2 ; clock      ; clock    ; None                        ; None                      ; 3.327 ns                ;
; N/A   ; 285.96 MHz ( period = 3.497 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg2    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg2 ; clock      ; clock    ; None                        ; None                      ; 3.327 ns                ;
; N/A   ; 285.96 MHz ( period = 3.497 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg3    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg2 ; clock      ; clock    ; None                        ; None                      ; 3.327 ns                ;
; N/A   ; 285.96 MHz ( period = 3.497 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg4    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg2 ; clock      ; clock    ; None                        ; None                      ; 3.327 ns                ;
; N/A   ; 285.96 MHz ( period = 3.497 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg5    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg2 ; clock      ; clock    ; None                        ; None                      ; 3.327 ns                ;
; N/A   ; 289.02 MHz ( period = 3.460 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg7 ; clock      ; clock    ; None                        ; None                      ; 3.290 ns                ;
; N/A   ; 289.02 MHz ( period = 3.460 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg1    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg7 ; clock      ; clock    ; None                        ; None                      ; 3.290 ns                ;
; N/A   ; 289.02 MHz ( period = 3.460 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg2    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg7 ; clock      ; clock    ; None                        ; None                      ; 3.290 ns                ;
; N/A   ; 289.02 MHz ( period = 3.460 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg3    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg7 ; clock      ; clock    ; None                        ; None                      ; 3.290 ns                ;
; N/A   ; 289.02 MHz ( period = 3.460 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg4    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg7 ; clock      ; clock    ; None                        ; None                      ; 3.290 ns                ;
; N/A   ; 289.02 MHz ( period = 3.460 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg5    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg7 ; clock      ; clock    ; None                        ; None                      ; 3.290 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg1 ; clock      ; clock    ; None                        ; None                      ; 3.211 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg1    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg1 ; clock      ; clock    ; None                        ; None                      ; 3.211 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg2    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg1 ; clock      ; clock    ; None                        ; None                      ; 3.211 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg3    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg1 ; clock      ; clock    ; None                        ; None                      ; 3.211 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg4    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg1 ; clock      ; clock    ; None                        ; None                      ; 3.211 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg5    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg1 ; clock      ; clock    ; None                        ; None                      ; 3.211 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock      ; clock    ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg1    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock      ; clock    ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg2    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock      ; clock    ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg3    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock      ; clock    ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg4    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock      ; clock    ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 297.00 MHz ( period = 3.367 ns )               ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg5    ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock      ; clock    ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 302.30 MHz ( period = 3.308 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_we_reg       ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 ; clock      ; clock    ; None                        ; None                      ; 3.150 ns                ;
; N/A   ; 302.30 MHz ( period = 3.308 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg0 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 ; clock      ; clock    ; None                        ; None                      ; 3.150 ns                ;
; N/A   ; 302.30 MHz ( period = 3.308 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg1 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 ; clock      ; clock    ; None                        ; None                      ; 3.150 ns                ;
; N/A   ; 302.30 MHz ( period = 3.308 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg2 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 ; clock      ; clock    ; None                        ; None                      ; 3.150 ns                ;
; N/A   ; 302.30 MHz ( period = 3.308 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg3 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 ; clock      ; clock    ; None                        ; None                      ; 3.150 ns                ;
; N/A   ; 302.30 MHz ( period = 3.308 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg4 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 ; clock      ; clock    ; None                        ; None                      ; 3.150 ns                ;
; N/A   ; 302.30 MHz ( period = 3.308 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg5 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 ; clock      ; clock    ; None                        ; None                      ; 3.150 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_we_reg       ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg4 ; clock      ; clock    ; None                        ; None                      ; 2.997 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg0 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg4 ; clock      ; clock    ; None                        ; None                      ; 2.997 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg1 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg4 ; clock      ; clock    ; None                        ; None                      ; 2.997 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg2 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg4 ; clock      ; clock    ; None                        ; None                      ; 2.997 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg3 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg4 ; clock      ; clock    ; None                        ; None                      ; 2.997 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg4 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg4 ; clock      ; clock    ; None                        ; None                      ; 2.997 ns                ;
; N/A   ; 316.96 MHz ( period = 3.155 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg5 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg4 ; clock      ; clock    ; None                        ; None                      ; 2.997 ns                ;
; N/A   ; 319.80 MHz ( period = 3.127 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_we_reg       ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.969 ns                ;
; N/A   ; 319.80 MHz ( period = 3.127 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg0 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.969 ns                ;
; N/A   ; 319.80 MHz ( period = 3.127 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg1 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.969 ns                ;
; N/A   ; 319.80 MHz ( period = 3.127 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg2 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.969 ns                ;
; N/A   ; 319.80 MHz ( period = 3.127 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg3 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.969 ns                ;
; N/A   ; 319.80 MHz ( period = 3.127 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg4 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.969 ns                ;
; N/A   ; 319.80 MHz ( period = 3.127 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg5 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 ; clock      ; clock    ; None                        ; None                      ; 2.969 ns                ;
; N/A   ; 322.16 MHz ( period = 3.104 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_we_reg       ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 ; clock      ; clock    ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 322.16 MHz ( period = 3.104 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg0 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 ; clock      ; clock    ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 322.16 MHz ( period = 3.104 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg1 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 ; clock      ; clock    ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 322.16 MHz ( period = 3.104 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg2 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 ; clock      ; clock    ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 322.16 MHz ( period = 3.104 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg3 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 ; clock      ; clock    ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 322.16 MHz ( period = 3.104 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg4 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 ; clock      ; clock    ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 322.16 MHz ( period = 3.104 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg5 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 ; clock      ; clock    ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 329.82 MHz ( period = 3.032 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_we_reg       ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg2 ; clock      ; clock    ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 329.82 MHz ( period = 3.032 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg0 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg2 ; clock      ; clock    ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 329.82 MHz ( period = 3.032 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg1 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg2 ; clock      ; clock    ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 329.82 MHz ( period = 3.032 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg2 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg2 ; clock      ; clock    ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 329.82 MHz ( period = 3.032 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg3 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg2 ; clock      ; clock    ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 329.82 MHz ( period = 3.032 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg4 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg2 ; clock      ; clock    ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 329.82 MHz ( period = 3.032 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg5 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg2 ; clock      ; clock    ; None                        ; None                      ; 2.874 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_we_reg       ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg1 ; clock      ; clock    ; None                        ; None                      ; 2.724 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg0 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg1 ; clock      ; clock    ; None                        ; None                      ; 2.724 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg1 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg1 ; clock      ; clock    ; None                        ; None                      ; 2.724 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg2 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg1 ; clock      ; clock    ; None                        ; None                      ; 2.724 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg3 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg1 ; clock      ; clock    ; None                        ; None                      ; 2.724 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg4 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg1 ; clock      ; clock    ; None                        ; None                      ; 2.724 ns                ;
; N/A   ; 346.98 MHz ( period = 2.882 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg5 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg1 ; clock      ; clock    ; None                        ; None                      ; 2.724 ns                ;
; N/A   ; 347.83 MHz ( period = 2.875 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_we_reg       ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.717 ns                ;
; N/A   ; 347.83 MHz ( period = 2.875 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg0 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.717 ns                ;
; N/A   ; 347.83 MHz ( period = 2.875 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg1 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.717 ns                ;
; N/A   ; 347.83 MHz ( period = 2.875 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg2 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.717 ns                ;
; N/A   ; 347.83 MHz ( period = 2.875 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg3 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.717 ns                ;
; N/A   ; 347.83 MHz ( period = 2.875 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg4 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.717 ns                ;
; N/A   ; 347.83 MHz ( period = 2.875 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg5 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock      ; clock    ; None                        ; None                      ; 2.717 ns                ;
; N/A   ; 359.07 MHz ( period = 2.785 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_we_reg       ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg7 ; clock      ; clock    ; None                        ; None                      ; 2.627 ns                ;
; N/A   ; 359.07 MHz ( period = 2.785 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg0 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg7 ; clock      ; clock    ; None                        ; None                      ; 2.627 ns                ;
; N/A   ; 359.07 MHz ( period = 2.785 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg1 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg7 ; clock      ; clock    ; None                        ; None                      ; 2.627 ns                ;
; N/A   ; 359.07 MHz ( period = 2.785 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg2 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg7 ; clock      ; clock    ; None                        ; None                      ; 2.627 ns                ;
; N/A   ; 359.07 MHz ( period = 2.785 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg3 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg7 ; clock      ; clock    ; None                        ; None                      ; 2.627 ns                ;
; N/A   ; 359.07 MHz ( period = 2.785 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg4 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg7 ; clock      ; clock    ; None                        ; None                      ; 2.627 ns                ;
; N/A   ; 359.07 MHz ( period = 2.785 ns )               ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg5 ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg7 ; clock      ; clock    ; None                        ; None                      ; 2.627 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg1  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg2  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg4  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg7  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.623 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'wen_LA'                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------+---------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                        ; To                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] ; wen_LA     ; wen_LA   ; None                        ; None                      ; 1.009 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[3] ; wen_LA     ; wen_LA   ; None                        ; None                      ; 0.919 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[1] ; wen_LA     ; wen_LA   ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0] ; wen_LA     ; wen_LA   ; None                        ; None                      ; 0.914 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[4] ; wen_LA     ; wen_LA   ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[5] ; wen_LA     ; wen_LA   ; None                        ; None                      ; 0.906 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6] ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[2] ; wen_LA     ; wen_LA   ; None                        ; None                      ; 0.641 ns                ;
+-------+------------------------------------------------+---------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                            ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                                                                                                    ; To Clock ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.952 ns   ; G_KEY   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 ; clock    ;
; N/A   ; None         ; 3.950 ns   ; G_KEY   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg4 ; clock    ;
; N/A   ; None         ; 3.940 ns   ; G_KEY   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 ; clock    ;
; N/A   ; None         ; 3.790 ns   ; KEY[4]  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg4 ; clock    ;
; N/A   ; None         ; 3.758 ns   ; G_MEM   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg4 ; clock    ;
; N/A   ; None         ; 3.754 ns   ; KEY[1]  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg1 ; clock    ;
; N/A   ; None         ; 3.742 ns   ; G_MEM   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 ; clock    ;
; N/A   ; None         ; 3.732 ns   ; G_KEY   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg1 ; clock    ;
; N/A   ; None         ; 3.729 ns   ; G_KEY   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock    ;
; N/A   ; None         ; 3.725 ns   ; G_KEY   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]                                                                           ; wen_LA   ;
; N/A   ; None         ; 3.679 ns   ; KEY[5]  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 ; clock    ;
; N/A   ; None         ; 3.673 ns   ; G_MEM   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 ; clock    ;
; N/A   ; None         ; 3.607 ns   ; G_KEY   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg7 ; clock    ;
; N/A   ; None         ; 3.597 ns   ; G_KEY   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg2 ; clock    ;
; N/A   ; None         ; 3.595 ns   ; G_KEY   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 ; clock    ;
; N/A   ; None         ; 3.572 ns   ; G_MEM   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]                                                                           ; wen_LA   ;
; N/A   ; None         ; 3.555 ns   ; G_MEM   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg1 ; clock    ;
; N/A   ; None         ; 3.554 ns   ; G_MEM   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg7 ; clock    ;
; N/A   ; None         ; 3.550 ns   ; G_MEM   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock    ;
; N/A   ; None         ; 3.543 ns   ; G_MEM   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg2 ; clock    ;
; N/A   ; None         ; 3.491 ns   ; KEY[6]  ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]                                                                           ; wen_LA   ;
; N/A   ; None         ; 3.442 ns   ; G_MEM   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 ; clock    ;
; N/A   ; None         ; 3.407 ns   ; KEY[1]  ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[1]                                                                           ; wen_LA   ;
; N/A   ; None         ; 3.397 ns   ; G_KEY   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[5]                                                                           ; wen_LA   ;
; N/A   ; None         ; 3.396 ns   ; G_KEY   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[4]                                                                           ; wen_LA   ;
; N/A   ; None         ; 3.388 ns   ; G_KEY   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[3]                                                                           ; wen_LA   ;
; N/A   ; None         ; 3.385 ns   ; G_KEY   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[1]                                                                           ; wen_LA   ;
; N/A   ; None         ; 3.383 ns   ; G_KEY   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0]                                                                           ; wen_LA   ;
; N/A   ; None         ; 3.361 ns   ; KEY[6]  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 ; clock    ;
; N/A   ; None         ; 3.297 ns   ; KEY[3]  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 ; clock    ;
; N/A   ; None         ; 3.253 ns   ; G_KEY   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[2]                                                                           ; wen_LA   ;
; N/A   ; None         ; 3.247 ns   ; KEY[7]  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg7 ; clock    ;
; N/A   ; None         ; 3.236 ns   ; KEY[4]  ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[4]                                                                           ; wen_LA   ;
; N/A   ; None         ; 3.208 ns   ; G_MEM   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[1]                                                                           ; wen_LA   ;
; N/A   ; None         ; 3.204 ns   ; G_MEM   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0]                                                                           ; wen_LA   ;
; N/A   ; None         ; 3.204 ns   ; G_MEM   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[4]                                                                           ; wen_LA   ;
; N/A   ; None         ; 3.199 ns   ; G_MEM   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[2]                                                                           ; wen_LA   ;
; N/A   ; None         ; 3.199 ns   ; G_MEM   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[5]                                                                           ; wen_LA   ;
; N/A   ; None         ; 3.136 ns   ; KEY[5]  ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[5]                                                                           ; wen_LA   ;
; N/A   ; None         ; 3.121 ns   ; KEY[2]  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg2 ; clock    ;
; N/A   ; None         ; 3.109 ns   ; G_MEM   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[3]                                                                           ; wen_LA   ;
; N/A   ; None         ; 2.777 ns   ; KEY[2]  ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[2]                                                                           ; wen_LA   ;
; N/A   ; None         ; 2.733 ns   ; KEY[3]  ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[3]                                                                           ; wen_LA   ;
; N/A   ; None         ; 2.697 ns   ; wen_MEM ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_we_reg      ; clock    ;
; N/A   ; None         ; 0.173 ns   ; KEY[0]  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock    ;
; N/A   ; None         ; -0.173 ns  ; KEY[0]  ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0]                                                                           ; wen_LA   ;
+-------+--------------+------------+---------+-----------------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                              ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                   ; To     ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 9.945 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0    ; CRT[0] ; clock      ;
; N/A   ; None         ; 9.945 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg1    ; CRT[0] ; clock      ;
; N/A   ; None         ; 9.945 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg2    ; CRT[0] ; clock      ;
; N/A   ; None         ; 9.945 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg3    ; CRT[0] ; clock      ;
; N/A   ; None         ; 9.945 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg4    ; CRT[0] ; clock      ;
; N/A   ; None         ; 9.945 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg5    ; CRT[0] ; clock      ;
; N/A   ; None         ; 9.551 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0    ; CRT[6] ; clock      ;
; N/A   ; None         ; 9.551 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg1    ; CRT[6] ; clock      ;
; N/A   ; None         ; 9.551 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg2    ; CRT[6] ; clock      ;
; N/A   ; None         ; 9.551 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg3    ; CRT[6] ; clock      ;
; N/A   ; None         ; 9.551 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg4    ; CRT[6] ; clock      ;
; N/A   ; None         ; 9.551 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg5    ; CRT[6] ; clock      ;
; N/A   ; None         ; 9.453 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_we_reg       ; CRT[0] ; clock      ;
; N/A   ; None         ; 9.453 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg0 ; CRT[0] ; clock      ;
; N/A   ; None         ; 9.453 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg1 ; CRT[0] ; clock      ;
; N/A   ; None         ; 9.453 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg2 ; CRT[0] ; clock      ;
; N/A   ; None         ; 9.453 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg3 ; CRT[0] ; clock      ;
; N/A   ; None         ; 9.453 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg4 ; CRT[0] ; clock      ;
; N/A   ; None         ; 9.453 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg5 ; CRT[0] ; clock      ;
; N/A   ; None         ; 8.942 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0    ; CRT[5] ; clock      ;
; N/A   ; None         ; 8.942 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg1    ; CRT[5] ; clock      ;
; N/A   ; None         ; 8.942 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg2    ; CRT[5] ; clock      ;
; N/A   ; None         ; 8.942 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg3    ; CRT[5] ; clock      ;
; N/A   ; None         ; 8.942 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg4    ; CRT[5] ; clock      ;
; N/A   ; None         ; 8.942 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg5    ; CRT[5] ; clock      ;
; N/A   ; None         ; 8.913 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_we_reg       ; CRT[6] ; clock      ;
; N/A   ; None         ; 8.913 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg0 ; CRT[6] ; clock      ;
; N/A   ; None         ; 8.913 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg1 ; CRT[6] ; clock      ;
; N/A   ; None         ; 8.913 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg2 ; CRT[6] ; clock      ;
; N/A   ; None         ; 8.913 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg3 ; CRT[6] ; clock      ;
; N/A   ; None         ; 8.913 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg4 ; CRT[6] ; clock      ;
; N/A   ; None         ; 8.913 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg5 ; CRT[6] ; clock      ;
; N/A   ; None         ; 8.774 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0    ; CRT[2] ; clock      ;
; N/A   ; None         ; 8.774 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg1    ; CRT[2] ; clock      ;
; N/A   ; None         ; 8.774 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg2    ; CRT[2] ; clock      ;
; N/A   ; None         ; 8.774 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg3    ; CRT[2] ; clock      ;
; N/A   ; None         ; 8.774 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg4    ; CRT[2] ; clock      ;
; N/A   ; None         ; 8.774 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg5    ; CRT[2] ; clock      ;
; N/A   ; None         ; 8.612 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0    ; CRT[7] ; clock      ;
; N/A   ; None         ; 8.612 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg1    ; CRT[7] ; clock      ;
; N/A   ; None         ; 8.612 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg2    ; CRT[7] ; clock      ;
; N/A   ; None         ; 8.612 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg3    ; CRT[7] ; clock      ;
; N/A   ; None         ; 8.612 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg4    ; CRT[7] ; clock      ;
; N/A   ; None         ; 8.612 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg5    ; CRT[7] ; clock      ;
; N/A   ; None         ; 8.464 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_we_reg       ; CRT[5] ; clock      ;
; N/A   ; None         ; 8.464 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg0 ; CRT[5] ; clock      ;
; N/A   ; None         ; 8.464 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg1 ; CRT[5] ; clock      ;
; N/A   ; None         ; 8.464 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg2 ; CRT[5] ; clock      ;
; N/A   ; None         ; 8.464 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg3 ; CRT[5] ; clock      ;
; N/A   ; None         ; 8.464 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg4 ; CRT[5] ; clock      ;
; N/A   ; None         ; 8.464 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg5 ; CRT[5] ; clock      ;
; N/A   ; None         ; 8.454 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0    ; CRT[1] ; clock      ;
; N/A   ; None         ; 8.454 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg1    ; CRT[1] ; clock      ;
; N/A   ; None         ; 8.454 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg2    ; CRT[1] ; clock      ;
; N/A   ; None         ; 8.454 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg3    ; CRT[1] ; clock      ;
; N/A   ; None         ; 8.454 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg4    ; CRT[1] ; clock      ;
; N/A   ; None         ; 8.454 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg5    ; CRT[1] ; clock      ;
; N/A   ; None         ; 8.350 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0    ; CRT[3] ; clock      ;
; N/A   ; None         ; 8.350 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg1    ; CRT[3] ; clock      ;
; N/A   ; None         ; 8.350 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg2    ; CRT[3] ; clock      ;
; N/A   ; None         ; 8.350 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg3    ; CRT[3] ; clock      ;
; N/A   ; None         ; 8.350 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg4    ; CRT[3] ; clock      ;
; N/A   ; None         ; 8.350 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg5    ; CRT[3] ; clock      ;
; N/A   ; None         ; 8.309 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_we_reg       ; CRT[2] ; clock      ;
; N/A   ; None         ; 8.309 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg0 ; CRT[2] ; clock      ;
; N/A   ; None         ; 8.309 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg1 ; CRT[2] ; clock      ;
; N/A   ; None         ; 8.309 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg2 ; CRT[2] ; clock      ;
; N/A   ; None         ; 8.309 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg3 ; CRT[2] ; clock      ;
; N/A   ; None         ; 8.309 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg4 ; CRT[2] ; clock      ;
; N/A   ; None         ; 8.309 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg5 ; CRT[2] ; clock      ;
; N/A   ; None         ; 8.130 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0    ; CRT[4] ; clock      ;
; N/A   ; None         ; 8.130 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg1    ; CRT[4] ; clock      ;
; N/A   ; None         ; 8.130 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg2    ; CRT[4] ; clock      ;
; N/A   ; None         ; 8.130 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg3    ; CRT[4] ; clock      ;
; N/A   ; None         ; 8.130 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg4    ; CRT[4] ; clock      ;
; N/A   ; None         ; 8.130 ns   ; mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg5    ; CRT[4] ; clock      ;
; N/A   ; None         ; 8.114 ns   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]                                                                            ; CRT[7] ; wen_LA     ;
; N/A   ; None         ; 8.022 ns   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]                                                                            ; CRT[0] ; wen_LA     ;
; N/A   ; None         ; 7.989 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_we_reg       ; CRT[3] ; clock      ;
; N/A   ; None         ; 7.989 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg0 ; CRT[3] ; clock      ;
; N/A   ; None         ; 7.989 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg1 ; CRT[3] ; clock      ;
; N/A   ; None         ; 7.989 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg2 ; CRT[3] ; clock      ;
; N/A   ; None         ; 7.989 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg3 ; CRT[3] ; clock      ;
; N/A   ; None         ; 7.989 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg4 ; CRT[3] ; clock      ;
; N/A   ; None         ; 7.989 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg5 ; CRT[3] ; clock      ;
; N/A   ; None         ; 7.955 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_we_reg       ; CRT[1] ; clock      ;
; N/A   ; None         ; 7.955 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg0 ; CRT[1] ; clock      ;
; N/A   ; None         ; 7.955 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg1 ; CRT[1] ; clock      ;
; N/A   ; None         ; 7.955 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg2 ; CRT[1] ; clock      ;
; N/A   ; None         ; 7.955 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg3 ; CRT[1] ; clock      ;
; N/A   ; None         ; 7.955 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg4 ; CRT[1] ; clock      ;
; N/A   ; None         ; 7.955 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg5 ; CRT[1] ; clock      ;
; N/A   ; None         ; 7.937 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_we_reg       ; CRT[7] ; clock      ;
; N/A   ; None         ; 7.937 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg0 ; CRT[7] ; clock      ;
; N/A   ; None         ; 7.937 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg1 ; CRT[7] ; clock      ;
; N/A   ; None         ; 7.937 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg2 ; CRT[7] ; clock      ;
; N/A   ; None         ; 7.937 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg3 ; CRT[7] ; clock      ;
; N/A   ; None         ; 7.937 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg4 ; CRT[7] ; clock      ;
; N/A   ; None         ; 7.937 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg5 ; CRT[7] ; clock      ;
; N/A   ; None         ; 7.643 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_we_reg       ; CRT[4] ; clock      ;
; N/A   ; None         ; 7.643 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg0 ; CRT[4] ; clock      ;
; N/A   ; None         ; 7.643 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg1 ; CRT[4] ; clock      ;
; N/A   ; None         ; 7.643 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg2 ; CRT[4] ; clock      ;
; N/A   ; None         ; 7.643 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg3 ; CRT[4] ; clock      ;
; N/A   ; None         ; 7.643 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg4 ; CRT[4] ; clock      ;
; N/A   ; None         ; 7.643 ns   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_address_reg5 ; CRT[4] ; clock      ;
; N/A   ; None         ; 6.993 ns   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]                                                                            ; CRT[5] ; wen_LA     ;
; N/A   ; None         ; 6.849 ns   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]                                                                            ; CRT[6] ; wen_LA     ;
; N/A   ; None         ; 6.520 ns   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]                                                                            ; CRT[1] ; wen_LA     ;
; N/A   ; None         ; 6.446 ns   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]                                                                            ; CRT[2] ; wen_LA     ;
; N/A   ; None         ; 6.348 ns   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]                                                                            ; CRT[3] ; wen_LA     ;
; N/A   ; None         ; 6.135 ns   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]                                                                            ; CRT[4] ; wen_LA     ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------------------------+--------+------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+--------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To     ;
+-------+-------------------+-----------------+--------+--------+
; N/A   ; None              ; 10.307 ns       ; G_KEY  ; CRT[0] ;
; N/A   ; None              ; 10.128 ns       ; G_MEM  ; CRT[0] ;
; N/A   ; None              ; 9.381 ns        ; G_KEY  ; CRT[6] ;
; N/A   ; None              ; 9.300 ns        ; G_KEY  ; CRT[5] ;
; N/A   ; None              ; 9.228 ns        ; G_MEM  ; CRT[6] ;
; N/A   ; None              ; 9.147 ns        ; KEY[6] ; CRT[6] ;
; N/A   ; None              ; 9.102 ns        ; G_MEM  ; CRT[5] ;
; N/A   ; None              ; 9.039 ns        ; KEY[5] ; CRT[5] ;
; N/A   ; None              ; 8.874 ns        ; G_KEY  ; CRT[2] ;
; N/A   ; None              ; 8.827 ns        ; KEY[1] ; CRT[1] ;
; N/A   ; None              ; 8.820 ns        ; G_MEM  ; CRT[2] ;
; N/A   ; None              ; 8.805 ns        ; G_KEY  ; CRT[1] ;
; N/A   ; None              ; 8.759 ns        ; G_KEY  ; CRT[7] ;
; N/A   ; None              ; 8.706 ns        ; G_MEM  ; CRT[7] ;
; N/A   ; None              ; 8.633 ns        ; G_KEY  ; CRT[3] ;
; N/A   ; None              ; 8.628 ns        ; G_MEM  ; CRT[1] ;
; N/A   ; None              ; 8.595 ns        ; G_KEY  ; CRT[4] ;
; N/A   ; None              ; 8.399 ns        ; KEY[7] ; CRT[7] ;
; N/A   ; None              ; 8.398 ns        ; KEY[2] ; CRT[2] ;
; N/A   ; None              ; 8.354 ns        ; G_MEM  ; CRT[3] ;
; N/A   ; None              ; 8.278 ns        ; KEY[4] ; CRT[4] ;
; N/A   ; None              ; 8.246 ns        ; G_MEM  ; CRT[4] ;
; N/A   ; None              ; 7.978 ns        ; KEY[3] ; CRT[3] ;
; N/A   ; None              ; 6.751 ns        ; KEY[0] ; CRT[0] ;
+-------+-------------------+-----------------+--------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                   ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                                                                                    ; To Clock ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 0.412 ns  ; KEY[0]  ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0]                                                                           ; wen_LA   ;
; N/A           ; None        ; 0.052 ns  ; KEY[0]  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock    ;
; N/A           ; None        ; -2.472 ns ; wen_MEM ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_we_reg      ; clock    ;
; N/A           ; None        ; -2.494 ns ; KEY[3]  ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[3]                                                                           ; wen_LA   ;
; N/A           ; None        ; -2.538 ns ; KEY[2]  ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[2]                                                                           ; wen_LA   ;
; N/A           ; None        ; -2.870 ns ; G_MEM   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[3]                                                                           ; wen_LA   ;
; N/A           ; None        ; -2.896 ns ; KEY[2]  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg2 ; clock    ;
; N/A           ; None        ; -2.897 ns ; KEY[5]  ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[5]                                                                           ; wen_LA   ;
; N/A           ; None        ; -2.960 ns ; G_MEM   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[2]                                                                           ; wen_LA   ;
; N/A           ; None        ; -2.960 ns ; G_MEM   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[5]                                                                           ; wen_LA   ;
; N/A           ; None        ; -2.965 ns ; G_MEM   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0]                                                                           ; wen_LA   ;
; N/A           ; None        ; -2.965 ns ; G_MEM   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[4]                                                                           ; wen_LA   ;
; N/A           ; None        ; -2.969 ns ; G_MEM   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[1]                                                                           ; wen_LA   ;
; N/A           ; None        ; -2.997 ns ; KEY[4]  ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[4]                                                                           ; wen_LA   ;
; N/A           ; None        ; -3.014 ns ; G_KEY   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[2]                                                                           ; wen_LA   ;
; N/A           ; None        ; -3.022 ns ; KEY[7]  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg7 ; clock    ;
; N/A           ; None        ; -3.072 ns ; KEY[3]  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 ; clock    ;
; N/A           ; None        ; -3.136 ns ; KEY[6]  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 ; clock    ;
; N/A           ; None        ; -3.144 ns ; G_KEY   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0]                                                                           ; wen_LA   ;
; N/A           ; None        ; -3.146 ns ; G_KEY   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[1]                                                                           ; wen_LA   ;
; N/A           ; None        ; -3.149 ns ; G_KEY   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[3]                                                                           ; wen_LA   ;
; N/A           ; None        ; -3.157 ns ; G_KEY   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[4]                                                                           ; wen_LA   ;
; N/A           ; None        ; -3.158 ns ; G_KEY   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[5]                                                                           ; wen_LA   ;
; N/A           ; None        ; -3.168 ns ; KEY[1]  ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[1]                                                                           ; wen_LA   ;
; N/A           ; None        ; -3.217 ns ; G_MEM   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 ; clock    ;
; N/A           ; None        ; -3.252 ns ; KEY[6]  ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]                                                                           ; wen_LA   ;
; N/A           ; None        ; -3.318 ns ; G_MEM   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg2 ; clock    ;
; N/A           ; None        ; -3.325 ns ; G_MEM   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock    ;
; N/A           ; None        ; -3.329 ns ; G_MEM   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg7 ; clock    ;
; N/A           ; None        ; -3.330 ns ; G_MEM   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg1 ; clock    ;
; N/A           ; None        ; -3.333 ns ; G_MEM   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]                                                                           ; wen_LA   ;
; N/A           ; None        ; -3.370 ns ; G_KEY   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6 ; clock    ;
; N/A           ; None        ; -3.372 ns ; G_KEY   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg2 ; clock    ;
; N/A           ; None        ; -3.382 ns ; G_KEY   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg7 ; clock    ;
; N/A           ; None        ; -3.448 ns ; G_MEM   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 ; clock    ;
; N/A           ; None        ; -3.454 ns ; KEY[5]  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 ; clock    ;
; N/A           ; None        ; -3.486 ns ; G_KEY   ; lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]                                                                           ; wen_LA   ;
; N/A           ; None        ; -3.504 ns ; G_KEY   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock    ;
; N/A           ; None        ; -3.507 ns ; G_KEY   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg1 ; clock    ;
; N/A           ; None        ; -3.517 ns ; G_MEM   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 ; clock    ;
; N/A           ; None        ; -3.529 ns ; KEY[1]  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg1 ; clock    ;
; N/A           ; None        ; -3.533 ns ; G_MEM   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg4 ; clock    ;
; N/A           ; None        ; -3.565 ns ; KEY[4]  ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg4 ; clock    ;
; N/A           ; None        ; -3.715 ns ; G_KEY   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg5 ; clock    ;
; N/A           ; None        ; -3.725 ns ; G_KEY   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg4 ; clock    ;
; N/A           ; None        ; -3.727 ns ; G_KEY   ; mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3 ; clock    ;
+---------------+-------------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 12 00:59:40 2025
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Bus -c Bus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
    Info: Assuming node "wen_LA" is an undefined clock
Info: Clock "clock" has Internal fmax of 265.6 MHz between source memory "mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0" and destination memory "mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6" (period= 3.765 ns)
    Info: + Longest memory to memory delay is 3.595 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y3; Fanout = 8; MEM Node = 'mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X8_Y3; Fanout = 1; MEM Node = 'mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|q_a[6]'
        Info: 3: + IC(0.942 ns) + CELL(0.378 ns) = 3.170 ns; Loc. = LCCOMB_X19_Y3_N16; Fanout = 3; COMB Node = 'lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[6]~10'
        Info: 4: + IC(0.329 ns) + CELL(0.096 ns) = 3.595 ns; Loc. = M4K_X20_Y3; Fanout = 1; MEM Node = 'mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6'
        Info: Total cell delay = 2.324 ns ( 64.65 % )
        Info: Total interconnect delay = 1.271 ns ( 35.35 % )
    Info: - Smallest clock skew is -0.012 ns
        Info: + Shortest clock path from clock "clock" to destination memory is 2.341 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.663 ns) + CELL(0.481 ns) = 2.341 ns; Loc. = M4K_X20_Y3; Fanout = 1; MEM Node = 'mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg6'
            Info: Total cell delay = 1.335 ns ( 57.03 % )
            Info: Total interconnect delay = 1.006 ns ( 42.97 % )
        Info: - Longest clock path from clock "clock" to source memory is 2.353 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.675 ns) + CELL(0.481 ns) = 2.353 ns; Loc. = M4K_X8_Y3; Fanout = 8; MEM Node = 'mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.335 ns ( 56.74 % )
            Info: Total interconnect delay = 1.018 ns ( 43.26 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Micro setup delay of destination is 0.022 ns
Info: Clock "wen_LA" Internal fmax is restricted to 500.0 MHz between source register "lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]" and destination register "lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.009 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y3_N19; Fanout = 23; REG Node = 'lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]'
            Info: 2: + IC(0.229 ns) + CELL(0.154 ns) = 0.383 ns; Loc. = LCCOMB_X19_Y3_N16; Fanout = 3; COMB Node = 'lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[6]~10'
            Info: 3: + IC(0.317 ns) + CELL(0.309 ns) = 1.009 ns; Loc. = LCFF_X19_Y3_N19; Fanout = 23; REG Node = 'lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]'
            Info: Total cell delay = 0.463 ns ( 45.89 % )
            Info: Total interconnect delay = 0.546 ns ( 54.11 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "wen_LA" to destination register is 2.480 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'wen_LA'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'wen_LA~clkctrl'
                Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X19_Y3_N19; Fanout = 23; REG Node = 'lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]'
                Info: Total cell delay = 1.482 ns ( 59.76 % )
                Info: Total interconnect delay = 0.998 ns ( 40.24 % )
            Info: - Longest clock path from clock "wen_LA" to source register is 2.480 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'wen_LA'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'wen_LA~clkctrl'
                Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X19_Y3_N19; Fanout = 23; REG Node = 'lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[6]'
                Info: Total cell delay = 1.482 ns ( 59.76 % )
                Info: Total interconnect delay = 0.998 ns ( 40.24 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for memory "mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3" (data pin = "G_KEY", clock pin = "clock") is 3.952 ns
    Info: + Longest pin to memory delay is 6.271 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U20; Fanout = 9; PIN Node = 'G_KEY'
        Info: 2: + IC(4.425 ns) + CELL(0.378 ns) = 5.623 ns; Loc. = LCCOMB_X19_Y3_N0; Fanout = 3; COMB Node = 'lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[3]~13'
        Info: 3: + IC(0.552 ns) + CELL(0.096 ns) = 6.271 ns; Loc. = M4K_X20_Y3; Fanout = 1; MEM Node = 'mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3'
        Info: Total cell delay = 1.294 ns ( 20.63 % )
        Info: Total interconnect delay = 4.977 ns ( 79.37 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "clock" to destination memory is 2.341 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.663 ns) + CELL(0.481 ns) = 2.341 ns; Loc. = M4K_X20_Y3; Fanout = 1; MEM Node = 'mem:MEM|lpm_ram_dq0:RAM|altsyncram:altsyncram_component|altsyncram_3kb1:auto_generated|ram_block1a0~porta_datain_reg3'
        Info: Total cell delay = 1.335 ns ( 57.03 % )
        Info: Total interconnect delay = 1.006 ns ( 42.97 % )
Info: tco from clock "clock" to destination pin "CRT[0]" through memory "mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0" is 9.945 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.353 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.675 ns) + CELL(0.481 ns) = 2.353 ns; Loc. = M4K_X8_Y3; Fanout = 8; MEM Node = 'mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.335 ns ( 56.74 % )
        Info: Total interconnect delay = 1.018 ns ( 43.26 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Longest memory to pin delay is 7.456 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y3; Fanout = 8; MEM Node = 'mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X8_Y3; Fanout = 1; MEM Node = 'mem:MEM|lpm_rom0:ROM|altsyncram:altsyncram_component|altsyncram_c981:auto_generated|q_a[0]'
        Info: 3: + IC(0.864 ns) + CELL(0.053 ns) = 2.767 ns; Loc. = LCCOMB_X19_Y3_N12; Fanout = 3; COMB Node = 'lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[0]~16'
        Info: 4: + IC(2.545 ns) + CELL(2.144 ns) = 7.456 ns; Loc. = PIN_K2; Fanout = 0; PIN Node = 'CRT[0]'
        Info: Total cell delay = 4.047 ns ( 54.28 % )
        Info: Total interconnect delay = 3.409 ns ( 45.72 % )
Info: Longest tpd from source pin "G_KEY" to destination pin "CRT[0]" is 10.307 ns
    Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_U20; Fanout = 9; PIN Node = 'G_KEY'
    Info: 2: + IC(4.420 ns) + CELL(0.378 ns) = 5.618 ns; Loc. = LCCOMB_X19_Y3_N12; Fanout = 3; COMB Node = 'lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[0]~16'
    Info: 3: + IC(2.545 ns) + CELL(2.144 ns) = 10.307 ns; Loc. = PIN_K2; Fanout = 0; PIN Node = 'CRT[0]'
    Info: Total cell delay = 3.342 ns ( 32.42 % )
    Info: Total interconnect delay = 6.965 ns ( 67.58 % )
Info: th for register "lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0]" (data pin = "KEY[0]", clock pin = "wen_LA") is 0.412 ns
    Info: + Longest clock path from clock "wen_LA" to destination register is 2.480 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'wen_LA'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'wen_LA~clkctrl'
        Info: 3: + IC(0.655 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X19_Y3_N13; Fanout = 2; REG Node = 'lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.482 ns ( 59.76 % )
        Info: Total interconnect delay = 0.998 ns ( 40.24 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.217 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'KEY[0]'
        Info: 2: + IC(0.991 ns) + CELL(0.272 ns) = 2.062 ns; Loc. = LCCOMB_X19_Y3_N12; Fanout = 3; COMB Node = 'lpm_bustri0:tri0|lpm_bustri:lpm_bustri_component|dout[0]~16'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 2.217 ns; Loc. = LCFF_X19_Y3_N13; Fanout = 2; REG Node = 'lpm_dff0:LA|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.226 ns ( 55.30 % )
        Info: Total interconnect delay = 0.991 ns ( 44.70 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Fri Dec 12 00:59:42 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


