// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _compute_cells_HH_
#define _compute_cells_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "compute_cells_binbkb.h"

namespace ap_rtl {

struct compute_cells : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > grad_vote_magnitude_s_address0;
    sc_out< sc_logic > grad_vote_magnitude_s_ce0;
    sc_in< sc_lv<26> > grad_vote_magnitude_s_q0;
    sc_out< sc_lv<12> > grad_vote_bin_V_address0;
    sc_out< sc_logic > grad_vote_bin_V_ce0;
    sc_in< sc_lv<4> > grad_vote_bin_V_q0;
    sc_out< sc_lv<10> > cells_bin_V_address0;
    sc_out< sc_logic > cells_bin_V_ce0;
    sc_out< sc_logic > cells_bin_V_we0;
    sc_out< sc_lv<32> > cells_bin_V_d0;
    sc_out< sc_lv<6> > cells_mag_sq_V_address0;
    sc_out< sc_logic > cells_mag_sq_V_ce0;
    sc_out< sc_logic > cells_mag_sq_V_we0;
    sc_out< sc_lv<64> > cells_mag_sq_V_d0;


    // Module declarations
    compute_cells(sc_module_name name);
    SC_HAS_PROCESS(compute_cells);

    ~compute_cells();

    sc_trace_file* mVcdFile;

    compute_cells_binbkb* bin_vote_V_U;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > indvar_flatten_reg_211;
    sc_signal< sc_lv<4> > t_V_reg_222;
    sc_signal< sc_lv<4> > t_V_3_reg_233;
    sc_signal< sc_lv<64> > p_Val2_8_reg_244;
    sc_signal< sc_lv<4> > k1_reg_257;
    sc_signal< sc_lv<7> > indvar_flatten_next7_fu_274_p2;
    sc_signal< sc_lv<7> > indvar_flatten_next7_reg_591;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<7> > i_op_assign_mid2_fu_294_p3;
    sc_signal< sc_lv<7> > i_op_assign_mid2_reg_596;
    sc_signal< sc_lv<1> > exitcond_flatten8_fu_268_p2;
    sc_signal< sc_lv<7> > tmp_mid2_v_v_v_fu_302_p3;
    sc_signal< sc_lv<7> > tmp_mid2_v_v_v_reg_603;
    sc_signal< sc_lv<3> > tmp_mid2_v_reg_609;
    sc_signal< sc_lv<1> > exitcond5_fu_320_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > k_2_fu_326_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_337_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_624;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_624_pp0_iter1_reg;
    sc_signal< sc_lv<7> > indvar_flatten_next_fu_343_p2;
    sc_signal< sc_lv<7> > indvar_flatten_next_reg_628;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<4> > t_V_3_mid2_fu_361_p3;
    sc_signal< sc_lv<4> > t_V_3_mid2_reg_633;
    sc_signal< sc_lv<4> > tmp_95_mid2_v_v_v_fu_369_p3;
    sc_signal< sc_lv<4> > tmp_95_mid2_v_v_v_reg_639;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<4> > jj_V_fu_421_p2;
    sc_signal< sc_lv<4> > jj_V_reg_655;
    sc_signal< sc_lv<26> > grad_vote_magnitude_3_reg_660;
    sc_signal< sc_lv<4> > bin_vote_V_addr_3_reg_665;
    sc_signal< sc_lv<10> > tmp_106_fu_479_p2;
    sc_signal< sc_lv<10> > tmp_106_reg_670;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<6> > cells_mag_sq_V_addr_reg_675;
    sc_signal< sc_lv<1> > exitcond_fu_485_p2;
    sc_signal< sc_lv<1> > exitcond_reg_680;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter3;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_reg_680_pp1_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_reg_680_pp1_iter2_reg;
    sc_signal< sc_lv<4> > k_3_fu_491_p2;
    sc_signal< sc_lv<4> > k_3_reg_684;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<10> > tmp_110_fu_506_p2;
    sc_signal< sc_lv<10> > tmp_110_reg_689;
    sc_signal< sc_lv<32> > addconv_fu_562_p2;
    sc_signal< sc_lv<32> > addconv_reg_704;
    sc_signal< sc_lv<64> > p_Val2_1_fu_572_p2;
    sc_signal< sc_lv<64> > p_Val2_1_reg_709;
    sc_signal< sc_lv<64> > mag_sq_V_fu_578_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_lv<7> > j_fu_583_p2;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_lv<4> > bin_vote_V_address0;
    sc_signal< sc_logic > bin_vote_V_ce0;
    sc_signal< sc_logic > bin_vote_V_we0;
    sc_signal< sc_lv<32> > bin_vote_V_d0;
    sc_signal< sc_lv<32> > bin_vote_V_q0;
    sc_signal< sc_lv<4> > bin_vote_V_address1;
    sc_signal< sc_logic > bin_vote_V_ce1;
    sc_signal< sc_lv<32> > bin_vote_V_q1;
    sc_signal< sc_lv<7> > indvar_flatten6_reg_167;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<7> > i_op_assign_1_reg_178;
    sc_signal< sc_lv<7> > i_op_assign_reg_189;
    sc_signal< sc_lv<4> > k_reg_200;
    sc_signal< sc_lv<7> > ap_phi_mux_indvar_flatten_phi_fu_215_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_t_V_phi_fu_226_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_t_V_3_phi_fu_237_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_k1_phi_fu_261_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > tmp_83_fu_332_p1;
    sc_signal< sc_lv<64> > tmp_115_cast_fu_415_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > tmp_88_fu_426_p1;
    sc_signal< sc_lv<64> > tmp_s_fu_457_p1;
    sc_signal< sc_lv<64> > tmp_90_fu_497_p1;
    sc_signal< sc_lv<64> > tmp_94_fu_525_p1;
    sc_signal< sc_lv<64> > tmp_116_cast_fu_530_p1;
    sc_signal< sc_lv<32> > p_Val2_s_fu_434_p2;
    sc_signal< sc_lv<1> > tmp_117_fu_286_p3;
    sc_signal< sc_lv<7> > i_fu_280_p2;
    sc_signal< sc_lv<1> > tmp_107_fu_355_p2;
    sc_signal< sc_lv<4> > ii_V_fu_349_p2;
    sc_signal< sc_lv<7> > tmp_95_mid2_v_v_fu_377_p1;
    sc_signal< sc_lv<7> > tmp_95_mid2_v_fu_380_p2;
    sc_signal< sc_lv<13> > tmp_108_fu_385_p3;
    sc_signal< sc_lv<7> > rhs_V_cast_fu_397_p1;
    sc_signal< sc_lv<7> > r_V_fu_400_p2;
    sc_signal< sc_lv<14> > tmp_87_cast_fu_405_p1;
    sc_signal< sc_lv<14> > tmp_114_cast_fu_393_p1;
    sc_signal< sc_lv<14> > tmp_109_fu_409_p2;
    sc_signal< sc_lv<32> > p_Val2_43_fu_431_p1;
    sc_signal< sc_lv<3> > tmp_85_fu_441_p4;
    sc_signal< sc_lv<6> > tmp_fu_450_p3;
    sc_signal< sc_lv<9> > tmp_105_fu_466_p4;
    sc_signal< sc_lv<10> > p_shl_cast_fu_475_p1;
    sc_signal< sc_lv<10> > tmp_110_cast_fu_462_p1;
    sc_signal< sc_lv<10> > tmp_90_cast_fu_502_p1;
    sc_signal< sc_lv<1> > tmp_92_fu_511_p2;
    sc_signal< sc_lv<4> > tmp_93_fu_517_p3;
    sc_signal< sc_lv<31> > tmp_91_fu_534_p4;
    sc_signal< sc_lv<31> > tmp_95_fu_548_p4;
    sc_signal< sc_lv<32> > p_Val2_9_fu_558_p1;
    sc_signal< sc_lv<32> > p_Val2_s_33_fu_544_p1;
    sc_signal< sc_lv<32> > p_Val2_1_fu_572_p0;
    sc_signal< sc_lv<64> > OP1_V_fu_569_p1;
    sc_signal< sc_lv<32> > p_Val2_1_fu_572_p1;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_state3;
    static const sc_lv<8> ap_ST_fsm_pp0_stage0;
    static const sc_lv<8> ap_ST_fsm_pp0_stage1;
    static const sc_lv<8> ap_ST_fsm_state8;
    static const sc_lv<8> ap_ST_fsm_pp1_stage0;
    static const sc_lv<8> ap_ST_fsm_state13;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_8;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_1F;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_fu_569_p1();
    void thread_addconv_fu_562_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp1_stage0_iter1();
    void thread_ap_block_state11_pp1_stage0_iter2();
    void thread_ap_block_state12_pp1_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state5_pp0_stage1_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage1_iter1();
    void thread_ap_block_state9_pp1_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state4();
    void thread_ap_condition_pp1_exit_iter0_state9();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_215_p4();
    void thread_ap_phi_mux_k1_phi_fu_261_p4();
    void thread_ap_phi_mux_t_V_3_phi_fu_237_p4();
    void thread_ap_phi_mux_t_V_phi_fu_226_p4();
    void thread_ap_ready();
    void thread_bin_vote_V_address0();
    void thread_bin_vote_V_address1();
    void thread_bin_vote_V_ce0();
    void thread_bin_vote_V_ce1();
    void thread_bin_vote_V_d0();
    void thread_bin_vote_V_we0();
    void thread_cells_bin_V_address0();
    void thread_cells_bin_V_ce0();
    void thread_cells_bin_V_d0();
    void thread_cells_bin_V_we0();
    void thread_cells_mag_sq_V_address0();
    void thread_cells_mag_sq_V_ce0();
    void thread_cells_mag_sq_V_d0();
    void thread_cells_mag_sq_V_we0();
    void thread_exitcond5_fu_320_p2();
    void thread_exitcond_flatten8_fu_268_p2();
    void thread_exitcond_flatten_fu_337_p2();
    void thread_exitcond_fu_485_p2();
    void thread_grad_vote_bin_V_address0();
    void thread_grad_vote_bin_V_ce0();
    void thread_grad_vote_magnitude_s_address0();
    void thread_grad_vote_magnitude_s_ce0();
    void thread_i_fu_280_p2();
    void thread_i_op_assign_mid2_fu_294_p3();
    void thread_ii_V_fu_349_p2();
    void thread_indvar_flatten_next7_fu_274_p2();
    void thread_indvar_flatten_next_fu_343_p2();
    void thread_j_fu_583_p2();
    void thread_jj_V_fu_421_p2();
    void thread_k_2_fu_326_p2();
    void thread_k_3_fu_491_p2();
    void thread_mag_sq_V_fu_578_p2();
    void thread_p_Val2_1_fu_572_p0();
    void thread_p_Val2_1_fu_572_p1();
    void thread_p_Val2_1_fu_572_p2();
    void thread_p_Val2_43_fu_431_p1();
    void thread_p_Val2_9_fu_558_p1();
    void thread_p_Val2_s_33_fu_544_p1();
    void thread_p_Val2_s_fu_434_p2();
    void thread_p_shl_cast_fu_475_p1();
    void thread_r_V_fu_400_p2();
    void thread_rhs_V_cast_fu_397_p1();
    void thread_t_V_3_mid2_fu_361_p3();
    void thread_tmp_105_fu_466_p4();
    void thread_tmp_106_fu_479_p2();
    void thread_tmp_107_fu_355_p2();
    void thread_tmp_108_fu_385_p3();
    void thread_tmp_109_fu_409_p2();
    void thread_tmp_110_cast_fu_462_p1();
    void thread_tmp_110_fu_506_p2();
    void thread_tmp_114_cast_fu_393_p1();
    void thread_tmp_115_cast_fu_415_p1();
    void thread_tmp_116_cast_fu_530_p1();
    void thread_tmp_117_fu_286_p3();
    void thread_tmp_83_fu_332_p1();
    void thread_tmp_85_fu_441_p4();
    void thread_tmp_87_cast_fu_405_p1();
    void thread_tmp_88_fu_426_p1();
    void thread_tmp_90_cast_fu_502_p1();
    void thread_tmp_90_fu_497_p1();
    void thread_tmp_91_fu_534_p4();
    void thread_tmp_92_fu_511_p2();
    void thread_tmp_93_fu_517_p3();
    void thread_tmp_94_fu_525_p1();
    void thread_tmp_95_fu_548_p4();
    void thread_tmp_95_mid2_v_fu_380_p2();
    void thread_tmp_95_mid2_v_v_fu_377_p1();
    void thread_tmp_95_mid2_v_v_v_fu_369_p3();
    void thread_tmp_fu_450_p3();
    void thread_tmp_mid2_v_v_v_fu_302_p3();
    void thread_tmp_s_fu_457_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
