// Seed: 2651329771
`timescale 1ps / 1ps
module module_0 (
    input id_1,
    input logic id_2,
    output logic id_3
);
  logic id_4;
  assign id_4 = id_3;
  assign id_3[1] = 1;
  assign id_3 = id_4 ? 1 : id_4;
  assign id_1 = id_2;
endmodule
