// Seed: 679060126
module module_0;
  id_1(
      -1, 1, 1'b0
  );
  assign id_2 = 1;
  module_2 modCall_1 (
      id_2,
      id_2
  );
  wire id_3;
  assign id_1 = id_1;
  id_4(
      .id_0(id_2)
  );
  assign id_2 = 1;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  always id_1 <= id_0;
  module_0 modCall_1 ();
  wire id_3;
  assign id_1 = 1;
  wire id_4, id_5;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
endmodule
