version 3
C:/xilinx/vga/dram_ctrl.v
dram_ctrl
VERILOG
VERILOG
C:/xilinx/vga/test_dram_ctrl.xwv
Clocked
-
-
1000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
6000000
6000000
2000000
2000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
ack1
clk
ack2
clk
ack_r
clk
addr1
clk
addr2
clk
dram_a
clk
dram_cas
clk
dram_di
clk
dram_dq
clk
dram_ras
clk
dram_t
clk
dram_we
clk
idata1
clk
odata1
clk
odata2
clk
req1
clk
req2
clk
req_r
clk
reset
clk
wb_ack
clk
wb_addr
clk
wb_idata
clk
wb_odata
clk
wb_stb
clk
wb_we
clk
we1
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
ack1_DIFF
ack2_DIFF
ack_r_DIFF
dram_a_DIFF
dram_cas_DIFF
dram_di_DIFF
dram_ras_DIFF
dram_t_DIFF
dram_we_DIFF
odata1_DIFF
odata2_DIFF
wb_ack_DIFF
wb_odata_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
req1
req2
reset
we1
addr1
addr2
dram_dq
idata1
ack1
ack2
dram_cas
dram_ras
dram_t
dram_we
dram_a
dram_di
odata1
odata2
ack_r
req_r
wb_ack
wb_addr
wb_idata
wb_odata
wb_stb
wb_we
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
