{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713982313247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713982313300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 11:11:53 2024 " "Processing started: Wed Apr 24 11:11:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713982313300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982313300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982313300 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1713982314199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713982314199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713982324414 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713982324414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "U:/ee271labs/lab4_part2/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713982324534 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "U:/ee271labs/lab4_part2/mux2_1.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713982324534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713982324604 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "DE1_SoC.sv(19) " "Verilog HDL Case Statement warning at DE1_SoC.sv(19): incomplete case statement has no default case item" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1713982324604 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX5 DE1_SoC.sv(19) " "Verilog HDL Always Construct warning at DE1_SoC.sv(19): inferring latch(es) for variable \"HEX5\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 DE1_SoC.sv(19) " "Verilog HDL Always Construct warning at DE1_SoC.sv(19): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3 DE1_SoC.sv(19) " "Verilog HDL Always Construct warning at DE1_SoC.sv(19): inferring latch(es) for variable \"HEX3\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2 DE1_SoC.sv(19) " "Verilog HDL Always Construct warning at DE1_SoC.sv(19): inferring latch(es) for variable \"HEX2\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1 DE1_SoC.sv(19) " "Verilog HDL Always Construct warning at DE1_SoC.sv(19): inferring latch(es) for variable \"HEX1\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 DE1_SoC.sv(19) " "Verilog HDL Always Construct warning at DE1_SoC.sv(19): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "DE1_SoC.sv(19) " "SystemVerilog RTL Coding error at DE1_SoC.sv(19): always_comb construct does not infer purely combinational logic." {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1713982324614 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] DE1_SoC.sv(5) " "Output port \"LEDR\[9..2\]\" at DE1_SoC.sv(5) has no driver" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] DE1_SoC.sv(19) " "Inferred latch for \"HEX0\[0\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] DE1_SoC.sv(19) " "Inferred latch for \"HEX0\[1\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] DE1_SoC.sv(19) " "Inferred latch for \"HEX0\[2\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] DE1_SoC.sv(19) " "Inferred latch for \"HEX0\[3\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] DE1_SoC.sv(19) " "Inferred latch for \"HEX0\[4\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] DE1_SoC.sv(19) " "Inferred latch for \"HEX0\[5\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] DE1_SoC.sv(19) " "Inferred latch for \"HEX0\[6\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] DE1_SoC.sv(19) " "Inferred latch for \"HEX1\[0\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] DE1_SoC.sv(19) " "Inferred latch for \"HEX1\[1\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] DE1_SoC.sv(19) " "Inferred latch for \"HEX1\[2\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] DE1_SoC.sv(19) " "Inferred latch for \"HEX1\[3\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] DE1_SoC.sv(19) " "Inferred latch for \"HEX1\[4\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] DE1_SoC.sv(19) " "Inferred latch for \"HEX1\[5\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] DE1_SoC.sv(19) " "Inferred latch for \"HEX1\[6\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] DE1_SoC.sv(19) " "Inferred latch for \"HEX2\[0\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] DE1_SoC.sv(19) " "Inferred latch for \"HEX2\[1\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] DE1_SoC.sv(19) " "Inferred latch for \"HEX2\[2\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] DE1_SoC.sv(19) " "Inferred latch for \"HEX2\[3\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] DE1_SoC.sv(19) " "Inferred latch for \"HEX2\[4\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] DE1_SoC.sv(19) " "Inferred latch for \"HEX2\[5\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] DE1_SoC.sv(19) " "Inferred latch for \"HEX2\[6\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] DE1_SoC.sv(19) " "Inferred latch for \"HEX3\[0\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] DE1_SoC.sv(19) " "Inferred latch for \"HEX3\[1\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] DE1_SoC.sv(19) " "Inferred latch for \"HEX3\[2\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] DE1_SoC.sv(19) " "Inferred latch for \"HEX3\[3\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] DE1_SoC.sv(19) " "Inferred latch for \"HEX3\[4\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324614 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] DE1_SoC.sv(19) " "Inferred latch for \"HEX3\[5\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324624 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] DE1_SoC.sv(19) " "Inferred latch for \"HEX3\[6\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324624 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] DE1_SoC.sv(19) " "Inferred latch for \"HEX4\[0\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324624 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] DE1_SoC.sv(19) " "Inferred latch for \"HEX4\[1\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324624 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] DE1_SoC.sv(19) " "Inferred latch for \"HEX4\[2\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324624 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] DE1_SoC.sv(19) " "Inferred latch for \"HEX4\[3\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324624 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] DE1_SoC.sv(19) " "Inferred latch for \"HEX4\[4\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324624 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] DE1_SoC.sv(19) " "Inferred latch for \"HEX4\[5\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324624 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] DE1_SoC.sv(19) " "Inferred latch for \"HEX4\[6\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324624 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] DE1_SoC.sv(19) " "Inferred latch for \"HEX5\[0\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324624 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] DE1_SoC.sv(19) " "Inferred latch for \"HEX5\[1\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324624 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] DE1_SoC.sv(19) " "Inferred latch for \"HEX5\[2\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324624 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] DE1_SoC.sv(19) " "Inferred latch for \"HEX5\[3\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324624 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] DE1_SoC.sv(19) " "Inferred latch for \"HEX5\[4\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324624 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] DE1_SoC.sv(19) " "Inferred latch for \"HEX5\[5\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324624 "|DE1_SoC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] DE1_SoC.sv(19) " "Inferred latch for \"HEX5\[6\]\" at DE1_SoC.sv(19)" {  } { { "DE1_SoC.sv" "" { Text "U:/ee271labs/lab4_part2/DE1_SoC.sv" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324624 "|DE1_SoC"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713982324624 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/ee271labs/lab4_part2/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file U:/ee271labs/lab4_part2/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982324734 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713982325207 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 24 11:12:05 2024 " "Processing ended: Wed Apr 24 11:12:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713982325207 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713982325207 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713982325207 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982325207 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713982326226 ""}
