# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../DotProductFullyUtilize.srcs/sources_1/new/ShiftValueArray.v" \
"../../../../DotProductFullyUtilize.srcs/sim_1/imports/new/BSI_processor_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
