[Project]
Current Flow=Generic
VCS=0
version=1
Current Config=compile

[Configurations]
compile=RAM16x16

[Library]
RAM16x16=.\RAM16x16.LIB

[$LibMap$]
RAM16x16=.
Active_lib=

[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=

[Files]
/sapte.vhd=-1

[Files.Data]
.\src\sapte.vhd=VHDL Source Code

[HierarchyViewer]
SortInfo=u
HierarchyInformation=
ShowHide=ShowTopLevel
Selected=
