# 2021_COD_lab
This is the verilog code of Risc-V 5 stages pipeline CPU with a simple direct-mapped cache. (in the "new" folder)
