The goal in this project is to implement the MSI cache coherence protocol.
Considered only one level of cache which is a write back cache.
There are 4 processing cores working on a single shared memory
