<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: sciclient_irq_rm.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">08.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('sciclient__irq__rm_8c.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">sciclient_irq_rm.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<div class="textblock"><p>File containing the AM64x specific interrupt management data for RM. </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:adf0d5fa4675e633b3779852d403593cf"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#adf0d5fa4675e633b3779852d403593cf">vint_usage_count_DMASS0_INTAGGR_0</a> [184] = {0}</td></tr>
<tr class="separator:adf0d5fa4675e633b3779852d403593cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a1efad8cbbf52cdf7a9f2b1c9a52e46"><td class="memItemLeft" align="right" valign="top">static struct Sciclient_rmIaUsedMapping&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a2a1efad8cbbf52cdf7a9f2b1c9a52e46">rom_usage_DMASS0_INTAGGR_0</a> [5U]</td></tr>
<tr class="separator:a2a1efad8cbbf52cdf7a9f2b1c9a52e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609b55afb402f0df423f3ba8d47484e5"><td class="memItemLeft" align="right" valign="top">struct Sciclient_rmIaInst&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a609b55afb402f0df423f3ba8d47484e5">gRmIaInstances</a> [<a class="el" href="sciclient__irq__rm_8h.html#ab2476a300db61118cb86b7b71e5a4ab8">SCICLIENT_RM_IA_NUM_INST</a>]</td></tr>
<tr class="separator:a609b55afb402f0df423f3ba8d47484e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4799f61f931d841a182ef8da4840a290"><td class="memItemLeft" align="right" valign="top">struct Sciclient_rmIrInst&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a4799f61f931d841a182ef8da4840a290">gRmIrInstances</a> [<a class="el" href="sciclient__irq__rm_8h.html#a8496b27cdf1b44373dad5c3fa7c33207">SCICLIENT_RM_IR_NUM_INST</a>]</td></tr>
<tr class="separator:a4799f61f931d841a182ef8da4840a290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd101eb1a0cf2e8903d61669ef874f6c"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#afd101eb1a0cf2e8903d61669ef874f6c">CMP_EVENT_INTROUTER0_outp_0_15_to_GICSS0_spi_48_63</a></td></tr>
<tr class="separator:afd101eb1a0cf2e8903d61669ef874f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54054e1a53a098cbff0de652f0142b2e"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a54054e1a53a098cbff0de652f0142b2e">CMP_EVENT_INTROUTER0_outp_16_23_to_R5FSS0_CORE0_intr_48_55</a></td></tr>
<tr class="separator:a54054e1a53a098cbff0de652f0142b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780dc6d0210cce30a53b6a26dbf24cf6"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a780dc6d0210cce30a53b6a26dbf24cf6">CMP_EVENT_INTROUTER0_outp_16_23_to_R5FSS0_CORE1_intr_48_55</a></td></tr>
<tr class="separator:a780dc6d0210cce30a53b6a26dbf24cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac14a4e0a547a68dcfea09a981695efa"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#aac14a4e0a547a68dcfea09a981695efa">CMP_EVENT_INTROUTER0_outp_24_31_to_R5FSS1_CORE0_intr_48_55</a></td></tr>
<tr class="separator:aac14a4e0a547a68dcfea09a981695efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f585fde5df9b33bc66aa80167ff2f07"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a3f585fde5df9b33bc66aa80167ff2f07">CMP_EVENT_INTROUTER0_outp_24_31_to_R5FSS1_CORE1_intr_48_55</a></td></tr>
<tr class="separator:a3f585fde5df9b33bc66aa80167ff2f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928043b359b124134c068bda85e329db"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a928043b359b124134c068bda85e329db">CMP_EVENT_INTROUTER0_outp_32_39_to_DMASS0_INTAGGR_0_intaggr_levi_pend_0_7</a></td></tr>
<tr class="separator:a928043b359b124134c068bda85e329db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ddf022e98a24c920939c26a14dc734"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#aa8ddf022e98a24c920939c26a14dc734">tisci_if_CMP_EVENT_INTROUTER0</a> []</td></tr>
<tr class="separator:aa8ddf022e98a24c920939c26a14dc734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fc1a91c052cadef6433d45af49addd7"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a9fc1a91c052cadef6433d45af49addd7">tisci_irq_CMP_EVENT_INTROUTER0</a></td></tr>
<tr class="separator:a9fc1a91c052cadef6433d45af49addd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5713014fd2890081727838f3fdf5681"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ae5713014fd2890081727838f3fdf5681">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_GICSS0_spi_32_47</a></td></tr>
<tr class="separator:ae5713014fd2890081727838f3fdf5681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5533897a3172e9732979bfc82f6da14"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ad5533897a3172e9732979bfc82f6da14">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS0_CORE0_intr_32_47</a></td></tr>
<tr class="separator:ad5533897a3172e9732979bfc82f6da14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32bb75a0fbaf8d02ce74166dd2eb62ce"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a32bb75a0fbaf8d02ce74166dd2eb62ce">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS0_CORE1_intr_32_47</a></td></tr>
<tr class="separator:a32bb75a0fbaf8d02ce74166dd2eb62ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f1a4be5ec8684c63e0d22fd47c58dc"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a75f1a4be5ec8684c63e0d22fd47c58dc">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS1_CORE0_intr_32_47</a></td></tr>
<tr class="separator:a75f1a4be5ec8684c63e0d22fd47c58dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae37c993e529af2a2b4e40d5168dcb9ff"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ae37c993e529af2a2b4e40d5168dcb9ff">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS1_CORE1_intr_32_47</a></td></tr>
<tr class="separator:ae37c993e529af2a2b4e40d5168dcb9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc83e4686c377f6cd58541ebe737647c"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#afc83e4686c377f6cd58541ebe737647c">MAIN_GPIOMUX_INTROUTER0_outp_30_37_to_DMASS0_INTAGGR_0_intaggr_levi_pend_16_23</a></td></tr>
<tr class="separator:afc83e4686c377f6cd58541ebe737647c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac10d699fbeda4e0c8900a764de21a431"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ac10d699fbeda4e0c8900a764de21a431">MAIN_GPIOMUX_INTROUTER0_outp_16_17_to_DMASS0_INTAGGR_0_intaggr_levi_pend_24_25</a></td></tr>
<tr class="separator:ac10d699fbeda4e0c8900a764de21a431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10c0eedf74fb87a58a35a1bd96a154ab"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a10c0eedf74fb87a58a35a1bd96a154ab">MAIN_GPIOMUX_INTROUTER0_outp_18_23_to_PRU_ICSSG0_pr1_iep0_cap_intr_req_4_9</a></td></tr>
<tr class="separator:a10c0eedf74fb87a58a35a1bd96a154ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a13a2b0884f93ebac876cb774321903"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a5a13a2b0884f93ebac876cb774321903">MAIN_GPIOMUX_INTROUTER0_outp_24_29_to_PRU_ICSSG0_pr1_iep1_cap_intr_req_10_15</a></td></tr>
<tr class="separator:a5a13a2b0884f93ebac876cb774321903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f80b2f45714832f242ea7c03c2ba340"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a6f80b2f45714832f242ea7c03c2ba340">MAIN_GPIOMUX_INTROUTER0_outp_38_45_to_PRU_ICSSG0_pr1_slv_intr_46_53</a></td></tr>
<tr class="separator:a6f80b2f45714832f242ea7c03c2ba340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4016924359e630157fd14e969c06b841"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a4016924359e630157fd14e969c06b841">MAIN_GPIOMUX_INTROUTER0_outp_18_23_to_PRU_ICSSG1_pr1_iep0_cap_intr_req_4_9</a></td></tr>
<tr class="separator:a4016924359e630157fd14e969c06b841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a8eecc87faf8f71fdea17fc96143c1"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a85a8eecc87faf8f71fdea17fc96143c1">MAIN_GPIOMUX_INTROUTER0_outp_24_29_to_PRU_ICSSG1_pr1_iep1_cap_intr_req_10_15</a></td></tr>
<tr class="separator:a85a8eecc87faf8f71fdea17fc96143c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a325498430c5f9850afad940eda45e5b5"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a325498430c5f9850afad940eda45e5b5">MAIN_GPIOMUX_INTROUTER0_outp_46_53_to_PRU_ICSSG1_pr1_slv_intr_46_53</a></td></tr>
<tr class="separator:a325498430c5f9850afad940eda45e5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af0586080595927407f668ac20db655"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a3af0586080595927407f668ac20db655">tisci_if_MAIN_GPIOMUX_INTROUTER0</a> []</td></tr>
<tr class="separator:a3af0586080595927407f668ac20db655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ffb5e9adc691fa42ef4434ffb84a9f0"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a5ffb5e9adc691fa42ef4434ffb84a9f0">tisci_irq_MAIN_GPIOMUX_INTROUTER0</a></td></tr>
<tr class="separator:a5ffb5e9adc691fa42ef4434ffb84a9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206283bfe19cd4f27c23a612f9c70a21"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a206283bfe19cd4f27c23a612f9c70a21">MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_GICSS0_spi_104_107</a></td></tr>
<tr class="separator:a206283bfe19cd4f27c23a612f9c70a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a546eabecc88bef5d7fb86dba7f126e85"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a546eabecc88bef5d7fb86dba7f126e85">MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS0_CORE0_intr_104_107</a></td></tr>
<tr class="separator:a546eabecc88bef5d7fb86dba7f126e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b8c9531e28b10efbabfb4a0c2a61c1"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#af5b8c9531e28b10efbabfb4a0c2a61c1">MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS0_CORE1_intr_104_107</a></td></tr>
<tr class="separator:af5b8c9531e28b10efbabfb4a0c2a61c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d6d8fb8e61e754adb5c4e3acf5fa07"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a21d6d8fb8e61e754adb5c4e3acf5fa07">MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS1_CORE0_intr_104_107</a></td></tr>
<tr class="separator:a21d6d8fb8e61e754adb5c4e3acf5fa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84e37d7714ce9c51fd31021123d69ea5"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a84e37d7714ce9c51fd31021123d69ea5">MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS1_CORE1_intr_104_107</a></td></tr>
<tr class="separator:a84e37d7714ce9c51fd31021123d69ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640205f92e6ad75c428b7fff8542a6d4"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a640205f92e6ad75c428b7fff8542a6d4">MCU_MCU_GPIOMUX_INTROUTER0_outp_4_7_to_MCU_M4FSS0_CORE0_nvic_0_3</a></td></tr>
<tr class="separator:a640205f92e6ad75c428b7fff8542a6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73dc6059018012d58f9dfd264759edd1"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a73dc6059018012d58f9dfd264759edd1">MCU_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_MCU_ESM0_esm_pls_event0_88_91</a></td></tr>
<tr class="separator:a73dc6059018012d58f9dfd264759edd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0825936564aef0ad5f41d62a4393eb41"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a0825936564aef0ad5f41d62a4393eb41">MCU_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_MCU_ESM0_esm_pls_event1_92_95</a></td></tr>
<tr class="separator:a0825936564aef0ad5f41d62a4393eb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae2ea077514332ecb77daaad27b1d245"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#aae2ea077514332ecb77daaad27b1d245">MCU_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_MCU_ESM0_esm_pls_event2_96_99</a></td></tr>
<tr class="separator:aae2ea077514332ecb77daaad27b1d245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59c494c29233d0334d4e65c190626b55"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a59c494c29233d0334d4e65c190626b55">tisci_if_MCU_MCU_GPIOMUX_INTROUTER0</a> []</td></tr>
<tr class="separator:a59c494c29233d0334d4e65c190626b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6464c30187725b170a9bb7f616e575"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#acd6464c30187725b170a9bb7f616e575">tisci_irq_MCU_MCU_GPIOMUX_INTROUTER0</a></td></tr>
<tr class="separator:acd6464c30187725b170a9bb7f616e575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f17cd66310df273dc7816e3705ad29d"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a5f17cd66310df273dc7816e3705ad29d">TIMESYNC_EVENT_INTROUTER0_outl_0_7_to_DMASS0_INTAGGR_0_intaggr_levi_pend_8_15</a></td></tr>
<tr class="separator:a5f17cd66310df273dc7816e3705ad29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c5582aac6581f4c03cbf1569a7e843a"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a3c5582aac6581f4c03cbf1569a7e843a">TIMESYNC_EVENT_INTROUTER0_outl_8_8_to_PRU_ICSSG0_pr1_edc0_latch0_in_0_0</a></td></tr>
<tr class="separator:a3c5582aac6581f4c03cbf1569a7e843a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d992f9f0cd6b1aee4a0d00983abcfd"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a53d992f9f0cd6b1aee4a0d00983abcfd">TIMESYNC_EVENT_INTROUTER0_outl_9_9_to_PRU_ICSSG0_pr1_edc0_latch1_in_1_1</a></td></tr>
<tr class="separator:a53d992f9f0cd6b1aee4a0d00983abcfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f751958f538e5187c8b7507b9c2f539"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a3f751958f538e5187c8b7507b9c2f539">TIMESYNC_EVENT_INTROUTER0_outl_10_10_to_PRU_ICSSG0_pr1_edc1_latch0_in_2_2</a></td></tr>
<tr class="separator:a3f751958f538e5187c8b7507b9c2f539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e587f64fb402f48f4503f8f2abeedc7"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a3e587f64fb402f48f4503f8f2abeedc7">TIMESYNC_EVENT_INTROUTER0_outl_11_11_to_PRU_ICSSG0_pr1_edc1_latch1_in_3_3</a></td></tr>
<tr class="separator:a3e587f64fb402f48f4503f8f2abeedc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a646929ba3006955cb87a1056b02944d8"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a646929ba3006955cb87a1056b02944d8">TIMESYNC_EVENT_INTROUTER0_outl_12_12_to_PRU_ICSSG1_pr1_edc0_latch0_in_0_0</a></td></tr>
<tr class="separator:a646929ba3006955cb87a1056b02944d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54e36ad020f04df4fcddd35d6c6bd389"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a54e36ad020f04df4fcddd35d6c6bd389">TIMESYNC_EVENT_INTROUTER0_outl_13_13_to_PRU_ICSSG1_pr1_edc0_latch1_in_1_1</a></td></tr>
<tr class="separator:a54e36ad020f04df4fcddd35d6c6bd389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417ed176ce99042a4be8f87121b2c3ed"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a417ed176ce99042a4be8f87121b2c3ed">TIMESYNC_EVENT_INTROUTER0_outl_14_14_to_PRU_ICSSG1_pr1_edc1_latch0_in_2_2</a></td></tr>
<tr class="separator:a417ed176ce99042a4be8f87121b2c3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06cd3fab6f2ca203c00a28143585e44e"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a06cd3fab6f2ca203c00a28143585e44e">TIMESYNC_EVENT_INTROUTER0_outl_15_15_to_PRU_ICSSG1_pr1_edc1_latch1_in_3_3</a></td></tr>
<tr class="separator:a06cd3fab6f2ca203c00a28143585e44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d43069c2e8eda7e4013bf7828dd124"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#af9d43069c2e8eda7e4013bf7828dd124">TIMESYNC_EVENT_INTROUTER0_outl_16_16_to_CPTS0_cpts_hw1_push_0_0</a></td></tr>
<tr class="separator:af9d43069c2e8eda7e4013bf7828dd124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97415410a128247cb9584c1576c3e68d"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a97415410a128247cb9584c1576c3e68d">TIMESYNC_EVENT_INTROUTER0_outl_17_17_to_CPTS0_cpts_hw2_push_1_1</a></td></tr>
<tr class="separator:a97415410a128247cb9584c1576c3e68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a012e0f9b7d518fb07e0cfd0eb443464e"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a012e0f9b7d518fb07e0cfd0eb443464e">TIMESYNC_EVENT_INTROUTER0_outl_18_18_to_CPTS0_cpts_hw3_push_2_2</a></td></tr>
<tr class="separator:a012e0f9b7d518fb07e0cfd0eb443464e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ea48c9ab9d733c7364ecf7f84c7316c"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a9ea48c9ab9d733c7364ecf7f84c7316c">TIMESYNC_EVENT_INTROUTER0_outl_19_19_to_CPTS0_cpts_hw4_push_3_3</a></td></tr>
<tr class="separator:a9ea48c9ab9d733c7364ecf7f84c7316c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abde3dc015f1ced329c7c7d5c80ed1257"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#abde3dc015f1ced329c7c7d5c80ed1257">TIMESYNC_EVENT_INTROUTER0_outl_20_20_to_CPTS0_cpts_hw5_push_4_4</a></td></tr>
<tr class="separator:abde3dc015f1ced329c7c7d5c80ed1257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf638f63033e5c0626075a92b4ad75d0"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#aaf638f63033e5c0626075a92b4ad75d0">TIMESYNC_EVENT_INTROUTER0_outl_21_21_to_CPTS0_cpts_hw6_push_5_5</a></td></tr>
<tr class="separator:aaf638f63033e5c0626075a92b4ad75d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8a3009abd1fe196f9c75b06b4fdb788"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#af8a3009abd1fe196f9c75b06b4fdb788">TIMESYNC_EVENT_INTROUTER0_outl_22_22_to_CPTS0_cpts_hw7_push_6_6</a></td></tr>
<tr class="separator:af8a3009abd1fe196f9c75b06b4fdb788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afae25e85f490aa0afd017d6aa1b46808"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#afae25e85f490aa0afd017d6aa1b46808">TIMESYNC_EVENT_INTROUTER0_outl_23_23_to_CPTS0_cpts_hw8_push_7_7</a></td></tr>
<tr class="separator:afae25e85f490aa0afd017d6aa1b46808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6dda2ff1f20c28269e8f063d37da40"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a1e6dda2ff1f20c28269e8f063d37da40">TIMESYNC_EVENT_INTROUTER0_outl_29_29_to_PCIE0_pcie_cpts_hw2_push_0_0</a></td></tr>
<tr class="separator:a1e6dda2ff1f20c28269e8f063d37da40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a583559c93e3115a78bf1be3f6b41bd9c"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a583559c93e3115a78bf1be3f6b41bd9c">TIMESYNC_EVENT_INTROUTER0_outl_30_30_to_CPSW0_cpts_hw1_push_0_0</a></td></tr>
<tr class="separator:a583559c93e3115a78bf1be3f6b41bd9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa47d5e76eece88881cbba266fa33fa06"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#aa47d5e76eece88881cbba266fa33fa06">TIMESYNC_EVENT_INTROUTER0_outl_31_31_to_CPSW0_cpts_hw2_push_1_1</a></td></tr>
<tr class="separator:aa47d5e76eece88881cbba266fa33fa06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40da73b50b5d4f5a3b0f2b88469be7b2"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a40da73b50b5d4f5a3b0f2b88469be7b2">TIMESYNC_EVENT_INTROUTER0_outl_32_32_to_CPSW0_cpts_hw3_push_2_2</a></td></tr>
<tr class="separator:a40da73b50b5d4f5a3b0f2b88469be7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc5b6f263f5ce46039c3881a9bd1d31"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a3cc5b6f263f5ce46039c3881a9bd1d31">TIMESYNC_EVENT_INTROUTER0_outl_33_33_to_CPSW0_cpts_hw4_push_3_3</a></td></tr>
<tr class="separator:a3cc5b6f263f5ce46039c3881a9bd1d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc2c3d46fda5c7ce095ed6653baf56c0"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#adc2c3d46fda5c7ce095ed6653baf56c0">TIMESYNC_EVENT_INTROUTER0_outl_34_34_to_CPSW0_cpts_hw5_push_4_4</a></td></tr>
<tr class="separator:adc2c3d46fda5c7ce095ed6653baf56c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac5f89b0e7b99d1516cd8417448d7592"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#aac5f89b0e7b99d1516cd8417448d7592">TIMESYNC_EVENT_INTROUTER0_outl_35_35_to_CPSW0_cpts_hw6_push_5_5</a></td></tr>
<tr class="separator:aac5f89b0e7b99d1516cd8417448d7592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93239d896d3793f973ecf2c837c3ce53"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a93239d896d3793f973ecf2c837c3ce53">TIMESYNC_EVENT_INTROUTER0_outl_36_36_to_CPSW0_cpts_hw7_push_6_6</a></td></tr>
<tr class="separator:a93239d896d3793f973ecf2c837c3ce53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acedfa7342131e9bfc45c864a67c0338f"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#acedfa7342131e9bfc45c864a67c0338f">TIMESYNC_EVENT_INTROUTER0_outl_37_37_to_CPSW0_cpts_hw8_push_7_7</a></td></tr>
<tr class="separator:acedfa7342131e9bfc45c864a67c0338f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0abde0d67f722b9c27ee290cfb82f8d8"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a0abde0d67f722b9c27ee290cfb82f8d8">tisci_if_TIMESYNC_EVENT_INTROUTER0</a> []</td></tr>
<tr class="separator:a0abde0d67f722b9c27ee290cfb82f8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3dbc0db45b3f1b47d43fcb4fb841cca"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#aa3dbc0db45b3f1b47d43fcb4fb841cca">tisci_irq_TIMESYNC_EVENT_INTROUTER0</a></td></tr>
<tr class="separator:aa3dbc0db45b3f1b47d43fcb4fb841cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcc2acd1bdbe08bd7f162ef86960568e"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#adcc2acd1bdbe08bd7f162ef86960568e">CPSW0_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_80_80</a></td></tr>
<tr class="separator:adcc2acd1bdbe08bd7f162ef86960568e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd84c0e7b3e4fd162820542b1c976fa8"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#abd84c0e7b3e4fd162820542b1c976fa8">CPSW0_cpts_genf0_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_21_21</a></td></tr>
<tr class="separator:abd84c0e7b3e4fd162820542b1c976fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a675e76b2b38c2a585559dbfc3c17e39c"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a675e76b2b38c2a585559dbfc3c17e39c">CPSW0_cpts_genf1_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_22_22</a></td></tr>
<tr class="separator:a675e76b2b38c2a585559dbfc3c17e39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa9068f0467fd24abe6ca3b537c40953"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#afa9068f0467fd24abe6ca3b537c40953">CPSW0_cpts_sync_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_34_34</a></td></tr>
<tr class="separator:afa9068f0467fd24abe6ca3b537c40953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd6634f77f535aeeaa79dd33110870e"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a4cd6634f77f535aeeaa79dd33110870e">tisci_if_CPSW0</a> []</td></tr>
<tr class="separator:a4cd6634f77f535aeeaa79dd33110870e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c2dbc2bd9900fea048e1b6d4ff66fb"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ae0c2dbc2bd9900fea048e1b6d4ff66fb">tisci_irq_CPSW0</a></td></tr>
<tr class="separator:ae0c2dbc2bd9900fea048e1b6d4ff66fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1745ed6c703be6f5879e0646121ec84a"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a1745ed6c703be6f5879e0646121ec84a">DMASS0_INTAGGR_0_intaggr_vintr_pend_0_39_to_GICSS0_spi_64_103</a></td></tr>
<tr class="separator:a1745ed6c703be6f5879e0646121ec84a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c67926433905955f266ccef3a0e61d"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#af8c67926433905955f266ccef3a0e61d">DMASS0_INTAGGR_0_intaggr_vintr_pend_72_79_to_R5FSS0_CORE0_intr_8_15</a></td></tr>
<tr class="separator:af8c67926433905955f266ccef3a0e61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ae4ae5a6bd507d1bcea493fae0e950"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ad1ae4ae5a6bd507d1bcea493fae0e950">DMASS0_INTAGGR_0_intaggr_vintr_pend_40_71_to_R5FSS0_CORE0_intr_64_95</a></td></tr>
<tr class="separator:ad1ae4ae5a6bd507d1bcea493fae0e950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8e53966988050e01a8f696e5eae08e2"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ac8e53966988050e01a8f696e5eae08e2">DMASS0_INTAGGR_0_intaggr_vintr_pend_80_87_to_R5FSS0_CORE1_intr_8_15</a></td></tr>
<tr class="separator:ac8e53966988050e01a8f696e5eae08e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d6e686432c2742ddacd7e1fa814ebce"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a3d6e686432c2742ddacd7e1fa814ebce">DMASS0_INTAGGR_0_intaggr_vintr_pend_40_71_to_R5FSS0_CORE1_intr_64_95</a></td></tr>
<tr class="separator:a3d6e686432c2742ddacd7e1fa814ebce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade34bb07a24f4fd10fd1968bb7a95874"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ade34bb07a24f4fd10fd1968bb7a95874">DMASS0_INTAGGR_0_intaggr_vintr_pend_120_127_to_R5FSS1_CORE0_intr_8_15</a></td></tr>
<tr class="separator:ade34bb07a24f4fd10fd1968bb7a95874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a8c17904d2820db2b25ec3f3e80c2f"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a42a8c17904d2820db2b25ec3f3e80c2f">DMASS0_INTAGGR_0_intaggr_vintr_pend_88_119_to_R5FSS1_CORE0_intr_64_95</a></td></tr>
<tr class="separator:a42a8c17904d2820db2b25ec3f3e80c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13d16a0272853368da48774b7983210c"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a13d16a0272853368da48774b7983210c">DMASS0_INTAGGR_0_intaggr_vintr_pend_128_135_to_R5FSS1_CORE1_intr_8_15</a></td></tr>
<tr class="separator:a13d16a0272853368da48774b7983210c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99f5708bb61da1e918e31e4db538e980"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a99f5708bb61da1e918e31e4db538e980">DMASS0_INTAGGR_0_intaggr_vintr_pend_88_119_to_R5FSS1_CORE1_intr_64_95</a></td></tr>
<tr class="separator:a99f5708bb61da1e918e31e4db538e980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75a0ca2f2a3335d79c4cecf46ebcd22"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ab75a0ca2f2a3335d79c4cecf46ebcd22">DMASS0_INTAGGR_0_intaggr_vintr_pend_152_159_to_PRU_ICSSG0_pr1_slv_intr_16_23</a></td></tr>
<tr class="separator:ab75a0ca2f2a3335d79c4cecf46ebcd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad941e12ade5e9598dd35913306ad0570"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ad941e12ade5e9598dd35913306ad0570">DMASS0_INTAGGR_0_intaggr_vintr_pend_160_167_to_PRU_ICSSG1_pr1_slv_intr_16_23</a></td></tr>
<tr class="separator:ad941e12ade5e9598dd35913306ad0570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a977d8e9128ff181687904e61dc12b386"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a977d8e9128ff181687904e61dc12b386">DMASS0_INTAGGR_0_intaggr_vintr_pend_168_183_to_MCU_M4FSS0_CORE0_nvic_32_47</a></td></tr>
<tr class="separator:a977d8e9128ff181687904e61dc12b386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad11172a9ea912d7472cb3d7f09a8f872"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ad11172a9ea912d7472cb3d7f09a8f872">tisci_if_DMASS0_INTAGGR_0</a> []</td></tr>
<tr class="separator:ad11172a9ea912d7472cb3d7f09a8f872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a42c27e6ec72ac42e9d07ebd297ea26"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a4a42c27e6ec72ac42e9d07ebd297ea26">tisci_irq_DMASS0_INTAGGR_0</a></td></tr>
<tr class="separator:a4a42c27e6ec72ac42e9d07ebd297ea26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0b7f996e80b1ecde28d8a678678537c"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#aa0b7f996e80b1ecde28d8a678678537c">TIMER0_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_0_0</a></td></tr>
<tr class="separator:aa0b7f996e80b1ecde28d8a678678537c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dfe1693bbd5bf35ebe38734614faacb"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a2dfe1693bbd5bf35ebe38734614faacb">tisci_if_TIMER0</a> []</td></tr>
<tr class="separator:a2dfe1693bbd5bf35ebe38734614faacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c3080ec0c2a2f26ce2f3e9abdac38b"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a52c3080ec0c2a2f26ce2f3e9abdac38b">tisci_irq_TIMER0</a></td></tr>
<tr class="separator:a52c3080ec0c2a2f26ce2f3e9abdac38b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1378c08bd1bc5bf3667e5804877274f7"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a1378c08bd1bc5bf3667e5804877274f7">TIMER1_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_1_1</a></td></tr>
<tr class="separator:a1378c08bd1bc5bf3667e5804877274f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97c6d3df3dbe590c7ee14e1092327ec5"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a97c6d3df3dbe590c7ee14e1092327ec5">tisci_if_TIMER1</a> []</td></tr>
<tr class="separator:a97c6d3df3dbe590c7ee14e1092327ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5135b3bbaf1ada5446594c0dbe25d8d"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ab5135b3bbaf1ada5446594c0dbe25d8d">tisci_irq_TIMER1</a></td></tr>
<tr class="separator:ab5135b3bbaf1ada5446594c0dbe25d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201b5bf556096cdc84f05f666356fa85"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a201b5bf556096cdc84f05f666356fa85">TIMER2_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_2_2</a></td></tr>
<tr class="separator:a201b5bf556096cdc84f05f666356fa85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a369553186010c39606bc30247788977b"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a369553186010c39606bc30247788977b">tisci_if_TIMER2</a> []</td></tr>
<tr class="separator:a369553186010c39606bc30247788977b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a494980acba02aa09b8621b1423977433"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a494980acba02aa09b8621b1423977433">tisci_irq_TIMER2</a></td></tr>
<tr class="separator:a494980acba02aa09b8621b1423977433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6561f3c5a5bd44aa68f3a4d145665d4b"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a6561f3c5a5bd44aa68f3a4d145665d4b">TIMER3_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_3_3</a></td></tr>
<tr class="separator:a6561f3c5a5bd44aa68f3a4d145665d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81dc2a2da443a073433f5fd9e514e7ea"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a81dc2a2da443a073433f5fd9e514e7ea">tisci_if_TIMER3</a> []</td></tr>
<tr class="separator:a81dc2a2da443a073433f5fd9e514e7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0c14d9458aa7b23e00764f45d0e04ad"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#af0c14d9458aa7b23e00764f45d0e04ad">tisci_irq_TIMER3</a></td></tr>
<tr class="separator:af0c14d9458aa7b23e00764f45d0e04ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b396b614493e9dfb4b35ebc7cda369"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#af8b396b614493e9dfb4b35ebc7cda369">GTC0_gtc_push_event_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_36_36</a></td></tr>
<tr class="separator:af8b396b614493e9dfb4b35ebc7cda369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6a4e2a027a3241f9f510a7d0790eb57"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ac6a4e2a027a3241f9f510a7d0790eb57">tisci_if_GTC0</a> []</td></tr>
<tr class="separator:ac6a4e2a027a3241f9f510a7d0790eb57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d005754b350b0173eb8618d1c094e6b"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a0d005754b350b0173eb8618d1c094e6b">tisci_irq_GTC0</a></td></tr>
<tr class="separator:a0d005754b350b0173eb8618d1c094e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0999acbffb34873d8789519cd740b7af"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a0999acbffb34873d8789519cd740b7af">GPIO0_gpio_0_89_to_MAIN_GPIOMUX_INTROUTER0_in_0_89</a></td></tr>
<tr class="separator:a0999acbffb34873d8789519cd740b7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93ed8bef0dc9786fbd062aee3a82a81b"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a93ed8bef0dc9786fbd062aee3a82a81b">GPIO0_gpio_bank_90_98_to_MAIN_GPIOMUX_INTROUTER0_in_190_198</a></td></tr>
<tr class="separator:a93ed8bef0dc9786fbd062aee3a82a81b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2afc2da39f68f6ee64eee00500453e4d"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a2afc2da39f68f6ee64eee00500453e4d">tisci_if_GPIO0</a> []</td></tr>
<tr class="separator:a2afc2da39f68f6ee64eee00500453e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f2b4944f8a41cb62446cd7304608d8b"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a6f2b4944f8a41cb62446cd7304608d8b">tisci_irq_GPIO0</a></td></tr>
<tr class="separator:a6f2b4944f8a41cb62446cd7304608d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad71041d0c25bf1e6a028379cf62e75d1"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ad71041d0c25bf1e6a028379cf62e75d1">GPIO1_gpio_0_89_to_MAIN_GPIOMUX_INTROUTER0_in_90_179</a></td></tr>
<tr class="separator:ad71041d0c25bf1e6a028379cf62e75d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9dd32c9d769d42bd0c04f5257f9057"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a2e9dd32c9d769d42bd0c04f5257f9057">GPIO1_gpio_bank_90_98_to_MAIN_GPIOMUX_INTROUTER0_in_180_188</a></td></tr>
<tr class="separator:a2e9dd32c9d769d42bd0c04f5257f9057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd7bee508ac4db9347c502e0e2af0e4"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a1dd7bee508ac4db9347c502e0e2af0e4">tisci_if_GPIO1</a> []</td></tr>
<tr class="separator:a1dd7bee508ac4db9347c502e0e2af0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fd7ab5ed75b89ba434a7ba57a4aa169"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a8fd7ab5ed75b89ba434a7ba57a4aa169">tisci_irq_GPIO1</a></td></tr>
<tr class="separator:a8fd7ab5ed75b89ba434a7ba57a4aa169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e58f3b4a6ced74f1f6f1902b9a965d"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a27e58f3b4a6ced74f1f6f1902b9a965d">MCU_GPIO0_gpio_0_29_to_MCU_MCU_GPIOMUX_INTROUTER0_in_0_29</a></td></tr>
<tr class="separator:a27e58f3b4a6ced74f1f6f1902b9a965d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a113394fdd6fc44badee8ee2792db665b"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a113394fdd6fc44badee8ee2792db665b">MCU_GPIO0_gpio_bank_30_31_to_MCU_MCU_GPIOMUX_INTROUTER0_in_30_31</a></td></tr>
<tr class="separator:a113394fdd6fc44badee8ee2792db665b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a070a59580f6d22b224d22b19c6ed62d3"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a070a59580f6d22b224d22b19c6ed62d3">tisci_if_MCU_GPIO0</a> []</td></tr>
<tr class="separator:a070a59580f6d22b224d22b19c6ed62d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7065e41bb4ecadfa6aa517718742ed4"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ae7065e41bb4ecadfa6aa517718742ed4">tisci_irq_MCU_GPIO0</a></td></tr>
<tr class="separator:ae7065e41bb4ecadfa6aa517718742ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a351ed74a8164b94fbf09cb6ef064c272"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a351ed74a8164b94fbf09cb6ef064c272">GPMC0_gpmc_sdmareq_0_0_to_DMASS0_INTAGGR_0_intaggr_levi_pend_29_29</a></td></tr>
<tr class="separator:a351ed74a8164b94fbf09cb6ef064c272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e13cf5f2426f0ce9b420ea477c6039"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a34e13cf5f2426f0ce9b420ea477c6039">tisci_if_GPMC0</a> []</td></tr>
<tr class="separator:a34e13cf5f2426f0ce9b420ea477c6039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3208e00cf86e945cf8ed55a3e47581d2"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a3208e00cf86e945cf8ed55a3e47581d2">tisci_irq_GPMC0</a></td></tr>
<tr class="separator:a3208e00cf86e945cf8ed55a3e47581d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb4b2039cbb8c2c5a642e5d70ff66f9a"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#adb4b2039cbb8c2c5a642e5d70ff66f9a">PRU_ICSSG0_pr1_edc0_sync0_out_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_25_25</a></td></tr>
<tr class="separator:adb4b2039cbb8c2c5a642e5d70ff66f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1383966843ed8fd89713353ae7eb6fae"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a1383966843ed8fd89713353ae7eb6fae">PRU_ICSSG0_pr1_edc0_sync1_out_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_26_26</a></td></tr>
<tr class="separator:a1383966843ed8fd89713353ae7eb6fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8867dd88fec9d1fff9b0e0b51afaebe0"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a8867dd88fec9d1fff9b0e0b51afaebe0">PRU_ICSSG0_pr1_edc1_sync0_out_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_27_27</a></td></tr>
<tr class="separator:a8867dd88fec9d1fff9b0e0b51afaebe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab966e25f28637c1e6407515c59d0aba"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#aab966e25f28637c1e6407515c59d0aba">PRU_ICSSG0_pr1_edc1_sync1_out_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_28_28</a></td></tr>
<tr class="separator:aab966e25f28637c1e6407515c59d0aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5e79fa14e8d016216eebcc29a288e25"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ad5e79fa14e8d016216eebcc29a288e25">PRU_ICSSG0_pr1_host_intr_req_4_11_to_CMP_EVENT_INTROUTER0_in_0_7</a></td></tr>
<tr class="separator:ad5e79fa14e8d016216eebcc29a288e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58e5759c258cd11a6634973d07622c18"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a58e5759c258cd11a6634973d07622c18">PRU_ICSSG0_pr1_iep0_cmp_intr_req_12_27_to_CMP_EVENT_INTROUTER0_in_16_31</a></td></tr>
<tr class="separator:a58e5759c258cd11a6634973d07622c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94564062df0544869696043c2be3e9df"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a94564062df0544869696043c2be3e9df">PRU_ICSSG0_pr1_iep1_cmp_intr_req_28_43_to_CMP_EVENT_INTROUTER0_in_32_47</a></td></tr>
<tr class="separator:a94564062df0544869696043c2be3e9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1050954465b9d79ccd0ee74586696ce"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ab1050954465b9d79ccd0ee74586696ce">tisci_if_PRU_ICSSG0</a> []</td></tr>
<tr class="separator:ab1050954465b9d79ccd0ee74586696ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a9817b881aa12dd6670f0c830135566"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a7a9817b881aa12dd6670f0c830135566">tisci_irq_PRU_ICSSG0</a></td></tr>
<tr class="separator:a7a9817b881aa12dd6670f0c830135566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af723e2c16c047bf8c627dd74c2647fa1"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#af723e2c16c047bf8c627dd74c2647fa1">PRU_ICSSG1_pr1_edc0_sync0_out_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_29_29</a></td></tr>
<tr class="separator:af723e2c16c047bf8c627dd74c2647fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae23e0da57d09e466aa277b66ec045354"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ae23e0da57d09e466aa277b66ec045354">PRU_ICSSG1_pr1_edc0_sync1_out_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_30_30</a></td></tr>
<tr class="separator:ae23e0da57d09e466aa277b66ec045354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82922a29b3dd958363da50af34f02004"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a82922a29b3dd958363da50af34f02004">PRU_ICSSG1_pr1_edc1_sync0_out_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_31_31</a></td></tr>
<tr class="separator:a82922a29b3dd958363da50af34f02004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49a274f8ee4922e8311031755b56126"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ac49a274f8ee4922e8311031755b56126">PRU_ICSSG1_pr1_edc1_sync1_out_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_32_32</a></td></tr>
<tr class="separator:ac49a274f8ee4922e8311031755b56126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f7d32d2c92b697650e547193fe1a395"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a4f7d32d2c92b697650e547193fe1a395">PRU_ICSSG1_pr1_host_intr_req_4_11_to_CMP_EVENT_INTROUTER0_in_8_15</a></td></tr>
<tr class="separator:a4f7d32d2c92b697650e547193fe1a395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8984aaa1dd414a8428e2882b266ef7"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a4b8984aaa1dd414a8428e2882b266ef7">PRU_ICSSG1_pr1_iep0_cmp_intr_req_12_27_to_CMP_EVENT_INTROUTER0_in_48_63</a></td></tr>
<tr class="separator:a4b8984aaa1dd414a8428e2882b266ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f405fdabf859e519d9f45cd648d748"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ab3f405fdabf859e519d9f45cd648d748">PRU_ICSSG1_pr1_iep1_cmp_intr_req_28_43_to_CMP_EVENT_INTROUTER0_in_64_79</a></td></tr>
<tr class="separator:ab3f405fdabf859e519d9f45cd648d748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8029ac2c83bb7f123b42d80b87404ae"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ad8029ac2c83bb7f123b42d80b87404ae">tisci_if_PRU_ICSSG1</a> []</td></tr>
<tr class="separator:ad8029ac2c83bb7f123b42d80b87404ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40d8080fa565fdbfd48763f31417002"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ab40d8080fa565fdbfd48763f31417002">tisci_irq_PRU_ICSSG1</a></td></tr>
<tr class="separator:ab40d8080fa565fdbfd48763f31417002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca52bb5e511865c88a94783e9b8e0192"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#aca52bb5e511865c88a94783e9b8e0192">CPTS0_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_82_82</a></td></tr>
<tr class="separator:aca52bb5e511865c88a94783e9b8e0192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bc79deedbefa358a08dd2ebefaa35db"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a3bc79deedbefa358a08dd2ebefaa35db">CPTS0_cpts_genf0_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_16_16</a></td></tr>
<tr class="separator:a3bc79deedbefa358a08dd2ebefaa35db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53795aa8eb27cf1c65eda9d170f6877f"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a53795aa8eb27cf1c65eda9d170f6877f">CPTS0_cpts_genf1_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_17_17</a></td></tr>
<tr class="separator:a53795aa8eb27cf1c65eda9d170f6877f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a258e48159d7aea979cfcddf6e659d377"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a258e48159d7aea979cfcddf6e659d377">CPTS0_cpts_genf2_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_18_18</a></td></tr>
<tr class="separator:a258e48159d7aea979cfcddf6e659d377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdcffe616783cea591982b002016a22e"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#abdcffe616783cea591982b002016a22e">CPTS0_cpts_genf3_4_4_to_TIMESYNC_EVENT_INTROUTER0_in_19_19</a></td></tr>
<tr class="separator:abdcffe616783cea591982b002016a22e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ec4ad65c9c4208b87acb41384dd9062"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a7ec4ad65c9c4208b87acb41384dd9062">CPTS0_cpts_genf4_5_5_to_TIMESYNC_EVENT_INTROUTER0_in_20_20</a></td></tr>
<tr class="separator:a7ec4ad65c9c4208b87acb41384dd9062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cc5ccd4bf037c29d9afda6736c98ab9"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a4cc5ccd4bf037c29d9afda6736c98ab9">CPTS0_cpts_genf5_6_6_to_TIMESYNC_EVENT_INTROUTER0_in_24_24</a></td></tr>
<tr class="separator:a4cc5ccd4bf037c29d9afda6736c98ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef8260517930e139a91971b0e468cf7c"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#aef8260517930e139a91971b0e468cf7c">CPTS0_cpts_sync_7_7_to_TIMESYNC_EVENT_INTROUTER0_in_35_35</a></td></tr>
<tr class="separator:aef8260517930e139a91971b0e468cf7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83311b238fe9d738ed6f2058427c582d"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a83311b238fe9d738ed6f2058427c582d">tisci_if_CPTS0</a> []</td></tr>
<tr class="separator:a83311b238fe9d738ed6f2058427c582d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62854608fbdb3023834f989760936e68"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a62854608fbdb3023834f989760936e68">tisci_irq_CPTS0</a></td></tr>
<tr class="separator:a62854608fbdb3023834f989760936e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c1189bb0c3f61e942f4f7e6c6250b40"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a9c1189bb0c3f61e942f4f7e6c6250b40">EPWM0_epwm_synco_o_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_39_39</a></td></tr>
<tr class="separator:a9c1189bb0c3f61e942f4f7e6c6250b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97df5a388751377f1e9ed56aa686a99d"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a97df5a388751377f1e9ed56aa686a99d">tisci_if_EPWM0</a> []</td></tr>
<tr class="separator:a97df5a388751377f1e9ed56aa686a99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4548bb5d58d9480e668900f1d1333d74"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a4548bb5d58d9480e668900f1d1333d74">tisci_irq_EPWM0</a></td></tr>
<tr class="separator:a4548bb5d58d9480e668900f1d1333d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31fbae7b6a78545420029f5d39017542"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a31fbae7b6a78545420029f5d39017542">EPWM3_epwm_synco_o_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_40_40</a></td></tr>
<tr class="separator:a31fbae7b6a78545420029f5d39017542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dc3064f093b8a8276e929a098ec3daa"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a8dc3064f093b8a8276e929a098ec3daa">tisci_if_EPWM3</a> []</td></tr>
<tr class="separator:a8dc3064f093b8a8276e929a098ec3daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc0710e275b06750fd09c89234a4441"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a5dc0710e275b06750fd09c89234a4441">tisci_irq_EPWM3</a></td></tr>
<tr class="separator:a5dc0710e275b06750fd09c89234a4441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadb65e48a6cb54453eb17b051d84a560"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#aadb65e48a6cb54453eb17b051d84a560">EPWM6_epwm_synco_o_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_41_41</a></td></tr>
<tr class="separator:aadb65e48a6cb54453eb17b051d84a560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8adb734dd57028d95c21020fd93a76f"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ac8adb734dd57028d95c21020fd93a76f">tisci_if_EPWM6</a> []</td></tr>
<tr class="separator:ac8adb734dd57028d95c21020fd93a76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd51a04505ee1d539611da4b0aac3095"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#afd51a04505ee1d539611da4b0aac3095">tisci_irq_EPWM6</a></td></tr>
<tr class="separator:afd51a04505ee1d539611da4b0aac3095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9b6a683c515687997adb873b376ecde"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ab9b6a683c515687997adb873b376ecde">PCIE0_pcie_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_81_81</a></td></tr>
<tr class="separator:ab9b6a683c515687997adb873b376ecde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38eeed33f05493367c6c31e1fb497cfc"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a38eeed33f05493367c6c31e1fb497cfc">PCIE0_pcie_cpts_genf0_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_23_23</a></td></tr>
<tr class="separator:a38eeed33f05493367c6c31e1fb497cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56723638efc33c8b9d7eab0dddf0e561"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a56723638efc33c8b9d7eab0dddf0e561">PCIE0_pcie_cpts_sync_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_33_33</a></td></tr>
<tr class="separator:a56723638efc33c8b9d7eab0dddf0e561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a832bf87f2722d1683a637e92f00f2647"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a832bf87f2722d1683a637e92f00f2647">PCIE0_pcie_cpts_hw1_push_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_37_37</a></td></tr>
<tr class="separator:a832bf87f2722d1683a637e92f00f2647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80564aa08f32167a45be8ec7bdfd86ed"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a80564aa08f32167a45be8ec7bdfd86ed">PCIE0_pcie_ptm_valid_pulse_4_4_to_TIMESYNC_EVENT_INTROUTER0_in_38_38</a></td></tr>
<tr class="separator:a80564aa08f32167a45be8ec7bdfd86ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d91bb2a0267cdaa31d6100959ccc700"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a7d91bb2a0267cdaa31d6100959ccc700">tisci_if_PCIE0</a> []</td></tr>
<tr class="separator:a7d91bb2a0267cdaa31d6100959ccc700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6114a68cd229f301f0192a986325d331"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a6114a68cd229f301f0192a986325d331">tisci_irq_PCIE0</a></td></tr>
<tr class="separator:a6114a68cd229f301f0192a986325d331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed378a760294366edb46cd55313ca3bc"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqNode *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#aed378a760294366edb46cd55313ca3bc">gRmIrqTree</a> []</td></tr>
<tr class="separator:aed378a760294366edb46cd55313ca3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae78f83212a85f4336cae2462768a0d0b"><td class="memItemLeft" align="right" valign="top">const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ae78f83212a85f4336cae2462768a0d0b">gRmIrqTreeCount</a> = sizeof(<a class="el" href="sciclient__irq__rm_8c.html#aed378a760294366edb46cd55313ca3bc">gRmIrqTree</a>)/sizeof(<a class="el" href="sciclient__irq__rm_8c.html#aed378a760294366edb46cd55313ca3bc">gRmIrqTree</a>[0])</td></tr>
<tr class="separator:ae78f83212a85f4336cae2462768a0d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Variable Documentation</h2>
<a id="adf0d5fa4675e633b3779852d403593cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf0d5fa4675e633b3779852d403593cf">&#9670;&nbsp;</a></span>vint_usage_count_DMASS0_INTAGGR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t vint_usage_count_DMASS0_INTAGGR_0[184] = {0}</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a1efad8cbbf52cdf7a9f2b1c9a52e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a1efad8cbbf52cdf7a9f2b1c9a52e46">&#9670;&nbsp;</a></span>rom_usage_DMASS0_INTAGGR_0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">struct Sciclient_rmIaUsedMapping rom_usage_DMASS0_INTAGGR_0[5U]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    {</div>
<div class="line">        .event = 20U,</div>
<div class="line">        .cleared = <span class="keyword">false</span>,</div>
<div class="line">    },</div>
<div class="line">    {</div>
<div class="line">        .event = 21U,</div>
<div class="line">        .cleared = <span class="keyword">false</span>,</div>
<div class="line">    },</div>
<div class="line">    {</div>
<div class="line">        .event = 22U,</div>
<div class="line">        .cleared = <span class="keyword">false</span>,</div>
<div class="line">    },</div>
<div class="line">    {</div>
<div class="line">        .event = 23U,</div>
<div class="line">        .cleared = <span class="keyword">false</span>,</div>
<div class="line">    },</div>
<div class="line">    {</div>
<div class="line">        .event = 30U,</div>
<div class="line">        .cleared = <span class="keyword">false</span>,</div>
<div class="line">    },</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a609b55afb402f0df423f3ba8d47484e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a609b55afb402f0df423f3ba8d47484e5">&#9670;&nbsp;</a></span>gRmIaInstances</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct Sciclient_rmIaInst gRmIaInstances[<a class="el" href="sciclient__irq__rm_8h.html#ab2476a300db61118cb86b7b71e5a4ab8">SCICLIENT_RM_IA_NUM_INST</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    {</div>
<div class="line">        .dev_id             = <a class="code" href="group__tisci__devices.html#ga0e3512a68cbd8b25382f64aa782f828b">TISCI_DEV_DMASS0_INTAGGR_0</a>,</div>
<div class="line">        .imap               = 0x48100000,</div>
<div class="line">        .sevt_offset        = 0u,</div>
<div class="line">        .n_sevt             = 1536u,</div>
<div class="line">        .n_vint             = 184,</div>
<div class="line">        .vint_usage_count   = &amp;<a class="code" href="sciclient__irq__rm_8c.html#adf0d5fa4675e633b3779852d403593cf">vint_usage_count_DMASS0_INTAGGR_0</a>[0],</div>
<div class="line">        .v0_b0_evt          = SCICLIENT_RM_IA_GENERIC_EVT_RESETVAL,</div>
<div class="line">        .rom_usage          = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a2a1efad8cbbf52cdf7a9f2b1c9a52e46">rom_usage_DMASS0_INTAGGR_0</a>[0U],</div>
<div class="line">        .n_rom_usage        = 5,</div>
<div class="line">    },</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4799f61f931d841a182ef8da4840a290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4799f61f931d841a182ef8da4840a290">&#9670;&nbsp;</a></span>gRmIrInstances</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct Sciclient_rmIrInst gRmIrInstances[<a class="el" href="sciclient__irq__rm_8h.html#a8496b27cdf1b44373dad5c3fa7c33207">SCICLIENT_RM_IR_NUM_INST</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd101eb1a0cf2e8903d61669ef874f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd101eb1a0cf2e8903d61669ef874f6c">&#9670;&nbsp;</a></span>CMP_EVENT_INTROUTER0_outp_0_15_to_GICSS0_spi_48_63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_0_15_to_GICSS0_spi_48_63</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 16,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga3ac0d08d25c87bdafe859df81cabc3e5">TISCI_DEV_GICSS0</a>,</div>
<div class="line">    .rbase = 48,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a54054e1a53a098cbff0de652f0142b2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54054e1a53a098cbff0de652f0142b2e">&#9670;&nbsp;</a></span>CMP_EVENT_INTROUTER0_outp_16_23_to_R5FSS0_CORE0_intr_48_55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_16_23_to_R5FSS0_CORE0_intr_48_55</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 16,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga7e5435686b3513b972fd92b9dd5c252d">TISCI_DEV_R5FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 48,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a780dc6d0210cce30a53b6a26dbf24cf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a780dc6d0210cce30a53b6a26dbf24cf6">&#9670;&nbsp;</a></span>CMP_EVENT_INTROUTER0_outp_16_23_to_R5FSS0_CORE1_intr_48_55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_16_23_to_R5FSS0_CORE1_intr_48_55</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 16,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga332b6e93e20a715d5f1f9b7fe122514d">TISCI_DEV_R5FSS0_CORE1</a>,</div>
<div class="line">    .rbase = 48,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="aac14a4e0a547a68dcfea09a981695efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac14a4e0a547a68dcfea09a981695efa">&#9670;&nbsp;</a></span>CMP_EVENT_INTROUTER0_outp_24_31_to_R5FSS1_CORE0_intr_48_55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_24_31_to_R5FSS1_CORE0_intr_48_55</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 24,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac27fc4bdcd208284a717e1c3e06d8152">TISCI_DEV_R5FSS1_CORE0</a>,</div>
<div class="line">    .rbase = 48,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a3f585fde5df9b33bc66aa80167ff2f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f585fde5df9b33bc66aa80167ff2f07">&#9670;&nbsp;</a></span>CMP_EVENT_INTROUTER0_outp_24_31_to_R5FSS1_CORE1_intr_48_55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_24_31_to_R5FSS1_CORE1_intr_48_55</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 24,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga40136dedcd5e799a99e8e234631f6f52">TISCI_DEV_R5FSS1_CORE1</a>,</div>
<div class="line">    .rbase = 48,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a928043b359b124134c068bda85e329db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a928043b359b124134c068bda85e329db">&#9670;&nbsp;</a></span>CMP_EVENT_INTROUTER0_outp_32_39_to_DMASS0_INTAGGR_0_intaggr_levi_pend_0_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_32_39_to_DMASS0_INTAGGR_0_intaggr_levi_pend_0_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 32,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga0e3512a68cbd8b25382f64aa782f828b">TISCI_DEV_DMASS0_INTAGGR_0</a>,</div>
<div class="line">    .rbase = 0,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="aa8ddf022e98a24c920939c26a14dc734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8ddf022e98a24c920939c26a14dc734">&#9670;&nbsp;</a></span>tisci_if_CMP_EVENT_INTROUTER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_CMP_EVENT_INTROUTER0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#afd101eb1a0cf2e8903d61669ef874f6c">CMP_EVENT_INTROUTER0_outp_0_15_to_GICSS0_spi_48_63</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a54054e1a53a098cbff0de652f0142b2e">CMP_EVENT_INTROUTER0_outp_16_23_to_R5FSS0_CORE0_intr_48_55</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a780dc6d0210cce30a53b6a26dbf24cf6">CMP_EVENT_INTROUTER0_outp_16_23_to_R5FSS0_CORE1_intr_48_55</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#aac14a4e0a547a68dcfea09a981695efa">CMP_EVENT_INTROUTER0_outp_24_31_to_R5FSS1_CORE0_intr_48_55</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a3f585fde5df9b33bc66aa80167ff2f07">CMP_EVENT_INTROUTER0_outp_24_31_to_R5FSS1_CORE1_intr_48_55</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a928043b359b124134c068bda85e329db">CMP_EVENT_INTROUTER0_outp_32_39_to_DMASS0_INTAGGR_0_intaggr_levi_pend_0_7</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a9fc1a91c052cadef6433d45af49addd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fc1a91c052cadef6433d45af49addd7">&#9670;&nbsp;</a></span>tisci_irq_CMP_EVENT_INTROUTER0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_CMP_EVENT_INTROUTER0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#gaf976616dd8cf3fe0ed7e42cb053279b3">TISCI_DEV_CMP_EVENT_INTROUTER0</a>,</div>
<div class="line">    .n_if = 6,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#aa8ddf022e98a24c920939c26a14dc734">tisci_if_CMP_EVENT_INTROUTER0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ae5713014fd2890081727838f3fdf5681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5713014fd2890081727838f3fdf5681">&#9670;&nbsp;</a></span>MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_GICSS0_spi_32_47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_GICSS0_spi_32_47</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 16,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga3ac0d08d25c87bdafe859df81cabc3e5">TISCI_DEV_GICSS0</a>,</div>
<div class="line">    .rbase = 32,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad5533897a3172e9732979bfc82f6da14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5533897a3172e9732979bfc82f6da14">&#9670;&nbsp;</a></span>MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS0_CORE0_intr_32_47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS0_CORE0_intr_32_47</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 16,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga7e5435686b3513b972fd92b9dd5c252d">TISCI_DEV_R5FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 32,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a32bb75a0fbaf8d02ce74166dd2eb62ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32bb75a0fbaf8d02ce74166dd2eb62ce">&#9670;&nbsp;</a></span>MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS0_CORE1_intr_32_47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS0_CORE1_intr_32_47</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 16,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga332b6e93e20a715d5f1f9b7fe122514d">TISCI_DEV_R5FSS0_CORE1</a>,</div>
<div class="line">    .rbase = 32,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a75f1a4be5ec8684c63e0d22fd47c58dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f1a4be5ec8684c63e0d22fd47c58dc">&#9670;&nbsp;</a></span>MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS1_CORE0_intr_32_47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS1_CORE0_intr_32_47</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 16,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac27fc4bdcd208284a717e1c3e06d8152">TISCI_DEV_R5FSS1_CORE0</a>,</div>
<div class="line">    .rbase = 32,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ae37c993e529af2a2b4e40d5168dcb9ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae37c993e529af2a2b4e40d5168dcb9ff">&#9670;&nbsp;</a></span>MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS1_CORE1_intr_32_47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS1_CORE1_intr_32_47</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 16,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga40136dedcd5e799a99e8e234631f6f52">TISCI_DEV_R5FSS1_CORE1</a>,</div>
<div class="line">    .rbase = 32,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="afc83e4686c377f6cd58541ebe737647c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc83e4686c377f6cd58541ebe737647c">&#9670;&nbsp;</a></span>MAIN_GPIOMUX_INTROUTER0_outp_30_37_to_DMASS0_INTAGGR_0_intaggr_levi_pend_16_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_30_37_to_DMASS0_INTAGGR_0_intaggr_levi_pend_16_23</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 30,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga0e3512a68cbd8b25382f64aa782f828b">TISCI_DEV_DMASS0_INTAGGR_0</a>,</div>
<div class="line">    .rbase = 16,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac10d699fbeda4e0c8900a764de21a431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac10d699fbeda4e0c8900a764de21a431">&#9670;&nbsp;</a></span>MAIN_GPIOMUX_INTROUTER0_outp_16_17_to_DMASS0_INTAGGR_0_intaggr_levi_pend_24_25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_16_17_to_DMASS0_INTAGGR_0_intaggr_levi_pend_24_25</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 16,</div>
<div class="line">    .len = 2,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga0e3512a68cbd8b25382f64aa782f828b">TISCI_DEV_DMASS0_INTAGGR_0</a>,</div>
<div class="line">    .rbase = 24,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a10c0eedf74fb87a58a35a1bd96a154ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10c0eedf74fb87a58a35a1bd96a154ab">&#9670;&nbsp;</a></span>MAIN_GPIOMUX_INTROUTER0_outp_18_23_to_PRU_ICSSG0_pr1_iep0_cap_intr_req_4_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_18_23_to_PRU_ICSSG0_pr1_iep0_cap_intr_req_4_9</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 18,</div>
<div class="line">    .len = 6,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gae7cab86c1d5624a38310495239ce8b0b">TISCI_DEV_PRU_ICSSG0</a>,</div>
<div class="line">    .rbase = 4,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a5a13a2b0884f93ebac876cb774321903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a13a2b0884f93ebac876cb774321903">&#9670;&nbsp;</a></span>MAIN_GPIOMUX_INTROUTER0_outp_24_29_to_PRU_ICSSG0_pr1_iep1_cap_intr_req_10_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_24_29_to_PRU_ICSSG0_pr1_iep1_cap_intr_req_10_15</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 24,</div>
<div class="line">    .len = 6,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gae7cab86c1d5624a38310495239ce8b0b">TISCI_DEV_PRU_ICSSG0</a>,</div>
<div class="line">    .rbase = 10,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a6f80b2f45714832f242ea7c03c2ba340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f80b2f45714832f242ea7c03c2ba340">&#9670;&nbsp;</a></span>MAIN_GPIOMUX_INTROUTER0_outp_38_45_to_PRU_ICSSG0_pr1_slv_intr_46_53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_38_45_to_PRU_ICSSG0_pr1_slv_intr_46_53</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 38,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gae7cab86c1d5624a38310495239ce8b0b">TISCI_DEV_PRU_ICSSG0</a>,</div>
<div class="line">    .rbase = 46,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4016924359e630157fd14e969c06b841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4016924359e630157fd14e969c06b841">&#9670;&nbsp;</a></span>MAIN_GPIOMUX_INTROUTER0_outp_18_23_to_PRU_ICSSG1_pr1_iep0_cap_intr_req_4_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_18_23_to_PRU_ICSSG1_pr1_iep0_cap_intr_req_4_9</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 18,</div>
<div class="line">    .len = 6,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5bb140fc529350803c3ddfdb5a9ae821">TISCI_DEV_PRU_ICSSG1</a>,</div>
<div class="line">    .rbase = 4,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a85a8eecc87faf8f71fdea17fc96143c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85a8eecc87faf8f71fdea17fc96143c1">&#9670;&nbsp;</a></span>MAIN_GPIOMUX_INTROUTER0_outp_24_29_to_PRU_ICSSG1_pr1_iep1_cap_intr_req_10_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_24_29_to_PRU_ICSSG1_pr1_iep1_cap_intr_req_10_15</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 24,</div>
<div class="line">    .len = 6,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5bb140fc529350803c3ddfdb5a9ae821">TISCI_DEV_PRU_ICSSG1</a>,</div>
<div class="line">    .rbase = 10,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a325498430c5f9850afad940eda45e5b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a325498430c5f9850afad940eda45e5b5">&#9670;&nbsp;</a></span>MAIN_GPIOMUX_INTROUTER0_outp_46_53_to_PRU_ICSSG1_pr1_slv_intr_46_53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_46_53_to_PRU_ICSSG1_pr1_slv_intr_46_53</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 46,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5bb140fc529350803c3ddfdb5a9ae821">TISCI_DEV_PRU_ICSSG1</a>,</div>
<div class="line">    .rbase = 46,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a3af0586080595927407f668ac20db655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3af0586080595927407f668ac20db655">&#9670;&nbsp;</a></span>tisci_if_MAIN_GPIOMUX_INTROUTER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_MAIN_GPIOMUX_INTROUTER0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ae5713014fd2890081727838f3fdf5681">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_GICSS0_spi_32_47</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ad5533897a3172e9732979bfc82f6da14">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS0_CORE0_intr_32_47</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a32bb75a0fbaf8d02ce74166dd2eb62ce">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS0_CORE1_intr_32_47</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a75f1a4be5ec8684c63e0d22fd47c58dc">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS1_CORE0_intr_32_47</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ae37c993e529af2a2b4e40d5168dcb9ff">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS1_CORE1_intr_32_47</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#afc83e4686c377f6cd58541ebe737647c">MAIN_GPIOMUX_INTROUTER0_outp_30_37_to_DMASS0_INTAGGR_0_intaggr_levi_pend_16_23</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ac10d699fbeda4e0c8900a764de21a431">MAIN_GPIOMUX_INTROUTER0_outp_16_17_to_DMASS0_INTAGGR_0_intaggr_levi_pend_24_25</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a10c0eedf74fb87a58a35a1bd96a154ab">MAIN_GPIOMUX_INTROUTER0_outp_18_23_to_PRU_ICSSG0_pr1_iep0_cap_intr_req_4_9</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a5a13a2b0884f93ebac876cb774321903">MAIN_GPIOMUX_INTROUTER0_outp_24_29_to_PRU_ICSSG0_pr1_iep1_cap_intr_req_10_15</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a6f80b2f45714832f242ea7c03c2ba340">MAIN_GPIOMUX_INTROUTER0_outp_38_45_to_PRU_ICSSG0_pr1_slv_intr_46_53</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a4016924359e630157fd14e969c06b841">MAIN_GPIOMUX_INTROUTER0_outp_18_23_to_PRU_ICSSG1_pr1_iep0_cap_intr_req_4_9</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a85a8eecc87faf8f71fdea17fc96143c1">MAIN_GPIOMUX_INTROUTER0_outp_24_29_to_PRU_ICSSG1_pr1_iep1_cap_intr_req_10_15</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a325498430c5f9850afad940eda45e5b5">MAIN_GPIOMUX_INTROUTER0_outp_46_53_to_PRU_ICSSG1_pr1_slv_intr_46_53</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a5ffb5e9adc691fa42ef4434ffb84a9f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ffb5e9adc691fa42ef4434ffb84a9f0">&#9670;&nbsp;</a></span>tisci_irq_MAIN_GPIOMUX_INTROUTER0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_MAIN_GPIOMUX_INTROUTER0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga45537edc88a2d4adcd6813105bee42cd">TISCI_DEV_MAIN_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    .n_if = 13,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a3af0586080595927407f668ac20db655">tisci_if_MAIN_GPIOMUX_INTROUTER0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a206283bfe19cd4f27c23a612f9c70a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a206283bfe19cd4f27c23a612f9c70a21">&#9670;&nbsp;</a></span>MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_GICSS0_spi_104_107</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_GICSS0_spi_104_107</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga3ac0d08d25c87bdafe859df81cabc3e5">TISCI_DEV_GICSS0</a>,</div>
<div class="line">    .rbase = 104,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a546eabecc88bef5d7fb86dba7f126e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a546eabecc88bef5d7fb86dba7f126e85">&#9670;&nbsp;</a></span>MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS0_CORE0_intr_104_107</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS0_CORE0_intr_104_107</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga7e5435686b3513b972fd92b9dd5c252d">TISCI_DEV_R5FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 104,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="af5b8c9531e28b10efbabfb4a0c2a61c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5b8c9531e28b10efbabfb4a0c2a61c1">&#9670;&nbsp;</a></span>MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS0_CORE1_intr_104_107</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS0_CORE1_intr_104_107</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga332b6e93e20a715d5f1f9b7fe122514d">TISCI_DEV_R5FSS0_CORE1</a>,</div>
<div class="line">    .rbase = 104,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a21d6d8fb8e61e754adb5c4e3acf5fa07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21d6d8fb8e61e754adb5c4e3acf5fa07">&#9670;&nbsp;</a></span>MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS1_CORE0_intr_104_107</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS1_CORE0_intr_104_107</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac27fc4bdcd208284a717e1c3e06d8152">TISCI_DEV_R5FSS1_CORE0</a>,</div>
<div class="line">    .rbase = 104,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a84e37d7714ce9c51fd31021123d69ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84e37d7714ce9c51fd31021123d69ea5">&#9670;&nbsp;</a></span>MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS1_CORE1_intr_104_107</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS1_CORE1_intr_104_107</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga40136dedcd5e799a99e8e234631f6f52">TISCI_DEV_R5FSS1_CORE1</a>,</div>
<div class="line">    .rbase = 104,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a640205f92e6ad75c428b7fff8542a6d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a640205f92e6ad75c428b7fff8542a6d4">&#9670;&nbsp;</a></span>MCU_MCU_GPIOMUX_INTROUTER0_outp_4_7_to_MCU_M4FSS0_CORE0_nvic_0_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MCU_MCU_GPIOMUX_INTROUTER0_outp_4_7_to_MCU_M4FSS0_CORE0_nvic_0_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 4,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga2a4fac9431364c671a1a533e9c2b2313">TISCI_DEV_MCU_M4FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 0,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a73dc6059018012d58f9dfd264759edd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73dc6059018012d58f9dfd264759edd1">&#9670;&nbsp;</a></span>MCU_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_MCU_ESM0_esm_pls_event0_88_91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MCU_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_MCU_ESM0_esm_pls_event0_88_91</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 8,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gad948d334b10fa09d9bcd7f8c9e0cb203">TISCI_DEV_MCU_ESM0</a>,</div>
<div class="line">    .rbase = 88,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a0825936564aef0ad5f41d62a4393eb41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0825936564aef0ad5f41d62a4393eb41">&#9670;&nbsp;</a></span>MCU_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_MCU_ESM0_esm_pls_event1_92_95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MCU_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_MCU_ESM0_esm_pls_event1_92_95</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 8,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gad948d334b10fa09d9bcd7f8c9e0cb203">TISCI_DEV_MCU_ESM0</a>,</div>
<div class="line">    .rbase = 92,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="aae2ea077514332ecb77daaad27b1d245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae2ea077514332ecb77daaad27b1d245">&#9670;&nbsp;</a></span>MCU_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_MCU_ESM0_esm_pls_event2_96_99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MCU_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_MCU_ESM0_esm_pls_event2_96_99</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 8,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gad948d334b10fa09d9bcd7f8c9e0cb203">TISCI_DEV_MCU_ESM0</a>,</div>
<div class="line">    .rbase = 96,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a59c494c29233d0334d4e65c190626b55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59c494c29233d0334d4e65c190626b55">&#9670;&nbsp;</a></span>tisci_if_MCU_MCU_GPIOMUX_INTROUTER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_MCU_MCU_GPIOMUX_INTROUTER0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a206283bfe19cd4f27c23a612f9c70a21">MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_GICSS0_spi_104_107</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a546eabecc88bef5d7fb86dba7f126e85">MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS0_CORE0_intr_104_107</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#af5b8c9531e28b10efbabfb4a0c2a61c1">MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS0_CORE1_intr_104_107</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a21d6d8fb8e61e754adb5c4e3acf5fa07">MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS1_CORE0_intr_104_107</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a84e37d7714ce9c51fd31021123d69ea5">MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS1_CORE1_intr_104_107</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a640205f92e6ad75c428b7fff8542a6d4">MCU_MCU_GPIOMUX_INTROUTER0_outp_4_7_to_MCU_M4FSS0_CORE0_nvic_0_3</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a73dc6059018012d58f9dfd264759edd1">MCU_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_MCU_ESM0_esm_pls_event0_88_91</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a0825936564aef0ad5f41d62a4393eb41">MCU_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_MCU_ESM0_esm_pls_event1_92_95</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#aae2ea077514332ecb77daaad27b1d245">MCU_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_MCU_ESM0_esm_pls_event2_96_99</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="acd6464c30187725b170a9bb7f616e575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd6464c30187725b170a9bb7f616e575">&#9670;&nbsp;</a></span>tisci_irq_MCU_MCU_GPIOMUX_INTROUTER0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_MCU_MCU_GPIOMUX_INTROUTER0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga14dd3648a4aa01f4172227b108776548">TISCI_DEV_MCU_MCU_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    .n_if = 9,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a59c494c29233d0334d4e65c190626b55">tisci_if_MCU_MCU_GPIOMUX_INTROUTER0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a5f17cd66310df273dc7816e3705ad29d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f17cd66310df273dc7816e3705ad29d">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_0_7_to_DMASS0_INTAGGR_0_intaggr_levi_pend_8_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_0_7_to_DMASS0_INTAGGR_0_intaggr_levi_pend_8_15</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga0e3512a68cbd8b25382f64aa782f828b">TISCI_DEV_DMASS0_INTAGGR_0</a>,</div>
<div class="line">    .rbase = 8,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a3c5582aac6581f4c03cbf1569a7e843a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c5582aac6581f4c03cbf1569a7e843a">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_8_8_to_PRU_ICSSG0_pr1_edc0_latch0_in_0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_8_8_to_PRU_ICSSG0_pr1_edc0_latch0_in_0_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 8,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gae7cab86c1d5624a38310495239ce8b0b">TISCI_DEV_PRU_ICSSG0</a>,</div>
<div class="line">    .rbase = 0,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a53d992f9f0cd6b1aee4a0d00983abcfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53d992f9f0cd6b1aee4a0d00983abcfd">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_9_9_to_PRU_ICSSG0_pr1_edc0_latch1_in_1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_9_9_to_PRU_ICSSG0_pr1_edc0_latch1_in_1_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 9,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gae7cab86c1d5624a38310495239ce8b0b">TISCI_DEV_PRU_ICSSG0</a>,</div>
<div class="line">    .rbase = 1,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a3f751958f538e5187c8b7507b9c2f539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f751958f538e5187c8b7507b9c2f539">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_10_10_to_PRU_ICSSG0_pr1_edc1_latch0_in_2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_10_10_to_PRU_ICSSG0_pr1_edc1_latch0_in_2_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 10,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gae7cab86c1d5624a38310495239ce8b0b">TISCI_DEV_PRU_ICSSG0</a>,</div>
<div class="line">    .rbase = 2,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a3e587f64fb402f48f4503f8f2abeedc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e587f64fb402f48f4503f8f2abeedc7">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_11_11_to_PRU_ICSSG0_pr1_edc1_latch1_in_3_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_11_11_to_PRU_ICSSG0_pr1_edc1_latch1_in_3_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 11,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gae7cab86c1d5624a38310495239ce8b0b">TISCI_DEV_PRU_ICSSG0</a>,</div>
<div class="line">    .rbase = 3,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a646929ba3006955cb87a1056b02944d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a646929ba3006955cb87a1056b02944d8">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_12_12_to_PRU_ICSSG1_pr1_edc0_latch0_in_0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_12_12_to_PRU_ICSSG1_pr1_edc0_latch0_in_0_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 12,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5bb140fc529350803c3ddfdb5a9ae821">TISCI_DEV_PRU_ICSSG1</a>,</div>
<div class="line">    .rbase = 0,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a54e36ad020f04df4fcddd35d6c6bd389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54e36ad020f04df4fcddd35d6c6bd389">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_13_13_to_PRU_ICSSG1_pr1_edc0_latch1_in_1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_13_13_to_PRU_ICSSG1_pr1_edc0_latch1_in_1_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 13,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5bb140fc529350803c3ddfdb5a9ae821">TISCI_DEV_PRU_ICSSG1</a>,</div>
<div class="line">    .rbase = 1,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a417ed176ce99042a4be8f87121b2c3ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a417ed176ce99042a4be8f87121b2c3ed">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_14_14_to_PRU_ICSSG1_pr1_edc1_latch0_in_2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_14_14_to_PRU_ICSSG1_pr1_edc1_latch0_in_2_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 14,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5bb140fc529350803c3ddfdb5a9ae821">TISCI_DEV_PRU_ICSSG1</a>,</div>
<div class="line">    .rbase = 2,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a06cd3fab6f2ca203c00a28143585e44e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06cd3fab6f2ca203c00a28143585e44e">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_15_15_to_PRU_ICSSG1_pr1_edc1_latch1_in_3_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_15_15_to_PRU_ICSSG1_pr1_edc1_latch1_in_3_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 15,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5bb140fc529350803c3ddfdb5a9ae821">TISCI_DEV_PRU_ICSSG1</a>,</div>
<div class="line">    .rbase = 3,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="af9d43069c2e8eda7e4013bf7828dd124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9d43069c2e8eda7e4013bf7828dd124">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_16_16_to_CPTS0_cpts_hw1_push_0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_16_16_to_CPTS0_cpts_hw1_push_0_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 16,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaa06f3a457023bf12817f661dccfd3b8e">TISCI_DEV_CPTS0</a>,</div>
<div class="line">    .rbase = 0,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a97415410a128247cb9584c1576c3e68d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97415410a128247cb9584c1576c3e68d">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_17_17_to_CPTS0_cpts_hw2_push_1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_17_17_to_CPTS0_cpts_hw2_push_1_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 17,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaa06f3a457023bf12817f661dccfd3b8e">TISCI_DEV_CPTS0</a>,</div>
<div class="line">    .rbase = 1,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a012e0f9b7d518fb07e0cfd0eb443464e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a012e0f9b7d518fb07e0cfd0eb443464e">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_18_18_to_CPTS0_cpts_hw3_push_2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_18_18_to_CPTS0_cpts_hw3_push_2_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 18,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaa06f3a457023bf12817f661dccfd3b8e">TISCI_DEV_CPTS0</a>,</div>
<div class="line">    .rbase = 2,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a9ea48c9ab9d733c7364ecf7f84c7316c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ea48c9ab9d733c7364ecf7f84c7316c">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_19_19_to_CPTS0_cpts_hw4_push_3_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_19_19_to_CPTS0_cpts_hw4_push_3_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 19,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaa06f3a457023bf12817f661dccfd3b8e">TISCI_DEV_CPTS0</a>,</div>
<div class="line">    .rbase = 3,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="abde3dc015f1ced329c7c7d5c80ed1257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abde3dc015f1ced329c7c7d5c80ed1257">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_20_20_to_CPTS0_cpts_hw5_push_4_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_20_20_to_CPTS0_cpts_hw5_push_4_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 20,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaa06f3a457023bf12817f661dccfd3b8e">TISCI_DEV_CPTS0</a>,</div>
<div class="line">    .rbase = 4,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="aaf638f63033e5c0626075a92b4ad75d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf638f63033e5c0626075a92b4ad75d0">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_21_21_to_CPTS0_cpts_hw6_push_5_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_21_21_to_CPTS0_cpts_hw6_push_5_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 21,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaa06f3a457023bf12817f661dccfd3b8e">TISCI_DEV_CPTS0</a>,</div>
<div class="line">    .rbase = 5,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="af8a3009abd1fe196f9c75b06b4fdb788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8a3009abd1fe196f9c75b06b4fdb788">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_22_22_to_CPTS0_cpts_hw7_push_6_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_22_22_to_CPTS0_cpts_hw7_push_6_6</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 22,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaa06f3a457023bf12817f661dccfd3b8e">TISCI_DEV_CPTS0</a>,</div>
<div class="line">    .rbase = 6,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="afae25e85f490aa0afd017d6aa1b46808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afae25e85f490aa0afd017d6aa1b46808">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_23_23_to_CPTS0_cpts_hw8_push_7_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_23_23_to_CPTS0_cpts_hw8_push_7_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 23,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaa06f3a457023bf12817f661dccfd3b8e">TISCI_DEV_CPTS0</a>,</div>
<div class="line">    .rbase = 7,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a1e6dda2ff1f20c28269e8f063d37da40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e6dda2ff1f20c28269e8f063d37da40">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_29_29_to_PCIE0_pcie_cpts_hw2_push_0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_29_29_to_PCIE0_pcie_cpts_hw2_push_0_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 29,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga6dd96ce03e9ab089201d13c7c2ab8ce0">TISCI_DEV_PCIE0</a>,</div>
<div class="line">    .rbase = 0,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a583559c93e3115a78bf1be3f6b41bd9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a583559c93e3115a78bf1be3f6b41bd9c">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_30_30_to_CPSW0_cpts_hw1_push_0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_30_30_to_CPSW0_cpts_hw1_push_0_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 30,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac53f9d1cf5cec6fe90aef923067de75c">TISCI_DEV_CPSW0</a>,</div>
<div class="line">    .rbase = 0,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="aa47d5e76eece88881cbba266fa33fa06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa47d5e76eece88881cbba266fa33fa06">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_31_31_to_CPSW0_cpts_hw2_push_1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_31_31_to_CPSW0_cpts_hw2_push_1_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 31,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac53f9d1cf5cec6fe90aef923067de75c">TISCI_DEV_CPSW0</a>,</div>
<div class="line">    .rbase = 1,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a40da73b50b5d4f5a3b0f2b88469be7b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40da73b50b5d4f5a3b0f2b88469be7b2">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_32_32_to_CPSW0_cpts_hw3_push_2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_32_32_to_CPSW0_cpts_hw3_push_2_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 32,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac53f9d1cf5cec6fe90aef923067de75c">TISCI_DEV_CPSW0</a>,</div>
<div class="line">    .rbase = 2,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a3cc5b6f263f5ce46039c3881a9bd1d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cc5b6f263f5ce46039c3881a9bd1d31">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_33_33_to_CPSW0_cpts_hw4_push_3_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_33_33_to_CPSW0_cpts_hw4_push_3_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 33,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac53f9d1cf5cec6fe90aef923067de75c">TISCI_DEV_CPSW0</a>,</div>
<div class="line">    .rbase = 3,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="adc2c3d46fda5c7ce095ed6653baf56c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc2c3d46fda5c7ce095ed6653baf56c0">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_34_34_to_CPSW0_cpts_hw5_push_4_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_34_34_to_CPSW0_cpts_hw5_push_4_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 34,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac53f9d1cf5cec6fe90aef923067de75c">TISCI_DEV_CPSW0</a>,</div>
<div class="line">    .rbase = 4,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="aac5f89b0e7b99d1516cd8417448d7592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac5f89b0e7b99d1516cd8417448d7592">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_35_35_to_CPSW0_cpts_hw6_push_5_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_35_35_to_CPSW0_cpts_hw6_push_5_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 35,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac53f9d1cf5cec6fe90aef923067de75c">TISCI_DEV_CPSW0</a>,</div>
<div class="line">    .rbase = 5,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a93239d896d3793f973ecf2c837c3ce53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93239d896d3793f973ecf2c837c3ce53">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_36_36_to_CPSW0_cpts_hw7_push_6_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_36_36_to_CPSW0_cpts_hw7_push_6_6</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 36,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac53f9d1cf5cec6fe90aef923067de75c">TISCI_DEV_CPSW0</a>,</div>
<div class="line">    .rbase = 6,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="acedfa7342131e9bfc45c864a67c0338f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acedfa7342131e9bfc45c864a67c0338f">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_INTROUTER0_outl_37_37_to_CPSW0_cpts_hw8_push_7_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_37_37_to_CPSW0_cpts_hw8_push_7_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 37,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac53f9d1cf5cec6fe90aef923067de75c">TISCI_DEV_CPSW0</a>,</div>
<div class="line">    .rbase = 7,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a0abde0d67f722b9c27ee290cfb82f8d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0abde0d67f722b9c27ee290cfb82f8d8">&#9670;&nbsp;</a></span>tisci_if_TIMESYNC_EVENT_INTROUTER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_TIMESYNC_EVENT_INTROUTER0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a5f17cd66310df273dc7816e3705ad29d">TIMESYNC_EVENT_INTROUTER0_outl_0_7_to_DMASS0_INTAGGR_0_intaggr_levi_pend_8_15</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a3c5582aac6581f4c03cbf1569a7e843a">TIMESYNC_EVENT_INTROUTER0_outl_8_8_to_PRU_ICSSG0_pr1_edc0_latch0_in_0_0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a53d992f9f0cd6b1aee4a0d00983abcfd">TIMESYNC_EVENT_INTROUTER0_outl_9_9_to_PRU_ICSSG0_pr1_edc0_latch1_in_1_1</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a3f751958f538e5187c8b7507b9c2f539">TIMESYNC_EVENT_INTROUTER0_outl_10_10_to_PRU_ICSSG0_pr1_edc1_latch0_in_2_2</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a3e587f64fb402f48f4503f8f2abeedc7">TIMESYNC_EVENT_INTROUTER0_outl_11_11_to_PRU_ICSSG0_pr1_edc1_latch1_in_3_3</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a646929ba3006955cb87a1056b02944d8">TIMESYNC_EVENT_INTROUTER0_outl_12_12_to_PRU_ICSSG1_pr1_edc0_latch0_in_0_0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a54e36ad020f04df4fcddd35d6c6bd389">TIMESYNC_EVENT_INTROUTER0_outl_13_13_to_PRU_ICSSG1_pr1_edc0_latch1_in_1_1</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a417ed176ce99042a4be8f87121b2c3ed">TIMESYNC_EVENT_INTROUTER0_outl_14_14_to_PRU_ICSSG1_pr1_edc1_latch0_in_2_2</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a06cd3fab6f2ca203c00a28143585e44e">TIMESYNC_EVENT_INTROUTER0_outl_15_15_to_PRU_ICSSG1_pr1_edc1_latch1_in_3_3</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#af9d43069c2e8eda7e4013bf7828dd124">TIMESYNC_EVENT_INTROUTER0_outl_16_16_to_CPTS0_cpts_hw1_push_0_0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a97415410a128247cb9584c1576c3e68d">TIMESYNC_EVENT_INTROUTER0_outl_17_17_to_CPTS0_cpts_hw2_push_1_1</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a012e0f9b7d518fb07e0cfd0eb443464e">TIMESYNC_EVENT_INTROUTER0_outl_18_18_to_CPTS0_cpts_hw3_push_2_2</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a9ea48c9ab9d733c7364ecf7f84c7316c">TIMESYNC_EVENT_INTROUTER0_outl_19_19_to_CPTS0_cpts_hw4_push_3_3</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#abde3dc015f1ced329c7c7d5c80ed1257">TIMESYNC_EVENT_INTROUTER0_outl_20_20_to_CPTS0_cpts_hw5_push_4_4</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#aaf638f63033e5c0626075a92b4ad75d0">TIMESYNC_EVENT_INTROUTER0_outl_21_21_to_CPTS0_cpts_hw6_push_5_5</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#af8a3009abd1fe196f9c75b06b4fdb788">TIMESYNC_EVENT_INTROUTER0_outl_22_22_to_CPTS0_cpts_hw7_push_6_6</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#afae25e85f490aa0afd017d6aa1b46808">TIMESYNC_EVENT_INTROUTER0_outl_23_23_to_CPTS0_cpts_hw8_push_7_7</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a1e6dda2ff1f20c28269e8f063d37da40">TIMESYNC_EVENT_INTROUTER0_outl_29_29_to_PCIE0_pcie_cpts_hw2_push_0_0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a583559c93e3115a78bf1be3f6b41bd9c">TIMESYNC_EVENT_INTROUTER0_outl_30_30_to_CPSW0_cpts_hw1_push_0_0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#aa47d5e76eece88881cbba266fa33fa06">TIMESYNC_EVENT_INTROUTER0_outl_31_31_to_CPSW0_cpts_hw2_push_1_1</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a40da73b50b5d4f5a3b0f2b88469be7b2">TIMESYNC_EVENT_INTROUTER0_outl_32_32_to_CPSW0_cpts_hw3_push_2_2</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a3cc5b6f263f5ce46039c3881a9bd1d31">TIMESYNC_EVENT_INTROUTER0_outl_33_33_to_CPSW0_cpts_hw4_push_3_3</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#adc2c3d46fda5c7ce095ed6653baf56c0">TIMESYNC_EVENT_INTROUTER0_outl_34_34_to_CPSW0_cpts_hw5_push_4_4</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#aac5f89b0e7b99d1516cd8417448d7592">TIMESYNC_EVENT_INTROUTER0_outl_35_35_to_CPSW0_cpts_hw6_push_5_5</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a93239d896d3793f973ecf2c837c3ce53">TIMESYNC_EVENT_INTROUTER0_outl_36_36_to_CPSW0_cpts_hw7_push_6_6</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#acedfa7342131e9bfc45c864a67c0338f">TIMESYNC_EVENT_INTROUTER0_outl_37_37_to_CPSW0_cpts_hw8_push_7_7</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="aa3dbc0db45b3f1b47d43fcb4fb841cca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3dbc0db45b3f1b47d43fcb4fb841cca">&#9670;&nbsp;</a></span>tisci_irq_TIMESYNC_EVENT_INTROUTER0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_TIMESYNC_EVENT_INTROUTER0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .n_if = 26,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a0abde0d67f722b9c27ee290cfb82f8d8">tisci_if_TIMESYNC_EVENT_INTROUTER0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="adcc2acd1bdbe08bd7f162ef86960568e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcc2acd1bdbe08bd7f162ef86960568e">&#9670;&nbsp;</a></span>CPSW0_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_80_80</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CPSW0_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_80_80</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaf976616dd8cf3fe0ed7e42cb053279b3">TISCI_DEV_CMP_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 80,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="abd84c0e7b3e4fd162820542b1c976fa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd84c0e7b3e4fd162820542b1c976fa8">&#9670;&nbsp;</a></span>CPSW0_cpts_genf0_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_21_21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CPSW0_cpts_genf0_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_21_21</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 1,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 21,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a675e76b2b38c2a585559dbfc3c17e39c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a675e76b2b38c2a585559dbfc3c17e39c">&#9670;&nbsp;</a></span>CPSW0_cpts_genf1_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_22_22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CPSW0_cpts_genf1_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_22_22</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 2,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 22,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="afa9068f0467fd24abe6ca3b537c40953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa9068f0467fd24abe6ca3b537c40953">&#9670;&nbsp;</a></span>CPSW0_cpts_sync_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_34_34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CPSW0_cpts_sync_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_34_34</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 3,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 34,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4cd6634f77f535aeeaa79dd33110870e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cd6634f77f535aeeaa79dd33110870e">&#9670;&nbsp;</a></span>tisci_if_CPSW0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_CPSW0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#adcc2acd1bdbe08bd7f162ef86960568e">CPSW0_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_80_80</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#abd84c0e7b3e4fd162820542b1c976fa8">CPSW0_cpts_genf0_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_21_21</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a675e76b2b38c2a585559dbfc3c17e39c">CPSW0_cpts_genf1_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_22_22</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#afa9068f0467fd24abe6ca3b537c40953">CPSW0_cpts_sync_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_34_34</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ae0c2dbc2bd9900fea048e1b6d4ff66fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0c2dbc2bd9900fea048e1b6d4ff66fb">&#9670;&nbsp;</a></span>tisci_irq_CPSW0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_CPSW0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#gac53f9d1cf5cec6fe90aef923067de75c">TISCI_DEV_CPSW0</a>,</div>
<div class="line">    .n_if = 4,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a4cd6634f77f535aeeaa79dd33110870e">tisci_if_CPSW0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a1745ed6c703be6f5879e0646121ec84a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1745ed6c703be6f5879e0646121ec84a">&#9670;&nbsp;</a></span>DMASS0_INTAGGR_0_intaggr_vintr_pend_0_39_to_GICSS0_spi_64_103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_0_39_to_GICSS0_spi_64_103</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 40,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga3ac0d08d25c87bdafe859df81cabc3e5">TISCI_DEV_GICSS0</a>,</div>
<div class="line">    .rbase = 64,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="af8c67926433905955f266ccef3a0e61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8c67926433905955f266ccef3a0e61d">&#9670;&nbsp;</a></span>DMASS0_INTAGGR_0_intaggr_vintr_pend_72_79_to_R5FSS0_CORE0_intr_8_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_72_79_to_R5FSS0_CORE0_intr_8_15</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 72,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga7e5435686b3513b972fd92b9dd5c252d">TISCI_DEV_R5FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 8,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad1ae4ae5a6bd507d1bcea493fae0e950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1ae4ae5a6bd507d1bcea493fae0e950">&#9670;&nbsp;</a></span>DMASS0_INTAGGR_0_intaggr_vintr_pend_40_71_to_R5FSS0_CORE0_intr_64_95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_40_71_to_R5FSS0_CORE0_intr_64_95</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 40,</div>
<div class="line">    .len = 32,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga7e5435686b3513b972fd92b9dd5c252d">TISCI_DEV_R5FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 64,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac8e53966988050e01a8f696e5eae08e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8e53966988050e01a8f696e5eae08e2">&#9670;&nbsp;</a></span>DMASS0_INTAGGR_0_intaggr_vintr_pend_80_87_to_R5FSS0_CORE1_intr_8_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_80_87_to_R5FSS0_CORE1_intr_8_15</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 80,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga332b6e93e20a715d5f1f9b7fe122514d">TISCI_DEV_R5FSS0_CORE1</a>,</div>
<div class="line">    .rbase = 8,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a3d6e686432c2742ddacd7e1fa814ebce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d6e686432c2742ddacd7e1fa814ebce">&#9670;&nbsp;</a></span>DMASS0_INTAGGR_0_intaggr_vintr_pend_40_71_to_R5FSS0_CORE1_intr_64_95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_40_71_to_R5FSS0_CORE1_intr_64_95</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 40,</div>
<div class="line">    .len = 32,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga332b6e93e20a715d5f1f9b7fe122514d">TISCI_DEV_R5FSS0_CORE1</a>,</div>
<div class="line">    .rbase = 64,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ade34bb07a24f4fd10fd1968bb7a95874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade34bb07a24f4fd10fd1968bb7a95874">&#9670;&nbsp;</a></span>DMASS0_INTAGGR_0_intaggr_vintr_pend_120_127_to_R5FSS1_CORE0_intr_8_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_120_127_to_R5FSS1_CORE0_intr_8_15</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 120,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac27fc4bdcd208284a717e1c3e06d8152">TISCI_DEV_R5FSS1_CORE0</a>,</div>
<div class="line">    .rbase = 8,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a42a8c17904d2820db2b25ec3f3e80c2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a8c17904d2820db2b25ec3f3e80c2f">&#9670;&nbsp;</a></span>DMASS0_INTAGGR_0_intaggr_vintr_pend_88_119_to_R5FSS1_CORE0_intr_64_95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_88_119_to_R5FSS1_CORE0_intr_64_95</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 88,</div>
<div class="line">    .len = 32,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac27fc4bdcd208284a717e1c3e06d8152">TISCI_DEV_R5FSS1_CORE0</a>,</div>
<div class="line">    .rbase = 64,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a13d16a0272853368da48774b7983210c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13d16a0272853368da48774b7983210c">&#9670;&nbsp;</a></span>DMASS0_INTAGGR_0_intaggr_vintr_pend_128_135_to_R5FSS1_CORE1_intr_8_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_128_135_to_R5FSS1_CORE1_intr_8_15</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 128,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga40136dedcd5e799a99e8e234631f6f52">TISCI_DEV_R5FSS1_CORE1</a>,</div>
<div class="line">    .rbase = 8,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a99f5708bb61da1e918e31e4db538e980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99f5708bb61da1e918e31e4db538e980">&#9670;&nbsp;</a></span>DMASS0_INTAGGR_0_intaggr_vintr_pend_88_119_to_R5FSS1_CORE1_intr_64_95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_88_119_to_R5FSS1_CORE1_intr_64_95</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 88,</div>
<div class="line">    .len = 32,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga40136dedcd5e799a99e8e234631f6f52">TISCI_DEV_R5FSS1_CORE1</a>,</div>
<div class="line">    .rbase = 64,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ab75a0ca2f2a3335d79c4cecf46ebcd22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab75a0ca2f2a3335d79c4cecf46ebcd22">&#9670;&nbsp;</a></span>DMASS0_INTAGGR_0_intaggr_vintr_pend_152_159_to_PRU_ICSSG0_pr1_slv_intr_16_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_152_159_to_PRU_ICSSG0_pr1_slv_intr_16_23</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 152,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gae7cab86c1d5624a38310495239ce8b0b">TISCI_DEV_PRU_ICSSG0</a>,</div>
<div class="line">    .rbase = 16,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad941e12ade5e9598dd35913306ad0570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad941e12ade5e9598dd35913306ad0570">&#9670;&nbsp;</a></span>DMASS0_INTAGGR_0_intaggr_vintr_pend_160_167_to_PRU_ICSSG1_pr1_slv_intr_16_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_160_167_to_PRU_ICSSG1_pr1_slv_intr_16_23</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 160,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5bb140fc529350803c3ddfdb5a9ae821">TISCI_DEV_PRU_ICSSG1</a>,</div>
<div class="line">    .rbase = 16,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a977d8e9128ff181687904e61dc12b386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a977d8e9128ff181687904e61dc12b386">&#9670;&nbsp;</a></span>DMASS0_INTAGGR_0_intaggr_vintr_pend_168_183_to_MCU_M4FSS0_CORE0_nvic_32_47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_168_183_to_MCU_M4FSS0_CORE0_nvic_32_47</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 168,</div>
<div class="line">    .len = 16,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga2a4fac9431364c671a1a533e9c2b2313">TISCI_DEV_MCU_M4FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 32,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad11172a9ea912d7472cb3d7f09a8f872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad11172a9ea912d7472cb3d7f09a8f872">&#9670;&nbsp;</a></span>tisci_if_DMASS0_INTAGGR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_DMASS0_INTAGGR_0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a1745ed6c703be6f5879e0646121ec84a">DMASS0_INTAGGR_0_intaggr_vintr_pend_0_39_to_GICSS0_spi_64_103</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#af8c67926433905955f266ccef3a0e61d">DMASS0_INTAGGR_0_intaggr_vintr_pend_72_79_to_R5FSS0_CORE0_intr_8_15</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ad1ae4ae5a6bd507d1bcea493fae0e950">DMASS0_INTAGGR_0_intaggr_vintr_pend_40_71_to_R5FSS0_CORE0_intr_64_95</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ac8e53966988050e01a8f696e5eae08e2">DMASS0_INTAGGR_0_intaggr_vintr_pend_80_87_to_R5FSS0_CORE1_intr_8_15</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a3d6e686432c2742ddacd7e1fa814ebce">DMASS0_INTAGGR_0_intaggr_vintr_pend_40_71_to_R5FSS0_CORE1_intr_64_95</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ade34bb07a24f4fd10fd1968bb7a95874">DMASS0_INTAGGR_0_intaggr_vintr_pend_120_127_to_R5FSS1_CORE0_intr_8_15</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a42a8c17904d2820db2b25ec3f3e80c2f">DMASS0_INTAGGR_0_intaggr_vintr_pend_88_119_to_R5FSS1_CORE0_intr_64_95</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a13d16a0272853368da48774b7983210c">DMASS0_INTAGGR_0_intaggr_vintr_pend_128_135_to_R5FSS1_CORE1_intr_8_15</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a99f5708bb61da1e918e31e4db538e980">DMASS0_INTAGGR_0_intaggr_vintr_pend_88_119_to_R5FSS1_CORE1_intr_64_95</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ab75a0ca2f2a3335d79c4cecf46ebcd22">DMASS0_INTAGGR_0_intaggr_vintr_pend_152_159_to_PRU_ICSSG0_pr1_slv_intr_16_23</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ad941e12ade5e9598dd35913306ad0570">DMASS0_INTAGGR_0_intaggr_vintr_pend_160_167_to_PRU_ICSSG1_pr1_slv_intr_16_23</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a977d8e9128ff181687904e61dc12b386">DMASS0_INTAGGR_0_intaggr_vintr_pend_168_183_to_MCU_M4FSS0_CORE0_nvic_32_47</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4a42c27e6ec72ac42e9d07ebd297ea26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a42c27e6ec72ac42e9d07ebd297ea26">&#9670;&nbsp;</a></span>tisci_irq_DMASS0_INTAGGR_0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_DMASS0_INTAGGR_0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga0e3512a68cbd8b25382f64aa782f828b">TISCI_DEV_DMASS0_INTAGGR_0</a>,</div>
<div class="line">    .n_if = 12,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#ad11172a9ea912d7472cb3d7f09a8f872">tisci_if_DMASS0_INTAGGR_0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="aa0b7f996e80b1ecde28d8a678678537c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0b7f996e80b1ecde28d8a678678537c">&#9670;&nbsp;</a></span>TIMER0_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMER0_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_0_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 0,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a2dfe1693bbd5bf35ebe38734614faacb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dfe1693bbd5bf35ebe38734614faacb">&#9670;&nbsp;</a></span>tisci_if_TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_TIMER0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#aa0b7f996e80b1ecde28d8a678678537c">TIMER0_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_0_0</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a52c3080ec0c2a2f26ce2f3e9abdac38b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52c3080ec0c2a2f26ce2f3e9abdac38b">&#9670;&nbsp;</a></span>tisci_irq_TIMER0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_TIMER0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#gadfab6d622729d597a2930e1cfe548b96">TISCI_DEV_TIMER0</a>,</div>
<div class="line">    .n_if = 1,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a2dfe1693bbd5bf35ebe38734614faacb">tisci_if_TIMER0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a1378c08bd1bc5bf3667e5804877274f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1378c08bd1bc5bf3667e5804877274f7">&#9670;&nbsp;</a></span>TIMER1_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMER1_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_1_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 1,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a97c6d3df3dbe590c7ee14e1092327ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97c6d3df3dbe590c7ee14e1092327ec5">&#9670;&nbsp;</a></span>tisci_if_TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_TIMER1[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a1378c08bd1bc5bf3667e5804877274f7">TIMER1_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_1_1</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ab5135b3bbaf1ada5446594c0dbe25d8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5135b3bbaf1ada5446594c0dbe25d8d">&#9670;&nbsp;</a></span>tisci_irq_TIMER1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_TIMER1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga322b7f8587b8fe515b2bfc75f3d9b733">TISCI_DEV_TIMER1</a>,</div>
<div class="line">    .n_if = 1,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a97c6d3df3dbe590c7ee14e1092327ec5">tisci_if_TIMER1</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a201b5bf556096cdc84f05f666356fa85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a201b5bf556096cdc84f05f666356fa85">&#9670;&nbsp;</a></span>TIMER2_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMER2_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_2_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 2,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a369553186010c39606bc30247788977b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a369553186010c39606bc30247788977b">&#9670;&nbsp;</a></span>tisci_if_TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_TIMER2[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a201b5bf556096cdc84f05f666356fa85">TIMER2_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_2_2</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a494980acba02aa09b8621b1423977433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a494980acba02aa09b8621b1423977433">&#9670;&nbsp;</a></span>tisci_irq_TIMER2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_TIMER2</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga357cb1ac10407a2d3c5dfcba010f5dde">TISCI_DEV_TIMER2</a>,</div>
<div class="line">    .n_if = 1,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a369553186010c39606bc30247788977b">tisci_if_TIMER2</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a6561f3c5a5bd44aa68f3a4d145665d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6561f3c5a5bd44aa68f3a4d145665d4b">&#9670;&nbsp;</a></span>TIMER3_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_3_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMER3_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_3_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 3,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a81dc2a2da443a073433f5fd9e514e7ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81dc2a2da443a073433f5fd9e514e7ea">&#9670;&nbsp;</a></span>tisci_if_TIMER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_TIMER3[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a6561f3c5a5bd44aa68f3a4d145665d4b">TIMER3_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_3_3</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="af0c14d9458aa7b23e00764f45d0e04ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0c14d9458aa7b23e00764f45d0e04ad">&#9670;&nbsp;</a></span>tisci_irq_TIMER3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_TIMER3</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#gae6203d9404a454f541f43ce07de547e8">TISCI_DEV_TIMER3</a>,</div>
<div class="line">    .n_if = 1,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a81dc2a2da443a073433f5fd9e514e7ea">tisci_if_TIMER3</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="af8b396b614493e9dfb4b35ebc7cda369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8b396b614493e9dfb4b35ebc7cda369">&#9670;&nbsp;</a></span>GTC0_gtc_push_event_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_36_36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf GTC0_gtc_push_event_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_36_36</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 36,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac6a4e2a027a3241f9f510a7d0790eb57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6a4e2a027a3241f9f510a7d0790eb57">&#9670;&nbsp;</a></span>tisci_if_GTC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_GTC0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#af8b396b614493e9dfb4b35ebc7cda369">GTC0_gtc_push_event_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_36_36</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a0d005754b350b0173eb8618d1c094e6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d005754b350b0173eb8618d1c094e6b">&#9670;&nbsp;</a></span>tisci_irq_GTC0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_GTC0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#gae3869e31314af7f6cb3d036575f95d01">TISCI_DEV_GTC0</a>,</div>
<div class="line">    .n_if = 1,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#ac6a4e2a027a3241f9f510a7d0790eb57">tisci_if_GTC0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a0999acbffb34873d8789519cd740b7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0999acbffb34873d8789519cd740b7af">&#9670;&nbsp;</a></span>GPIO0_gpio_0_89_to_MAIN_GPIOMUX_INTROUTER0_in_0_89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf GPIO0_gpio_0_89_to_MAIN_GPIOMUX_INTROUTER0_in_0_89</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 90,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga45537edc88a2d4adcd6813105bee42cd">TISCI_DEV_MAIN_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    .rbase = 0,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a93ed8bef0dc9786fbd062aee3a82a81b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93ed8bef0dc9786fbd062aee3a82a81b">&#9670;&nbsp;</a></span>GPIO0_gpio_bank_90_98_to_MAIN_GPIOMUX_INTROUTER0_in_190_198</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf GPIO0_gpio_bank_90_98_to_MAIN_GPIOMUX_INTROUTER0_in_190_198</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 90,</div>
<div class="line">    .len = 9,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga45537edc88a2d4adcd6813105bee42cd">TISCI_DEV_MAIN_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    .rbase = 190,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a2afc2da39f68f6ee64eee00500453e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2afc2da39f68f6ee64eee00500453e4d">&#9670;&nbsp;</a></span>tisci_if_GPIO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_GPIO0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a0999acbffb34873d8789519cd740b7af">GPIO0_gpio_0_89_to_MAIN_GPIOMUX_INTROUTER0_in_0_89</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a93ed8bef0dc9786fbd062aee3a82a81b">GPIO0_gpio_bank_90_98_to_MAIN_GPIOMUX_INTROUTER0_in_190_198</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a6f2b4944f8a41cb62446cd7304608d8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f2b4944f8a41cb62446cd7304608d8b">&#9670;&nbsp;</a></span>tisci_irq_GPIO0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_GPIO0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#gac319b112c6abece76d973d0f2dbfbb48">TISCI_DEV_GPIO0</a>,</div>
<div class="line">    .n_if = 2,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a2afc2da39f68f6ee64eee00500453e4d">tisci_if_GPIO0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad71041d0c25bf1e6a028379cf62e75d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad71041d0c25bf1e6a028379cf62e75d1">&#9670;&nbsp;</a></span>GPIO1_gpio_0_89_to_MAIN_GPIOMUX_INTROUTER0_in_90_179</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf GPIO1_gpio_0_89_to_MAIN_GPIOMUX_INTROUTER0_in_90_179</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 90,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga45537edc88a2d4adcd6813105bee42cd">TISCI_DEV_MAIN_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    .rbase = 90,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a2e9dd32c9d769d42bd0c04f5257f9057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e9dd32c9d769d42bd0c04f5257f9057">&#9670;&nbsp;</a></span>GPIO1_gpio_bank_90_98_to_MAIN_GPIOMUX_INTROUTER0_in_180_188</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf GPIO1_gpio_bank_90_98_to_MAIN_GPIOMUX_INTROUTER0_in_180_188</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 90,</div>
<div class="line">    .len = 9,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga45537edc88a2d4adcd6813105bee42cd">TISCI_DEV_MAIN_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    .rbase = 180,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a1dd7bee508ac4db9347c502e0e2af0e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd7bee508ac4db9347c502e0e2af0e4">&#9670;&nbsp;</a></span>tisci_if_GPIO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_GPIO1[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ad71041d0c25bf1e6a028379cf62e75d1">GPIO1_gpio_0_89_to_MAIN_GPIOMUX_INTROUTER0_in_90_179</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a2e9dd32c9d769d42bd0c04f5257f9057">GPIO1_gpio_bank_90_98_to_MAIN_GPIOMUX_INTROUTER0_in_180_188</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a8fd7ab5ed75b89ba434a7ba57a4aa169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fd7ab5ed75b89ba434a7ba57a4aa169">&#9670;&nbsp;</a></span>tisci_irq_GPIO1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_GPIO1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#gaaaf75da2aa60d929411f0b42e8458897">TISCI_DEV_GPIO1</a>,</div>
<div class="line">    .n_if = 2,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a1dd7bee508ac4db9347c502e0e2af0e4">tisci_if_GPIO1</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a27e58f3b4a6ced74f1f6f1902b9a965d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27e58f3b4a6ced74f1f6f1902b9a965d">&#9670;&nbsp;</a></span>MCU_GPIO0_gpio_0_29_to_MCU_MCU_GPIOMUX_INTROUTER0_in_0_29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MCU_GPIO0_gpio_0_29_to_MCU_MCU_GPIOMUX_INTROUTER0_in_0_29</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 30,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga14dd3648a4aa01f4172227b108776548">TISCI_DEV_MCU_MCU_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    .rbase = 0,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a113394fdd6fc44badee8ee2792db665b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a113394fdd6fc44badee8ee2792db665b">&#9670;&nbsp;</a></span>MCU_GPIO0_gpio_bank_30_31_to_MCU_MCU_GPIOMUX_INTROUTER0_in_30_31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MCU_GPIO0_gpio_bank_30_31_to_MCU_MCU_GPIOMUX_INTROUTER0_in_30_31</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 30,</div>
<div class="line">    .len = 2,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga14dd3648a4aa01f4172227b108776548">TISCI_DEV_MCU_MCU_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    .rbase = 30,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a070a59580f6d22b224d22b19c6ed62d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a070a59580f6d22b224d22b19c6ed62d3">&#9670;&nbsp;</a></span>tisci_if_MCU_GPIO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_MCU_GPIO0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a27e58f3b4a6ced74f1f6f1902b9a965d">MCU_GPIO0_gpio_0_29_to_MCU_MCU_GPIOMUX_INTROUTER0_in_0_29</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a113394fdd6fc44badee8ee2792db665b">MCU_GPIO0_gpio_bank_30_31_to_MCU_MCU_GPIOMUX_INTROUTER0_in_30_31</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ae7065e41bb4ecadfa6aa517718742ed4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7065e41bb4ecadfa6aa517718742ed4">&#9670;&nbsp;</a></span>tisci_irq_MCU_GPIO0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_MCU_GPIO0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#gaddbd7ea0580471ed8fb4c571fa255625">TISCI_DEV_MCU_GPIO0</a>,</div>
<div class="line">    .n_if = 2,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a070a59580f6d22b224d22b19c6ed62d3">tisci_if_MCU_GPIO0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a351ed74a8164b94fbf09cb6ef064c272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a351ed74a8164b94fbf09cb6ef064c272">&#9670;&nbsp;</a></span>GPMC0_gpmc_sdmareq_0_0_to_DMASS0_INTAGGR_0_intaggr_levi_pend_29_29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf GPMC0_gpmc_sdmareq_0_0_to_DMASS0_INTAGGR_0_intaggr_levi_pend_29_29</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga0e3512a68cbd8b25382f64aa782f828b">TISCI_DEV_DMASS0_INTAGGR_0</a>,</div>
<div class="line">    .rbase = 29,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a34e13cf5f2426f0ce9b420ea477c6039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34e13cf5f2426f0ce9b420ea477c6039">&#9670;&nbsp;</a></span>tisci_if_GPMC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_GPMC0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a351ed74a8164b94fbf09cb6ef064c272">GPMC0_gpmc_sdmareq_0_0_to_DMASS0_INTAGGR_0_intaggr_levi_pend_29_29</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a3208e00cf86e945cf8ed55a3e47581d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3208e00cf86e945cf8ed55a3e47581d2">&#9670;&nbsp;</a></span>tisci_irq_GPMC0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_GPMC0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga2d11a099411565111b07cbf9b48799cb">TISCI_DEV_GPMC0</a>,</div>
<div class="line">    .n_if = 1,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a34e13cf5f2426f0ce9b420ea477c6039">tisci_if_GPMC0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="adb4b2039cbb8c2c5a642e5d70ff66f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb4b2039cbb8c2c5a642e5d70ff66f9a">&#9670;&nbsp;</a></span>PRU_ICSSG0_pr1_edc0_sync0_out_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_25_25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf PRU_ICSSG0_pr1_edc0_sync0_out_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_25_25</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 25,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a1383966843ed8fd89713353ae7eb6fae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1383966843ed8fd89713353ae7eb6fae">&#9670;&nbsp;</a></span>PRU_ICSSG0_pr1_edc0_sync1_out_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_26_26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf PRU_ICSSG0_pr1_edc0_sync1_out_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_26_26</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 1,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 26,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a8867dd88fec9d1fff9b0e0b51afaebe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8867dd88fec9d1fff9b0e0b51afaebe0">&#9670;&nbsp;</a></span>PRU_ICSSG0_pr1_edc1_sync0_out_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_27_27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf PRU_ICSSG0_pr1_edc1_sync0_out_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_27_27</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 2,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 27,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="aab966e25f28637c1e6407515c59d0aba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab966e25f28637c1e6407515c59d0aba">&#9670;&nbsp;</a></span>PRU_ICSSG0_pr1_edc1_sync1_out_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_28_28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf PRU_ICSSG0_pr1_edc1_sync1_out_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_28_28</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 3,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 28,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad5e79fa14e8d016216eebcc29a288e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5e79fa14e8d016216eebcc29a288e25">&#9670;&nbsp;</a></span>PRU_ICSSG0_pr1_host_intr_req_4_11_to_CMP_EVENT_INTROUTER0_in_0_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf PRU_ICSSG0_pr1_host_intr_req_4_11_to_CMP_EVENT_INTROUTER0_in_0_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 4,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaf976616dd8cf3fe0ed7e42cb053279b3">TISCI_DEV_CMP_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 0,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a58e5759c258cd11a6634973d07622c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58e5759c258cd11a6634973d07622c18">&#9670;&nbsp;</a></span>PRU_ICSSG0_pr1_iep0_cmp_intr_req_12_27_to_CMP_EVENT_INTROUTER0_in_16_31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf PRU_ICSSG0_pr1_iep0_cmp_intr_req_12_27_to_CMP_EVENT_INTROUTER0_in_16_31</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 12,</div>
<div class="line">    .len = 16,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaf976616dd8cf3fe0ed7e42cb053279b3">TISCI_DEV_CMP_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 16,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a94564062df0544869696043c2be3e9df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94564062df0544869696043c2be3e9df">&#9670;&nbsp;</a></span>PRU_ICSSG0_pr1_iep1_cmp_intr_req_28_43_to_CMP_EVENT_INTROUTER0_in_32_47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf PRU_ICSSG0_pr1_iep1_cmp_intr_req_28_43_to_CMP_EVENT_INTROUTER0_in_32_47</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 28,</div>
<div class="line">    .len = 16,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaf976616dd8cf3fe0ed7e42cb053279b3">TISCI_DEV_CMP_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 32,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ab1050954465b9d79ccd0ee74586696ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1050954465b9d79ccd0ee74586696ce">&#9670;&nbsp;</a></span>tisci_if_PRU_ICSSG0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_PRU_ICSSG0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#adb4b2039cbb8c2c5a642e5d70ff66f9a">PRU_ICSSG0_pr1_edc0_sync0_out_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_25_25</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a1383966843ed8fd89713353ae7eb6fae">PRU_ICSSG0_pr1_edc0_sync1_out_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_26_26</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a8867dd88fec9d1fff9b0e0b51afaebe0">PRU_ICSSG0_pr1_edc1_sync0_out_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_27_27</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#aab966e25f28637c1e6407515c59d0aba">PRU_ICSSG0_pr1_edc1_sync1_out_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_28_28</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ad5e79fa14e8d016216eebcc29a288e25">PRU_ICSSG0_pr1_host_intr_req_4_11_to_CMP_EVENT_INTROUTER0_in_0_7</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a58e5759c258cd11a6634973d07622c18">PRU_ICSSG0_pr1_iep0_cmp_intr_req_12_27_to_CMP_EVENT_INTROUTER0_in_16_31</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a94564062df0544869696043c2be3e9df">PRU_ICSSG0_pr1_iep1_cmp_intr_req_28_43_to_CMP_EVENT_INTROUTER0_in_32_47</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a7a9817b881aa12dd6670f0c830135566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a9817b881aa12dd6670f0c830135566">&#9670;&nbsp;</a></span>tisci_irq_PRU_ICSSG0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_PRU_ICSSG0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#gae7cab86c1d5624a38310495239ce8b0b">TISCI_DEV_PRU_ICSSG0</a>,</div>
<div class="line">    .n_if = 7,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#ab1050954465b9d79ccd0ee74586696ce">tisci_if_PRU_ICSSG0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="af723e2c16c047bf8c627dd74c2647fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af723e2c16c047bf8c627dd74c2647fa1">&#9670;&nbsp;</a></span>PRU_ICSSG1_pr1_edc0_sync0_out_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_29_29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf PRU_ICSSG1_pr1_edc0_sync0_out_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_29_29</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 29,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ae23e0da57d09e466aa277b66ec045354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae23e0da57d09e466aa277b66ec045354">&#9670;&nbsp;</a></span>PRU_ICSSG1_pr1_edc0_sync1_out_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_30_30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf PRU_ICSSG1_pr1_edc0_sync1_out_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_30_30</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 1,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 30,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a82922a29b3dd958363da50af34f02004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82922a29b3dd958363da50af34f02004">&#9670;&nbsp;</a></span>PRU_ICSSG1_pr1_edc1_sync0_out_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_31_31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf PRU_ICSSG1_pr1_edc1_sync0_out_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_31_31</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 2,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 31,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac49a274f8ee4922e8311031755b56126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac49a274f8ee4922e8311031755b56126">&#9670;&nbsp;</a></span>PRU_ICSSG1_pr1_edc1_sync1_out_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_32_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf PRU_ICSSG1_pr1_edc1_sync1_out_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_32_32</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 3,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 32,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4f7d32d2c92b697650e547193fe1a395"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f7d32d2c92b697650e547193fe1a395">&#9670;&nbsp;</a></span>PRU_ICSSG1_pr1_host_intr_req_4_11_to_CMP_EVENT_INTROUTER0_in_8_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf PRU_ICSSG1_pr1_host_intr_req_4_11_to_CMP_EVENT_INTROUTER0_in_8_15</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 4,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaf976616dd8cf3fe0ed7e42cb053279b3">TISCI_DEV_CMP_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 8,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4b8984aaa1dd414a8428e2882b266ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b8984aaa1dd414a8428e2882b266ef7">&#9670;&nbsp;</a></span>PRU_ICSSG1_pr1_iep0_cmp_intr_req_12_27_to_CMP_EVENT_INTROUTER0_in_48_63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf PRU_ICSSG1_pr1_iep0_cmp_intr_req_12_27_to_CMP_EVENT_INTROUTER0_in_48_63</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 12,</div>
<div class="line">    .len = 16,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaf976616dd8cf3fe0ed7e42cb053279b3">TISCI_DEV_CMP_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 48,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ab3f405fdabf859e519d9f45cd648d748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3f405fdabf859e519d9f45cd648d748">&#9670;&nbsp;</a></span>PRU_ICSSG1_pr1_iep1_cmp_intr_req_28_43_to_CMP_EVENT_INTROUTER0_in_64_79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf PRU_ICSSG1_pr1_iep1_cmp_intr_req_28_43_to_CMP_EVENT_INTROUTER0_in_64_79</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 28,</div>
<div class="line">    .len = 16,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaf976616dd8cf3fe0ed7e42cb053279b3">TISCI_DEV_CMP_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 64,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad8029ac2c83bb7f123b42d80b87404ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8029ac2c83bb7f123b42d80b87404ae">&#9670;&nbsp;</a></span>tisci_if_PRU_ICSSG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_PRU_ICSSG1[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#af723e2c16c047bf8c627dd74c2647fa1">PRU_ICSSG1_pr1_edc0_sync0_out_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_29_29</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ae23e0da57d09e466aa277b66ec045354">PRU_ICSSG1_pr1_edc0_sync1_out_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_30_30</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a82922a29b3dd958363da50af34f02004">PRU_ICSSG1_pr1_edc1_sync0_out_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_31_31</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ac49a274f8ee4922e8311031755b56126">PRU_ICSSG1_pr1_edc1_sync1_out_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_32_32</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a4f7d32d2c92b697650e547193fe1a395">PRU_ICSSG1_pr1_host_intr_req_4_11_to_CMP_EVENT_INTROUTER0_in_8_15</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a4b8984aaa1dd414a8428e2882b266ef7">PRU_ICSSG1_pr1_iep0_cmp_intr_req_12_27_to_CMP_EVENT_INTROUTER0_in_48_63</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ab3f405fdabf859e519d9f45cd648d748">PRU_ICSSG1_pr1_iep1_cmp_intr_req_28_43_to_CMP_EVENT_INTROUTER0_in_64_79</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ab40d8080fa565fdbfd48763f31417002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40d8080fa565fdbfd48763f31417002">&#9670;&nbsp;</a></span>tisci_irq_PRU_ICSSG1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_PRU_ICSSG1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga5bb140fc529350803c3ddfdb5a9ae821">TISCI_DEV_PRU_ICSSG1</a>,</div>
<div class="line">    .n_if = 7,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#ad8029ac2c83bb7f123b42d80b87404ae">tisci_if_PRU_ICSSG1</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="aca52bb5e511865c88a94783e9b8e0192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca52bb5e511865c88a94783e9b8e0192">&#9670;&nbsp;</a></span>CPTS0_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_82_82</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CPTS0_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_82_82</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaf976616dd8cf3fe0ed7e42cb053279b3">TISCI_DEV_CMP_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 82,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a3bc79deedbefa358a08dd2ebefaa35db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bc79deedbefa358a08dd2ebefaa35db">&#9670;&nbsp;</a></span>CPTS0_cpts_genf0_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_16_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CPTS0_cpts_genf0_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_16_16</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 1,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 16,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a53795aa8eb27cf1c65eda9d170f6877f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53795aa8eb27cf1c65eda9d170f6877f">&#9670;&nbsp;</a></span>CPTS0_cpts_genf1_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_17_17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CPTS0_cpts_genf1_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_17_17</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 2,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 17,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a258e48159d7aea979cfcddf6e659d377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a258e48159d7aea979cfcddf6e659d377">&#9670;&nbsp;</a></span>CPTS0_cpts_genf2_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_18_18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CPTS0_cpts_genf2_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_18_18</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 3,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 18,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="abdcffe616783cea591982b002016a22e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdcffe616783cea591982b002016a22e">&#9670;&nbsp;</a></span>CPTS0_cpts_genf3_4_4_to_TIMESYNC_EVENT_INTROUTER0_in_19_19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CPTS0_cpts_genf3_4_4_to_TIMESYNC_EVENT_INTROUTER0_in_19_19</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 4,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 19,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a7ec4ad65c9c4208b87acb41384dd9062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ec4ad65c9c4208b87acb41384dd9062">&#9670;&nbsp;</a></span>CPTS0_cpts_genf4_5_5_to_TIMESYNC_EVENT_INTROUTER0_in_20_20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CPTS0_cpts_genf4_5_5_to_TIMESYNC_EVENT_INTROUTER0_in_20_20</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 5,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 20,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4cc5ccd4bf037c29d9afda6736c98ab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cc5ccd4bf037c29d9afda6736c98ab9">&#9670;&nbsp;</a></span>CPTS0_cpts_genf5_6_6_to_TIMESYNC_EVENT_INTROUTER0_in_24_24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CPTS0_cpts_genf5_6_6_to_TIMESYNC_EVENT_INTROUTER0_in_24_24</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 6,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 24,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="aef8260517930e139a91971b0e468cf7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef8260517930e139a91971b0e468cf7c">&#9670;&nbsp;</a></span>CPTS0_cpts_sync_7_7_to_TIMESYNC_EVENT_INTROUTER0_in_35_35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CPTS0_cpts_sync_7_7_to_TIMESYNC_EVENT_INTROUTER0_in_35_35</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 7,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 35,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a83311b238fe9d738ed6f2058427c582d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83311b238fe9d738ed6f2058427c582d">&#9670;&nbsp;</a></span>tisci_if_CPTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_CPTS0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#aca52bb5e511865c88a94783e9b8e0192">CPTS0_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_82_82</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a3bc79deedbefa358a08dd2ebefaa35db">CPTS0_cpts_genf0_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_16_16</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a53795aa8eb27cf1c65eda9d170f6877f">CPTS0_cpts_genf1_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_17_17</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a258e48159d7aea979cfcddf6e659d377">CPTS0_cpts_genf2_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_18_18</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#abdcffe616783cea591982b002016a22e">CPTS0_cpts_genf3_4_4_to_TIMESYNC_EVENT_INTROUTER0_in_19_19</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a7ec4ad65c9c4208b87acb41384dd9062">CPTS0_cpts_genf4_5_5_to_TIMESYNC_EVENT_INTROUTER0_in_20_20</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a4cc5ccd4bf037c29d9afda6736c98ab9">CPTS0_cpts_genf5_6_6_to_TIMESYNC_EVENT_INTROUTER0_in_24_24</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#aef8260517930e139a91971b0e468cf7c">CPTS0_cpts_sync_7_7_to_TIMESYNC_EVENT_INTROUTER0_in_35_35</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a62854608fbdb3023834f989760936e68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62854608fbdb3023834f989760936e68">&#9670;&nbsp;</a></span>tisci_irq_CPTS0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_CPTS0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#gaa06f3a457023bf12817f661dccfd3b8e">TISCI_DEV_CPTS0</a>,</div>
<div class="line">    .n_if = 8,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a83311b238fe9d738ed6f2058427c582d">tisci_if_CPTS0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a9c1189bb0c3f61e942f4f7e6c6250b40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c1189bb0c3f61e942f4f7e6c6250b40">&#9670;&nbsp;</a></span>EPWM0_epwm_synco_o_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_39_39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf EPWM0_epwm_synco_o_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_39_39</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 39,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a97df5a388751377f1e9ed56aa686a99d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97df5a388751377f1e9ed56aa686a99d">&#9670;&nbsp;</a></span>tisci_if_EPWM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_EPWM0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a9c1189bb0c3f61e942f4f7e6c6250b40">EPWM0_epwm_synco_o_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_39_39</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4548bb5d58d9480e668900f1d1333d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4548bb5d58d9480e668900f1d1333d74">&#9670;&nbsp;</a></span>tisci_irq_EPWM0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_EPWM0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga9ae235aa5174bccb979bf7144f8898d1">TISCI_DEV_EPWM0</a>,</div>
<div class="line">    .n_if = 1,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a97df5a388751377f1e9ed56aa686a99d">tisci_if_EPWM0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a31fbae7b6a78545420029f5d39017542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31fbae7b6a78545420029f5d39017542">&#9670;&nbsp;</a></span>EPWM3_epwm_synco_o_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_40_40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf EPWM3_epwm_synco_o_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_40_40</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 40,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a8dc3064f093b8a8276e929a098ec3daa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dc3064f093b8a8276e929a098ec3daa">&#9670;&nbsp;</a></span>tisci_if_EPWM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_EPWM3[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a31fbae7b6a78545420029f5d39017542">EPWM3_epwm_synco_o_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_40_40</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a5dc0710e275b06750fd09c89234a4441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dc0710e275b06750fd09c89234a4441">&#9670;&nbsp;</a></span>tisci_irq_EPWM3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_EPWM3</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga5b5ec7bdfc252ece7779df2e67796879">TISCI_DEV_EPWM3</a>,</div>
<div class="line">    .n_if = 1,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a8dc3064f093b8a8276e929a098ec3daa">tisci_if_EPWM3</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="aadb65e48a6cb54453eb17b051d84a560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadb65e48a6cb54453eb17b051d84a560">&#9670;&nbsp;</a></span>EPWM6_epwm_synco_o_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_41_41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf EPWM6_epwm_synco_o_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_41_41</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 41,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac8adb734dd57028d95c21020fd93a76f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8adb734dd57028d95c21020fd93a76f">&#9670;&nbsp;</a></span>tisci_if_EPWM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_EPWM6[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#aadb65e48a6cb54453eb17b051d84a560">EPWM6_epwm_synco_o_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_41_41</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="afd51a04505ee1d539611da4b0aac3095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd51a04505ee1d539611da4b0aac3095">&#9670;&nbsp;</a></span>tisci_irq_EPWM6</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_EPWM6</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga047faf49c332e8fd1d826ede500c435a">TISCI_DEV_EPWM6</a>,</div>
<div class="line">    .n_if = 1,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#ac8adb734dd57028d95c21020fd93a76f">tisci_if_EPWM6</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ab9b6a683c515687997adb873b376ecde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9b6a683c515687997adb873b376ecde">&#9670;&nbsp;</a></span>PCIE0_pcie_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_81_81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf PCIE0_pcie_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_81_81</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaf976616dd8cf3fe0ed7e42cb053279b3">TISCI_DEV_CMP_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 81,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a38eeed33f05493367c6c31e1fb497cfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38eeed33f05493367c6c31e1fb497cfc">&#9670;&nbsp;</a></span>PCIE0_pcie_cpts_genf0_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_23_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf PCIE0_pcie_cpts_genf0_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_23_23</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 1,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 23,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a56723638efc33c8b9d7eab0dddf0e561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56723638efc33c8b9d7eab0dddf0e561">&#9670;&nbsp;</a></span>PCIE0_pcie_cpts_sync_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_33_33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf PCIE0_pcie_cpts_sync_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_33_33</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 3,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 33,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a832bf87f2722d1683a637e92f00f2647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a832bf87f2722d1683a637e92f00f2647">&#9670;&nbsp;</a></span>PCIE0_pcie_cpts_hw1_push_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_37_37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf PCIE0_pcie_cpts_hw1_push_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_37_37</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 2,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 37,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a80564aa08f32167a45be8ec7bdfd86ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80564aa08f32167a45be8ec7bdfd86ed">&#9670;&nbsp;</a></span>PCIE0_pcie_ptm_valid_pulse_4_4_to_TIMESYNC_EVENT_INTROUTER0_in_38_38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf PCIE0_pcie_ptm_valid_pulse_4_4_to_TIMESYNC_EVENT_INTROUTER0_in_38_38</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 4,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 38,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a7d91bb2a0267cdaa31d6100959ccc700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d91bb2a0267cdaa31d6100959ccc700">&#9670;&nbsp;</a></span>tisci_if_PCIE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_PCIE0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ab9b6a683c515687997adb873b376ecde">PCIE0_pcie_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_81_81</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a38eeed33f05493367c6c31e1fb497cfc">PCIE0_pcie_cpts_genf0_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_23_23</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a56723638efc33c8b9d7eab0dddf0e561">PCIE0_pcie_cpts_sync_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_33_33</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a832bf87f2722d1683a637e92f00f2647">PCIE0_pcie_cpts_hw1_push_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_37_37</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a80564aa08f32167a45be8ec7bdfd86ed">PCIE0_pcie_ptm_valid_pulse_4_4_to_TIMESYNC_EVENT_INTROUTER0_in_38_38</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a6114a68cd229f301f0192a986325d331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6114a68cd229f301f0192a986325d331">&#9670;&nbsp;</a></span>tisci_irq_PCIE0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_PCIE0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga6dd96ce03e9ab089201d13c7c2ab8ce0">TISCI_DEV_PCIE0</a>,</div>
<div class="line">    .n_if = 5,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a7d91bb2a0267cdaa31d6100959ccc700">tisci_if_PCIE0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="aed378a760294366edb46cd55313ca3bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed378a760294366edb46cd55313ca3bc">&#9670;&nbsp;</a></span>gRmIrqTree</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode* const gRmIrqTree[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a9fc1a91c052cadef6433d45af49addd7">tisci_irq_CMP_EVENT_INTROUTER0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a5ffb5e9adc691fa42ef4434ffb84a9f0">tisci_irq_MAIN_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#acd6464c30187725b170a9bb7f616e575">tisci_irq_MCU_MCU_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#aa3dbc0db45b3f1b47d43fcb4fb841cca">tisci_irq_TIMESYNC_EVENT_INTROUTER0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ae0c2dbc2bd9900fea048e1b6d4ff66fb">tisci_irq_CPSW0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a4a42c27e6ec72ac42e9d07ebd297ea26">tisci_irq_DMASS0_INTAGGR_0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a52c3080ec0c2a2f26ce2f3e9abdac38b">tisci_irq_TIMER0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ab5135b3bbaf1ada5446594c0dbe25d8d">tisci_irq_TIMER1</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a494980acba02aa09b8621b1423977433">tisci_irq_TIMER2</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#af0c14d9458aa7b23e00764f45d0e04ad">tisci_irq_TIMER3</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a0d005754b350b0173eb8618d1c094e6b">tisci_irq_GTC0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a6f2b4944f8a41cb62446cd7304608d8b">tisci_irq_GPIO0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a8fd7ab5ed75b89ba434a7ba57a4aa169">tisci_irq_GPIO1</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ae7065e41bb4ecadfa6aa517718742ed4">tisci_irq_MCU_GPIO0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a3208e00cf86e945cf8ed55a3e47581d2">tisci_irq_GPMC0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a7a9817b881aa12dd6670f0c830135566">tisci_irq_PRU_ICSSG0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ab40d8080fa565fdbfd48763f31417002">tisci_irq_PRU_ICSSG1</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a62854608fbdb3023834f989760936e68">tisci_irq_CPTS0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a4548bb5d58d9480e668900f1d1333d74">tisci_irq_EPWM0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a5dc0710e275b06750fd09c89234a4441">tisci_irq_EPWM3</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#afd51a04505ee1d539611da4b0aac3095">tisci_irq_EPWM6</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a6114a68cd229f301f0192a986325d331">tisci_irq_PCIE0</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ae78f83212a85f4336cae2462768a0d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae78f83212a85f4336cae2462768a0d0b">&#9670;&nbsp;</a></span>gRmIrqTreeCount</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t gRmIrqTreeCount = sizeof(<a class="el" href="sciclient__irq__rm_8c.html#aed378a760294366edb46cd55313ca3bc">gRmIrqTree</a>)/sizeof(<a class="el" href="sciclient__irq__rm_8c.html#aed378a760294366edb46cd55313ca3bc">gRmIrqTree</a>[0])</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__tisci__devices_html_ga9ae235aa5174bccb979bf7144f8898d1"><div class="ttname"><a href="group__tisci__devices.html#ga9ae235aa5174bccb979bf7144f8898d1">TISCI_DEV_EPWM0</a></div><div class="ttdeci">#define TISCI_DEV_EPWM0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:133</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_af8c67926433905955f266ccef3a0e61d"><div class="ttname"><a href="sciclient__irq__rm_8c.html#af8c67926433905955f266ccef3a0e61d">DMASS0_INTAGGR_0_intaggr_vintr_pend_72_79_to_R5FSS0_CORE0_intr_8_15</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_72_79_to_R5FSS0_CORE0_intr_8_15</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:589</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_adb4b2039cbb8c2c5a642e5d70ff66f9a"><div class="ttname"><a href="sciclient__irq__rm_8c.html#adb4b2039cbb8c2c5a642e5d70ff66f9a">PRU_ICSSG0_pr1_edc0_sync0_out_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_25_25</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf PRU_ICSSG0_pr1_edc0_sync0_out_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_25_25</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:841</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a97df5a388751377f1e9ed56aa686a99d"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a97df5a388751377f1e9ed56aa686a99d">tisci_if_EPWM0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_EPWM0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:1028</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_af8a3009abd1fe196f9c75b06b4fdb788"><div class="ttname"><a href="sciclient__irq__rm_8c.html#af8a3009abd1fe196f9c75b06b4fdb788">TIMESYNC_EVENT_INTROUTER0_outl_22_22_to_CPTS0_cpts_hw7_push_6_6</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_22_22_to_CPTS0_cpts_hw7_push_6_6</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:445</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ad941e12ade5e9598dd35913306ad0570"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ad941e12ade5e9598dd35913306ad0570">DMASS0_INTAGGR_0_intaggr_vintr_pend_160_167_to_PRU_ICSSG1_pr1_slv_intr_16_23</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_160_167_to_PRU_ICSSG1_pr1_slv_intr_16_23</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:643</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_afa9068f0467fd24abe6ca3b537c40953"><div class="ttname"><a href="sciclient__irq__rm_8c.html#afa9068f0467fd24abe6ca3b537c40953">CPSW0_cpts_sync_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_34_34</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CPSW0_cpts_sync_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_34_34</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:564</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_abde3dc015f1ced329c7c7d5c80ed1257"><div class="ttname"><a href="sciclient__irq__rm_8c.html#abde3dc015f1ced329c7c7d5c80ed1257">TIMESYNC_EVENT_INTROUTER0_outl_20_20_to_CPTS0_cpts_hw5_push_4_4</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_20_20_to_CPTS0_cpts_hw5_push_4_4</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:433</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ac10d699fbeda4e0c8900a764de21a431"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ac10d699fbeda4e0c8900a764de21a431">MAIN_GPIOMUX_INTROUTER0_outp_16_17_to_DMASS0_INTAGGR_0_intaggr_levi_pend_24_25</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_16_17_to_DMASS0_INTAGGR_0_intaggr_levi_pend_24_25</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:219</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a75f1a4be5ec8684c63e0d22fd47c58dc"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a75f1a4be5ec8684c63e0d22fd47c58dc">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS1_CORE0_intr_32_47</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS1_CORE0_intr_32_47</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:201</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a012e0f9b7d518fb07e0cfd0eb443464e"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a012e0f9b7d518fb07e0cfd0eb443464e">TIMESYNC_EVENT_INTROUTER0_outl_18_18_to_CPTS0_cpts_hw3_push_2_2</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_18_18_to_CPTS0_cpts_hw3_push_2_2</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:421</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a31fbae7b6a78545420029f5d39017542"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a31fbae7b6a78545420029f5d39017542">EPWM3_epwm_synco_o_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_40_40</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf EPWM3_epwm_synco_o_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_40_40</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:1038</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_acd6464c30187725b170a9bb7f616e575"><div class="ttname"><a href="sciclient__irq__rm_8c.html#acd6464c30187725b170a9bb7f616e575">tisci_irq_MCU_MCU_GPIOMUX_INTROUTER0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_MCU_MCU_GPIOMUX_INTROUTER0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:348</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga322b7f8587b8fe515b2bfc75f3d9b733"><div class="ttname"><a href="group__tisci__devices.html#ga322b7f8587b8fe515b2bfc75f3d9b733">TISCI_DEV_TIMER1</a></div><div class="ttdeci">#define TISCI_DEV_TIMER1</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:85</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a80564aa08f32167a45be8ec7bdfd86ed"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a80564aa08f32167a45be8ec7bdfd86ed">PCIE0_pcie_ptm_valid_pulse_4_4_to_TIMESYNC_EVENT_INTROUTER0_in_38_38</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf PCIE0_pcie_ptm_valid_pulse_4_4_to_TIMESYNC_EVENT_INTROUTER0_in_38_38</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:1094</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_abdcffe616783cea591982b002016a22e"><div class="ttname"><a href="sciclient__irq__rm_8c.html#abdcffe616783cea591982b002016a22e">CPTS0_cpts_genf3_4_4_to_TIMESYNC_EVENT_INTROUTER0_in_19_19</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CPTS0_cpts_genf3_4_4_to_TIMESYNC_EVENT_INTROUTER0_in_19_19</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:981</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a34e13cf5f2426f0ce9b420ea477c6039"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a34e13cf5f2426f0ce9b420ea477c6039">tisci_if_GPMC0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_GPMC0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:831</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a21d6d8fb8e61e754adb5c4e3acf5fa07"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a21d6d8fb8e61e754adb5c4e3acf5fa07">MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS1_CORE0_intr_104_107</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS1_CORE0_intr_104_107</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:301</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a3f751958f538e5187c8b7507b9c2f539"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a3f751958f538e5187c8b7507b9c2f539">TIMESYNC_EVENT_INTROUTER0_outl_10_10_to_PRU_ICSSG0_pr1_edc1_latch0_in_2_2</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_10_10_to_PRU_ICSSG0_pr1_edc1_latch0_in_2_2</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:373</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a3bc79deedbefa358a08dd2ebefaa35db"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a3bc79deedbefa358a08dd2ebefaa35db">CPTS0_cpts_genf0_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_16_16</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CPTS0_cpts_genf0_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_16_16</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:963</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a5ffb5e9adc691fa42ef4434ffb84a9f0"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a5ffb5e9adc691fa42ef4434ffb84a9f0">tisci_irq_MAIN_GPIOMUX_INTROUTER0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_MAIN_GPIOMUX_INTROUTER0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:276</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga14dd3648a4aa01f4172227b108776548"><div class="ttname"><a href="group__tisci__devices.html#ga14dd3648a4aa01f4172227b108776548">TISCI_DEV_MCU_MCU_GPIOMUX_INTROUTER0</a></div><div class="ttdeci">#define TISCI_DEV_MCU_MCU_GPIOMUX_INTROUTER0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:58</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a640205f92e6ad75c428b7fff8542a6d4"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a640205f92e6ad75c428b7fff8542a6d4">MCU_MCU_GPIOMUX_INTROUTER0_outp_4_7_to_MCU_M4FSS0_CORE0_nvic_0_3</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MCU_MCU_GPIOMUX_INTROUTER0_outp_4_7_to_MCU_M4FSS0_CORE0_nvic_0_3</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:313</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a93ed8bef0dc9786fbd062aee3a82a81b"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a93ed8bef0dc9786fbd062aee3a82a81b">GPIO0_gpio_bank_90_98_to_MAIN_GPIOMUX_INTROUTER0_in_190_198</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf GPIO0_gpio_bank_90_98_to_MAIN_GPIOMUX_INTROUTER0_in_190_198</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:762</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a5a13a2b0884f93ebac876cb774321903"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a5a13a2b0884f93ebac876cb774321903">MAIN_GPIOMUX_INTROUTER0_outp_24_29_to_PRU_ICSSG0_pr1_iep1_cap_intr_req_10_15</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_24_29_to_PRU_ICSSG0_pr1_iep1_cap_intr_req_10_15</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:231</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a52c3080ec0c2a2f26ce2f3e9abdac38b"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a52c3080ec0c2a2f26ce2f3e9abdac38b">tisci_irq_TIMER0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_TIMER0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:685</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_aa47d5e76eece88881cbba266fa33fa06"><div class="ttname"><a href="sciclient__irq__rm_8c.html#aa47d5e76eece88881cbba266fa33fa06">TIMESYNC_EVENT_INTROUTER0_outl_31_31_to_CPSW0_cpts_hw2_push_1_1</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_31_31_to_CPSW0_cpts_hw2_push_1_1</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:469</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a5f17cd66310df273dc7816e3705ad29d"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a5f17cd66310df273dc7816e3705ad29d">TIMESYNC_EVENT_INTROUTER0_outl_0_7_to_DMASS0_INTAGGR_0_intaggr_levi_pend_8_15</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_0_7_to_DMASS0_INTAGGR_0_intaggr_levi_pend_8_15</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:355</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a928043b359b124134c068bda85e329db"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a928043b359b124134c068bda85e329db">CMP_EVENT_INTROUTER0_outp_32_39_to_DMASS0_INTAGGR_0_intaggr_levi_pend_0_7</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_32_39_to_DMASS0_INTAGGR_0_intaggr_levi_pend_0_7</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:162</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a832bf87f2722d1683a637e92f00f2647"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a832bf87f2722d1683a637e92f00f2647">PCIE0_pcie_cpts_hw1_push_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_37_37</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf PCIE0_pcie_cpts_hw1_push_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_37_37</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:1088</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ae37c993e529af2a2b4e40d5168dcb9ff"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ae37c993e529af2a2b4e40d5168dcb9ff">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS1_CORE1_intr_32_47</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS1_CORE1_intr_32_47</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:207</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a97c6d3df3dbe590c7ee14e1092327ec5"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a97c6d3df3dbe590c7ee14e1092327ec5">tisci_if_TIMER1</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_TIMER1[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:698</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga5b5ec7bdfc252ece7779df2e67796879"><div class="ttname"><a href="group__tisci__devices.html#ga5b5ec7bdfc252ece7779df2e67796879">TISCI_DEV_EPWM3</a></div><div class="ttdeci">#define TISCI_DEV_EPWM3</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:136</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a113394fdd6fc44badee8ee2792db665b"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a113394fdd6fc44badee8ee2792db665b">MCU_GPIO0_gpio_bank_30_31_to_MCU_MCU_GPIOMUX_INTROUTER0_in_30_31</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MCU_GPIO0_gpio_bank_30_31_to_MCU_MCU_GPIOMUX_INTROUTER0_in_30_31</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:808</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ab9b6a683c515687997adb873b376ecde"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ab9b6a683c515687997adb873b376ecde">PCIE0_pcie_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_81_81</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf PCIE0_pcie_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_81_81</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:1070</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a7ec4ad65c9c4208b87acb41384dd9062"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a7ec4ad65c9c4208b87acb41384dd9062">CPTS0_cpts_genf4_5_5_to_TIMESYNC_EVENT_INTROUTER0_in_20_20</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CPTS0_cpts_genf4_5_5_to_TIMESYNC_EVENT_INTROUTER0_in_20_20</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:987</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga332b6e93e20a715d5f1f9b7fe122514d"><div class="ttname"><a href="group__tisci__devices.html#ga332b6e93e20a715d5f1f9b7fe122514d">TISCI_DEV_R5FSS0_CORE1</a></div><div class="ttdeci">#define TISCI_DEV_R5FSS0_CORE1</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:169</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a85a8eecc87faf8f71fdea17fc96143c1"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a85a8eecc87faf8f71fdea17fc96143c1">MAIN_GPIOMUX_INTROUTER0_outp_24_29_to_PRU_ICSSG1_pr1_iep1_cap_intr_req_10_15</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_24_29_to_PRU_ICSSG1_pr1_iep1_cap_intr_req_10_15</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:249</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga6dd96ce03e9ab089201d13c7c2ab8ce0"><div class="ttname"><a href="group__tisci__devices.html#ga6dd96ce03e9ab089201d13c7c2ab8ce0">TISCI_DEV_PCIE0</a></div><div class="ttdeci">#define TISCI_DEV_PCIE0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:161</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a0825936564aef0ad5f41d62a4393eb41"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a0825936564aef0ad5f41d62a4393eb41">MCU_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_MCU_ESM0_esm_pls_event1_92_95</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MCU_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_MCU_ESM0_esm_pls_event1_92_95</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:325</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a417ed176ce99042a4be8f87121b2c3ed"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a417ed176ce99042a4be8f87121b2c3ed">TIMESYNC_EVENT_INTROUTER0_outl_14_14_to_PRU_ICSSG1_pr1_edc1_latch0_in_2_2</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_14_14_to_PRU_ICSSG1_pr1_edc1_latch0_in_2_2</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:397</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gac53f9d1cf5cec6fe90aef923067de75c"><div class="ttname"><a href="group__tisci__devices.html#gac53f9d1cf5cec6fe90aef923067de75c">TISCI_DEV_CPSW0</a></div><div class="ttdeci">#define TISCI_DEV_CPSW0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:62</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a1e6dda2ff1f20c28269e8f063d37da40"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a1e6dda2ff1f20c28269e8f063d37da40">TIMESYNC_EVENT_INTROUTER0_outl_29_29_to_PCIE0_pcie_cpts_hw2_push_0_0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_29_29_to_PCIE0_pcie_cpts_hw2_push_0_0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:457</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a9ea48c9ab9d733c7364ecf7f84c7316c"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a9ea48c9ab9d733c7364ecf7f84c7316c">TIMESYNC_EVENT_INTROUTER0_outl_19_19_to_CPTS0_cpts_hw4_push_3_3</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_19_19_to_CPTS0_cpts_hw4_push_3_3</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:427</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a2afc2da39f68f6ee64eee00500453e4d"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a2afc2da39f68f6ee64eee00500453e4d">tisci_if_GPIO0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_GPIO0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:768</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a070a59580f6d22b224d22b19c6ed62d3"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a070a59580f6d22b224d22b19c6ed62d3">tisci_if_MCU_GPIO0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_MCU_GPIO0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:814</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga0e3512a68cbd8b25382f64aa782f828b"><div class="ttname"><a href="group__tisci__devices.html#ga0e3512a68cbd8b25382f64aa782f828b">TISCI_DEV_DMASS0_INTAGGR_0</a></div><div class="ttdeci">#define TISCI_DEV_DMASS0_INTAGGR_0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:77</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a1dd7bee508ac4db9347c502e0e2af0e4"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a1dd7bee508ac4db9347c502e0e2af0e4">tisci_if_GPIO1</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_GPIO1[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:791</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a7d91bb2a0267cdaa31d6100959ccc700"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a7d91bb2a0267cdaa31d6100959ccc700">tisci_if_PCIE0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_PCIE0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:1100</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a83311b238fe9d738ed6f2058427c582d"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a83311b238fe9d738ed6f2058427c582d">tisci_if_CPTS0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_CPTS0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:1005</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a9fc1a91c052cadef6433d45af49addd7"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a9fc1a91c052cadef6433d45af49addd7">tisci_irq_CMP_EVENT_INTROUTER0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_CMP_EVENT_INTROUTER0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:176</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a4f7d32d2c92b697650e547193fe1a395"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a4f7d32d2c92b697650e547193fe1a395">PRU_ICSSG1_pr1_host_intr_req_4_11_to_CMP_EVENT_INTROUTER0_in_8_15</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf PRU_ICSSG1_pr1_host_intr_req_4_11_to_CMP_EVENT_INTROUTER0_in_8_15</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:923</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a369553186010c39606bc30247788977b"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a369553186010c39606bc30247788977b">tisci_if_TIMER2</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_TIMER2[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:714</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a53d992f9f0cd6b1aee4a0d00983abcfd"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a53d992f9f0cd6b1aee4a0d00983abcfd">TIMESYNC_EVENT_INTROUTER0_outl_9_9_to_PRU_ICSSG0_pr1_edc0_latch1_in_1_1</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_9_9_to_PRU_ICSSG0_pr1_edc0_latch1_in_1_1</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:367</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a977d8e9128ff181687904e61dc12b386"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a977d8e9128ff181687904e61dc12b386">DMASS0_INTAGGR_0_intaggr_vintr_pend_168_183_to_MCU_M4FSS0_CORE0_nvic_32_47</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_168_183_to_MCU_M4FSS0_CORE0_nvic_32_47</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:649</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a780dc6d0210cce30a53b6a26dbf24cf6"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a780dc6d0210cce30a53b6a26dbf24cf6">CMP_EVENT_INTROUTER0_outp_16_23_to_R5FSS0_CORE1_intr_48_55</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_16_23_to_R5FSS0_CORE1_intr_48_55</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:144</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_aca52bb5e511865c88a94783e9b8e0192"><div class="ttname"><a href="sciclient__irq__rm_8c.html#aca52bb5e511865c88a94783e9b8e0192">CPTS0_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_82_82</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CPTS0_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_82_82</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:957</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a675e76b2b38c2a585559dbfc3c17e39c"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a675e76b2b38c2a585559dbfc3c17e39c">CPSW0_cpts_genf1_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_22_22</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CPSW0_cpts_genf1_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_22_22</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:558</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga357cb1ac10407a2d3c5dfcba010f5dde"><div class="ttname"><a href="group__tisci__devices.html#ga357cb1ac10407a2d3c5dfcba010f5dde">TISCI_DEV_TIMER2</a></div><div class="ttdeci">#define TISCI_DEV_TIMER2</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:86</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a6561f3c5a5bd44aa68f3a4d145665d4b"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a6561f3c5a5bd44aa68f3a4d145665d4b">TIMER3_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_3_3</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMER3_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_3_3</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:724</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ade34bb07a24f4fd10fd1968bb7a95874"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ade34bb07a24f4fd10fd1968bb7a95874">DMASS0_INTAGGR_0_intaggr_vintr_pend_120_127_to_R5FSS1_CORE0_intr_8_15</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_120_127_to_R5FSS1_CORE0_intr_8_15</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:613</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a58e5759c258cd11a6634973d07622c18"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a58e5759c258cd11a6634973d07622c18">PRU_ICSSG0_pr1_iep0_cmp_intr_req_12_27_to_CMP_EVENT_INTROUTER0_in_16_31</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf PRU_ICSSG0_pr1_iep0_cmp_intr_req_12_27_to_CMP_EVENT_INTROUTER0_in_16_31</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:871</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ab3f405fdabf859e519d9f45cd648d748"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ab3f405fdabf859e519d9f45cd648d748">PRU_ICSSG1_pr1_iep1_cmp_intr_req_28_43_to_CMP_EVENT_INTROUTER0_in_64_79</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf PRU_ICSSG1_pr1_iep1_cmp_intr_req_28_43_to_CMP_EVENT_INTROUTER0_in_64_79</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:935</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ad8029ac2c83bb7f123b42d80b87404ae"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ad8029ac2c83bb7f123b42d80b87404ae">tisci_if_PRU_ICSSG1</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_PRU_ICSSG1[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:941</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a42a8c17904d2820db2b25ec3f3e80c2f"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a42a8c17904d2820db2b25ec3f3e80c2f">DMASS0_INTAGGR_0_intaggr_vintr_pend_88_119_to_R5FSS1_CORE0_intr_64_95</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_88_119_to_R5FSS1_CORE0_intr_64_95</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:619</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a8fd7ab5ed75b89ba434a7ba57a4aa169"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a8fd7ab5ed75b89ba434a7ba57a4aa169">tisci_irq_GPIO1</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_GPIO1</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:795</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a97415410a128247cb9584c1576c3e68d"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a97415410a128247cb9584c1576c3e68d">TIMESYNC_EVENT_INTROUTER0_outl_17_17_to_CPTS0_cpts_hw2_push_1_1</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_17_17_to_CPTS0_cpts_hw2_push_1_1</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:415</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ad1ae4ae5a6bd507d1bcea493fae0e950"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ad1ae4ae5a6bd507d1bcea493fae0e950">DMASS0_INTAGGR_0_intaggr_vintr_pend_40_71_to_R5FSS0_CORE0_intr_64_95</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_40_71_to_R5FSS0_CORE0_intr_64_95</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:595</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga7e5435686b3513b972fd92b9dd5c252d"><div class="ttname"><a href="group__tisci__devices.html#ga7e5435686b3513b972fd92b9dd5c252d">TISCI_DEV_R5FSS0_CORE0</a></div><div class="ttdeci">#define TISCI_DEV_R5FSS0_CORE0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:168</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a2dfe1693bbd5bf35ebe38734614faacb"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a2dfe1693bbd5bf35ebe38734614faacb">tisci_if_TIMER0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_TIMER0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:682</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_aadb65e48a6cb54453eb17b051d84a560"><div class="ttname"><a href="sciclient__irq__rm_8c.html#aadb65e48a6cb54453eb17b051d84a560">EPWM6_epwm_synco_o_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_41_41</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf EPWM6_epwm_synco_o_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_41_41</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:1054</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a325498430c5f9850afad940eda45e5b5"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a325498430c5f9850afad940eda45e5b5">MAIN_GPIOMUX_INTROUTER0_outp_46_53_to_PRU_ICSSG1_pr1_slv_intr_46_53</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_46_53_to_PRU_ICSSG1_pr1_slv_intr_46_53</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:255</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a3af0586080595927407f668ac20db655"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a3af0586080595927407f668ac20db655">tisci_if_MAIN_GPIOMUX_INTROUTER0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_MAIN_GPIOMUX_INTROUTER0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:261</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a351ed74a8164b94fbf09cb6ef064c272"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a351ed74a8164b94fbf09cb6ef064c272">GPMC0_gpmc_sdmareq_0_0_to_DMASS0_INTAGGR_0_intaggr_levi_pend_29_29</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf GPMC0_gpmc_sdmareq_0_0_to_DMASS0_INTAGGR_0_intaggr_levi_pend_29_29</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:825</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a0999acbffb34873d8789519cd740b7af"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a0999acbffb34873d8789519cd740b7af">GPIO0_gpio_0_89_to_MAIN_GPIOMUX_INTROUTER0_in_0_89</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf GPIO0_gpio_0_89_to_MAIN_GPIOMUX_INTROUTER0_in_0_89</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:756</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ae0c2dbc2bd9900fea048e1b6d4ff66fb"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ae0c2dbc2bd9900fea048e1b6d4ff66fb">tisci_irq_CPSW0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_CPSW0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:576</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a40da73b50b5d4f5a3b0f2b88469be7b2"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a40da73b50b5d4f5a3b0f2b88469be7b2">TIMESYNC_EVENT_INTROUTER0_outl_32_32_to_CPSW0_cpts_hw3_push_2_2</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_32_32_to_CPSW0_cpts_hw3_push_2_2</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:475</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_aaf638f63033e5c0626075a92b4ad75d0"><div class="ttname"><a href="sciclient__irq__rm_8c.html#aaf638f63033e5c0626075a92b4ad75d0">TIMESYNC_EVENT_INTROUTER0_outl_21_21_to_CPTS0_cpts_hw6_push_5_5</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_21_21_to_CPTS0_cpts_hw6_push_5_5</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:439</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_af9d43069c2e8eda7e4013bf7828dd124"><div class="ttname"><a href="sciclient__irq__rm_8c.html#af9d43069c2e8eda7e4013bf7828dd124">TIMESYNC_EVENT_INTROUTER0_outl_16_16_to_CPTS0_cpts_hw1_push_0_0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_16_16_to_CPTS0_cpts_hw1_push_0_0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:409</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ad5533897a3172e9732979bfc82f6da14"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ad5533897a3172e9732979bfc82f6da14">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS0_CORE0_intr_32_47</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS0_CORE0_intr_32_47</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:189</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga5bb140fc529350803c3ddfdb5a9ae821"><div class="ttname"><a href="group__tisci__devices.html#ga5bb140fc529350803c3ddfdb5a9ae821">TISCI_DEV_PRU_ICSSG1</a></div><div class="ttdeci">#define TISCI_DEV_PRU_ICSSG1</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:129</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_abd84c0e7b3e4fd162820542b1c976fa8"><div class="ttname"><a href="sciclient__irq__rm_8c.html#abd84c0e7b3e4fd162820542b1c976fa8">CPSW0_cpts_genf0_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_21_21</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CPSW0_cpts_genf0_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_21_21</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:552</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_aa8ddf022e98a24c920939c26a14dc734"><div class="ttname"><a href="sciclient__irq__rm_8c.html#aa8ddf022e98a24c920939c26a14dc734">tisci_if_CMP_EVENT_INTROUTER0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_CMP_EVENT_INTROUTER0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:168</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a82922a29b3dd958363da50af34f02004"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a82922a29b3dd958363da50af34f02004">PRU_ICSSG1_pr1_edc1_sync0_out_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_31_31</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf PRU_ICSSG1_pr1_edc1_sync0_out_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_31_31</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:911</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gadfab6d622729d597a2930e1cfe548b96"><div class="ttname"><a href="group__tisci__devices.html#gadfab6d622729d597a2930e1cfe548b96">TISCI_DEV_TIMER0</a></div><div class="ttdeci">#define TISCI_DEV_TIMER0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:84</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a10c0eedf74fb87a58a35a1bd96a154ab"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a10c0eedf74fb87a58a35a1bd96a154ab">MAIN_GPIOMUX_INTROUTER0_outp_18_23_to_PRU_ICSSG0_pr1_iep0_cap_intr_req_4_9</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_18_23_to_PRU_ICSSG0_pr1_iep0_cap_intr_req_4_9</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:225</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a258e48159d7aea979cfcddf6e659d377"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a258e48159d7aea979cfcddf6e659d377">CPTS0_cpts_genf2_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_18_18</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CPTS0_cpts_genf2_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_18_18</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:975</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a54e36ad020f04df4fcddd35d6c6bd389"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a54e36ad020f04df4fcddd35d6c6bd389">TIMESYNC_EVENT_INTROUTER0_outl_13_13_to_PRU_ICSSG1_pr1_edc0_latch1_in_1_1</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_13_13_to_PRU_ICSSG1_pr1_edc0_latch1_in_1_1</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:391</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_aae2ea077514332ecb77daaad27b1d245"><div class="ttname"><a href="sciclient__irq__rm_8c.html#aae2ea077514332ecb77daaad27b1d245">MCU_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_MCU_ESM0_esm_pls_event2_96_99</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MCU_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_MCU_ESM0_esm_pls_event2_96_99</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:331</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_afae25e85f490aa0afd017d6aa1b46808"><div class="ttname"><a href="sciclient__irq__rm_8c.html#afae25e85f490aa0afd017d6aa1b46808">TIMESYNC_EVENT_INTROUTER0_outl_23_23_to_CPTS0_cpts_hw8_push_7_7</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_23_23_to_CPTS0_cpts_hw8_push_7_7</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:451</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a32bb75a0fbaf8d02ce74166dd2eb62ce"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a32bb75a0fbaf8d02ce74166dd2eb62ce">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS0_CORE1_intr_32_47</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS0_CORE1_intr_32_47</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:195</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a3d6e686432c2742ddacd7e1fa814ebce"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a3d6e686432c2742ddacd7e1fa814ebce">DMASS0_INTAGGR_0_intaggr_vintr_pend_40_71_to_R5FSS0_CORE1_intr_64_95</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_40_71_to_R5FSS0_CORE1_intr_64_95</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:607</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_aef8260517930e139a91971b0e468cf7c"><div class="ttname"><a href="sciclient__irq__rm_8c.html#aef8260517930e139a91971b0e468cf7c">CPTS0_cpts_sync_7_7_to_TIMESYNC_EVENT_INTROUTER0_in_35_35</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CPTS0_cpts_sync_7_7_to_TIMESYNC_EVENT_INTROUTER0_in_35_35</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:999</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ac49a274f8ee4922e8311031755b56126"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ac49a274f8ee4922e8311031755b56126">PRU_ICSSG1_pr1_edc1_sync1_out_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_32_32</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf PRU_ICSSG1_pr1_edc1_sync1_out_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_32_32</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:917</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga45537edc88a2d4adcd6813105bee42cd"><div class="ttname"><a href="group__tisci__devices.html#ga45537edc88a2d4adcd6813105bee42cd">TISCI_DEV_MAIN_GPIOMUX_INTROUTER0</a></div><div class="ttdeci">#define TISCI_DEV_MAIN_GPIOMUX_INTROUTER0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:57</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_aac5f89b0e7b99d1516cd8417448d7592"><div class="ttname"><a href="sciclient__irq__rm_8c.html#aac5f89b0e7b99d1516cd8417448d7592">TIMESYNC_EVENT_INTROUTER0_outl_35_35_to_CPSW0_cpts_hw6_push_5_5</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_35_35_to_CPSW0_cpts_hw6_push_5_5</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:493</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ac8adb734dd57028d95c21020fd93a76f"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ac8adb734dd57028d95c21020fd93a76f">tisci_if_EPWM6</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_EPWM6[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:1060</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_adf0d5fa4675e633b3779852d403593cf"><div class="ttname"><a href="sciclient__irq__rm_8c.html#adf0d5fa4675e633b3779852d403593cf">vint_usage_count_DMASS0_INTAGGR_0</a></div><div class="ttdeci">uint8_t vint_usage_count_DMASS0_INTAGGR_0[184]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:50</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a13d16a0272853368da48774b7983210c"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a13d16a0272853368da48774b7983210c">DMASS0_INTAGGR_0_intaggr_vintr_pend_128_135_to_R5FSS1_CORE1_intr_8_15</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_128_135_to_R5FSS1_CORE1_intr_8_15</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:625</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ae23e0da57d09e466aa277b66ec045354"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ae23e0da57d09e466aa277b66ec045354">PRU_ICSSG1_pr1_edc0_sync1_out_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_30_30</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf PRU_ICSSG1_pr1_edc0_sync1_out_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_30_30</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:905</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a53795aa8eb27cf1c65eda9d170f6877f"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a53795aa8eb27cf1c65eda9d170f6877f">CPTS0_cpts_genf1_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_17_17</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CPTS0_cpts_genf1_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_17_17</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:969</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_adc2c3d46fda5c7ce095ed6653baf56c0"><div class="ttname"><a href="sciclient__irq__rm_8c.html#adc2c3d46fda5c7ce095ed6653baf56c0">TIMESYNC_EVENT_INTROUTER0_outl_34_34_to_CPSW0_cpts_hw5_push_4_4</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_34_34_to_CPSW0_cpts_hw5_push_4_4</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:487</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a7a9817b881aa12dd6670f0c830135566"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a7a9817b881aa12dd6670f0c830135566">tisci_irq_PRU_ICSSG0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_PRU_ICSSG0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:892</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_af5b8c9531e28b10efbabfb4a0c2a61c1"><div class="ttname"><a href="sciclient__irq__rm_8c.html#af5b8c9531e28b10efbabfb4a0c2a61c1">MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS0_CORE1_intr_104_107</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS0_CORE1_intr_104_107</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:295</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gac27fc4bdcd208284a717e1c3e06d8152"><div class="ttname"><a href="group__tisci__devices.html#gac27fc4bdcd208284a717e1c3e06d8152">TISCI_DEV_R5FSS1_CORE0</a></div><div class="ttdeci">#define TISCI_DEV_R5FSS1_CORE0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:170</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a8dc3064f093b8a8276e929a098ec3daa"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a8dc3064f093b8a8276e929a098ec3daa">tisci_if_EPWM3</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_EPWM3[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:1044</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a0abde0d67f722b9c27ee290cfb82f8d8"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a0abde0d67f722b9c27ee290cfb82f8d8">tisci_if_TIMESYNC_EVENT_INTROUTER0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_TIMESYNC_EVENT_INTROUTER0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:511</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a4b8984aaa1dd414a8428e2882b266ef7"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a4b8984aaa1dd414a8428e2882b266ef7">PRU_ICSSG1_pr1_iep0_cmp_intr_req_12_27_to_CMP_EVENT_INTROUTER0_in_48_63</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf PRU_ICSSG1_pr1_iep0_cmp_intr_req_12_27_to_CMP_EVENT_INTROUTER0_in_48_63</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:929</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga047faf49c332e8fd1d826ede500c435a"><div class="ttname"><a href="group__tisci__devices.html#ga047faf49c332e8fd1d826ede500c435a">TISCI_DEV_EPWM6</a></div><div class="ttdeci">#define TISCI_DEV_EPWM6</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:139</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a5dc0710e275b06750fd09c89234a4441"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a5dc0710e275b06750fd09c89234a4441">tisci_irq_EPWM3</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_EPWM3</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:1047</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gaa06f3a457023bf12817f661dccfd3b8e"><div class="ttname"><a href="group__tisci__devices.html#gaa06f3a457023bf12817f661dccfd3b8e">TISCI_DEV_CPTS0</a></div><div class="ttdeci">#define TISCI_DEV_CPTS0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:131</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ad11172a9ea912d7472cb3d7f09a8f872"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ad11172a9ea912d7472cb3d7f09a8f872">tisci_if_DMASS0_INTAGGR_0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_DMASS0_INTAGGR_0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:655</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gae6203d9404a454f541f43ce07de547e8"><div class="ttname"><a href="group__tisci__devices.html#gae6203d9404a454f541f43ce07de547e8">TISCI_DEV_TIMER3</a></div><div class="ttdeci">#define TISCI_DEV_TIMER3</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:87</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a56723638efc33c8b9d7eab0dddf0e561"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a56723638efc33c8b9d7eab0dddf0e561">PCIE0_pcie_cpts_sync_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_33_33</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf PCIE0_pcie_cpts_sync_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_33_33</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:1082</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_aab966e25f28637c1e6407515c59d0aba"><div class="ttname"><a href="sciclient__irq__rm_8c.html#aab966e25f28637c1e6407515c59d0aba">PRU_ICSSG0_pr1_edc1_sync1_out_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_28_28</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf PRU_ICSSG0_pr1_edc1_sync1_out_3_3_to_TIMESYNC_EVENT_INTROUTER0_in_28_28</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:859</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_acedfa7342131e9bfc45c864a67c0338f"><div class="ttname"><a href="sciclient__irq__rm_8c.html#acedfa7342131e9bfc45c864a67c0338f">TIMESYNC_EVENT_INTROUTER0_outl_37_37_to_CPSW0_cpts_hw8_push_7_7</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_37_37_to_CPSW0_cpts_hw8_push_7_7</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:505</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ab40d8080fa565fdbfd48763f31417002"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ab40d8080fa565fdbfd48763f31417002">tisci_irq_PRU_ICSSG1</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_PRU_ICSSG1</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:950</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a2e9dd32c9d769d42bd0c04f5257f9057"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a2e9dd32c9d769d42bd0c04f5257f9057">GPIO1_gpio_bank_90_98_to_MAIN_GPIOMUX_INTROUTER0_in_180_188</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf GPIO1_gpio_bank_90_98_to_MAIN_GPIOMUX_INTROUTER0_in_180_188</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:785</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a59c494c29233d0334d4e65c190626b55"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a59c494c29233d0334d4e65c190626b55">tisci_if_MCU_MCU_GPIOMUX_INTROUTER0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_MCU_MCU_GPIOMUX_INTROUTER0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:337</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a27e58f3b4a6ced74f1f6f1902b9a965d"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a27e58f3b4a6ced74f1f6f1902b9a965d">MCU_GPIO0_gpio_0_29_to_MCU_MCU_GPIOMUX_INTROUTER0_in_0_29</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MCU_GPIO0_gpio_0_29_to_MCU_MCU_GPIOMUX_INTROUTER0_in_0_29</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:802</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a62854608fbdb3023834f989760936e68"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a62854608fbdb3023834f989760936e68">tisci_irq_CPTS0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_CPTS0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:1015</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a9c1189bb0c3f61e942f4f7e6c6250b40"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a9c1189bb0c3f61e942f4f7e6c6250b40">EPWM0_epwm_synco_o_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_39_39</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf EPWM0_epwm_synco_o_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_39_39</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:1022</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a6f80b2f45714832f242ea7c03c2ba340"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a6f80b2f45714832f242ea7c03c2ba340">MAIN_GPIOMUX_INTROUTER0_outp_38_45_to_PRU_ICSSG0_pr1_slv_intr_46_53</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_38_45_to_PRU_ICSSG0_pr1_slv_intr_46_53</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:237</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a4548bb5d58d9480e668900f1d1333d74"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a4548bb5d58d9480e668900f1d1333d74">tisci_irq_EPWM0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_EPWM0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:1031</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a1745ed6c703be6f5879e0646121ec84a"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a1745ed6c703be6f5879e0646121ec84a">DMASS0_INTAGGR_0_intaggr_vintr_pend_0_39_to_GICSS0_spi_64_103</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_0_39_to_GICSS0_spi_64_103</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:583</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ac6a4e2a027a3241f9f510a7d0790eb57"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ac6a4e2a027a3241f9f510a7d0790eb57">tisci_if_GTC0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_GTC0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:746</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gae7cab86c1d5624a38310495239ce8b0b"><div class="ttname"><a href="group__tisci__devices.html#gae7cab86c1d5624a38310495239ce8b0b">TISCI_DEV_PRU_ICSSG0</a></div><div class="ttdeci">#define TISCI_DEV_PRU_ICSSG0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:128</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_aac14a4e0a547a68dcfea09a981695efa"><div class="ttname"><a href="sciclient__irq__rm_8c.html#aac14a4e0a547a68dcfea09a981695efa">CMP_EVENT_INTROUTER0_outp_24_31_to_R5FSS1_CORE0_intr_48_55</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_24_31_to_R5FSS1_CORE0_intr_48_55</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:150</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gaf976616dd8cf3fe0ed7e42cb053279b3"><div class="ttname"><a href="group__tisci__devices.html#gaf976616dd8cf3fe0ed7e42cb053279b3">TISCI_DEV_CMP_EVENT_INTROUTER0</a></div><div class="ttdeci">#define TISCI_DEV_CMP_EVENT_INTROUTER0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:55</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a3cc5b6f263f5ce46039c3881a9bd1d31"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a3cc5b6f263f5ce46039c3881a9bd1d31">TIMESYNC_EVENT_INTROUTER0_outl_33_33_to_CPSW0_cpts_hw4_push_3_3</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_33_33_to_CPSW0_cpts_hw4_push_3_3</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:481</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a1378c08bd1bc5bf3667e5804877274f7"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a1378c08bd1bc5bf3667e5804877274f7">TIMER1_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_1_1</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMER1_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_1_1</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:692</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_afc83e4686c377f6cd58541ebe737647c"><div class="ttname"><a href="sciclient__irq__rm_8c.html#afc83e4686c377f6cd58541ebe737647c">MAIN_GPIOMUX_INTROUTER0_outp_30_37_to_DMASS0_INTAGGR_0_intaggr_levi_pend_16_23</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_30_37_to_DMASS0_INTAGGR_0_intaggr_levi_pend_16_23</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:213</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_af0c14d9458aa7b23e00764f45d0e04ad"><div class="ttname"><a href="sciclient__irq__rm_8c.html#af0c14d9458aa7b23e00764f45d0e04ad">tisci_irq_TIMER3</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_TIMER3</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:733</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ac8e53966988050e01a8f696e5eae08e2"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ac8e53966988050e01a8f696e5eae08e2">DMASS0_INTAGGR_0_intaggr_vintr_pend_80_87_to_R5FSS0_CORE1_intr_8_15</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_80_87_to_R5FSS0_CORE1_intr_8_15</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:601</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a84e37d7714ce9c51fd31021123d69ea5"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a84e37d7714ce9c51fd31021123d69ea5">MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS1_CORE1_intr_104_107</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS1_CORE1_intr_104_107</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:307</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_afd51a04505ee1d539611da4b0aac3095"><div class="ttname"><a href="sciclient__irq__rm_8c.html#afd51a04505ee1d539611da4b0aac3095">tisci_irq_EPWM6</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_EPWM6</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:1063</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_af723e2c16c047bf8c627dd74c2647fa1"><div class="ttname"><a href="sciclient__irq__rm_8c.html#af723e2c16c047bf8c627dd74c2647fa1">PRU_ICSSG1_pr1_edc0_sync0_out_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_29_29</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf PRU_ICSSG1_pr1_edc0_sync0_out_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_29_29</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:899</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_aa3dbc0db45b3f1b47d43fcb4fb841cca"><div class="ttname"><a href="sciclient__irq__rm_8c.html#aa3dbc0db45b3f1b47d43fcb4fb841cca">tisci_irq_TIMESYNC_EVENT_INTROUTER0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_TIMESYNC_EVENT_INTROUTER0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:539</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a4cd6634f77f535aeeaa79dd33110870e"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a4cd6634f77f535aeeaa79dd33110870e">tisci_if_CPSW0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_CPSW0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:570</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a73dc6059018012d58f9dfd264759edd1"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a73dc6059018012d58f9dfd264759edd1">MCU_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_MCU_ESM0_esm_pls_event0_88_91</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MCU_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_MCU_ESM0_esm_pls_event0_88_91</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:319</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ae7065e41bb4ecadfa6aa517718742ed4"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ae7065e41bb4ecadfa6aa517718742ed4">tisci_irq_MCU_GPIO0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_MCU_GPIO0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:818</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a6f2b4944f8a41cb62446cd7304608d8b"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a6f2b4944f8a41cb62446cd7304608d8b">tisci_irq_GPIO0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_GPIO0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:772</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gad948d334b10fa09d9bcd7f8c9e0cb203"><div class="ttname"><a href="group__tisci__devices.html#gad948d334b10fa09d9bcd7f8c9e0cb203">TISCI_DEV_MCU_ESM0</a></div><div class="ttdeci">#define TISCI_DEV_MCU_ESM0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:111</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga5e3fadbf482ecc213818a39942a3d37e"><div class="ttname"><a href="group__tisci__devices.html#ga5e3fadbf482ecc213818a39942a3d37e">TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</a></div><div class="ttdeci">#define TISCI_DEV_TIMESYNC_EVENT_INTROUTER0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:59</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a3208e00cf86e945cf8ed55a3e47581d2"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a3208e00cf86e945cf8ed55a3e47581d2">tisci_irq_GPMC0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_GPMC0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:834</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a583559c93e3115a78bf1be3f6b41bd9c"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a583559c93e3115a78bf1be3f6b41bd9c">TIMESYNC_EVENT_INTROUTER0_outl_30_30_to_CPSW0_cpts_hw1_push_0_0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_30_30_to_CPSW0_cpts_hw1_push_0_0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:463</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a38eeed33f05493367c6c31e1fb497cfc"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a38eeed33f05493367c6c31e1fb497cfc">PCIE0_pcie_cpts_genf0_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_23_23</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf PCIE0_pcie_cpts_genf0_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_23_23</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:1076</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gaddbd7ea0580471ed8fb4c571fa255625"><div class="ttname"><a href="group__tisci__devices.html#gaddbd7ea0580471ed8fb4c571fa255625">TISCI_DEV_MCU_GPIO0</a></div><div class="ttdeci">#define TISCI_DEV_MCU_GPIO0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:126</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a206283bfe19cd4f27c23a612f9c70a21"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a206283bfe19cd4f27c23a612f9c70a21">MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_GICSS0_spi_104_107</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_GICSS0_spi_104_107</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:283</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a8867dd88fec9d1fff9b0e0b51afaebe0"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a8867dd88fec9d1fff9b0e0b51afaebe0">PRU_ICSSG0_pr1_edc1_sync0_out_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_27_27</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf PRU_ICSSG0_pr1_edc1_sync0_out_2_2_to_TIMESYNC_EVENT_INTROUTER0_in_27_27</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:853</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a94564062df0544869696043c2be3e9df"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a94564062df0544869696043c2be3e9df">PRU_ICSSG0_pr1_iep1_cmp_intr_req_28_43_to_CMP_EVENT_INTROUTER0_in_32_47</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf PRU_ICSSG0_pr1_iep1_cmp_intr_req_28_43_to_CMP_EVENT_INTROUTER0_in_32_47</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:877</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ae5713014fd2890081727838f3fdf5681"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ae5713014fd2890081727838f3fdf5681">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_GICSS0_spi_32_47</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_GICSS0_spi_32_47</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:183</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga3ac0d08d25c87bdafe859df81cabc3e5"><div class="ttname"><a href="group__tisci__devices.html#ga3ac0d08d25c87bdafe859df81cabc3e5">TISCI_DEV_GICSS0</a></div><div class="ttdeci">#define TISCI_DEV_GICSS0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:123</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ad71041d0c25bf1e6a028379cf62e75d1"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ad71041d0c25bf1e6a028379cf62e75d1">GPIO1_gpio_0_89_to_MAIN_GPIOMUX_INTROUTER0_in_90_179</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf GPIO1_gpio_0_89_to_MAIN_GPIOMUX_INTROUTER0_in_90_179</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:779</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gac319b112c6abece76d973d0f2dbfbb48"><div class="ttname"><a href="group__tisci__devices.html#gac319b112c6abece76d973d0f2dbfbb48">TISCI_DEV_GPIO0</a></div><div class="ttdeci">#define TISCI_DEV_GPIO0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:124</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a4a42c27e6ec72ac42e9d07ebd297ea26"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a4a42c27e6ec72ac42e9d07ebd297ea26">tisci_irq_DMASS0_INTAGGR_0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_DMASS0_INTAGGR_0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:669</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a93239d896d3793f973ecf2c837c3ce53"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a93239d896d3793f973ecf2c837c3ce53">TIMESYNC_EVENT_INTROUTER0_outl_36_36_to_CPSW0_cpts_hw7_push_6_6</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_36_36_to_CPSW0_cpts_hw7_push_6_6</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:499</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_aa0b7f996e80b1ecde28d8a678678537c"><div class="ttname"><a href="sciclient__irq__rm_8c.html#aa0b7f996e80b1ecde28d8a678678537c">TIMER0_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_0_0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMER0_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_0_0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:676</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a3e587f64fb402f48f4503f8f2abeedc7"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a3e587f64fb402f48f4503f8f2abeedc7">TIMESYNC_EVENT_INTROUTER0_outl_11_11_to_PRU_ICSSG0_pr1_edc1_latch1_in_3_3</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_11_11_to_PRU_ICSSG0_pr1_edc1_latch1_in_3_3</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:379</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ab1050954465b9d79ccd0ee74586696ce"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ab1050954465b9d79ccd0ee74586696ce">tisci_if_PRU_ICSSG0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_PRU_ICSSG0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:883</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a494980acba02aa09b8621b1423977433"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a494980acba02aa09b8621b1423977433">tisci_irq_TIMER2</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_TIMER2</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:717</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a3c5582aac6581f4c03cbf1569a7e843a"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a3c5582aac6581f4c03cbf1569a7e843a">TIMESYNC_EVENT_INTROUTER0_outl_8_8_to_PRU_ICSSG0_pr1_edc0_latch0_in_0_0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_8_8_to_PRU_ICSSG0_pr1_edc0_latch0_in_0_0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:361</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a201b5bf556096cdc84f05f666356fa85"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a201b5bf556096cdc84f05f666356fa85">TIMER2_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_2_2</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMER2_timer_pwm_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_2_2</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:708</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a99f5708bb61da1e918e31e4db538e980"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a99f5708bb61da1e918e31e4db538e980">DMASS0_INTAGGR_0_intaggr_vintr_pend_88_119_to_R5FSS1_CORE1_intr_64_95</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_88_119_to_R5FSS1_CORE1_intr_64_95</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:631</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ad5e79fa14e8d016216eebcc29a288e25"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ad5e79fa14e8d016216eebcc29a288e25">PRU_ICSSG0_pr1_host_intr_req_4_11_to_CMP_EVENT_INTROUTER0_in_0_7</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf PRU_ICSSG0_pr1_host_intr_req_4_11_to_CMP_EVENT_INTROUTER0_in_0_7</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:865</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_afd101eb1a0cf2e8903d61669ef874f6c"><div class="ttname"><a href="sciclient__irq__rm_8c.html#afd101eb1a0cf2e8903d61669ef874f6c">CMP_EVENT_INTROUTER0_outp_0_15_to_GICSS0_spi_48_63</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_0_15_to_GICSS0_spi_48_63</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:132</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ab5135b3bbaf1ada5446594c0dbe25d8d"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ab5135b3bbaf1ada5446594c0dbe25d8d">tisci_irq_TIMER1</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_TIMER1</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:701</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a54054e1a53a098cbff0de652f0142b2e"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a54054e1a53a098cbff0de652f0142b2e">CMP_EVENT_INTROUTER0_outp_16_23_to_R5FSS0_CORE0_intr_48_55</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_16_23_to_R5FSS0_CORE0_intr_48_55</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:138</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gae3869e31314af7f6cb3d036575f95d01"><div class="ttname"><a href="group__tisci__devices.html#gae3869e31314af7f6cb3d036575f95d01">TISCI_DEV_GTC0</a></div><div class="ttdeci">#define TISCI_DEV_GTC0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:108</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a2a1efad8cbbf52cdf7a9f2b1c9a52e46"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a2a1efad8cbbf52cdf7a9f2b1c9a52e46">rom_usage_DMASS0_INTAGGR_0</a></div><div class="ttdeci">static struct Sciclient_rmIaUsedMapping rom_usage_DMASS0_INTAGGR_0[5U]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:51</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga40136dedcd5e799a99e8e234631f6f52"><div class="ttname"><a href="group__tisci__devices.html#ga40136dedcd5e799a99e8e234631f6f52">TISCI_DEV_R5FSS1_CORE1</a></div><div class="ttdeci">#define TISCI_DEV_R5FSS1_CORE1</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:171</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a4016924359e630157fd14e969c06b841"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a4016924359e630157fd14e969c06b841">MAIN_GPIOMUX_INTROUTER0_outp_18_23_to_PRU_ICSSG1_pr1_iep0_cap_intr_req_4_9</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_18_23_to_PRU_ICSSG1_pr1_iep0_cap_intr_req_4_9</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:243</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_af8b396b614493e9dfb4b35ebc7cda369"><div class="ttname"><a href="sciclient__irq__rm_8c.html#af8b396b614493e9dfb4b35ebc7cda369">GTC0_gtc_push_event_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_36_36</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf GTC0_gtc_push_event_0_0_to_TIMESYNC_EVENT_INTROUTER0_in_36_36</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:740</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga2d11a099411565111b07cbf9b48799cb"><div class="ttname"><a href="group__tisci__devices.html#ga2d11a099411565111b07cbf9b48799cb">TISCI_DEV_GPMC0</a></div><div class="ttdeci">#define TISCI_DEV_GPMC0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:127</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a646929ba3006955cb87a1056b02944d8"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a646929ba3006955cb87a1056b02944d8">TIMESYNC_EVENT_INTROUTER0_outl_12_12_to_PRU_ICSSG1_pr1_edc0_latch0_in_0_0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_12_12_to_PRU_ICSSG1_pr1_edc0_latch0_in_0_0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:385</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a1383966843ed8fd89713353ae7eb6fae"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a1383966843ed8fd89713353ae7eb6fae">PRU_ICSSG0_pr1_edc0_sync1_out_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_26_26</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf PRU_ICSSG0_pr1_edc0_sync1_out_1_1_to_TIMESYNC_EVENT_INTROUTER0_in_26_26</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:847</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a3f585fde5df9b33bc66aa80167ff2f07"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a3f585fde5df9b33bc66aa80167ff2f07">CMP_EVENT_INTROUTER0_outp_24_31_to_R5FSS1_CORE1_intr_48_55</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_24_31_to_R5FSS1_CORE1_intr_48_55</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:156</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_adcc2acd1bdbe08bd7f162ef86960568e"><div class="ttname"><a href="sciclient__irq__rm_8c.html#adcc2acd1bdbe08bd7f162ef86960568e">CPSW0_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_80_80</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CPSW0_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_80_80</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:546</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a546eabecc88bef5d7fb86dba7f126e85"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a546eabecc88bef5d7fb86dba7f126e85">MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS0_CORE0_intr_104_107</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MCU_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS0_CORE0_intr_104_107</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:289</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga2a4fac9431364c671a1a533e9c2b2313"><div class="ttname"><a href="group__tisci__devices.html#ga2a4fac9431364c671a1a533e9c2b2313">TISCI_DEV_MCU_M4FSS0_CORE0</a></div><div class="ttdeci">#define TISCI_DEV_MCU_M4FSS0_CORE0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:61</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a0d005754b350b0173eb8618d1c094e6b"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a0d005754b350b0173eb8618d1c094e6b">tisci_irq_GTC0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_GTC0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:749</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a4cc5ccd4bf037c29d9afda6736c98ab9"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a4cc5ccd4bf037c29d9afda6736c98ab9">CPTS0_cpts_genf5_6_6_to_TIMESYNC_EVENT_INTROUTER0_in_24_24</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CPTS0_cpts_genf5_6_6_to_TIMESYNC_EVENT_INTROUTER0_in_24_24</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:993</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a81dc2a2da443a073433f5fd9e514e7ea"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a81dc2a2da443a073433f5fd9e514e7ea">tisci_if_TIMER3</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_TIMER3[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:730</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a6114a68cd229f301f0192a986325d331"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a6114a68cd229f301f0192a986325d331">tisci_irq_PCIE0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_PCIE0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:1107</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a06cd3fab6f2ca203c00a28143585e44e"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a06cd3fab6f2ca203c00a28143585e44e">TIMESYNC_EVENT_INTROUTER0_outl_15_15_to_PRU_ICSSG1_pr1_edc1_latch1_in_3_3</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_INTROUTER0_outl_15_15_to_PRU_ICSSG1_pr1_edc1_latch1_in_3_3</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:403</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ab75a0ca2f2a3335d79c4cecf46ebcd22"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ab75a0ca2f2a3335d79c4cecf46ebcd22">DMASS0_INTAGGR_0_intaggr_vintr_pend_152_159_to_PRU_ICSSG0_pr1_slv_intr_16_23</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_152_159_to_PRU_ICSSG0_pr1_slv_intr_16_23</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:637</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gaaaf75da2aa60d929411f0b42e8458897"><div class="ttname"><a href="group__tisci__devices.html#gaaaf75da2aa60d929411f0b42e8458897">TISCI_DEV_GPIO1</a></div><div class="ttdeci">#define TISCI_DEV_GPIO1</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:125</div></div>
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_abc9ad036f51ba48b607241e5ebbccbe.html">drivers</a></li><li class="navelem"><a class="el" href="dir_7d921ee4388de0385733bf7c1b49a908.html">sciclient</a></li><li class="navelem"><a class="el" href="dir_339f88859dd416ea23c665bea56a87e5.html">soc</a></li><li class="navelem"><a class="el" href="dir_d2c3f560afec031efcb82962048d0cbb.html">am64x_am243x</a></li><li class="navelem"><a class="el" href="sciclient__irq__rm_8c.html">sciclient_irq_rm.c</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
