#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fdc10d313c0 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
v0x7fdc10d89a10_0 .net "A", 2559 0, v0x7fdc10d70ba0_0;  1 drivers
v0x7fdc10d89ae0_0 .net "B", 2559 0, v0x7fdc10d714d0_0;  1 drivers
v0x7fdc10d89b70_0 .net "C", 2559 0, v0x7fdc10d71e70_0;  1 drivers
v0x7fdc10d89c40_0 .var "clk", 0 0;
v0x7fdc10d89cd0_0 .net "cnt", 7 0, v0x7fdc10d851d0_0;  1 drivers
v0x7fdc10d89da0_0 .net "currentPixels", 119 0, v0x7fdc10d84a80_0;  1 drivers
v0x7fdc10d89e70_0 .net "fir_out_a", 63 0, L_0x7fdc10d8d7f0;  1 drivers
v0x7fdc10d89f00_0 .net "fir_out_b", 63 0, L_0x7fdc10d8e220;  1 drivers
v0x7fdc10d89f90_0 .net "fir_out_c", 63 0, L_0x7fdc10d8e790;  1 drivers
v0x7fdc10d8a0a0_0 .var/i "i", 31 0;
v0x7fdc10d8a130 .array "im_memory", 224 0, 7 0;
v0x7fdc10d8a1c0_0 .var "integer_array", 1799 0;
v0x7fdc10d8a250_0 .var/i "j", 31 0;
v0x7fdc10d8a2e0_0 .net "load_out", 0 0, L_0x7fdc10d8fc50;  1 drivers
v0x7fdc10d8a3f0_0 .var "reset", 0 0;
v0x7fdc10d8a480_0 .net "sel", 7 0, v0x7fdc10d858a0_0;  1 drivers
v0x7fdc10d8a510_0 .net "temp_A", 959 0, v0x7fdc10d86720_0;  1 drivers
v0x7fdc10d8a6a0_0 .net "temp_B", 959 0, v0x7fdc10d86f50_0;  1 drivers
v0x7fdc10d8a730_0 .net "temp_C", 959 0, v0x7fdc10d87630_0;  1 drivers
S_0x7fdc10d33730 .scope module, "dut" "subpixel_interpolation" 2 22, 3 11 0, S_0x7fdc10d313c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1800 "in_buffer"
    .port_info 3 /OUTPUT 2560 "out_A"
    .port_info 4 /OUTPUT 2560 "out_B"
    .port_info 5 /OUTPUT 2560 "out_C"
    .port_info 6 /OUTPUT 8 "cnt"
    .port_info 7 /OUTPUT 64 "fir_out_a"
    .port_info 8 /OUTPUT 64 "fir_out_b"
    .port_info 9 /OUTPUT 64 "fir_out_c"
    .port_info 10 /OUTPUT 960 "temp_A"
    .port_info 11 /OUTPUT 960 "temp_B"
    .port_info 12 /OUTPUT 960 "temp_C"
    .port_info 13 /OUTPUT 1 "load_out"
    .port_info 14 /OUTPUT 8 "sel"
    .port_info 15 /OUTPUT 120 "currentPixels"
P_0x7fdc10d24180 .param/l "num_pixel" 0 3 15, +C4<00000000000000000000000000001000>;
P_0x7fdc10d241c0 .param/l "sizeofPixel" 0 3 16, +C4<00000000000000000000000000001000>;
L_0x7fdc10d8f4b0 .functor AND 1, L_0x7fdc10d8f1c0, L_0x7fdc10d8f100, C4<1>, C4<1>;
L_0x7fdc10d8fa70 .functor AND 1, L_0x7fdc10d8f360, L_0x7fdc10d8f6a0, C4<1>, C4<1>;
L_0x7fdc10d8fb60 .functor OR 1, L_0x7fdc10d8f4b0, L_0x7fdc10d8fa70, C4<0>, C4<0>;
v0x7fdc10d87970_0 .net *"_s103", 31 0, L_0x7fdc10d8ecf0;  1 drivers
L_0x10b151170 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdc10d87a00_0 .net *"_s106", 23 0, L_0x10b151170;  1 drivers
L_0x10b1511b8 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x7fdc10d87a90_0 .net/2u *"_s107", 31 0, L_0x10b1511b8;  1 drivers
v0x7fdc10d87b30_0 .net *"_s109", 0 0, L_0x7fdc10d8edd0;  1 drivers
v0x7fdc10d87bd0_0 .net *"_s113", 31 0, L_0x7fdc10d8ec10;  1 drivers
L_0x10b151200 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdc10d87cc0_0 .net *"_s116", 23 0, L_0x10b151200;  1 drivers
L_0x10b151248 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fdc10d87d70_0 .net/2u *"_s117", 31 0, L_0x10b151248;  1 drivers
v0x7fdc10d87e20_0 .net *"_s119", 0 0, L_0x7fdc10d8f1c0;  1 drivers
v0x7fdc10d87ec0_0 .net *"_s121", 31 0, L_0x7fdc10d8f260;  1 drivers
L_0x10b151290 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdc10d87fd0_0 .net *"_s124", 23 0, L_0x10b151290;  1 drivers
L_0x10b1512d8 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0x7fdc10d88080_0 .net/2u *"_s125", 31 0, L_0x10b1512d8;  1 drivers
v0x7fdc10d88130_0 .net *"_s127", 0 0, L_0x7fdc10d8f100;  1 drivers
v0x7fdc10d881d0_0 .net *"_s129", 0 0, L_0x7fdc10d8f4b0;  1 drivers
v0x7fdc10d88270_0 .net *"_s131", 31 0, L_0x7fdc10d8f5a0;  1 drivers
L_0x10b151320 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdc10d88320_0 .net *"_s134", 23 0, L_0x10b151320;  1 drivers
L_0x10b151368 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x7fdc10d883d0_0 .net/2u *"_s135", 31 0, L_0x10b151368;  1 drivers
v0x7fdc10d88480_0 .net *"_s137", 0 0, L_0x7fdc10d8f360;  1 drivers
v0x7fdc10d88610_0 .net *"_s139", 31 0, L_0x7fdc10d8f800;  1 drivers
L_0x10b1513b0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdc10d886a0_0 .net *"_s142", 23 0, L_0x10b1513b0;  1 drivers
L_0x10b1513f8 .functor BUFT 1, C4<00000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x7fdc10d88740_0 .net/2u *"_s143", 31 0, L_0x10b1513f8;  1 drivers
v0x7fdc10d887f0_0 .net *"_s145", 0 0, L_0x7fdc10d8f6a0;  1 drivers
v0x7fdc10d88890_0 .net *"_s147", 0 0, L_0x7fdc10d8fa70;  1 drivers
v0x7fdc10d88930_0 .net *"_s149", 0 0, L_0x7fdc10d8fb60;  1 drivers
v0x7fdc10d889d0_0 .net "clk", 0 0, v0x7fdc10d89c40_0;  1 drivers
v0x7fdc10d88a60_0 .net "cnt", 7 0, v0x7fdc10d851d0_0;  alias, 1 drivers
v0x7fdc10d88b00_0 .net "currentPixels", 119 0, v0x7fdc10d84a80_0;  alias, 1 drivers
v0x7fdc10d88bc0_0 .net "fir_out_a", 63 0, L_0x7fdc10d8d7f0;  alias, 1 drivers
v0x7fdc10d88c50_0 .net "fir_out_b", 63 0, L_0x7fdc10d8e220;  alias, 1 drivers
v0x7fdc10d88d30_0 .net "fir_out_c", 63 0, L_0x7fdc10d8e790;  alias, 1 drivers
v0x7fdc10d88e00_0 .net "in_buffer", 1799 0, v0x7fdc10d8a1c0_0;  1 drivers
v0x7fdc10d88e90_0 .net "load_L", 0 0, L_0x7fdc10d8efa0;  1 drivers
v0x7fdc10d88f20_0 .net "load_out", 0 0, L_0x7fdc10d8fc50;  alias, 1 drivers
v0x7fdc10d88fb0_0 .net "out_A", 2559 0, v0x7fdc10d70ba0_0;  alias, 1 drivers
v0x7fdc10d88510_0 .net "out_B", 2559 0, v0x7fdc10d714d0_0;  alias, 1 drivers
v0x7fdc10d89240_0 .net "out_C", 2559 0, v0x7fdc10d71e70_0;  alias, 1 drivers
v0x7fdc10d892d0_0 .net "rst", 0 0, v0x7fdc10d8a3f0_0;  1 drivers
v0x7fdc10d89360_0 .net "s", 7 0, v0x7fdc10d84d30_0;  1 drivers
v0x7fdc10d893f0_0 .net "sel", 7 0, v0x7fdc10d858a0_0;  alias, 1 drivers
v0x7fdc10d89480_0 .net "sel2", 7 0, v0x7fdc10d85fb0_0;  1 drivers
RS_0x10b11f6c8 .resolv tri, v0x7fdc10d72b90_0, v0x7fdc10d73850_0, v0x7fdc10d74430_0, v0x7fdc10d75050_0, v0x7fdc10d75cb0_0, v0x7fdc10d76ac0_0, v0x7fdc10d775b0_0, v0x7fdc10d78190_0;
v0x7fdc10d89530_0 .net8 "so", 7 0, RS_0x10b11f6c8;  8 drivers
v0x7fdc10d896c0_0 .net "temp_A", 959 0, v0x7fdc10d86720_0;  alias, 1 drivers
v0x7fdc10d89790_0 .net "temp_B", 959 0, v0x7fdc10d86f50_0;  alias, 1 drivers
v0x7fdc10d89820_0 .net "temp_C", 959 0, v0x7fdc10d87630_0;  alias, 1 drivers
L_0x7fdc10d8cf30 .part v0x7fdc10d84a80_0, 0, 64;
L_0x7fdc10d8cfd0 .part v0x7fdc10d84a80_0, 8, 64;
L_0x7fdc10d8d300 .part v0x7fdc10d84a80_0, 16, 64;
L_0x7fdc10d8d3a0 .part v0x7fdc10d84a80_0, 24, 64;
L_0x7fdc10d8d440 .part v0x7fdc10d84a80_0, 32, 64;
L_0x7fdc10d8d510 .part v0x7fdc10d84a80_0, 40, 64;
L_0x7fdc10d8d6b0 .part v0x7fdc10d84a80_0, 48, 64;
L_0x7fdc10d8d750 .part v0x7fdc10d84a80_0, 56, 64;
LS_0x7fdc10d8d7f0_0_0 .concat8 [ 8 8 8 8], v0x7fdc10d72c40_0, v0x7fdc10d738e0_0, v0x7fdc10d74540_0, v0x7fdc10d750e0_0;
LS_0x7fdc10d8d7f0_0_4 .concat8 [ 8 8 8 8], v0x7fdc10d75dc0_0, v0x7fdc10d76b50_0, v0x7fdc10d77640_0, v0x7fdc10d78220_0;
L_0x7fdc10d8d7f0 .concat8 [ 32 32 0 0], LS_0x7fdc10d8d7f0_0_0, LS_0x7fdc10d8d7f0_0_4;
L_0x7fdc10d8da30 .part v0x7fdc10d84a80_0, 0, 64;
L_0x7fdc10d8daf0 .part v0x7fdc10d84a80_0, 8, 64;
L_0x7fdc10d8dbf0 .part v0x7fdc10d84a80_0, 16, 64;
L_0x7fdc10d8dc90 .part v0x7fdc10d84a80_0, 24, 64;
L_0x7fdc10d8dda0 .part v0x7fdc10d84a80_0, 32, 64;
L_0x7fdc10d8de40 .part v0x7fdc10d84a80_0, 40, 64;
L_0x7fdc10d8e0e0 .part v0x7fdc10d84a80_0, 48, 64;
L_0x7fdc10d8e180 .part v0x7fdc10d84a80_0, 56, 64;
LS_0x7fdc10d8e220_0_0 .concat8 [ 8 8 8 8], v0x7fdc10d78d40_0, v0x7fdc10d79820_0, v0x7fdc10d7a300_0, v0x7fdc10d7ade0_0;
LS_0x7fdc10d8e220_0_4 .concat8 [ 8 8 8 8], v0x7fdc10d7b8c0_0, v0x7fdc10d76930_0, v0x7fdc10d7d100_0, v0x7fdc10d7dbe0_0;
L_0x7fdc10d8e220 .concat8 [ 32 32 0 0], LS_0x7fdc10d8e220_0_0, LS_0x7fdc10d8e220_0_4;
L_0x7fdc10d8e380 .part v0x7fdc10d84a80_0, 0, 64;
L_0x7fdc10d8e4e0 .part v0x7fdc10d84a80_0, 8, 64;
L_0x7fdc10d8e5a0 .part v0x7fdc10d84a80_0, 16, 64;
L_0x7fdc10d8e440 .part v0x7fdc10d84a80_0, 24, 64;
L_0x7fdc10d8e6f0 .part v0x7fdc10d84a80_0, 32, 64;
L_0x7fdc10d8e850 .part v0x7fdc10d84a80_0, 40, 64;
L_0x7fdc10d8e640 .part v0x7fdc10d84a80_0, 48, 64;
L_0x7fdc10d8e9e0 .part v0x7fdc10d84a80_0, 56, 64;
LS_0x7fdc10d8e790_0_0 .concat8 [ 8 8 8 8], v0x7fdc10d7e620_0, v0x7fdc10d7f060_0, v0x7fdc10d7faa0_0, v0x7fdc10d804e0_0;
LS_0x7fdc10d8e790_0_4 .concat8 [ 8 8 8 8], v0x7fdc10d80f20_0, v0x7fdc10d81960_0, v0x7fdc10d823a0_0, v0x7fdc10d82de0_0;
L_0x7fdc10d8e790 .concat8 [ 32 32 0 0], LS_0x7fdc10d8e790_0_0, LS_0x7fdc10d8e790_0_4;
L_0x7fdc10d8ecf0 .concat [ 8 24 0 0], RS_0x10b11f6c8, L_0x10b151170;
L_0x7fdc10d8edd0 .cmp/gt 32, L_0x10b1511b8, L_0x7fdc10d8ecf0;
L_0x7fdc10d8efa0 .reduce/nor L_0x7fdc10d8edd0;
L_0x7fdc10d8ec10 .concat [ 8 24 0 0], RS_0x10b11f6c8, L_0x10b151200;
L_0x7fdc10d8f1c0 .cmp/gt 32, L_0x7fdc10d8ec10, L_0x10b151248;
L_0x7fdc10d8f260 .concat [ 8 24 0 0], RS_0x10b11f6c8, L_0x10b151290;
L_0x7fdc10d8f100 .cmp/gt 32, L_0x10b1512d8, L_0x7fdc10d8f260;
L_0x7fdc10d8f5a0 .concat [ 8 24 0 0], RS_0x10b11f6c8, L_0x10b151320;
L_0x7fdc10d8f360 .cmp/gt 32, L_0x7fdc10d8f5a0, L_0x10b151368;
L_0x7fdc10d8f800 .concat [ 8 24 0 0], RS_0x10b11f6c8, L_0x10b1513b0;
L_0x7fdc10d8f6a0 .cmp/gt 32, L_0x10b1513f8, L_0x7fdc10d8f800;
L_0x7fdc10d8fc50 .reduce/nor L_0x7fdc10d8fb60;
S_0x7fdc10d3c3f0 .scope module, "filler_a" "output_filler" 3 123, 4 94 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "load_L"
    .port_info 3 /INPUT 8 "sel"
    .port_info 4 /INPUT 64 "in"
    .port_info 5 /OUTPUT 2560 "out"
v0x7fdc10d24090_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d708a0_0 .var/i "i", 31 0;
v0x7fdc10d70950_0 .net "in", 63 0, L_0x7fdc10d8d7f0;  alias, 1 drivers
v0x7fdc10d70a10_0 .var/i "j", 31 0;
v0x7fdc10d70ac0_0 .net "load_L", 0 0, L_0x7fdc10d8fc50;  alias, 1 drivers
v0x7fdc10d70ba0_0 .var "out", 2559 0;
v0x7fdc10d70c50 .array "regi", 0 39, 63 0;
v0x7fdc10d70cf0_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d70d90_0 .net "sel", 7 0, v0x7fdc10d858a0_0;  alias, 1 drivers
E_0x7fdc10d2e630 .event negedge, v0x7fdc10d24090_0;
S_0x7fdc10d70f30 .scope module, "filler_b" "output_filler" 3 124, 4 94 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "load_L"
    .port_info 3 /INPUT 8 "sel"
    .port_info 4 /INPUT 64 "in"
    .port_info 5 /OUTPUT 2560 "out"
v0x7fdc10d71170_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d71200_0 .var/i "i", 31 0;
v0x7fdc10d71290_0 .net "in", 63 0, L_0x7fdc10d8e220;  alias, 1 drivers
v0x7fdc10d71350_0 .var/i "j", 31 0;
v0x7fdc10d71400_0 .net "load_L", 0 0, L_0x7fdc10d8fc50;  alias, 1 drivers
v0x7fdc10d714d0_0 .var "out", 2559 0;
v0x7fdc10d71570 .array "regi", 0 39, 63 0;
v0x7fdc10d71610_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d716c0_0 .net "sel", 7 0, v0x7fdc10d858a0_0;  alias, 1 drivers
S_0x7fdc10d71830 .scope module, "filler_c" "output_filler" 3 125, 4 94 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "load_L"
    .port_info 3 /INPUT 8 "sel"
    .port_info 4 /INPUT 64 "in"
    .port_info 5 /OUTPUT 2560 "out"
v0x7fdc10d71a90_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d71b60_0 .var/i "i", 31 0;
v0x7fdc10d71c00_0 .net "in", 63 0, L_0x7fdc10d8e790;  alias, 1 drivers
v0x7fdc10d71cb0_0 .var/i "j", 31 0;
v0x7fdc10d71d60_0 .net "load_L", 0 0, L_0x7fdc10d8fc50;  alias, 1 drivers
v0x7fdc10d71e70_0 .var "out", 2559 0;
v0x7fdc10d71f00 .array "regi", 0 39, 63 0;
v0x7fdc10d71fa0_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d72070_0 .net "sel", 7 0, v0x7fdc10d858a0_0;  alias, 1 drivers
S_0x7fdc10d721e0 .scope module, "filter_a1" "FIR_A" 3 69, 5 1 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 8 "s"
    .port_info 3 /OUTPUT 8 "so"
    .port_info 4 /INPUT 64 "inputPixels"
    .port_info 5 /OUTPUT 8 "subPixel"
P_0x7fdc10d72390 .param/l "c1" 0 5 12, +C4<11111111111111111111111111111111>;
P_0x7fdc10d723d0 .param/l "c2" 0 5 12, +C4<00000000000000000000000000000100>;
P_0x7fdc10d72410 .param/l "c3" 0 5 12, +C4<11111111111111111111111111110110>;
P_0x7fdc10d72450 .param/l "c4" 0 5 13, +C4<00000000000000000000000000111010>;
P_0x7fdc10d72490 .param/l "c5" 0 5 13, +C4<00000000000000000000000000010001>;
P_0x7fdc10d724d0 .param/l "c6" 0 5 13, +C4<11111111111111111111111111111011>;
P_0x7fdc10d72510 .param/l "c7" 0 5 14, +C4<00000000000000000000000000000001>;
v0x7fdc10d72930_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d729d0_0 .net "inputPixels", 63 0, L_0x7fdc10d8cf30;  1 drivers
v0x7fdc10d72a70_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d72b00_0 .net "s", 7 0, v0x7fdc10d84d30_0;  alias, 1 drivers
v0x7fdc10d72b90_0 .var "so", 7 0;
v0x7fdc10d72c40_0 .var "subPixel", 7 0;
v0x7fdc10d72cf0_0 .var "sum_", 7 0;
E_0x7fdc10d728f0 .event posedge, v0x7fdc10d24090_0;
S_0x7fdc10d72e30 .scope module, "filter_a2" "FIR_A" 3 70, 5 1 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 8 "s"
    .port_info 3 /OUTPUT 8 "so"
    .port_info 4 /INPUT 64 "inputPixels"
    .port_info 5 /OUTPUT 8 "subPixel"
P_0x7fdc10d73020 .param/l "c1" 0 5 12, +C4<11111111111111111111111111111111>;
P_0x7fdc10d73060 .param/l "c2" 0 5 12, +C4<00000000000000000000000000000100>;
P_0x7fdc10d730a0 .param/l "c3" 0 5 12, +C4<11111111111111111111111111110110>;
P_0x7fdc10d730e0 .param/l "c4" 0 5 13, +C4<00000000000000000000000000111010>;
P_0x7fdc10d73120 .param/l "c5" 0 5 13, +C4<00000000000000000000000000010001>;
P_0x7fdc10d73160 .param/l "c6" 0 5 13, +C4<11111111111111111111111111111011>;
P_0x7fdc10d731a0 .param/l "c7" 0 5 14, +C4<00000000000000000000000000000001>;
v0x7fdc10d73560_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d735f0_0 .net "inputPixels", 63 0, L_0x7fdc10d8cfd0;  1 drivers
v0x7fdc10d73690_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d737a0_0 .net "s", 7 0, v0x7fdc10d84d30_0;  alias, 1 drivers
v0x7fdc10d73850_0 .var "so", 7 0;
v0x7fdc10d738e0_0 .var "subPixel", 7 0;
v0x7fdc10d73970_0 .var "sum_", 7 0;
S_0x7fdc10d73ab0 .scope module, "filter_a3" "FIR_A" 3 71, 5 1 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 8 "s"
    .port_info 3 /OUTPUT 8 "so"
    .port_info 4 /INPUT 64 "inputPixels"
    .port_info 5 /OUTPUT 8 "subPixel"
P_0x7fdc10d73c60 .param/l "c1" 0 5 12, +C4<11111111111111111111111111111111>;
P_0x7fdc10d73ca0 .param/l "c2" 0 5 12, +C4<00000000000000000000000000000100>;
P_0x7fdc10d73ce0 .param/l "c3" 0 5 12, +C4<11111111111111111111111111110110>;
P_0x7fdc10d73d20 .param/l "c4" 0 5 13, +C4<00000000000000000000000000111010>;
P_0x7fdc10d73d60 .param/l "c5" 0 5 13, +C4<00000000000000000000000000010001>;
P_0x7fdc10d73da0 .param/l "c6" 0 5 13, +C4<11111111111111111111111111111011>;
P_0x7fdc10d73de0 .param/l "c7" 0 5 14, +C4<00000000000000000000000000000001>;
v0x7fdc10d741e0_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d74270_0 .net "inputPixels", 63 0, L_0x7fdc10d8d300;  1 drivers
v0x7fdc10d74310_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d743a0_0 .net "s", 7 0, v0x7fdc10d84d30_0;  alias, 1 drivers
v0x7fdc10d74430_0 .var "so", 7 0;
v0x7fdc10d74540_0 .var "subPixel", 7 0;
v0x7fdc10d745d0_0 .var "sum_", 7 0;
S_0x7fdc10d746f0 .scope module, "filter_a4" "FIR_A" 3 72, 5 1 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 8 "s"
    .port_info 3 /OUTPUT 8 "so"
    .port_info 4 /INPUT 64 "inputPixels"
    .port_info 5 /OUTPUT 8 "subPixel"
P_0x7fdc10d748a0 .param/l "c1" 0 5 12, +C4<11111111111111111111111111111111>;
P_0x7fdc10d748e0 .param/l "c2" 0 5 12, +C4<00000000000000000000000000000100>;
P_0x7fdc10d74920 .param/l "c3" 0 5 12, +C4<11111111111111111111111111110110>;
P_0x7fdc10d74960 .param/l "c4" 0 5 13, +C4<00000000000000000000000000111010>;
P_0x7fdc10d749a0 .param/l "c5" 0 5 13, +C4<00000000000000000000000000010001>;
P_0x7fdc10d749e0 .param/l "c6" 0 5 13, +C4<11111111111111111111111111111011>;
P_0x7fdc10d74a20 .param/l "c7" 0 5 14, +C4<00000000000000000000000000000001>;
v0x7fdc10d74e00_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d74e90_0 .net "inputPixels", 63 0, L_0x7fdc10d8d3a0;  1 drivers
v0x7fdc10d74f30_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d74fc0_0 .net "s", 7 0, v0x7fdc10d84d30_0;  alias, 1 drivers
v0x7fdc10d75050_0 .var "so", 7 0;
v0x7fdc10d750e0_0 .var "subPixel", 7 0;
v0x7fdc10d75190_0 .var "sum_", 7 0;
S_0x7fdc10d752d0 .scope module, "filter_a5" "FIR_A" 3 73, 5 1 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 8 "s"
    .port_info 3 /OUTPUT 8 "so"
    .port_info 4 /INPUT 64 "inputPixels"
    .port_info 5 /OUTPUT 8 "subPixel"
P_0x7fdc10d75480 .param/l "c1" 0 5 12, +C4<11111111111111111111111111111111>;
P_0x7fdc10d754c0 .param/l "c2" 0 5 12, +C4<00000000000000000000000000000100>;
P_0x7fdc10d75500 .param/l "c3" 0 5 12, +C4<11111111111111111111111111110110>;
P_0x7fdc10d75540 .param/l "c4" 0 5 13, +C4<00000000000000000000000000111010>;
P_0x7fdc10d75580 .param/l "c5" 0 5 13, +C4<00000000000000000000000000010001>;
P_0x7fdc10d755c0 .param/l "c6" 0 5 13, +C4<11111111111111111111111111111011>;
P_0x7fdc10d75600 .param/l "c7" 0 5 14, +C4<00000000000000000000000000000001>;
v0x7fdc10d759e0_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d75a70_0 .net "inputPixels", 63 0, L_0x7fdc10d8d440;  1 drivers
v0x7fdc10d75b10_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d75ba0_0 .net "s", 7 0, v0x7fdc10d84d30_0;  alias, 1 drivers
v0x7fdc10d75cb0_0 .var "so", 7 0;
v0x7fdc10d75dc0_0 .var "subPixel", 7 0;
v0x7fdc10d75e50_0 .var "sum_", 7 0;
S_0x7fdc10d75f50 .scope module, "filter_a6" "FIR_A" 3 74, 5 1 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 8 "s"
    .port_info 3 /OUTPUT 8 "so"
    .port_info 4 /INPUT 64 "inputPixels"
    .port_info 5 /OUTPUT 8 "subPixel"
P_0x7fdc10d76180 .param/l "c1" 0 5 12, +C4<11111111111111111111111111111111>;
P_0x7fdc10d761c0 .param/l "c2" 0 5 12, +C4<00000000000000000000000000000100>;
P_0x7fdc10d76200 .param/l "c3" 0 5 12, +C4<11111111111111111111111111110110>;
P_0x7fdc10d76240 .param/l "c4" 0 5 13, +C4<00000000000000000000000000111010>;
P_0x7fdc10d76280 .param/l "c5" 0 5 13, +C4<00000000000000000000000000010001>;
P_0x7fdc10d762c0 .param/l "c6" 0 5 13, +C4<11111111111111111111111111111011>;
P_0x7fdc10d76300 .param/l "c7" 0 5 14, +C4<00000000000000000000000000000001>;
v0x7fdc10d76680_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d76810_0 .net "inputPixels", 63 0, L_0x7fdc10d8d510;  1 drivers
v0x7fdc10d768a0_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d76a30_0 .net "s", 7 0, v0x7fdc10d84d30_0;  alias, 1 drivers
v0x7fdc10d76ac0_0 .var "so", 7 0;
v0x7fdc10d76b50_0 .var "subPixel", 7 0;
v0x7fdc10d76be0_0 .var "sum_", 7 0;
S_0x7fdc10d76c70 .scope module, "filter_a7" "FIR_A" 3 75, 5 1 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 8 "s"
    .port_info 3 /OUTPUT 8 "so"
    .port_info 4 /INPUT 64 "inputPixels"
    .port_info 5 /OUTPUT 8 "subPixel"
P_0x7fdc10d76e20 .param/l "c1" 0 5 12, +C4<11111111111111111111111111111111>;
P_0x7fdc10d76e60 .param/l "c2" 0 5 12, +C4<00000000000000000000000000000100>;
P_0x7fdc10d76ea0 .param/l "c3" 0 5 12, +C4<11111111111111111111111111110110>;
P_0x7fdc10d76ee0 .param/l "c4" 0 5 13, +C4<00000000000000000000000000111010>;
P_0x7fdc10d76f20 .param/l "c5" 0 5 13, +C4<00000000000000000000000000010001>;
P_0x7fdc10d76f60 .param/l "c6" 0 5 13, +C4<11111111111111111111111111111011>;
P_0x7fdc10d76fa0 .param/l "c7" 0 5 14, +C4<00000000000000000000000000000001>;
v0x7fdc10d77360_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d773f0_0 .net "inputPixels", 63 0, L_0x7fdc10d8d6b0;  1 drivers
v0x7fdc10d77490_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d77520_0 .net "s", 7 0, v0x7fdc10d84d30_0;  alias, 1 drivers
v0x7fdc10d775b0_0 .var "so", 7 0;
v0x7fdc10d77640_0 .var "subPixel", 7 0;
v0x7fdc10d776f0_0 .var "sum_", 7 0;
S_0x7fdc10d77830 .scope module, "filter_a8" "FIR_A" 3 76, 5 1 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 8 "s"
    .port_info 3 /OUTPUT 8 "so"
    .port_info 4 /INPUT 64 "inputPixels"
    .port_info 5 /OUTPUT 8 "subPixel"
P_0x7fdc10d779e0 .param/l "c1" 0 5 12, +C4<11111111111111111111111111111111>;
P_0x7fdc10d77a20 .param/l "c2" 0 5 12, +C4<00000000000000000000000000000100>;
P_0x7fdc10d77a60 .param/l "c3" 0 5 12, +C4<11111111111111111111111111110110>;
P_0x7fdc10d77aa0 .param/l "c4" 0 5 13, +C4<00000000000000000000000000111010>;
P_0x7fdc10d77ae0 .param/l "c5" 0 5 13, +C4<00000000000000000000000000010001>;
P_0x7fdc10d77b20 .param/l "c6" 0 5 13, +C4<11111111111111111111111111111011>;
P_0x7fdc10d77b60 .param/l "c7" 0 5 14, +C4<00000000000000000000000000000001>;
v0x7fdc10d77f40_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d77fd0_0 .net "inputPixels", 63 0, L_0x7fdc10d8d750;  1 drivers
v0x7fdc10d78070_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d78100_0 .net "s", 7 0, v0x7fdc10d84d30_0;  alias, 1 drivers
v0x7fdc10d78190_0 .var "so", 7 0;
v0x7fdc10d78220_0 .var "subPixel", 7 0;
v0x7fdc10d782d0_0 .var "sum_", 7 0;
S_0x7fdc10d78410 .scope module, "filter_b1" "FIR_B" 3 88, 5 39 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 64 "inputPixels"
    .port_info 3 /OUTPUT 8 "subPixel"
P_0x7fdc10d785c0 .param/l "c1" 0 5 46, +C4<11111111111111111111111111111111>;
P_0x7fdc10d78600 .param/l "c2" 0 5 46, +C4<00000000000000000000000000000100>;
P_0x7fdc10d78640 .param/l "c3" 0 5 46, +C4<11111111111111111111111111110101>;
P_0x7fdc10d78680 .param/l "c4" 0 5 47, +C4<00000000000000000000000000101000>;
P_0x7fdc10d786c0 .param/l "c5" 0 5 47, +C4<00000000000000000000000000101000>;
P_0x7fdc10d78700 .param/l "c6" 0 5 47, +C4<11111111111111111111111111110101>;
P_0x7fdc10d78740 .param/l "c7" 0 5 48, +C4<00000000000000000000000000000100>;
P_0x7fdc10d78780 .param/l "c8" 0 5 48, +C4<11111111111111111111111111111111>;
v0x7fdc10d78b80_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d78c10_0 .net "inputPixels", 63 0, L_0x7fdc10d8da30;  1 drivers
v0x7fdc10d78cb0_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d78d40_0 .var "subPixel", 7 0;
v0x7fdc10d78dd0_0 .var "sum_", 7 0;
S_0x7fdc10d78ec0 .scope module, "filter_b2" "FIR_B" 3 89, 5 39 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 64 "inputPixels"
    .port_info 3 /OUTPUT 8 "subPixel"
P_0x7fdc10d79070 .param/l "c1" 0 5 46, +C4<11111111111111111111111111111111>;
P_0x7fdc10d790b0 .param/l "c2" 0 5 46, +C4<00000000000000000000000000000100>;
P_0x7fdc10d790f0 .param/l "c3" 0 5 46, +C4<11111111111111111111111111110101>;
P_0x7fdc10d79130 .param/l "c4" 0 5 47, +C4<00000000000000000000000000101000>;
P_0x7fdc10d79170 .param/l "c5" 0 5 47, +C4<00000000000000000000000000101000>;
P_0x7fdc10d791b0 .param/l "c6" 0 5 47, +C4<11111111111111111111111111110101>;
P_0x7fdc10d791f0 .param/l "c7" 0 5 48, +C4<00000000000000000000000000000100>;
P_0x7fdc10d79230 .param/l "c8" 0 5 48, +C4<11111111111111111111111111111111>;
v0x7fdc10d79650_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d796f0_0 .net "inputPixels", 63 0, L_0x7fdc10d8daf0;  1 drivers
v0x7fdc10d79790_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d79820_0 .var "subPixel", 7 0;
v0x7fdc10d798b0_0 .var "sum_", 7 0;
S_0x7fdc10d799a0 .scope module, "filter_b3" "FIR_B" 3 90, 5 39 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 64 "inputPixels"
    .port_info 3 /OUTPUT 8 "subPixel"
P_0x7fdc10d79b50 .param/l "c1" 0 5 46, +C4<11111111111111111111111111111111>;
P_0x7fdc10d79b90 .param/l "c2" 0 5 46, +C4<00000000000000000000000000000100>;
P_0x7fdc10d79bd0 .param/l "c3" 0 5 46, +C4<11111111111111111111111111110101>;
P_0x7fdc10d79c10 .param/l "c4" 0 5 47, +C4<00000000000000000000000000101000>;
P_0x7fdc10d79c50 .param/l "c5" 0 5 47, +C4<00000000000000000000000000101000>;
P_0x7fdc10d79c90 .param/l "c6" 0 5 47, +C4<11111111111111111111111111110101>;
P_0x7fdc10d79cd0 .param/l "c7" 0 5 48, +C4<00000000000000000000000000000100>;
P_0x7fdc10d79d10 .param/l "c8" 0 5 48, +C4<11111111111111111111111111111111>;
v0x7fdc10d7a130_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d7a1d0_0 .net "inputPixels", 63 0, L_0x7fdc10d8dbf0;  1 drivers
v0x7fdc10d7a270_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d7a300_0 .var "subPixel", 7 0;
v0x7fdc10d7a390_0 .var "sum_", 7 0;
S_0x7fdc10d7a480 .scope module, "filter_b4" "FIR_B" 3 91, 5 39 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 64 "inputPixels"
    .port_info 3 /OUTPUT 8 "subPixel"
P_0x7fdc10d7a630 .param/l "c1" 0 5 46, +C4<11111111111111111111111111111111>;
P_0x7fdc10d7a670 .param/l "c2" 0 5 46, +C4<00000000000000000000000000000100>;
P_0x7fdc10d7a6b0 .param/l "c3" 0 5 46, +C4<11111111111111111111111111110101>;
P_0x7fdc10d7a6f0 .param/l "c4" 0 5 47, +C4<00000000000000000000000000101000>;
P_0x7fdc10d7a730 .param/l "c5" 0 5 47, +C4<00000000000000000000000000101000>;
P_0x7fdc10d7a770 .param/l "c6" 0 5 47, +C4<11111111111111111111111111110101>;
P_0x7fdc10d7a7b0 .param/l "c7" 0 5 48, +C4<00000000000000000000000000000100>;
P_0x7fdc10d7a7f0 .param/l "c8" 0 5 48, +C4<11111111111111111111111111111111>;
v0x7fdc10d7ac10_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d7acb0_0 .net "inputPixels", 63 0, L_0x7fdc10d8dc90;  1 drivers
v0x7fdc10d7ad50_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d7ade0_0 .var "subPixel", 7 0;
v0x7fdc10d7ae70_0 .var "sum_", 7 0;
S_0x7fdc10d7af60 .scope module, "filter_b5" "FIR_B" 3 92, 5 39 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 64 "inputPixels"
    .port_info 3 /OUTPUT 8 "subPixel"
P_0x7fdc10d7b110 .param/l "c1" 0 5 46, +C4<11111111111111111111111111111111>;
P_0x7fdc10d7b150 .param/l "c2" 0 5 46, +C4<00000000000000000000000000000100>;
P_0x7fdc10d7b190 .param/l "c3" 0 5 46, +C4<11111111111111111111111111110101>;
P_0x7fdc10d7b1d0 .param/l "c4" 0 5 47, +C4<00000000000000000000000000101000>;
P_0x7fdc10d7b210 .param/l "c5" 0 5 47, +C4<00000000000000000000000000101000>;
P_0x7fdc10d7b250 .param/l "c6" 0 5 47, +C4<11111111111111111111111111110101>;
P_0x7fdc10d7b290 .param/l "c7" 0 5 48, +C4<00000000000000000000000000000100>;
P_0x7fdc10d7b2d0 .param/l "c8" 0 5 48, +C4<11111111111111111111111111111111>;
v0x7fdc10d7b6f0_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d7b790_0 .net "inputPixels", 63 0, L_0x7fdc10d8dda0;  1 drivers
v0x7fdc10d7b830_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d7b8c0_0 .var "subPixel", 7 0;
v0x7fdc10d7b950_0 .var "sum_", 7 0;
S_0x7fdc10d7ba40 .scope module, "filter_b6" "FIR_B" 3 93, 5 39 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 64 "inputPixels"
    .port_info 3 /OUTPUT 8 "subPixel"
P_0x7fdc10d7bcf0 .param/l "c1" 0 5 46, +C4<11111111111111111111111111111111>;
P_0x7fdc10d7bd30 .param/l "c2" 0 5 46, +C4<00000000000000000000000000000100>;
P_0x7fdc10d7bd70 .param/l "c3" 0 5 46, +C4<11111111111111111111111111110101>;
P_0x7fdc10d7bdb0 .param/l "c4" 0 5 47, +C4<00000000000000000000000000101000>;
P_0x7fdc10d7bdf0 .param/l "c5" 0 5 47, +C4<00000000000000000000000000101000>;
P_0x7fdc10d7be30 .param/l "c6" 0 5 47, +C4<11111111111111111111111111110101>;
P_0x7fdc10d7be70 .param/l "c7" 0 5 48, +C4<00000000000000000000000000000100>;
P_0x7fdc10d7beb0 .param/l "c8" 0 5 48, +C4<11111111111111111111111111111111>;
v0x7fdc10d7c250_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d76710_0 .net "inputPixels", 63 0, L_0x7fdc10d8de40;  1 drivers
v0x7fdc10d7c4f0_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d76930_0 .var "subPixel", 7 0;
v0x7fdc10d7c780_0 .var "sum_", 7 0;
S_0x7fdc10d7c810 .scope module, "filter_b7" "FIR_B" 3 94, 5 39 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 64 "inputPixels"
    .port_info 3 /OUTPUT 8 "subPixel"
P_0x7fdc10d7c970 .param/l "c1" 0 5 46, +C4<11111111111111111111111111111111>;
P_0x7fdc10d7c9b0 .param/l "c2" 0 5 46, +C4<00000000000000000000000000000100>;
P_0x7fdc10d7c9f0 .param/l "c3" 0 5 46, +C4<11111111111111111111111111110101>;
P_0x7fdc10d7ca30 .param/l "c4" 0 5 47, +C4<00000000000000000000000000101000>;
P_0x7fdc10d7ca70 .param/l "c5" 0 5 47, +C4<00000000000000000000000000101000>;
P_0x7fdc10d7cab0 .param/l "c6" 0 5 47, +C4<11111111111111111111111111110101>;
P_0x7fdc10d7caf0 .param/l "c7" 0 5 48, +C4<00000000000000000000000000000100>;
P_0x7fdc10d7cb30 .param/l "c8" 0 5 48, +C4<11111111111111111111111111111111>;
v0x7fdc10d7cf30_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d7cfd0_0 .net "inputPixels", 63 0, L_0x7fdc10d8e0e0;  1 drivers
v0x7fdc10d7d070_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d7d100_0 .var "subPixel", 7 0;
v0x7fdc10d7d190_0 .var "sum_", 7 0;
S_0x7fdc10d7d280 .scope module, "filter_b8" "FIR_B" 3 95, 5 39 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 64 "inputPixels"
    .port_info 3 /OUTPUT 8 "subPixel"
P_0x7fdc10d7d430 .param/l "c1" 0 5 46, +C4<11111111111111111111111111111111>;
P_0x7fdc10d7d470 .param/l "c2" 0 5 46, +C4<00000000000000000000000000000100>;
P_0x7fdc10d7d4b0 .param/l "c3" 0 5 46, +C4<11111111111111111111111111110101>;
P_0x7fdc10d7d4f0 .param/l "c4" 0 5 47, +C4<00000000000000000000000000101000>;
P_0x7fdc10d7d530 .param/l "c5" 0 5 47, +C4<00000000000000000000000000101000>;
P_0x7fdc10d7d570 .param/l "c6" 0 5 47, +C4<11111111111111111111111111110101>;
P_0x7fdc10d7d5b0 .param/l "c7" 0 5 48, +C4<00000000000000000000000000000100>;
P_0x7fdc10d7d5f0 .param/l "c8" 0 5 48, +C4<11111111111111111111111111111111>;
v0x7fdc10d7da10_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d7dab0_0 .net "inputPixels", 63 0, L_0x7fdc10d8e180;  1 drivers
v0x7fdc10d7db50_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d7dbe0_0 .var "subPixel", 7 0;
v0x7fdc10d7dc70_0 .var "sum_", 7 0;
S_0x7fdc10d7dd60 .scope module, "filter_c1" "FIR_C" 3 104, 5 71 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 64 "inputPixels"
    .port_info 3 /OUTPUT 8 "subPixel"
P_0x7fdc10d7df10 .param/l "c1" 0 5 79, +C4<00000000000000000000000000000001>;
P_0x7fdc10d7df50 .param/l "c2" 0 5 79, +C4<11111111111111111111111111111011>;
P_0x7fdc10d7df90 .param/l "c3" 0 5 79, +C4<00000000000000000000000000010001>;
P_0x7fdc10d7dfd0 .param/l "c4" 0 5 80, +C4<00000000000000000000000000111010>;
P_0x7fdc10d7e010 .param/l "c5" 0 5 80, +C4<11111111111111111111111111110110>;
P_0x7fdc10d7e050 .param/l "c6" 0 5 80, +C4<00000000000000000000000000000100>;
P_0x7fdc10d7e090 .param/l "c7" 0 5 81, +C4<11111111111111111111111111111111>;
v0x7fdc10d7e450_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d7e4f0_0 .net "inputPixels", 63 0, L_0x7fdc10d8e380;  1 drivers
v0x7fdc10d7e590_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d7e620_0 .var "subPixel", 7 0;
v0x7fdc10d7e6b0_0 .var "sum_", 7 0;
S_0x7fdc10d7e7a0 .scope module, "filter_c2" "FIR_C" 3 105, 5 71 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 64 "inputPixels"
    .port_info 3 /OUTPUT 8 "subPixel"
P_0x7fdc10d7e950 .param/l "c1" 0 5 79, +C4<00000000000000000000000000000001>;
P_0x7fdc10d7e990 .param/l "c2" 0 5 79, +C4<11111111111111111111111111111011>;
P_0x7fdc10d7e9d0 .param/l "c3" 0 5 79, +C4<00000000000000000000000000010001>;
P_0x7fdc10d7ea10 .param/l "c4" 0 5 80, +C4<00000000000000000000000000111010>;
P_0x7fdc10d7ea50 .param/l "c5" 0 5 80, +C4<11111111111111111111111111110110>;
P_0x7fdc10d7ea90 .param/l "c6" 0 5 80, +C4<00000000000000000000000000000100>;
P_0x7fdc10d7ead0 .param/l "c7" 0 5 81, +C4<11111111111111111111111111111111>;
v0x7fdc10d7ee90_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d7ef30_0 .net "inputPixels", 63 0, L_0x7fdc10d8e4e0;  1 drivers
v0x7fdc10d7efd0_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d7f060_0 .var "subPixel", 7 0;
v0x7fdc10d7f0f0_0 .var "sum_", 7 0;
S_0x7fdc10d7f1e0 .scope module, "filter_c3" "FIR_C" 3 106, 5 71 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 64 "inputPixels"
    .port_info 3 /OUTPUT 8 "subPixel"
P_0x7fdc10d7f390 .param/l "c1" 0 5 79, +C4<00000000000000000000000000000001>;
P_0x7fdc10d7f3d0 .param/l "c2" 0 5 79, +C4<11111111111111111111111111111011>;
P_0x7fdc10d7f410 .param/l "c3" 0 5 79, +C4<00000000000000000000000000010001>;
P_0x7fdc10d7f450 .param/l "c4" 0 5 80, +C4<00000000000000000000000000111010>;
P_0x7fdc10d7f490 .param/l "c5" 0 5 80, +C4<11111111111111111111111111110110>;
P_0x7fdc10d7f4d0 .param/l "c6" 0 5 80, +C4<00000000000000000000000000000100>;
P_0x7fdc10d7f510 .param/l "c7" 0 5 81, +C4<11111111111111111111111111111111>;
v0x7fdc10d7f8d0_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d7f970_0 .net "inputPixels", 63 0, L_0x7fdc10d8e5a0;  1 drivers
v0x7fdc10d7fa10_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d7faa0_0 .var "subPixel", 7 0;
v0x7fdc10d7fb30_0 .var "sum_", 7 0;
S_0x7fdc10d7fc20 .scope module, "filter_c4" "FIR_C" 3 107, 5 71 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 64 "inputPixels"
    .port_info 3 /OUTPUT 8 "subPixel"
P_0x7fdc10d7fdd0 .param/l "c1" 0 5 79, +C4<00000000000000000000000000000001>;
P_0x7fdc10d7fe10 .param/l "c2" 0 5 79, +C4<11111111111111111111111111111011>;
P_0x7fdc10d7fe50 .param/l "c3" 0 5 79, +C4<00000000000000000000000000010001>;
P_0x7fdc10d7fe90 .param/l "c4" 0 5 80, +C4<00000000000000000000000000111010>;
P_0x7fdc10d7fed0 .param/l "c5" 0 5 80, +C4<11111111111111111111111111110110>;
P_0x7fdc10d7ff10 .param/l "c6" 0 5 80, +C4<00000000000000000000000000000100>;
P_0x7fdc10d7ff50 .param/l "c7" 0 5 81, +C4<11111111111111111111111111111111>;
v0x7fdc10d80310_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d803b0_0 .net "inputPixels", 63 0, L_0x7fdc10d8e440;  1 drivers
v0x7fdc10d80450_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d804e0_0 .var "subPixel", 7 0;
v0x7fdc10d80570_0 .var "sum_", 7 0;
S_0x7fdc10d80660 .scope module, "filter_c5" "FIR_C" 3 108, 5 71 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 64 "inputPixels"
    .port_info 3 /OUTPUT 8 "subPixel"
P_0x7fdc10d80810 .param/l "c1" 0 5 79, +C4<00000000000000000000000000000001>;
P_0x7fdc10d80850 .param/l "c2" 0 5 79, +C4<11111111111111111111111111111011>;
P_0x7fdc10d80890 .param/l "c3" 0 5 79, +C4<00000000000000000000000000010001>;
P_0x7fdc10d808d0 .param/l "c4" 0 5 80, +C4<00000000000000000000000000111010>;
P_0x7fdc10d80910 .param/l "c5" 0 5 80, +C4<11111111111111111111111111110110>;
P_0x7fdc10d80950 .param/l "c6" 0 5 80, +C4<00000000000000000000000000000100>;
P_0x7fdc10d80990 .param/l "c7" 0 5 81, +C4<11111111111111111111111111111111>;
v0x7fdc10d80d50_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d80df0_0 .net "inputPixels", 63 0, L_0x7fdc10d8e6f0;  1 drivers
v0x7fdc10d80e90_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d80f20_0 .var "subPixel", 7 0;
v0x7fdc10d80fb0_0 .var "sum_", 7 0;
S_0x7fdc10d810a0 .scope module, "filter_c6" "FIR_C" 3 109, 5 71 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 64 "inputPixels"
    .port_info 3 /OUTPUT 8 "subPixel"
P_0x7fdc10d81250 .param/l "c1" 0 5 79, +C4<00000000000000000000000000000001>;
P_0x7fdc10d81290 .param/l "c2" 0 5 79, +C4<11111111111111111111111111111011>;
P_0x7fdc10d812d0 .param/l "c3" 0 5 79, +C4<00000000000000000000000000010001>;
P_0x7fdc10d81310 .param/l "c4" 0 5 80, +C4<00000000000000000000000000111010>;
P_0x7fdc10d81350 .param/l "c5" 0 5 80, +C4<11111111111111111111111111110110>;
P_0x7fdc10d81390 .param/l "c6" 0 5 80, +C4<00000000000000000000000000000100>;
P_0x7fdc10d813d0 .param/l "c7" 0 5 81, +C4<11111111111111111111111111111111>;
v0x7fdc10d81790_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d81830_0 .net "inputPixels", 63 0, L_0x7fdc10d8e850;  1 drivers
v0x7fdc10d818d0_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d81960_0 .var "subPixel", 7 0;
v0x7fdc10d819f0_0 .var "sum_", 7 0;
S_0x7fdc10d81ae0 .scope module, "filter_c7" "FIR_C" 3 110, 5 71 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 64 "inputPixels"
    .port_info 3 /OUTPUT 8 "subPixel"
P_0x7fdc10d81c90 .param/l "c1" 0 5 79, +C4<00000000000000000000000000000001>;
P_0x7fdc10d81cd0 .param/l "c2" 0 5 79, +C4<11111111111111111111111111111011>;
P_0x7fdc10d81d10 .param/l "c3" 0 5 79, +C4<00000000000000000000000000010001>;
P_0x7fdc10d81d50 .param/l "c4" 0 5 80, +C4<00000000000000000000000000111010>;
P_0x7fdc10d81d90 .param/l "c5" 0 5 80, +C4<11111111111111111111111111110110>;
P_0x7fdc10d81dd0 .param/l "c6" 0 5 80, +C4<00000000000000000000000000000100>;
P_0x7fdc10d81e10 .param/l "c7" 0 5 81, +C4<11111111111111111111111111111111>;
v0x7fdc10d821d0_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d82270_0 .net "inputPixels", 63 0, L_0x7fdc10d8e640;  1 drivers
v0x7fdc10d82310_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d823a0_0 .var "subPixel", 7 0;
v0x7fdc10d82430_0 .var "sum_", 7 0;
S_0x7fdc10d82520 .scope module, "filter_c8" "FIR_C" 3 111, 5 71 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 64 "inputPixels"
    .port_info 3 /OUTPUT 8 "subPixel"
P_0x7fdc10d826d0 .param/l "c1" 0 5 79, +C4<00000000000000000000000000000001>;
P_0x7fdc10d82710 .param/l "c2" 0 5 79, +C4<11111111111111111111111111111011>;
P_0x7fdc10d82750 .param/l "c3" 0 5 79, +C4<00000000000000000000000000010001>;
P_0x7fdc10d82790 .param/l "c4" 0 5 80, +C4<00000000000000000000000000111010>;
P_0x7fdc10d827d0 .param/l "c5" 0 5 80, +C4<11111111111111111111111111110110>;
P_0x7fdc10d82810 .param/l "c6" 0 5 80, +C4<00000000000000000000000000000100>;
P_0x7fdc10d82850 .param/l "c7" 0 5 81, +C4<11111111111111111111111111111111>;
v0x7fdc10d82c10_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d82cb0_0 .net "inputPixels", 63 0, L_0x7fdc10d8e9e0;  1 drivers
v0x7fdc10d82d50_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d82de0_0 .var "subPixel", 7 0;
v0x7fdc10d82e70_0 .var "sum_", 7 0;
S_0x7fdc10d82f60 .scope module, "input_mux" "input_array_mux" 3 61, 6 3 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "s"
    .port_info 3 /OUTPUT 8 "so"
    .port_info 4 /INPUT 1800 "integer_array"
    .port_info 5 /INPUT 960 "a_half_array"
    .port_info 6 /INPUT 960 "b_half_array"
    .port_info 7 /INPUT 960 "c_half_array"
    .port_info 8 /INPUT 8 "sel"
    .port_info 9 /OUTPUT 120 "mux"
P_0x7fdc10d83110 .param/l "half_a_cols" 0 6 38, +C4<000000000000000000000000000000100000>;
P_0x7fdc10d83150 .param/l "half_b_cols" 0 6 39, +C4<00000000000000000000000000000000000000000000000000000000000101000>;
P_0x7fdc10d83190 .param/l "half_c_cols" 0 6 40, +C4<00000000000000000000000000000000000000000000000000000000000110000>;
P_0x7fdc10d831d0 .param/l "integer_cols" 0 6 37, +C4<00000000000000000000000000000011000>;
P_0x7fdc10d83210 .param/l "integer_rows" 0 6 36, +C4<000000000000000000000000000001111>;
P_0x7fdc10d83250 .param/l "num_pixel" 0 6 16, +C4<00000000000000000000000000001000>;
L_0x7fdc10d8b240 .functor BUFZ 1800, v0x7fdc10d8a1c0_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fdc10d8b3f0 .functor BUFZ 960, v0x7fdc10d86720_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fdc10d8bfe0 .functor BUFZ 960, v0x7fdc10d86f50_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fdc10d8c730 .functor BUFZ 960, v0x7fdc10d87630_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7fdc10d83910_0 .net *"_s101", 32 0, L_0x7fdc10d8cd50;  1 drivers
v0x7fdc10d839a0_0 .net *"_s32", 1799 0, L_0x7fdc10d8b240;  1 drivers
v0x7fdc10d83a30_0 .net *"_s51", 959 0, L_0x7fdc10d8b3f0;  1 drivers
v0x7fdc10d83ac0_0 .net *"_s70", 959 0, L_0x7fdc10d8bfe0;  1 drivers
v0x7fdc10d83b50_0 .net *"_s89", 959 0, L_0x7fdc10d8c730;  1 drivers
v0x7fdc10d83c20_0 .net *"_s90", 32 0, L_0x7fdc10d8ca80;  1 drivers
L_0x10b151098 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdc10d83cc0_0 .net *"_s93", 24 0, L_0x10b151098;  1 drivers
L_0x10b1510e0 .functor BUFT 1, C4<111111111111111111111111111110100>, C4<0>, C4<0>, C4<0>;
v0x7fdc10d83d70_0 .net/2u *"_s94", 32 0, L_0x10b1510e0;  1 drivers
v0x7fdc10d83e20_0 .net *"_s96", 32 0, L_0x7fdc10d8ce90;  1 drivers
L_0x10b151128 .functor BUFT 1, C4<000000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7fdc10d83f30_0 .net/2u *"_s98", 32 0, L_0x10b151128;  1 drivers
v0x7fdc10d83fe0_0 .net "a_half_array", 959 0, v0x7fdc10d86720_0;  alias, 1 drivers
v0x7fdc10d84090_0 .net "b_half_array", 959 0, v0x7fdc10d86f50_0;  alias, 1 drivers
v0x7fdc10d84140_0 .net "c_half_array", 959 0, v0x7fdc10d87630_0;  alias, 1 drivers
v0x7fdc10d841f0_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d84280 .array "in_buffer", 14 0;
v0x7fdc10d84280_0 .net v0x7fdc10d84280 0, 119 0, L_0x7fdc10d8b350; 1 drivers
v0x7fdc10d84280_1 .net v0x7fdc10d84280 1, 119 0, L_0x7fdc10d8b2b0; 1 drivers
v0x7fdc10d84280_2 .net v0x7fdc10d84280 2, 119 0, L_0x7fdc10d8b1a0; 1 drivers
v0x7fdc10d84280_3 .net v0x7fdc10d84280 3, 119 0, L_0x7fdc10d8b100; 1 drivers
v0x7fdc10d84280_4 .net v0x7fdc10d84280 4, 119 0, L_0x7fdc10d8b000; 1 drivers
v0x7fdc10d84280_5 .net v0x7fdc10d84280 5, 119 0, L_0x7fdc10d8af60; 1 drivers
v0x7fdc10d84280_6 .net v0x7fdc10d84280 6, 119 0, L_0x7fdc10d8aec0; 1 drivers
v0x7fdc10d84280_7 .net v0x7fdc10d84280 7, 119 0, L_0x7fdc10d8ad20; 1 drivers
v0x7fdc10d84280_8 .net v0x7fdc10d84280 8, 119 0, L_0x7fdc10d8ac60; 1 drivers
v0x7fdc10d84280_9 .net v0x7fdc10d84280 9, 119 0, L_0x7fdc10d8abc0; 1 drivers
v0x7fdc10d84280_10 .net v0x7fdc10d84280 10, 119 0, L_0x7fdc10d8ab20; 1 drivers
v0x7fdc10d84280_11 .net v0x7fdc10d84280 11, 119 0, L_0x7fdc10d8a9e0; 1 drivers
v0x7fdc10d84280_12 .net v0x7fdc10d84280 12, 119 0, L_0x7fdc10d8a940; 1 drivers
v0x7fdc10d84280_13 .net v0x7fdc10d84280 13, 119 0, L_0x7fdc10d8a860; 1 drivers
v0x7fdc10d84280_14 .net v0x7fdc10d84280 14, 119 0, L_0x7fdc10d8a7c0; 1 drivers
v0x7fdc10d84490 .array "in_half_A_buffer", 8 0;
v0x7fdc10d84490_0 .net v0x7fdc10d84490 0, 119 0, L_0x7fdc10d8bb70; 1 drivers
v0x7fdc10d84490_1 .net v0x7fdc10d84490 1, 119 0, L_0x7fdc10d8b8e0; 1 drivers
v0x7fdc10d84490_2 .net v0x7fdc10d84490 2, 119 0, L_0x7fdc10d8ba20; 1 drivers
v0x7fdc10d84490_3 .net v0x7fdc10d84490 3, 119 0, L_0x7fdc10d8b980; 1 drivers
v0x7fdc10d84490_4 .net v0x7fdc10d84490 4, 119 0, L_0x7fdc10d8b840; 1 drivers
v0x7fdc10d84490_5 .net v0x7fdc10d84490 5, 119 0, L_0x7fdc10d8b7a0; 1 drivers
v0x7fdc10d84490_6 .net v0x7fdc10d84490 6, 119 0, L_0x7fdc10d8b670; 1 drivers
v0x7fdc10d84490_7 .net v0x7fdc10d84490 7, 119 0, L_0x7fdc10d8adc0; 1 drivers
o0x10b122008 .functor BUFZ 120, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fdc10d84490_8 .net v0x7fdc10d84490 8, 119 0, o0x10b122008; 0 drivers
v0x7fdc10d84610 .array "in_half_B_buffer", 8 0;
v0x7fdc10d84610_0 .net v0x7fdc10d84610 0, 119 0, L_0x7fdc10d8c060; 1 drivers
v0x7fdc10d84610_1 .net v0x7fdc10d84610 1, 119 0, L_0x7fdc10d8c2d0; 1 drivers
v0x7fdc10d84610_2 .net v0x7fdc10d84610 2, 119 0, L_0x7fdc10d8be70; 1 drivers
v0x7fdc10d84610_3 .net v0x7fdc10d84610 3, 119 0, L_0x7fdc10d8c140; 1 drivers
v0x7fdc10d84610_4 .net v0x7fdc10d84610 4, 119 0, L_0x7fdc10d8bd10; 1 drivers
v0x7fdc10d84610_5 .net v0x7fdc10d84610 5, 119 0, L_0x7fdc10d8bf40; 1 drivers
v0x7fdc10d84610_6 .net v0x7fdc10d84610 6, 119 0, L_0x7fdc10d8bdd0; 1 drivers
v0x7fdc10d84610_7 .net v0x7fdc10d84610 7, 119 0, L_0x7fdc10d8bac0; 1 drivers
o0x10b1221b8 .functor BUFZ 120, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fdc10d84610_8 .net v0x7fdc10d84610 8, 119 0, o0x10b1221b8; 0 drivers
v0x7fdc10d84850 .array "in_half_C_buffer", 8 0;
v0x7fdc10d84850_0 .net v0x7fdc10d84850 0, 119 0, L_0x7fdc10d8cbb0; 1 drivers
v0x7fdc10d84850_1 .net v0x7fdc10d84850 1, 119 0, L_0x7fdc10d8c8c0; 1 drivers
v0x7fdc10d84850_2 .net v0x7fdc10d84850 2, 119 0, L_0x7fdc10d8c9e0; 1 drivers
v0x7fdc10d84850_3 .net v0x7fdc10d84850 3, 119 0, L_0x7fdc10d8c690; 1 drivers
v0x7fdc10d84850_4 .net v0x7fdc10d84850 4, 119 0, L_0x7fdc10d8c7a0; 1 drivers
v0x7fdc10d84850_5 .net v0x7fdc10d84850 5, 119 0, L_0x7fdc10d8c470; 1 drivers
v0x7fdc10d84850_6 .net v0x7fdc10d84850 6, 119 0, L_0x7fdc10d8c5f0; 1 drivers
v0x7fdc10d84850_7 .net v0x7fdc10d84850 7, 119 0, L_0x7fdc10d8c1e0; 1 drivers
o0x10b122368 .functor BUFZ 120, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fdc10d84850_8 .net v0x7fdc10d84850 8, 119 0, o0x10b122368; 0 drivers
v0x7fdc10d849d0_0 .net "integer_array", 1799 0, v0x7fdc10d8a1c0_0;  alias, 1 drivers
v0x7fdc10d84a80_0 .var "mux", 119 0;
v0x7fdc10d84b30_0 .net "reset", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
v0x7fdc10d84bc0_0 .net "s", 7 0, v0x7fdc10d851d0_0;  alias, 1 drivers
v0x7fdc10d84c70_0 .net "sel", 7 0, v0x7fdc10d851d0_0;  alias, 1 drivers
v0x7fdc10d84d30_0 .var "so", 7 0;
v0x7fdc10d84ec0_0 .net "val", 7 0, L_0x7fdc10d8d080;  1 drivers
L_0x7fdc10d8a7c0 .part L_0x7fdc10d8b240, 1680, 120;
L_0x7fdc10d8a860 .part L_0x7fdc10d8b240, 1560, 120;
L_0x7fdc10d8a940 .part L_0x7fdc10d8b240, 1440, 120;
L_0x7fdc10d8a9e0 .part L_0x7fdc10d8b240, 1320, 120;
L_0x7fdc10d8ab20 .part L_0x7fdc10d8b240, 1200, 120;
L_0x7fdc10d8abc0 .part L_0x7fdc10d8b240, 1080, 120;
L_0x7fdc10d8ac60 .part L_0x7fdc10d8b240, 960, 120;
L_0x7fdc10d8ad20 .part L_0x7fdc10d8b240, 840, 120;
L_0x7fdc10d8aec0 .part L_0x7fdc10d8b240, 720, 120;
L_0x7fdc10d8af60 .part L_0x7fdc10d8b240, 600, 120;
L_0x7fdc10d8b000 .part L_0x7fdc10d8b240, 480, 120;
L_0x7fdc10d8b100 .part L_0x7fdc10d8b240, 360, 120;
L_0x7fdc10d8b1a0 .part L_0x7fdc10d8b240, 240, 120;
L_0x7fdc10d8b2b0 .part L_0x7fdc10d8b240, 120, 120;
L_0x7fdc10d8b350 .part L_0x7fdc10d8b240, 0, 120;
L_0x7fdc10d8adc0 .part L_0x7fdc10d8b3f0, 840, 120;
L_0x7fdc10d8b670 .part L_0x7fdc10d8b3f0, 720, 120;
L_0x7fdc10d8b7a0 .part L_0x7fdc10d8b3f0, 600, 120;
L_0x7fdc10d8b840 .part L_0x7fdc10d8b3f0, 480, 120;
L_0x7fdc10d8b980 .part L_0x7fdc10d8b3f0, 360, 120;
L_0x7fdc10d8ba20 .part L_0x7fdc10d8b3f0, 240, 120;
L_0x7fdc10d8b8e0 .part L_0x7fdc10d8b3f0, 120, 120;
L_0x7fdc10d8bb70 .part L_0x7fdc10d8b3f0, 0, 120;
L_0x7fdc10d8bac0 .part L_0x7fdc10d8bfe0, 840, 120;
L_0x7fdc10d8bdd0 .part L_0x7fdc10d8bfe0, 720, 120;
L_0x7fdc10d8bf40 .part L_0x7fdc10d8bfe0, 600, 120;
L_0x7fdc10d8bd10 .part L_0x7fdc10d8bfe0, 480, 120;
L_0x7fdc10d8c140 .part L_0x7fdc10d8bfe0, 360, 120;
L_0x7fdc10d8be70 .part L_0x7fdc10d8bfe0, 240, 120;
L_0x7fdc10d8c2d0 .part L_0x7fdc10d8bfe0, 120, 120;
L_0x7fdc10d8c060 .part L_0x7fdc10d8bfe0, 0, 120;
L_0x7fdc10d8c1e0 .part L_0x7fdc10d8c730, 840, 120;
L_0x7fdc10d8c5f0 .part L_0x7fdc10d8c730, 720, 120;
L_0x7fdc10d8c470 .part L_0x7fdc10d8c730, 600, 120;
L_0x7fdc10d8c7a0 .part L_0x7fdc10d8c730, 480, 120;
L_0x7fdc10d8c690 .part L_0x7fdc10d8c730, 360, 120;
L_0x7fdc10d8c9e0 .part L_0x7fdc10d8c730, 240, 120;
L_0x7fdc10d8c8c0 .part L_0x7fdc10d8c730, 120, 120;
L_0x7fdc10d8cbb0 .part L_0x7fdc10d8c730, 0, 120;
L_0x7fdc10d8ca80 .concat [ 8 25 0 0], v0x7fdc10d851d0_0, L_0x10b151098;
L_0x7fdc10d8ce90 .arith/sum 33, L_0x7fdc10d8ca80, L_0x10b1510e0;
L_0x7fdc10d8cd50 .arith/mult 33, L_0x7fdc10d8ce90, L_0x10b151128;
L_0x7fdc10d8d080 .part L_0x7fdc10d8cd50, 0, 8;
S_0x7fdc10d837b0 .scope begin, "MUX" "MUX" 6 56, 6 56 0, S_0x7fdc10d82f60;
 .timescale 0 0;
S_0x7fdc10d84fe0 .scope module, "pc" "counter" 3 57, 4 29 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /OUTPUT 8 "cnt"
v0x7fdc10d85140_0 .net "clk", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d851d0_0 .var "cnt", 7 0;
v0x7fdc10d852b0_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
S_0x7fdc10d85380 .scope module, "select" "register" 3 58, 4 7 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "load_L"
    .port_info 3 /INPUT 8 "in"
    .port_info 4 /OUTPUT 8 "out"
P_0x7fdc10d85530 .param/l "WIDTH" 0 4 14, +C4<00000000000000000000000000001000>;
v0x7fdc10d856b0_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d85750_0 .net "in", 7 0, v0x7fdc10d851d0_0;  alias, 1 drivers
L_0x10b151008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdc10d857f0_0 .net "load_L", 0 0, L_0x10b151008;  1 drivers
v0x7fdc10d858a0_0 .var "out", 7 0;
v0x7fdc10d85940_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
E_0x7fdc10d85660/0 .event negedge, v0x7fdc10d70cf0_0;
E_0x7fdc10d85660/1 .event posedge, v0x7fdc10d24090_0;
E_0x7fdc10d85660 .event/or E_0x7fdc10d85660/0, E_0x7fdc10d85660/1;
S_0x7fdc10d85a90 .scope module, "select2" "register" 3 59, 4 7 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "load_L"
    .port_info 3 /INPUT 8 "in"
    .port_info 4 /OUTPUT 8 "out"
P_0x7fdc10d85c40 .param/l "WIDTH" 0 4 14, +C4<00000000000000000000000000001000>;
v0x7fdc10d85d40_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d85de0_0 .net "in", 7 0, v0x7fdc10d858a0_0;  alias, 1 drivers
L_0x10b151050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdc10d85f00_0 .net "load_L", 0 0, L_0x10b151050;  1 drivers
v0x7fdc10d85fb0_0 .var "out", 7 0;
v0x7fdc10d86040_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
S_0x7fdc10d86170 .scope module, "sr_A" "shift_reg" 3 118, 4 46 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "load_L"
    .port_info 3 /INPUT 64 "in"
    .port_info 4 /OUTPUT 960 "out"
v0x7fdc10d863a0_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d86430_0 .var/i "i", 31 0;
v0x7fdc10d864d0_0 .net "in", 63 0, L_0x7fdc10d8d7f0;  alias, 1 drivers
v0x7fdc10d865a0_0 .var/i "j", 31 0;
v0x7fdc10d86640_0 .net "load_L", 0 0, L_0x7fdc10d8efa0;  alias, 1 drivers
v0x7fdc10d86720_0 .var "out", 959 0;
v0x7fdc10d867c0 .array "regi", 0 14, 63 0;
v0x7fdc10d86850 .array "regi_t", 0 7, 119 0;
v0x7fdc10d868f0_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
S_0x7fdc10d86a80 .scope module, "sr_B" "shift_reg" 3 119, 4 46 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "load_L"
    .port_info 3 /INPUT 64 "in"
    .port_info 4 /OUTPUT 960 "out"
v0x7fdc10d86e30_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d7c2f0_0 .var/i "i", 31 0;
v0x7fdc10d7c380_0 .net "in", 63 0, L_0x7fdc10d8e220;  alias, 1 drivers
v0x7fdc10d7c410_0 .var/i "j", 31 0;
v0x7fdc10d86ec0_0 .net "load_L", 0 0, L_0x7fdc10d8efa0;  alias, 1 drivers
v0x7fdc10d86f50_0 .var "out", 959 0;
v0x7fdc10d86fe0 .array "regi", 0 14, 63 0;
v0x7fdc10d87070 .array "regi_t", 0 7, 119 0;
v0x7fdc10d87100_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
S_0x7fdc10d7c5e0 .scope module, "sr_C" "shift_reg" 3 120, 4 46 0, S_0x7fdc10d33730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "load_L"
    .port_info 3 /INPUT 64 "in"
    .port_info 4 /OUTPUT 960 "out"
v0x7fdc10d872e0_0 .net "clock", 0 0, v0x7fdc10d89c40_0;  alias, 1 drivers
v0x7fdc10d87370_0 .var/i "i", 31 0;
v0x7fdc10d87400_0 .net "in", 63 0, L_0x7fdc10d8e790;  alias, 1 drivers
v0x7fdc10d87490_0 .var/i "j", 31 0;
v0x7fdc10d87520_0 .net "load_L", 0 0, L_0x7fdc10d8efa0;  alias, 1 drivers
v0x7fdc10d87630_0 .var "out", 959 0;
v0x7fdc10d876c0 .array "regi", 0 14, 63 0;
v0x7fdc10d87750 .array "regi_t", 0 7, 119 0;
v0x7fdc10d877e0_0 .net "reset_L", 0 0, v0x7fdc10d8a3f0_0;  alias, 1 drivers
    .scope S_0x7fdc10d84fe0;
T_0 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d852b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d851d0_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fdc10d851d0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fdc10d851d0_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fdc10d85380;
T_1 ;
    %wait E_0x7fdc10d85660;
    %load/vec4 v0x7fdc10d85940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fdc10d858a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fdc10d857f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fdc10d85750_0;
    %assign/vec4 v0x7fdc10d858a0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fdc10d85a90;
T_2 ;
    %wait E_0x7fdc10d85660;
    %load/vec4 v0x7fdc10d86040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fdc10d85fb0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fdc10d85f00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fdc10d85de0_0;
    %assign/vec4 v0x7fdc10d85fb0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fdc10d82f60;
T_3 ;
    %wait E_0x7fdc10d728f0;
    %fork t_1, S_0x7fdc10d837b0;
    %jmp t_0;
    .scope S_0x7fdc10d837b0;
t_1 ;
    %load/vec4 v0x7fdc10d84bc0_0;
    %store/vec4 v0x7fdc10d84d30_0, 0, 8;
    %load/vec4 v0x7fdc10d84c70_0;
    %pad/u 33;
    %cmpi/u 15, 0, 33;
    %jmp/0xz  T_3.0, 5;
    %ix/getv 4, v0x7fdc10d84c70_0;
    %load/vec4a v0x7fdc10d84280, 4;
    %assign/vec4 v0x7fdc10d84a80_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fdc10d84c70_0;
    %pad/u 35;
    %cmpi/u 24, 0, 35;
    %jmp/0xz  T_3.2, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d84280, 4;
    %load/vec4 v0x7fdc10d84ec0_0;
    %part/u 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdc10d84a80_0, 4, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d84280, 4;
    %load/vec4 v0x7fdc10d84ec0_0;
    %part/u 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdc10d84a80_0, 4, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d84280, 4;
    %load/vec4 v0x7fdc10d84ec0_0;
    %part/u 8;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdc10d84a80_0, 4, 5;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d84280, 4;
    %load/vec4 v0x7fdc10d84ec0_0;
    %part/u 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdc10d84a80_0, 4, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d84280, 4;
    %load/vec4 v0x7fdc10d84ec0_0;
    %part/u 8;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdc10d84a80_0, 4, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d84280, 4;
    %load/vec4 v0x7fdc10d84ec0_0;
    %part/u 8;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdc10d84a80_0, 4, 5;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d84280, 4;
    %load/vec4 v0x7fdc10d84ec0_0;
    %part/u 8;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdc10d84a80_0, 4, 5;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d84280, 4;
    %load/vec4 v0x7fdc10d84ec0_0;
    %part/u 8;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdc10d84a80_0, 4, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d84280, 4;
    %load/vec4 v0x7fdc10d84ec0_0;
    %part/u 8;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdc10d84a80_0, 4, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d84280, 4;
    %load/vec4 v0x7fdc10d84ec0_0;
    %part/u 8;
    %ix/load 4, 72, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdc10d84a80_0, 4, 5;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d84280, 4;
    %load/vec4 v0x7fdc10d84ec0_0;
    %part/u 8;
    %ix/load 4, 80, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdc10d84a80_0, 4, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d84280, 4;
    %load/vec4 v0x7fdc10d84ec0_0;
    %part/u 8;
    %ix/load 4, 88, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdc10d84a80_0, 4, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d84280, 4;
    %load/vec4 v0x7fdc10d84ec0_0;
    %part/u 8;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdc10d84a80_0, 4, 5;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d84280, 4;
    %load/vec4 v0x7fdc10d84ec0_0;
    %part/u 8;
    %ix/load 4, 104, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdc10d84a80_0, 4, 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d84280, 4;
    %load/vec4 v0x7fdc10d84ec0_0;
    %part/u 8;
    %ix/load 4, 112, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fdc10d84a80_0, 4, 5;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fdc10d84c70_0;
    %pad/u 36;
    %cmpi/u 32, 0, 36;
    %jmp/0xz  T_3.4, 5;
    %load/vec4 v0x7fdc10d84c70_0;
    %pad/u 36;
    %subi 24, 0, 36;
    %ix/vec4 4;
    %load/vec4a v0x7fdc10d84490, 4;
    %assign/vec4 v0x7fdc10d84a80_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fdc10d84c70_0;
    %pad/u 65;
    %cmpi/u 40, 0, 65;
    %jmp/0xz  T_3.6, 5;
    %load/vec4 v0x7fdc10d84c70_0;
    %pad/u 37;
    %subi 32, 0, 37;
    %ix/vec4 4;
    %load/vec4a v0x7fdc10d84610, 4;
    %assign/vec4 v0x7fdc10d84a80_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7fdc10d84c70_0;
    %pad/u 65;
    %cmpi/u 48, 0, 65;
    %jmp/0xz  T_3.8, 5;
    %load/vec4 v0x7fdc10d84c70_0;
    %pad/u 66;
    %subi 40, 0, 66;
    %ix/vec4 4;
    %load/vec4a v0x7fdc10d84850, 4;
    %assign/vec4 v0x7fdc10d84a80_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 120;
    %assign/vec4 v0x7fdc10d84a80_0, 0;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %end;
    .scope S_0x7fdc10d82f60;
t_0 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fdc10d721e0;
T_4 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d72a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d72c40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d72b90_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fdc10d729d0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %load/vec4 v0x7fdc10d729d0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d729d0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 4294967286, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d729d0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 58, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d729d0_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 17, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d729d0_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4294967291, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d729d0_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 1, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d72cf0_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d72cf0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d72c40_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fdc10d72cf0_0;
    %store/vec4 v0x7fdc10d72c40_0, 0, 8;
T_4.3 ;
    %load/vec4 v0x7fdc10d72b00_0;
    %store/vec4 v0x7fdc10d72b90_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fdc10d72e30;
T_5 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d73690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d738e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d73850_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fdc10d735f0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %load/vec4 v0x7fdc10d735f0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d735f0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 4294967286, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d735f0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 58, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d735f0_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 17, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d735f0_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4294967291, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d735f0_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 1, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d73970_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d73970_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d738e0_0, 0, 8;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fdc10d73970_0;
    %store/vec4 v0x7fdc10d738e0_0, 0, 8;
T_5.3 ;
    %load/vec4 v0x7fdc10d737a0_0;
    %store/vec4 v0x7fdc10d73850_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fdc10d73ab0;
T_6 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d74310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d74540_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d74430_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fdc10d74270_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %load/vec4 v0x7fdc10d74270_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d74270_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 4294967286, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d74270_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 58, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d74270_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 17, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d74270_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4294967291, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d74270_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 1, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d745d0_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d745d0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_6.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d74540_0, 0, 8;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fdc10d745d0_0;
    %store/vec4 v0x7fdc10d74540_0, 0, 8;
T_6.3 ;
    %load/vec4 v0x7fdc10d743a0_0;
    %store/vec4 v0x7fdc10d74430_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fdc10d746f0;
T_7 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d74f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d750e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d75050_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fdc10d74e90_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %load/vec4 v0x7fdc10d74e90_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d74e90_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 4294967286, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d74e90_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 58, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d74e90_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 17, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d74e90_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4294967291, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d74e90_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 1, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d75190_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d75190_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_7.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d750e0_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fdc10d75190_0;
    %store/vec4 v0x7fdc10d750e0_0, 0, 8;
T_7.3 ;
    %load/vec4 v0x7fdc10d74fc0_0;
    %store/vec4 v0x7fdc10d75050_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fdc10d752d0;
T_8 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d75b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d75dc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d75cb0_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fdc10d75a70_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %load/vec4 v0x7fdc10d75a70_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d75a70_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 4294967286, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d75a70_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 58, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d75a70_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 17, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d75a70_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4294967291, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d75a70_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 1, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d75e50_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d75e50_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_8.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d75dc0_0, 0, 8;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fdc10d75e50_0;
    %store/vec4 v0x7fdc10d75dc0_0, 0, 8;
T_8.3 ;
    %load/vec4 v0x7fdc10d75ba0_0;
    %store/vec4 v0x7fdc10d75cb0_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fdc10d75f50;
T_9 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d768a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d76b50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d76ac0_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fdc10d76810_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %load/vec4 v0x7fdc10d76810_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d76810_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 4294967286, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d76810_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 58, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d76810_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 17, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d76810_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4294967291, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d76810_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 1, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d76be0_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d76be0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_9.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d76b50_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fdc10d76be0_0;
    %store/vec4 v0x7fdc10d76b50_0, 0, 8;
T_9.3 ;
    %load/vec4 v0x7fdc10d76a30_0;
    %store/vec4 v0x7fdc10d76ac0_0, 0, 8;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fdc10d76c70;
T_10 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d77490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d77640_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d775b0_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fdc10d773f0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %load/vec4 v0x7fdc10d773f0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d773f0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 4294967286, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d773f0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 58, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d773f0_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 17, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d773f0_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4294967291, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d773f0_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 1, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d776f0_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d776f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_10.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d77640_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fdc10d776f0_0;
    %store/vec4 v0x7fdc10d77640_0, 0, 8;
T_10.3 ;
    %load/vec4 v0x7fdc10d77520_0;
    %store/vec4 v0x7fdc10d775b0_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fdc10d77830;
T_11 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d78070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d78220_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d78190_0, 0, 8;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fdc10d77fd0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %load/vec4 v0x7fdc10d77fd0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d77fd0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 4294967286, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d77fd0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 58, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d77fd0_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 17, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d77fd0_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4294967291, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d77fd0_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 1, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d782d0_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d782d0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_11.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d78220_0, 0, 8;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7fdc10d782d0_0;
    %store/vec4 v0x7fdc10d78220_0, 0, 8;
T_11.3 ;
    %load/vec4 v0x7fdc10d78100_0;
    %store/vec4 v0x7fdc10d78190_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fdc10d78410;
T_12 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d78cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d78d40_0, 0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fdc10d78c10_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %load/vec4 v0x7fdc10d78c10_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d78c10_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 4294967285, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d78c10_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 40, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d78c10_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 40, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d78c10_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4294967285, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d78c10_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d78c10_0;
    %parti/s 8, 56, 7;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d78dd0_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d78dd0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_12.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d78d40_0, 0, 8;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7fdc10d78dd0_0;
    %store/vec4 v0x7fdc10d78d40_0, 0, 8;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fdc10d78ec0;
T_13 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d79790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d79820_0, 0, 8;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fdc10d796f0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %load/vec4 v0x7fdc10d796f0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d796f0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 4294967285, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d796f0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 40, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d796f0_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 40, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d796f0_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4294967285, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d796f0_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d796f0_0;
    %parti/s 8, 56, 7;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d798b0_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d798b0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_13.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d79820_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7fdc10d798b0_0;
    %store/vec4 v0x7fdc10d79820_0, 0, 8;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fdc10d799a0;
T_14 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d7a270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d7a300_0, 0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fdc10d7a1d0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %load/vec4 v0x7fdc10d7a1d0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7a1d0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 4294967285, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7a1d0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 40, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7a1d0_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 40, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7a1d0_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4294967285, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7a1d0_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7a1d0_0;
    %parti/s 8, 56, 7;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d7a390_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d7a390_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_14.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d7a300_0, 0, 8;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7fdc10d7a390_0;
    %store/vec4 v0x7fdc10d7a300_0, 0, 8;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fdc10d7a480;
T_15 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d7ad50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d7ade0_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fdc10d7acb0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %load/vec4 v0x7fdc10d7acb0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7acb0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 4294967285, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7acb0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 40, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7acb0_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 40, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7acb0_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4294967285, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7acb0_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7acb0_0;
    %parti/s 8, 56, 7;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d7ae70_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d7ae70_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_15.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d7ade0_0, 0, 8;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7fdc10d7ae70_0;
    %store/vec4 v0x7fdc10d7ade0_0, 0, 8;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fdc10d7af60;
T_16 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d7b830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d7b8c0_0, 0, 8;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fdc10d7b790_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %load/vec4 v0x7fdc10d7b790_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7b790_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 4294967285, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7b790_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 40, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7b790_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 40, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7b790_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4294967285, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7b790_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7b790_0;
    %parti/s 8, 56, 7;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d7b950_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d7b950_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_16.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d7b8c0_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7fdc10d7b950_0;
    %store/vec4 v0x7fdc10d7b8c0_0, 0, 8;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fdc10d7ba40;
T_17 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d7c4f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d76930_0, 0, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fdc10d76710_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %load/vec4 v0x7fdc10d76710_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d76710_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 4294967285, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d76710_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 40, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d76710_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 40, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d76710_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4294967285, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d76710_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d76710_0;
    %parti/s 8, 56, 7;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d7c780_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d7c780_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_17.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d76930_0, 0, 8;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x7fdc10d7c780_0;
    %store/vec4 v0x7fdc10d76930_0, 0, 8;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fdc10d7c810;
T_18 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d7d070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d7d100_0, 0, 8;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fdc10d7cfd0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %load/vec4 v0x7fdc10d7cfd0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7cfd0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 4294967285, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7cfd0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 40, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7cfd0_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 40, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7cfd0_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4294967285, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7cfd0_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7cfd0_0;
    %parti/s 8, 56, 7;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d7d190_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d7d190_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_18.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d7d100_0, 0, 8;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x7fdc10d7d190_0;
    %store/vec4 v0x7fdc10d7d100_0, 0, 8;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fdc10d7d280;
T_19 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d7db50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d7dbe0_0, 0, 8;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fdc10d7dab0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %load/vec4 v0x7fdc10d7dab0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7dab0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 4294967285, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7dab0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 40, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7dab0_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 40, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7dab0_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4294967285, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7dab0_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7dab0_0;
    %parti/s 8, 56, 7;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d7dc70_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d7dc70_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_19.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d7dbe0_0, 0, 8;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x7fdc10d7dc70_0;
    %store/vec4 v0x7fdc10d7dbe0_0, 0, 8;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fdc10d7dd60;
T_20 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d7e590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d7e620_0, 0, 8;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fdc10d7e4f0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 1, 0, 32;
    %load/vec4 v0x7fdc10d7e4f0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4294967291, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7e4f0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 17, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7e4f0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 58, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7e4f0_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 4294967286, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7e4f0_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7e4f0_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d7e6b0_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d7e6b0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_20.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d7e620_0, 0, 8;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x7fdc10d7e6b0_0;
    %store/vec4 v0x7fdc10d7e620_0, 0, 8;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fdc10d7e7a0;
T_21 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d7efd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d7f060_0, 0, 8;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7fdc10d7ef30_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 1, 0, 32;
    %load/vec4 v0x7fdc10d7ef30_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4294967291, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7ef30_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 17, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7ef30_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 58, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7ef30_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 4294967286, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7ef30_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7ef30_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d7f0f0_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d7f0f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_21.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d7f060_0, 0, 8;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x7fdc10d7f0f0_0;
    %store/vec4 v0x7fdc10d7f060_0, 0, 8;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fdc10d7f1e0;
T_22 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d7fa10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d7faa0_0, 0, 8;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fdc10d7f970_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 1, 0, 32;
    %load/vec4 v0x7fdc10d7f970_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4294967291, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7f970_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 17, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7f970_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 58, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7f970_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 4294967286, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7f970_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d7f970_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d7fb30_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d7fb30_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_22.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d7faa0_0, 0, 8;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x7fdc10d7fb30_0;
    %store/vec4 v0x7fdc10d7faa0_0, 0, 8;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fdc10d7fc20;
T_23 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d80450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d804e0_0, 0, 8;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7fdc10d803b0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 1, 0, 32;
    %load/vec4 v0x7fdc10d803b0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4294967291, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d803b0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 17, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d803b0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 58, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d803b0_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 4294967286, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d803b0_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d803b0_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d80570_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d80570_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_23.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d804e0_0, 0, 8;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x7fdc10d80570_0;
    %store/vec4 v0x7fdc10d804e0_0, 0, 8;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fdc10d80660;
T_24 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d80e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d80f20_0, 0, 8;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7fdc10d80df0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 1, 0, 32;
    %load/vec4 v0x7fdc10d80df0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4294967291, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d80df0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 17, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d80df0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 58, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d80df0_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 4294967286, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d80df0_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d80df0_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d80fb0_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d80fb0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_24.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d80f20_0, 0, 8;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x7fdc10d80fb0_0;
    %store/vec4 v0x7fdc10d80f20_0, 0, 8;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fdc10d810a0;
T_25 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d818d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d81960_0, 0, 8;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7fdc10d81830_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 1, 0, 32;
    %load/vec4 v0x7fdc10d81830_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4294967291, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d81830_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 17, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d81830_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 58, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d81830_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 4294967286, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d81830_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d81830_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d819f0_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d819f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_25.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d81960_0, 0, 8;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x7fdc10d819f0_0;
    %store/vec4 v0x7fdc10d81960_0, 0, 8;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fdc10d81ae0;
T_26 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d82310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d823a0_0, 0, 8;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7fdc10d82270_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 1, 0, 32;
    %load/vec4 v0x7fdc10d82270_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4294967291, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d82270_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 17, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d82270_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 58, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d82270_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 4294967286, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d82270_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d82270_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d82430_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d82430_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_26.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d823a0_0, 0, 8;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x7fdc10d82430_0;
    %store/vec4 v0x7fdc10d823a0_0, 0, 8;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fdc10d82520;
T_27 ;
    %wait E_0x7fdc10d728f0;
    %load/vec4 v0x7fdc10d82d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fdc10d82de0_0, 0, 8;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7fdc10d82cb0_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %muli 1, 0, 32;
    %load/vec4 v0x7fdc10d82cb0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %muli 4294967291, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d82cb0_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %muli 17, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d82cb0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %muli 58, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d82cb0_0;
    %parti/s 8, 32, 7;
    %pad/u 32;
    %muli 4294967286, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d82cb0_0;
    %parti/s 8, 40, 7;
    %pad/u 32;
    %muli 4, 0, 32;
    %add;
    %load/vec4 v0x7fdc10d82cb0_0;
    %parti/s 8, 48, 7;
    %pad/u 32;
    %muli 4294967295, 0, 32;
    %add;
    %pushi/vec4 64, 0, 32;
    %div;
    %pad/u 8;
    %store/vec4 v0x7fdc10d82e70_0, 0, 8;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0x7fdc10d82e70_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_27.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fdc10d82de0_0, 0, 8;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x7fdc10d82e70_0;
    %store/vec4 v0x7fdc10d82de0_0, 0, 8;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fdc10d86170;
T_28 ;
    %wait E_0x7fdc10d2e630;
    %load/vec4 v0x7fdc10d868f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d867c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d867c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d867c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d867c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d867c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d867c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d867c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d867c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d867c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d867c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d867c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d867c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d867c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d867c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d867c0, 4, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7fdc10d86640_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc10d86430_0, 0, 32;
T_28.4 ;
    %load/vec4 v0x7fdc10d86430_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_28.5, 5;
    %load/vec4 v0x7fdc10d86430_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fdc10d867c0, 4;
    %ix/getv/s 3, v0x7fdc10d86430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc10d867c0, 0, 4;
    %load/vec4 v0x7fdc10d86430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdc10d86430_0, 0, 32;
    %jmp T_28.4;
T_28.5 ;
    %load/vec4 v0x7fdc10d864d0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d867c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc10d86430_0, 0, 32;
T_28.6 ;
    %load/vec4 v0x7fdc10d86430_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_28.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc10d865a0_0, 0, 32;
T_28.8 ;
    %load/vec4 v0x7fdc10d865a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_28.9, 5;
    %ix/getv/s 4, v0x7fdc10d86430_0;
    %load/vec4a v0x7fdc10d867c0, 4;
    %load/vec4 v0x7fdc10d865a0_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/getv/s 4, v0x7fdc10d865a0_0;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdc10d86430_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x7fdc10d86850, 4, 5;
    %load/vec4 v0x7fdc10d865a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdc10d865a0_0, 0, 32;
    %jmp T_28.8;
T_28.9 ;
    %load/vec4 v0x7fdc10d86430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdc10d86430_0, 0, 32;
    %jmp T_28.6;
T_28.7 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d86850, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d86850, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d86850, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d86850, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d86850, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d86850, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d86850, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d86850, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdc10d86720_0, 0, 960;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fdc10d86a80;
T_29 ;
    %wait E_0x7fdc10d2e630;
    %load/vec4 v0x7fdc10d87100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d86fe0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d86fe0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d86fe0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d86fe0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d86fe0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d86fe0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d86fe0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d86fe0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d86fe0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d86fe0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d86fe0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d86fe0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d86fe0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d86fe0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d86fe0, 4, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7fdc10d86ec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc10d7c2f0_0, 0, 32;
T_29.4 ;
    %load/vec4 v0x7fdc10d7c2f0_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_29.5, 5;
    %load/vec4 v0x7fdc10d7c2f0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fdc10d86fe0, 4;
    %ix/getv/s 3, v0x7fdc10d7c2f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc10d86fe0, 0, 4;
    %load/vec4 v0x7fdc10d7c2f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdc10d7c2f0_0, 0, 32;
    %jmp T_29.4;
T_29.5 ;
    %load/vec4 v0x7fdc10d7c380_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d86fe0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc10d7c2f0_0, 0, 32;
T_29.6 ;
    %load/vec4 v0x7fdc10d7c2f0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_29.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc10d7c410_0, 0, 32;
T_29.8 ;
    %load/vec4 v0x7fdc10d7c410_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_29.9, 5;
    %ix/getv/s 4, v0x7fdc10d7c2f0_0;
    %load/vec4a v0x7fdc10d86fe0, 4;
    %load/vec4 v0x7fdc10d7c410_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/getv/s 4, v0x7fdc10d7c410_0;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdc10d7c2f0_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x7fdc10d87070, 4, 5;
    %load/vec4 v0x7fdc10d7c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdc10d7c410_0, 0, 32;
    %jmp T_29.8;
T_29.9 ;
    %load/vec4 v0x7fdc10d7c2f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdc10d7c2f0_0, 0, 32;
    %jmp T_29.6;
T_29.7 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d87070, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d87070, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d87070, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d87070, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d87070, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d87070, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d87070, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d87070, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdc10d86f50_0, 0, 960;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fdc10d7c5e0;
T_30 ;
    %wait E_0x7fdc10d2e630;
    %load/vec4 v0x7fdc10d877e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d876c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d876c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d876c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d876c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d876c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d876c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d876c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d876c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d876c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d876c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d876c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d876c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d876c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d876c0, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d876c0, 4, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7fdc10d87520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc10d87370_0, 0, 32;
T_30.4 ;
    %load/vec4 v0x7fdc10d87370_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_30.5, 5;
    %load/vec4 v0x7fdc10d87370_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fdc10d876c0, 4;
    %ix/getv/s 3, v0x7fdc10d87370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc10d876c0, 0, 4;
    %load/vec4 v0x7fdc10d87370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdc10d87370_0, 0, 32;
    %jmp T_30.4;
T_30.5 ;
    %load/vec4 v0x7fdc10d87400_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdc10d876c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc10d87370_0, 0, 32;
T_30.6 ;
    %load/vec4 v0x7fdc10d87370_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_30.7, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc10d87490_0, 0, 32;
T_30.8 ;
    %load/vec4 v0x7fdc10d87490_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_30.9, 5;
    %ix/getv/s 4, v0x7fdc10d87370_0;
    %load/vec4a v0x7fdc10d876c0, 4;
    %load/vec4 v0x7fdc10d87490_0;
    %muli 8, 0, 32;
    %part/s 8;
    %ix/getv/s 4, v0x7fdc10d87490_0;
    %flag_mov 8, 4;
    %load/vec4 v0x7fdc10d87370_0;
    %muli 8, 0, 32;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x7fdc10d87750, 4, 5;
    %load/vec4 v0x7fdc10d87490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdc10d87490_0, 0, 32;
    %jmp T_30.8;
T_30.9 ;
    %load/vec4 v0x7fdc10d87370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdc10d87370_0, 0, 32;
    %jmp T_30.6;
T_30.7 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d87750, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d87750, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d87750, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d87750, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d87750, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d87750, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d87750, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d87750, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdc10d87630_0, 0, 960;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fdc10d3c3f0;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc10d708a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc10d70a10_0, 0, 32;
    %end;
    .thread T_31;
    .scope S_0x7fdc10d3c3f0;
T_32 ;
    %wait E_0x7fdc10d2e630;
    %load/vec4 v0x7fdc10d70cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc10d708a0_0, 0, 32;
T_32.2 ;
    %load/vec4 v0x7fdc10d708a0_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_32.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x7fdc10d708a0_0;
    %store/vec4a v0x7fdc10d70c50, 4, 0;
    %load/vec4 v0x7fdc10d708a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdc10d708a0_0, 0, 32;
    %jmp T_32.2;
T_32.3 ;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdc10d70ba0_0, 0, 2560;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7fdc10d70ac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fdc10d708a0_0, 0, 32;
T_32.6 ;
    %load/vec4 v0x7fdc10d708a0_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_32.7, 5;
    %load/vec4 v0x7fdc10d708a0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fdc10d70c50, 4;
    %ix/getv/s 3, v0x7fdc10d708a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc10d70c50, 0, 4;
    %load/vec4 v0x7fdc10d708a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdc10d708a0_0, 0, 32;
    %jmp T_32.6;
T_32.7 ;
    %load/vec4 v0x7fdc10d70950_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc10d70c50, 0, 4;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdc10d70ba0_0, 0, 2560;
    %jmp T_32.5;
T_32.4 ;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d70c50, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdc10d70ba0_0, 0, 2560;
T_32.5 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fdc10d70f30;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc10d71200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc10d71350_0, 0, 32;
    %end;
    .thread T_33;
    .scope S_0x7fdc10d70f30;
T_34 ;
    %wait E_0x7fdc10d2e630;
    %load/vec4 v0x7fdc10d71610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc10d71200_0, 0, 32;
T_34.2 ;
    %load/vec4 v0x7fdc10d71200_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_34.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x7fdc10d71200_0;
    %store/vec4a v0x7fdc10d71570, 4, 0;
    %load/vec4 v0x7fdc10d71200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdc10d71200_0, 0, 32;
    %jmp T_34.2;
T_34.3 ;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdc10d714d0_0, 0, 2560;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x7fdc10d71400_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fdc10d71200_0, 0, 32;
T_34.6 ;
    %load/vec4 v0x7fdc10d71200_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_34.7, 5;
    %load/vec4 v0x7fdc10d71200_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fdc10d71570, 4;
    %ix/getv/s 3, v0x7fdc10d71200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc10d71570, 0, 4;
    %load/vec4 v0x7fdc10d71200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdc10d71200_0, 0, 32;
    %jmp T_34.6;
T_34.7 ;
    %load/vec4 v0x7fdc10d71290_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc10d71570, 0, 4;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdc10d714d0_0, 0, 2560;
    %jmp T_34.5;
T_34.4 ;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71570, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdc10d714d0_0, 0, 2560;
T_34.5 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7fdc10d71830;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc10d71b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc10d71cb0_0, 0, 32;
    %end;
    .thread T_35;
    .scope S_0x7fdc10d71830;
T_36 ;
    %wait E_0x7fdc10d2e630;
    %load/vec4 v0x7fdc10d71fa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc10d71b60_0, 0, 32;
T_36.2 ;
    %load/vec4 v0x7fdc10d71b60_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_36.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x7fdc10d71b60_0;
    %store/vec4a v0x7fdc10d71f00, 4, 0;
    %load/vec4 v0x7fdc10d71b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdc10d71b60_0, 0, 32;
    %jmp T_36.2;
T_36.3 ;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdc10d71e70_0, 0, 2560;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x7fdc10d71d60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fdc10d71b60_0, 0, 32;
T_36.6 ;
    %load/vec4 v0x7fdc10d71b60_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_36.7, 5;
    %load/vec4 v0x7fdc10d71b60_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7fdc10d71f00, 4;
    %ix/getv/s 3, v0x7fdc10d71b60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc10d71f00, 0, 4;
    %load/vec4 v0x7fdc10d71b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdc10d71b60_0, 0, 32;
    %jmp T_36.6;
T_36.7 ;
    %load/vec4 v0x7fdc10d71c00_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdc10d71f00, 0, 4;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdc10d71e70_0, 0, 2560;
    %jmp T_36.5;
T_36.4 ;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fdc10d71f00, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdc10d71e70_0, 0, 2560;
T_36.5 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7fdc10d313c0;
T_37 ;
    %vpi_call 2 44 "$monitor", "clk = %b; reset:%h cnt:%h loadOut:%h sel:%h ---\012 %h\012 %h\012A: \012 %h\012 %h\012 %h\012 %h\012 %h\012 %h\012 %h\012 %h\012 ------\012D: \012 %h\012 %h\012 %h\012 %h\012 %h\012 %h\012 %h\012 %h\012 ------\012E: \012 %h\012 %h\012 %h\012 %h\012 %h\012 %h\012 %h\012 %h\012 ------\012F: \012 %h\012 %h\012 %h\012 %h\012 %h\012 %h\012 %h\012 %h\012 ------\012G: \012 %h\012 %h\012 %h\012 %h\012 %h\012 %h\012 %h\012 %h\012 ------\012\012", v0x7fdc10d89c40_0, v0x7fdc10d8a3f0_0, v0x7fdc10d89cd0_0, v0x7fdc10d8a2e0_0, v0x7fdc10d8a480_0, v0x7fdc10d89da0_0, v0x7fdc10d89e70_0, &PV<v0x7fdc10d89a10_0, 0, 64>, &PV<v0x7fdc10d89a10_0, 64, 64>, &PV<v0x7fdc10d89a10_0, 128, 64>, &PV<v0x7fdc10d89a10_0, 192, 64>, &PV<v0x7fdc10d89a10_0, 256, 64>, &PV<v0x7fdc10d89a10_0, 320, 64>, &PV<v0x7fdc10d89a10_0, 384, 64>, &PV<v0x7fdc10d89a10_0, 448, 64>, &PV<v0x7fdc10d89a10_0, 512, 64>, &PV<v0x7fdc10d89a10_0, 576, 64>, &PV<v0x7fdc10d89a10_0, 640, 64>, &PV<v0x7fdc10d89a10_0, 704, 64>, &PV<v0x7fdc10d89a10_0, 768, 64>, &PV<v0x7fdc10d89a10_0, 832, 64>, &PV<v0x7fdc10d89a10_0, 896, 64>, &PV<v0x7fdc10d89a10_0, 960, 64>, &PV<v0x7fdc10d89a10_0, 1024, 64>, &PV<v0x7fdc10d89a10_0, 1088, 64>, &PV<v0x7fdc10d89a10_0, 1152, 64>, &PV<v0x7fdc10d89a10_0, 1216, 64>, &PV<v0x7fdc10d89a10_0, 1280, 64>, &PV<v0x7fdc10d89a10_0, 1344, 64>, &PV<v0x7fdc10d89a10_0, 1408, 64>, &PV<v0x7fdc10d89a10_0, 1472, 64>, &PV<v0x7fdc10d89a10_0, 1536, 64>, &PV<v0x7fdc10d89a10_0, 1600, 64>, &PV<v0x7fdc10d89a10_0, 1664, 64>, &PV<v0x7fdc10d89a10_0, 1728, 64>, &PV<v0x7fdc10d89a10_0, 1792, 64>, &PV<v0x7fdc10d89a10_0, 1856, 64>, &PV<v0x7fdc10d89a10_0, 1920, 64>, &PV<v0x7fdc10d89a10_0, 1984, 64>, &PV<v0x7fdc10d89a10_0, 2048, 64>, &PV<v0x7fdc10d89a10_0, 2112, 64>, &PV<v0x7fdc10d89a10_0, 2176, 64>, &PV<v0x7fdc10d89a10_0, 2240, 64>, &PV<v0x7fdc10d89a10_0, 2304, 64>, &PV<v0x7fdc10d89a10_0, 2368, 64>, &PV<v0x7fdc10d89a10_0, 2432, 64>, &PV<v0x7fdc10d89a10_0, 2496, 64> {0 0 0};
    %end;
    .thread T_37;
    .scope S_0x7fdc10d313c0;
T_38 ;
    %vpi_call 2 99 "$write", "Loading rom..." {0 0 0};
    %vpi_call 2 100 "$readmemh", "test_image_2.mem", v0x7fdc10d8a130 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc10d8a0a0_0, 0, 32;
T_38.0 ;
    %load/vec4 v0x7fdc10d8a0a0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_38.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdc10d8a250_0, 0, 32;
T_38.2 ;
    %load/vec4 v0x7fdc10d8a250_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_38.3, 5;
    %load/vec4 v0x7fdc10d8a250_0;
    %pad/s 36;
    %pad/s 40;
    %muli 15, 0, 40;
    %pad/s 41;
    %load/vec4 v0x7fdc10d8a0a0_0;
    %pad/s 41;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x7fdc10d8a130, 4;
    %load/vec4 v0x7fdc10d8a0a0_0;
    %muli 8, 0, 32;
    %load/vec4 v0x7fdc10d8a250_0;
    %muli 8, 0, 32;
    %muli 15, 0, 32;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x7fdc10d8a1c0_0, 4, 8;
    %load/vec4 v0x7fdc10d8a250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdc10d8a250_0, 0, 32;
    %jmp T_38.2;
T_38.3 ;
    %load/vec4 v0x7fdc10d8a0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdc10d8a0a0_0, 0, 32;
    %jmp T_38.0;
T_38.1 ;
    %vpi_call 2 107 "$display", "Done" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc10d89c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdc10d8a3f0_0, 0, 1;
    %delay 130, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdc10d8a3f0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x7fdc10d313c0;
T_39 ;
    %delay 120, 0;
    %load/vec4 v0x7fdc10d89c40_0;
    %nor/r;
    %store/vec4 v0x7fdc10d89c40_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fdc10d313c0;
T_40 ;
    %delay 13500, 0;
    %vpi_call 2 123 "$finish" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb.v";
    "./sub_pixel.v";
    "./library.v";
    "./fir.v";
    "./input_mux.v";
