/ {
	clocks {
		adrv9002_clkin: clock@0 {
			compatible = "fixed-clock";

			clock-frequency = <38400000>;
			clock-output-names = "adrv9002_ext_refclk";
			#clock-cells = <0>;
		};
	};
};

&fmc_spi {
	status = "okay";

	adc0_adrv9002: adrv9002-phy@0 {
		compatible = "adi,adrv9002";
		reg = <0>;

		interrupt-parent = <&gpio>;
		interrupts = <122 IRQ_TYPE_EDGE_RISING>;

		spi-max-frequency = <20000000>;
		/* Clocks */
		clocks = <&adrv9002_clkin 0>;
		clock-names = "adrv9002_ext_refclk";
		clock-output-names = "rx1_sampl_clk", "tx1_sampl_clk", "tdd1_intf_clk",
				"rx2_sampl_clk", "tx2_sampl_clk", "tdd2_intf_clk";
		#clock-cells = <1>;

		rx_pinctrl0: rx-pinctrl@0 {
			adi,increment-step-size = <1>;
			adi,decrement-step-size = <1>;
			adi,increment-pin = <2>;
			adi,decrement-pin = <1>;
		};

		rx_pinctrl1: rx-pinctrl@1 {
			adi,increment-step-size = <1>;
			adi,decrement-step-size = <1>;
			adi,increment-pin = <4>;
			adi,decrement-pin = <5>;
		};

		tx_pinctrl0: tx-pinctrl@0 {
			adi,step-size-mdB = <500>;
			adi,increment-pin = <6>;
			adi,decrement-pin = <7>;
		};

		tx_pinctrl1: tx-pinctrl@1 {
			adi,step-size-mdB = <500>;
			adi,increment-pin = <9>;
			adi,decrement-pin = <8>;
		};

		adi,channels {
			#address-cells = <1>;
			#size-cells = <0>;

			rx@0 {
				reg = <0>;
				adi,port = <0>;
				adi,pinctrl = <&rx_pinctrl0>;
			};

			rx@1 {
				reg = <1>;
				adi,port = <0>;
				adi,pinctrl = <&rx_pinctrl1>;
			};

			tx@0 {
				reg = <0>;
				adi,port = <1>;
				adi,pinctrl = <&tx_pinctrl0>;
			};

			tx@1 {
				reg = <1>;
				adi,port = <1>;
				adi,pinctrl = <&tx_pinctrl1>;
			};

		};
	};
};