#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 13 21:09:13 2020
# Process ID: 5832
# Current directory: W:/EGR_224/EGR_224/EGR_224_Lab5_Counter/counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5668 W:\EGR_224\EGR_224\EGR_224_Lab5_Counter\counter\counter.xpr
# Log file: W:/EGR_224/EGR_224/EGR_224_Lab5_Counter/counter/vivado.log
# Journal file: W:/EGR_224/EGR_224/EGR_224_Lab5_Counter/counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project W:/EGR_224/EGR_224/EGR_224_Lab5_Counter/counter/counter.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/garzamor/EGR224/EGR_224_Lab5_/counter' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'W:/../Xilinx/XUP_LIB'; using path 'C:/Xilinx/XUP_LIB' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 894.621 ; gain = 67.180
update_compile_order -fileset sources_1
open_bd_design {W:/EGR_224/EGR_224/EGR_224_Lab5_Counter/counter/counter.srcs/sources_1/bd/counter/counter.bd}
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_15
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_2
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_16
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_3
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_17
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_4
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_18
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_5
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_19
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_6
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_7
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_20
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_8
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_21
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_9
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_22
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_10
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_23
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_11
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_24
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_12
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_25
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_13
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_0
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_26
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_14
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_1
Successfully read diagram <counter> from BD file <W:/EGR_224/EGR_224/EGR_224_Lab5_Counter/counter/counter.srcs/sources_1/bd/counter/counter.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1528.703 ; gain = 32.594
open_bd_design {W:/EGR_224/EGR_224/EGR_224_Lab5_Counter/counter/counter.srcs/sources_1/bd/One_Digit/One_Digit.bd}
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_15
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_2
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_16
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_3
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_17
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_4
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_18
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_5
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_19
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_6
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_7
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_20
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_8
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_21
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_9
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_22
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_10
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_23
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_11
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_24
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_12
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_25
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_13
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_0
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_26
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_14
Adding cell -- xilinx.com:xup:xup_clk_divider:1.0 - xup_clk_divider_1
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding cell -- xilinx.com:xup:xup_and3:1.0 - xup_and3_0
Adding cell -- xilinx.com:xup:xup_and4:1.0 - xup_and4_0
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_1
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_2
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_3
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_4
Adding cell -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Adding cell -- xilinx.com:xup:xup_and2:1.0 - xup_and2_0
Adding cell -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_0
Adding cell -- xilinx.com:xup:xup_and3:1.0 - xup_and3_0
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_1
Adding cell -- xilinx.com:xup:xup_and2:1.0 - xup_and2_0
Adding cell -- xilinx.com:xup:xup_and4:1.0 - xup_and4_0
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_1
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_2
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_3
Adding cell -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Adding cell -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_0
Adding cell -- xilinx.com:xup:xup_and2:1.0 - xup_and2_0
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding cell -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Adding cell -- xilinx.com:xup:xup_and2:1.0 - xup_and2_0
Adding cell -- xilinx.com:xup:xup_and2:1.0 - xup_and2_1
Adding cell -- xilinx.com:xup:xup_and2:1.0 - xup_and2_2
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_2
Adding cell -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Adding cell -- xilinx.com:xup:xup_or2:1.0 - xup_or2_1
Adding cell -- xilinx.com:xup:xup_and3:1.0 - xup_and3_0
Adding cell -- xilinx.com:xup:xup_and3:1.0 - xup_and3_1
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_0
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_1
Adding cell -- xilinx.com:xup:xup_inv:1.0 - xup_inv_2
Adding cell -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Successfully read diagram <One_Digit> from BD file <W:/EGR_224/EGR_224/EGR_224_Lab5_Counter/counter/counter.srcs/sources_1/bd/One_Digit/One_Digit.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 21:38:12 2020...
