use lib "$ENV{MODEL_ROOT}/cfg/ace/lib";
use common::RunModes;
common::RunModes::init_library;
{
   %opts = (
      -simv_args => [
                     "+hqm_pcie_init_stim_config::skip_msix_cfg=0",
                     "+hqm_pcie_init_stim_config::skip_msi_cfg=0",
                     "+AW_CONTINUE_ON_ERROR",
                     "+iosf_tracker_filename=iosf_trk",
                     "-assert nopostproc",
                     "+vcs+lic+wait",
                    
                     #"+HQM_PRIM_CLK_LOW",
                     #"+HQM_PRIM_CLK_1_GHZ",

                     "+SLA_PCIE_CONFIG_PHASE_TIMEOUT=200000",
                     #"+SLA_MAX_RUN_CLOCK=8000000",
                     #"+SLA_USER_DATA_PHASE_TIMEOUT=8000000",
                     #"+SLA_CONFIG_PHASE_TIMEOUT=5000000",

                      "+SLA_MAX_RUN_CLOCK=1000000",
                      "+SLA_USER_DATA_PHASE_TIMEOUT=1000000",
                      "+SLA_CONFIG_PHASE_TIMEOUT=500000",

                     ###HQMV30_TEMP### "+SLA_MAX_RUN_CLOCK=500000",
                     ###HQMV30_TEMP### "+SLA_USER_DATA_PHASE_TIMEOUT=500000",
                     ###HQMV30_TEMP### "+SLA_CONFIG_PHASE_TIMEOUT=300000",

                     "+LSP_CONTINUE_ON_ERROR",
                     "+HQM_LSP_CQ_QID_CFG_CHECK_DIS",		     
                     "+HQM_EOT_RD_SEQ_ENABLE_CREDIT_CHECK",  ##First Try
 
                     #"+has_trfgen_watchdog_ena_in=0",

                     "+LDB_PP0_HCW_DELAY=96",
                     "+LDB_PP0_CQ_POLL=1",

                     "+LDB_PP1_HCW_DELAY=96",
                     "+LDB_PP1_CQ_POLL=1",

                     "+LDB_PP2_HCW_DELAY=96",
                     "+LDB_PP2_CQ_POLL=1", 

                     "+LDB_PP3_HCW_DELAY=96",
                     "+LDB_PP3_CQ_POLL=1", 
		     
		     
                     "+DIR_PP0_HCW_DELAY=96",
                     "+DIR_PP0_CQ_POLL=1",

                     "+DIR_PP1_HCW_DELAY=96",
                     "+DIR_PP1_CQ_POLL=1",
 
                     "+DIR_PP2_HCW_DELAY=96",
                     "+DIR_PP2_CQ_POLL=1",

                     "+DIR_PP3_HCW_DELAY=96",
                     "+DIR_PP3_CQ_POLL=1",
		     
                     "+HQM_TB_EOT_STATUS_FILE=aceroot/verif/tb/hqm/tests/hqm_system_eot.cft",
                    ],
      -test_in_model => 1,
      -enabled_post_process_modes => "hqm_test",
   );
   %runModes = (

      ##------------------------------------------------------------##
      ##  HQMV30 PCQ support  
      ##------------------------------------------------------------##
      pcq_on => {
          -simv_args => [
                     "+hqmproc_cq_pcq_ctrl=1",
                        ],
      },

      pcq_rand => {
          -simv_args => [
                     "+hqmproc_cq_pcq_ctrl=2",
                        ],
      },


      ##------------------------------------------------------------##
      ##  HQMV30 ATS support  
      ##------------------------------------------------------------##
      ats => {
          -simv_args => [
                     "+HQMV30_ATS_ENA",
                     "+ATS_4KPAGE_ONLY",
                     "+HQM_PP_CQ_BASE_SEQ_INT_POLL_CQ_BUFFER=1",
                        ],
      },

      ats_page4K => {
          -simv_args => [
             ###TBA        "+hcw_pf_test_hqm_cfg_seq_stim_config::cq_depth=256", ###AY_HQMV30_ATS_TMP set cq_depth=256 to use 4K pages
                     "+HQM_PB_ADDRMASK=fff",
                        ],
      },

      ats_page2M => {
          -simv_args => [
                     "+HQMV30_ATS_ENA",
                     "+HQM_PP_CQ_BASE_SEQ_INT_POLL_CQ_BUFFER=1",
                     "+HQM_PB_ADDRMASK=1fffff",
                        ],
      },

      atsawrnd => {
          -simv_args => [
                     "+HQM_PB_AW=0",
                        ],
      },

      atstyrnd => {
          -simv_args => [
                     "+HQM_PB_PGTT=7",
                        ],
      },

      atsrespdelay_mid => {
          -simv_args => [
                     "+HQM_MRDCB_ATSDLY_MIN=0",
                     "+HQM_MRDCB_ATSDLY_MAX=5000",
                        ],
      },

      atsrespooo => {
          -simv_args => [
                     "+HQM_PVC_OOO_COMPL",
                     "+HQM_MRDCB_ATSOOO_MIN=0",
                     "+HQM_MRDCB_ATSOOO_MAX=1",
                        ],
      },

      ##############################################
      ####ATS Response Completion error injections
      ##############################################
      #NORW
      atsresp_norw_problow => {
          -simv_args => [
                     "+HQM_MRDCB_CPLDNORW_MIN=0",
                     "+HQM_MRDCB_CPLDNORW_MAX=20",
                        ],
      },
      atsresp_norw_probmid => {
          -simv_args => [
                     "+HQM_MRDCB_CPLDNORW_MIN=0",
                     "+HQM_MRDCB_CPLDNORW_MAX=50",
                        ],
      },

      atsresp_norw_probhigh => {
          -simv_args => [
                     "+HQM_MRDCB_CPLDNORW_MIN=0",
                     "+HQM_MRDCB_CPLDNORW_MAX=90",
                        ],
      },
      atsresp_norw_probon => {
          -simv_args => [
                     "+HQM_MRDCB_CPLDNORW_MIN=100",
                     "+HQM_MRDCB_CPLDNORW_MAX=100",
                        ],
      },

      ##################
      #HQMV30_ATS: ATS response errinj 
      ################## 
      #ERRINJ
      atsresp_errinj_problow => {
          -simv_args => [
                     "+HQM_MRDCB_CPLERRINJ_MIN=0",
                     "+HQM_MRDCB_CPLERRINJ_MAX=20",
                        ],
      },

      atsresp_errinj_probmid => {
          -simv_args => [
                     "+HQM_MRDCB_CPLERRINJ_MIN=0",
                     "+HQM_MRDCB_CPLERRINJ_MAX=50",
                        ],
      },

      atsresp_errinj_probhigh => {
          -simv_args => [
                     "+HQM_MRDCB_CPLERRINJ_MIN=0",
                     "+HQM_MRDCB_CPLERRINJ_MAX=90",
                        ],
      },

      atsresp_errinj_probon => {
          -simv_args => [
                     "+HQM_MRDCB_CPLERRINJ_MIN=100",
                     "+HQM_MRDCB_CPLERRINJ_MAX=100",
                        ],
      },

      #ERRINJ type ctrl
      atsresp_errinj_pasid => {
          -simv_args => [
                     "+HQM_MRDCB_CPLERRPASID_MIN=1",
                     "+HQM_MRDCB_CPLERRPASID_MAX=1",
                        ],
      },

      atsresp_errinj_dpe => {
          -simv_args => [
                     "+HQM_MRDCB_CPLERRDPE_MIN=1",
                     "+HQM_MRDCB_CPLERRDPE_MAX=1",
                        ],
      },
      atsresp_errinj_ep => {
          -simv_args => [
                     "+HQM_MRDCB_CPLERREP_MIN=1",
                     "+HQM_MRDCB_CPLERREP_MAX=1",
                        ],
      },

      atsresp_errinj_status => {
          -simv_args => [
                     "+HQM_MRDCB_CPLERRST_MIN=1", ##1: CA; 2: UR; 2: CRS
                     "+HQM_MRDCB_CPLERRST_MAX=3",
                        ],
      },


      ##------------------------------------------------------------##
      ##  HQMV30 ROB support  
      ##------------------------------------------------------------##
      batch4 => {
          -simv_args => [
                   "+hqmproc_batch_min=4",
                   "+hqmproc_batch_max=4",
                   "+hqmproc_batch_disable=0",
                        ],
      },         	     

      ##one hqm_pp_cq_base_seq.sv (finish_hcw()) front, if cacheline batch is required but stuck in cacheline formation, add this option to force padding to make one cacheline
      cacheline_pad => {
          -simv_args => [
                   "+HQM_ENQ_CACHELINE_PAD",
                        ],
      },     


      ###########
      #Program hqm_system_csr ROB_V
      ###########
      rob_ena => {
          -simv_args => [
                   "+hqmproc_sys_rob_ctrl=1",
                   "+hqmproc_vas_credit_reprog=1",
                   "+HQM_ENQ_ROBENA",  ####AY_TMP_ROB put in scoreboard, need REVISIT to fix and find a working solution
                        ],
      }, 

      rob_rnd => {
          -simv_args => [
                   "+hqmproc_sys_rob_ctrl=2",
                   "+hqmproc_vas_credit_reprog=1",
                        ],
      }, 

      ###########
      #MAX cacheline numbder options
      ###########
      maxcacheline_num4 => {
          -simv_args => [
                     "+hqm_hcw_iosf_pri_enq_seq_stim_config::max_cacheline_num=4",
                     "+hcw_enqtrf_test_hcw_seq_stim_config::dir_cacheline_max_num_min=4",
                     "+hcw_enqtrf_test_hcw_seq_stim_config::dir_cacheline_max_num_max=4",
                     "+hcw_enqtrf_test_hcw_seq_stim_config::dir_cl_pad=1",
                     "+hcw_enqtrf_test_hcw_seq_stim_config::ldb_cacheline_max_num_min=4",
                     "+hcw_enqtrf_test_hcw_seq_stim_config::ldb_cacheline_max_num_max=4",
                     "+hcw_enqtrf_test_hcw_seq_stim_config::ldb_cl_pad=1",
                         ],
      },

      ##################
      ##Shuffle??
      ##################
      maxcacheline_shuffle => {
          -simv_args => [
                     "+hcw_enqtrf_test_hcw_seq_stim_config::dir_cacheline_max_shuffle_min=1",
                     "+hcw_enqtrf_test_hcw_seq_stim_config::dir_cacheline_max_shuffle_max=1",
                     "+hcw_enqtrf_test_hcw_seq_stim_config::ldb_cacheline_max_shuffle_min=1",
                     "+hcw_enqtrf_test_hcw_seq_stim_config::ldb_cacheline_max_shuffle_max=1",
                         ],
      },

      ########################################################################
      ########################################################################
      ##------------------------------------------------------------##
      ##  HQMV30 Cheetah2 Support 
      ##------------------------------------------------------------##
      ########################################################################
      ########################################################################
      RDBG => {
           -simv_args => [
                       "+HQMI_DEBUG",
                       "+HQMS_DEBUG",
                       "+HQM_DEBUG_HIGH",
                    ],
       }, 
      g_batch_dis => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                         ],
      },

      g_wu_bypassck => {
          -simv_args => [
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
                         ],
      },
      g_wubp => {
          -simv_args => [
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
                         ],
      },
      g_rtnflow => {
          -simv_args => [
                     "+hqmproc_return_flow=1",
                         ],
      },

      g_bgcfg_dis => {
          -simv_args => [
                     "+hqmproc_bgcfg_disabled",
                         ],
      },

      g_bypass_ck_qeprio => {
           -simv_args => [
                       "+HQMPROC_BYPASS_CHECK_QE_PRIO",
                    ],
       }, 

      g_bypass_cq_inflight_ext => {
           -simv_args => [
                       "+HQM_SKIP_CQ_INFLIGHT_EXTENDED",
                    ],
       }, 
      g_prohot_dis => {
           -simv_args => [
                       "+HQM_DISABLE_PROCHOT_DRIVE",
                    ],
       }, 
      g_prohot_bgcfg_agi_dis => {
           -simv_args => [
                       "+HQM_DISABLE_PROCHOT_DRIVE",
                       "+HQM_DISABLE_BACKGROUND_CFG_GEN_SEQ",
                       "+HQM_SKIP_AGITATE_SEQ",
                    ],
       }, 
      g_qpri_sel_mode9 => {
           -simv_args => [
                       "+has_qpri_sel_mode=9",
                    ],
       }, 

      g_pcqctl1 => {
           -simv_args => [
                       "+HQM_ENQ_ROBENA",
                       "+hqmproc_cq_pcq_ctrl=1",
                       #"+hqm_vas_pcq_ctrl=1",
                    ],
       }, 
      g_pcqctl2 => {
           -simv_args => [
                       "+HQM_ENQ_ROBENA",
                       "+hqmproc_cq_pcq_ctrl=1",
                       "+hqm_vas_pcq_ctrl=2",
                    ],
       }, 
      g_pcqctl3 => {
           -simv_args => [
                       "+HQM_ENQ_ROBENA",
                       "+hqmproc_cq_pcq_ctrl=2",
                       "+hqm_vas_pcq_ctrl=2",
                    ],
       }, 
      ####
      #VASRESET tests for Scenario 1 (screaming flow)
      ####
      vasrst_vas0uno_t0  => {
          -simv_args => [
                     "+hqmproc_vasrst_enable=1",
                     "+hqmproc_enq_hcw_num_0=500", 
                     "+hqmproc_vasrst_vas_min=0", 
                     "+hqmproc_vasrst_vas_max=1", 

                     "+hqmproc_vasrst_vasrst_wait_min=300",   
                     "+hqmproc_vasrst_vasrst_wait_max=800",   
                     "+hqmproc_vasrst_ldbqid_min=0",   
                     "+hqmproc_vasrst_ldbqid_max=1",  
                     "+hqmproc_vasrst_ldbcq_min=0",   
                     "+hqmproc_vasrst_ldbcq_max=1",   
                     "+hqmproc_vasrst_ldbpp_min=0",   
                     "+hqmproc_vasrst_ldbpp_max=1",  
                     "+has_trfgen_watchdog_ena_in=1",
                         ],
      },

      vasrst_vas1uno_t0  => {
          -simv_args => [
                     "+hqmproc_vasrst_enable=1",
                     "+hqmproc_enq_hcw_num_0=500", 
                     "+hqmproc_vasrst_vas_min=1", 
                     "+hqmproc_vasrst_vas_max=2", 

                     "+hqmproc_vasrst_vasrst_wait_min=300",   
                     "+hqmproc_vasrst_vasrst_wait_max=800",   
                     "+hqmproc_vasrst_ldbqid_min=1",   
                     "+hqmproc_vasrst_ldbqid_max=2",  
                     "+hqmproc_vasrst_ldbcq_min=1",   
                     "+hqmproc_vasrst_ldbcq_max=2",   
                     "+hqmproc_vasrst_ldbpp_min=1",   
                     "+hqmproc_vasrst_ldbpp_max=2",  
                     "+has_trfgen_watchdog_ena_in=1",
                         ],
      },

      vasrst_vas2atm_t0  => {
          -simv_args => [
                     "+hqmproc_vasrst_enable=1",
                     "+hqmproc_enq_hcw_num_0=500", 
                     "+hqmproc_vasrst_vas_min=2", 
                     "+hqmproc_vasrst_vas_max=3", 

                     "+hqmproc_vasrst_vasrst_wait_min=300",   
                     "+hqmproc_vasrst_vasrst_wait_max=800",   
                     "+hqmproc_vasrst_ldbqid_min=2",   
                     "+hqmproc_vasrst_ldbqid_max=3",  
                     "+hqmproc_vasrst_ldbcq_min=2",   
                     "+hqmproc_vasrst_ldbcq_max=3",   
                     "+hqmproc_vasrst_ldbpp_min=2",   
                     "+hqmproc_vasrst_ldbpp_max=3",  
                     "+has_trfgen_watchdog_ena_in=1",
                         ],
      },
      vasrst_vas3atm_t0  => {
          -simv_args => [
                     "+hqmproc_vasrst_enable=1",
                     "+hqmproc_enq_hcw_num_0=500", 
                     "+hqmproc_vasrst_vas_min=3", 
                     "+hqmproc_vasrst_vas_max=4", 

                     "+hqmproc_vasrst_vasrst_wait_min=300",   
                     "+hqmproc_vasrst_vasrst_wait_max=800",   
                     "+hqmproc_vasrst_ldbqid_min=3",   
                     "+hqmproc_vasrst_ldbqid_max=4",  
                     "+hqmproc_vasrst_ldbcq_min=3",   
                     "+hqmproc_vasrst_ldbcq_max=4",   
                     "+hqmproc_vasrst_ldbpp_min=3",   
                     "+hqmproc_vasrst_ldbpp_max=4",  
                     "+has_trfgen_watchdog_ena_in=1",
                         ],
      },


      vasrst_vas4ord_t0  => {
          -simv_args => [
                     "+hqmproc_vasrst_enable=1",
                     "+hqmproc_enq_hcw_num_0=500", 
                     "+hqmproc_vasrst_vas_min=4", 
                     "+hqmproc_vasrst_vas_max=5", 

                     "+hqmproc_vasrst_vasrst_wait_min=300",   
                     "+hqmproc_vasrst_vasrst_wait_max=800",   
                     "+hqmproc_vasrst_ldbqid_min=4",   
                     "+hqmproc_vasrst_ldbqid_max=5",  
                     "+hqmproc_vasrst_ldbcq_min=4",   
                     "+hqmproc_vasrst_ldbcq_max=5",   
                     "+hqmproc_vasrst_ldbpp_min=4",   
                     "+hqmproc_vasrst_ldbpp_max=5",  
                     "+hqmproc_vasrst_dirqid_min=4",  
                     "+hqmproc_vasrst_dirqid_max=5",  
                     "+hqmproc_vasrst_dirpp_min=4",  
                     "+hqmproc_vasrst_dirpp_max=5",  
                     "+has_trfgen_watchdog_ena_in=1",
                         ],
      },
      vasrst_vas5ord_t0  => {
          -simv_args => [
                     "+hqmproc_vasrst_enable=1",
                     "+hqmproc_enq_hcw_num_0=500", 
                     "+hqmproc_vasrst_vas_min=5", 
                     "+hqmproc_vasrst_vas_max=6", 

                     "+hqmproc_vasrst_vasrst_wait_min=300",   
                     "+hqmproc_vasrst_vasrst_wait_max=800",   
                     "+hqmproc_vasrst_ldbqid_min=5",   
                     "+hqmproc_vasrst_ldbqid_max=6",  
                     "+hqmproc_vasrst_ldbcq_min=5",   
                     "+hqmproc_vasrst_ldbcq_max=6",   
                     "+hqmproc_vasrst_ldbpp_min=5",   
                     "+hqmproc_vasrst_ldbpp_max=6",  
                     "+hqmproc_vasrst_dirqid_min=5",  
                     "+hqmproc_vasrst_dirqid_max=6",  
                     "+hqmproc_vasrst_dirpp_min=5",  
                     "+hqmproc_vasrst_dirpp_max=6",  
                     "+has_trfgen_watchdog_ena_in=1",
                         ],
      },

      vasrst_vas6dir_t0  => {
          -simv_args => [
                     "+hqmproc_vasrst_enable=1",
                     "+hqmproc_enq_hcw_num_0=500", 
                     "+hqmproc_vasrst_vas_min=6", 
                     "+hqmproc_vasrst_vas_max=7", 

                     "+hqmproc_vasrst_vasrst_wait_min=300",   
                     "+hqmproc_vasrst_vasrst_wait_max=800",   
                     "+hqmproc_vasrst_dirqid_min=6",   
                     "+hqmproc_vasrst_dirqid_max=7",  
                     "+hqmproc_vasrst_dirpp_min=6",  
                     "+hqmproc_vasrst_dirpp_max=7",  
                     "+has_trfgen_watchdog_ena_in=1",
                         ],
      },
      vasrst_vas7dir_t0  => {
          -simv_args => [
                     "+hqmproc_vasrst_enable=1",
                     "+hqmproc_enq_hcw_num_0=500", 
                     "+hqmproc_vasrst_vas_min=7", 
                     "+hqmproc_vasrst_vas_max=8", 

                     "+hqmproc_vasrst_vasrst_wait_min=300",   
                     "+hqmproc_vasrst_vasrst_wait_max=800",   
                     "+hqmproc_vasrst_dirqid_min=7",   
                     "+hqmproc_vasrst_dirqid_max=8",  
                     "+hqmproc_vasrst_dirpp_min=7",  
                     "+hqmproc_vasrst_dirpp_max=8",  
                     "+has_trfgen_watchdog_ena_in=1",
                         ],
      },

      #VASRESET +reprogramming  
      vasrst_reprog  => {
          -simv_args => [
                     "+has_vasrst_reprogram",  
                     "+has_vasrst_counter_poll",  
                     "+HQM_BYPASS_CQ_CHECK",  
                   ],
      },

      ####
      #VASRESET tests for Scenario 2 ()
      ####
      vasrst_vas0atm_scen2_t1  => {
          -simv_args => [
                     "+hqmproc_vasrst_enable=1",  
                     "+hqmproc_vasrst_vas_min=0", 
                     "+hqmproc_vasrst_vas_max=1", 
                     "+hqmproc_enq_hcw_num_0=800",  

                     "+hqmproc_vasrst_vasrst_wait_min=300",  
                     "+hqmproc_vasrst_vasrst_wait_max=800",  
                     "+hqmproc_vasrst_ldbqid_min=0",  
                     "+hqmproc_vasrst_ldbqid_max=4", 
                     "+hqmproc_vasrst_ldbcq_min=0",  
                     "+hqmproc_vasrst_ldbcq_max=4",  
                     "+hqmproc_vasrst_ldbpp_min=0",  
                     "+hqmproc_vasrst_ldbpp_max=4", 
                     "+has_scen2_vasrst_0", 
                     "+has_trfgen_watchdog_ena_in=1",  
                     "+hqmproc_return_flow=0", 
                     "+has_trfgen_watchdog_num_in=500000",

                   ],
      },

      vasrst_vas1ord_scen2_t1  => {
          -simv_args => [
                     "+hqmproc_vasrst_enable=1",  
                     "+hqmproc_vasrst_vas_min=1", 
                     "+hqmproc_vasrst_vas_max=2", 
                     "+hqmproc_enq_hcw_num_0=800",  

                     "+hqmproc_vasrst_vasrst_wait_min=800",  
                     "+hqmproc_vasrst_vasrst_wait_max=1000",  
                     "+hqmproc_vasrst_ldbqid_min=4",  
                     "+hqmproc_vasrst_ldbqid_max=8", 
                     "+hqmproc_vasrst_ldbcq_min=4",  
                     "+hqmproc_vasrst_ldbcq_max=8",  
                     "+hqmproc_vasrst_ldbpp_min=4",  
                     "+hqmproc_vasrst_ldbpp_max=8", 
                     "+has_scen2_vasrst_1", 
                     "+has_trfgen_watchdog_ena_in=1",  
                     "+hqmproc_return_flow=0", 
                     "+has_trfgen_watchdog_num_in=500000",

                   ],
      },

      vasrst_vas2dir_scen2_t1  => {
          -simv_args => [
                     "+hqmproc_vasrst_enable=1",  
                     "+hqmproc_vasrst_vas_min=2", 
                     "+hqmproc_vasrst_vas_max=3", 
                     "+hqmproc_enq_hcw_num_0=800",  

                     "+hqmproc_vasrst_vasrst_wait_min=300",  
                     "+hqmproc_vasrst_vasrst_wait_max=800",  
                     "+hqmproc_vasrst_dirqid_min=0",  
                     "+hqmproc_vasrst_dirqid_max=4", 
                     "+hqmproc_vasrst_dircq_min=0",  
                     "+hqmproc_vasrst_dircq_max=4",  
                     "+hqmproc_vasrst_dirpp_min=0",  
                     "+hqmproc_vasrst_dirpp_max=5", 
                     #"+has_scen2_vasrst_0", 
                     "+has_trfgen_watchdog_ena_in=1",  

                   ],
      },

      vasrst_vas1_excessfrag  => {
          -simv_args => [
                     "+LDB_PP4_TRFFRAG_NUM_MIN=17", 
                     "+LDB_PP4_TRFFRAG_NUM_MAX=20",    
                     "+LDB_PP5_TRFFRAG_NUM_MIN=17", 
                     "+LDB_PP5_TRFFRAG_NUM_MAX=20",  
                     "+LDB_PP6_TRFFRAG_NUM_MIN=17", 
                     "+LDB_PP6_TRFFRAG_NUM_MAX=20",  
                     "+LDB_PP9_INGERRINJ_OOC_CTRL=1",
                     "+LDB_PP9_INGERRINJ_OOC_RATE=100", 
                     "+LDB_PP4_INGERRINJ_OOC_CTRL=1", 
                     "+LDB_PP4_INGERRINJ_OOC_RATE=100",   
                     "+LDB_PP5_INGERRINJ_OOC_CTRL=1", 
                     "+LDB_PP5_INGERRINJ_OOC_RATE=100",   
                     "+LDB_PP6_INGERRINJ_OOC_CTRL=1", 
                     "+LDB_PP6_INGERRINJ_OOC_RATE=100",
                   ],
      },


      #VASRESET +reprogramming  
      vasrst_vas0_reprog_scen2  => {
          -simv_args => [
                     "+hqmproc_cfgpoll_lspcnt_timeout_num=20",
                     "+has_vasrst_reprogram",  
                     "+has_vasrst_counter_poll",  
                     "+has_trfgen_watchdog_num_in=500000",  
                     "+HQM_BYPASS_CQ_CHECK",  
                     "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK_VAS0",  
                   ],
      },

      vasrst_vas1_reprog_scen2  => {
          -simv_args => [
                     "+hqmproc_cfgpoll_lspcnt_timeout_num=20",
                     "+has_vasrst_reprogram",  
                     "+has_vasrst_counter_poll",  
                     "+has_trfgen_watchdog_num_in=500000",  
                     "+HQM_BYPASS_CQ_CHECK",  
                     "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK_VAS1",  
                   ],
      },

      vasrst_vas1_reprog_scen2_2  => {
          -simv_args => [
                     "+hqmproc_cfgpoll_lspcnt_timeout_num=20",
                     "+has_vasrst_reprogram",  
                     "+has_vasrst_counter_poll",  
                     "+hqmproc_vascredit_recfg_cnt=4096",  
                     "+has_trfgen_watchdog_num_in=110000",  
                     "+HQM_BYPASS_CQ_CHECK",  
                     "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK_VAS1",  
                   ],
      },

      #g_batch_dis+g_wu_bypassck
      #vasrst_vas1ord_scen2_t1
      #vasrst_vas1_reprog_scen2_2
      #vasrst_vas1_excessfrag
      ##group to the following vasrst_vas1ord_scen2_t1_set1
      vasrst_vas1ord_scen2_t1_set1  => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",

                     "+hqmproc_vasrst_enable=1",  
                     "+hqmproc_vasrst_vas_min=1", 
                     "+hqmproc_vasrst_vas_max=2", 
                     "+hqmproc_enq_hcw_num_0=800",  

                     "+hqmproc_vasrst_vasrst_wait_min=800",  
                     "+hqmproc_vasrst_vasrst_wait_max=1000",  
                     "+hqmproc_vasrst_ldbqid_min=4",  
                     "+hqmproc_vasrst_ldbqid_max=8", 
                     "+hqmproc_vasrst_ldbcq_min=4",  
                     "+hqmproc_vasrst_ldbcq_max=8",  
                     "+hqmproc_vasrst_ldbpp_min=4",  
                     "+hqmproc_vasrst_ldbpp_max=8", 
                     "+has_scen2_vasrst_1", 
                     "+has_trfgen_watchdog_ena_in=1",  
                     "+hqmproc_return_flow=0", 
                     "+has_trfgen_watchdog_num_in=500000",

                     "+hqmproc_cfgpoll_lspcnt_timeout_num=20",
                     "+has_vasrst_reprogram",  
                     "+has_vasrst_counter_poll",  
                     "+hqmproc_vascredit_recfg_cnt=4096",  
                     "+has_trfgen_watchdog_num_in=110000",  
                     "+HQM_BYPASS_CQ_CHECK",  
                     "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK_VAS1",  


                     "+LDB_PP4_TRFFRAG_NUM_MIN=17", 
                     "+LDB_PP4_TRFFRAG_NUM_MAX=20",    
                     "+LDB_PP5_TRFFRAG_NUM_MIN=17", 
                     "+LDB_PP5_TRFFRAG_NUM_MAX=20",  
                     "+LDB_PP6_TRFFRAG_NUM_MIN=17", 
                     "+LDB_PP6_TRFFRAG_NUM_MAX=20",  
                     "+LDB_PP9_INGERRINJ_OOC_CTRL=1",
                     "+LDB_PP9_INGERRINJ_OOC_RATE=100", 
                     "+LDB_PP4_INGERRINJ_OOC_CTRL=1", 
                     "+LDB_PP4_INGERRINJ_OOC_RATE=100",   
                     "+LDB_PP5_INGERRINJ_OOC_CTRL=1", 
                     "+LDB_PP5_INGERRINJ_OOC_RATE=100",   
                     "+LDB_PP6_INGERRINJ_OOC_CTRL=1", 
                     "+LDB_PP6_INGERRINJ_OOC_RATE=100",

                   ],
      },







      ########################################################################
      ##------------------------------------------------------------##
      ##  CIAL on CWDT on  
      ##------------------------------------------------------------##
      cialtimer_cwdt_t0 => {
          -simv_args => [
                     ######
                     #cial.intr service routine turned on
                     ######
                     "+has_cq_intr_cfg_on=1", #call cfg_chp_armallcq_task(); cfg_chp_cqtimer_cwdt_task();
                     "+has_cq_intr_run_on=1", #will set hqmproc_cq_rearm_ctrl_in[7]=1 (hex); bit7: turn on routine; bit 1 (1: return all the tokens then issue rearm; 0: return any number of tokens then issue rearm); bit 0 (1: rearm highest priority)

                     ######
                     #cq_timer turned on
                     #cwdt turned on
                     ######
                         "+hqmproc_dir_cq_timer_on=1",           #initseq4 setting CIAL.timer
                         "+hqmproc_dir_cq_timer_intrv=0",        #initseq4 setting CIAL.timer
                         "+hqmproc_ldb_cq_timer_on=1",           #initseq4 setting CIAL.timer
                         "+hqmproc_ldb_cq_timer_intrv=0",        #initseq4 setting CIAL.timer

                         "+hqmproc_dir_cwdt_disable_0=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_dir_cwdt_disable_1=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_dir_cwdt_enb=1",              #initseq4 setting CWDT
                         "+hqmproc_dir_cwdt_intrv=1",            #initseq4 setting CWDT
                         "+hqmproc_dir_cwdt_thresh=1",           #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_disable_0=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_disable_1=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_disable_2=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_enb=1",              #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_intrv=1",            #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_thresh=1",           #initseq4 setting CWDT
                    
                     ######
                     #CDWT generate MSIX alarm
                     ######
                     "+DISABLE_MSIX_COUNT_CHECK",
                     #"+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc0000800/0x00000000",#bit11=1 (cwdi) #may not occur	    
                        ],
      },

      cialtimer_cwdt_intrv_low => {
          -simv_args => [
                     ######
                     #cial.intr service routine turned on
                     ######
                     "+has_cq_intr_cfg_on=1", #call cfg_chp_armallcq_task(); cfg_chp_cqtimer_cwdt_task();
                     "+has_cq_intr_run_on=0", #no-free-run

                     ######
                     #cq_timer turned on
                     #cwdt turned on
                     ######
                         "+hqmproc_dir_cq_timer_on=1",           #initseq4 setting CIAL.timer
                         "+hqmproc_dir_cq_timer_intrv=0",        #initseq4 setting CIAL.timer
                         "+hqmproc_ldb_cq_timer_on=1",           #initseq4 setting CIAL.timer
                         "+hqmproc_ldb_cq_timer_intrv=0",        #initseq4 setting CIAL.timer

                         "+hqmproc_dir_cwdt_disable_0=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_dir_cwdt_disable_1=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_dir_cwdt_disable_2=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_dir_cwdt_enb=1",              #initseq4 setting CWDT
                         "+hqmproc_dir_cwdt_intrv=0",            #initseq4 setting CWDT
                         "+hqmproc_dir_cwdt_thresh=1",           #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_disable_0=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_disable_1=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_disable_2=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_enb=1",              #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_intrv=0",            #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_thresh=1",           #initseq4 setting CWDT
                    

                     ######
                     #CDWT generate MSIX alarm
                     ######
                     "+DISABLE_MSIX_COUNT_CHECK",
                     #"+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc0000800/0x00000000",#bit11=1 (cwdi) #may not occur	    
                        ],
      },

      cialtimer_cwdt_intrv_low_misc_alarm => {
          -simv_args => [
                     ######
                     #cial.intr service routine turned on
                     ######
                     "+has_cq_intr_cfg_on=1", #call cfg_chp_armallcq_task(); cfg_chp_cqtimer_cwdt_task();
                     "+has_cq_intr_run_on=0", #no-free-run

                     ######
                     #cq_timer turned on
                     #cwdt turned on
                     ######
                         "+hqmproc_dir_cq_timer_on=1",           #initseq4 setting CIAL.timer
                         "+hqmproc_dir_cq_timer_intrv=0",        #initseq4 setting CIAL.timer
                         "+hqmproc_ldb_cq_timer_on=1",           #initseq4 setting CIAL.timer
                         "+hqmproc_ldb_cq_timer_intrv=0",        #initseq4 setting CIAL.timer

                         "+hqmproc_dir_cwdt_disable_0=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_dir_cwdt_disable_1=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_dir_cwdt_enb=1",              #initseq4 setting CWDT
                         "+hqmproc_dir_cwdt_intrv=0",            #initseq4 setting CWDT
                         "+hqmproc_dir_cwdt_thresh=1",           #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_disable_0=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_disable_1=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_disable_2=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_enb=1",              #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_intrv=0",            #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_thresh=1",           #initseq4 setting CWDT
                    

                     ######
                     #CDWT generate MSIX alarm
                     ######
                     "+DISABLE_MSIX_COUNT_CHECK",
                     #"+EXP_MSIX_ALARM_CHECK",

                     ######
                     #ingress error generate MSIX alarm
                     ######
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",


                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc0000800/0x00000000:hqm_system_csr.alarm_pf_synd0=0xc0052102/0xffffffff ",#bit11=1 (cwdi) #may not occur	    
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ill_ldbqid_pp2_test0.cft",
                        ],
      },

      cialtimer_cwdt_intrv_med => {
          -simv_args => [
                     ######
                     #cial.intr service routine turned on
                     ######
                     "+has_cq_intr_cfg_on=1", #call cfg_chp_armallcq_task(); cfg_chp_cqtimer_cwdt_task();
                     "+has_cq_intr_run_on=0", #no-free-run

                     ######
                     #cq_timer turned on
                     #cwdt turned on
                     ######
                         "+hqmproc_dir_cq_timer_on=1",           #initseq4 setting CIAL.timer
                         "+hqmproc_dir_cq_timer_intrv=8",        #initseq4 setting CIAL.timer
                         "+hqmproc_ldb_cq_timer_on=1",           #initseq4 setting CIAL.timer
                         "+hqmproc_ldb_cq_timer_intrv=8",        #initseq4 setting CIAL.timer

                         "+hqmproc_dir_cwdt_disable_0=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_dir_cwdt_disable_1=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_dir_cwdt_enb=1",              #initseq4 setting CWDT
                         "+hqmproc_dir_cwdt_intrv=1",            #initseq4 setting CWDT
                         "+hqmproc_dir_cwdt_thresh=1",           #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_disable_0=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_disable_1=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_disable_2=ffffffff", #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_enb=1",              #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_intrv=1",            #initseq4 setting CWDT
                         "+hqmproc_ldb_cwdt_thresh=1",           #initseq4 setting CWDT
                    
                     ######
                     #CDWT generate MSIX alarm
                     ######
                     "+DISABLE_MSIX_COUNT_CHECK",
                     #"+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc0000800/0x00000000",#bit11=1 (cwdi) #may not occur	    
                        ],
      },


      ##------------------------------------------------------------##
      ##  Agitations 
      ##------------------------------------------------------------##
      agitate_fri => {
          -simv_args => [
                     "-debug_all -ucli +vcs+dumparrays +HQM_DISABLE_AGITIATE_ASSERT -i aceroot/verif/tb/hqm_proc/tests/agitate/agitate_fri.tcl", 
                        ],
      },
      
      agitate_cfg => {
          -simv_args => [
                     "-debug_all -ucli +vcs+dumparrays +HQM_DISABLE_AGITIATE_ASSERT -i aceroot/verif/tb/hqm_proc/tests/agitate/agitate_cfg.tcl", 
                        ],
      },                
      
      agitate_sys => {
          -simv_args => [
                     "-debug_all -ucli +vcs+dumparrays +HQM_DISABLE_AGITIATE_ASSERT -i aceroot/verif/tb/hqm_proc/tests/agitate/agitate_sys.tcl", 
                        ],
      },                
        
      agitate_deq => {
          -simv_args => [
                     "-debug_all -ucli +vcs+dumparrays +HQM_DISABLE_AGITIATE_ASSERT -i aceroot/verif/tb/hqm_proc/tests/agitate/agitate_deq.tcl", 
                        ],
      },                
      ##------------------------------------------------------------##
      ##  WRR 
      ##------------------------------------------------------------##
      wrr0  => {
          -simv_args => [
                     "+LDB_WRR_COUNT_BASE=0",
                        ],
      },

      wrr1  => {
          -simv_args => [
                     "+LDB_WRR_COUNT_BASE=1",
                        ],
      },

      wrr2  => {
          -simv_args => [
                     "+LDB_WRR_COUNT_BASE=2",
                        ],
      },
      wrr3  => {
          -simv_args => [
                     "+LDB_WRR_COUNT_BASE=3",
                        ],
      },
      wrr4  => {
          -simv_args => [
                     "+LDB_WRR_COUNT_BASE=4",
                        ],
      },
      wrr5  => {
          -simv_args => [
                     "+LDB_WRR_COUNT_BASE=5",
                        ],
      },
      wrr6  => {
          -simv_args => [
                     "+LDB_WRR_COUNT_BASE=6",
                        ],
      },
      wrr7  => {
          -simv_args => [
                     "+LDB_WRR_COUNT_BASE=7",
                        ],
      },
      ##------------------------------------------------------------##
      ##  Survivability  
      ##------------------------------------------------------------##
      surv_random_t0 => {
          -simv_args => [

                     "+hqmproc_surv_enable=1",     #select to run hqmproc_configure_surv_sel_task()
                     "+hqmproc_surv_ctrl_sel=100", #random
                     "+HQM_BYPASS_WU_CK",
                     #"+HQM_SEQ_BG_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_bgcfg_wustress_0.cft",
                        ],
      },


      surv_delayclkoff_t0 => {
          -simv_args => [

                     "+hqmproc_surv_enable=1", 
                     "+hqmproc_surv_ctrl_sel=1",
                     #"+HQM_SEQ_BG_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_bgcfg_wustress_0.cft",
                        ],
      },

      surv_csw_t0 => {
          -simv_args => [

                     "+hqmproc_surv_enable=1", 
                     "+hqmproc_surv_ctrl_sel=2",
                     "+hqmproc_surv_csw_ctrl_sel=100", # 1:5 selective; 0: all CSW; 100: rnd
                     "+HQM_BYPASS_WU_CK",
                     #"+HQM_SEQ_BG_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_bgcfg_wustress_0.cft",
                        ],
      },

      surv_pipelinecrd_t0 => {
          -simv_args => [

                     "+hqmproc_surv_enable=1", 
                     "+hqmproc_surv_ctrl_sel=3",
                     "+hqmproc_surv_pipeline_credit_sel=100", # 1:5 selective; 0: all pipeline_credit; 100: rnd
                     "+HQM_BYPASS_WU_CK",
                     #"+HQM_SEQ_BG_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_bgcfg_wustress_0.cft",
                        ],
      },

      surv_lspctrl_t0 => {
          -simv_args => [

                     "+hqmproc_surv_enable=1", 
                     "+hqmproc_surv_ctrl_sel=4",
                     "+hqmproc_surv_lsp_control_general0_sel=100", # 1:24 selective; 0: all pipeline_credit; 100: rnd
                     "+HQM_BYPASS_WU_CK",
                     #"+HQM_SEQ_BG_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_bgcfg_wustress_0.cft",
                        ],
      },

      surv_sysctrl_t0 => {
          -simv_args => [

                     "+hqmproc_surv_enable=1", 
                     "+hqmproc_surv_ctrl_sel=5",
                     "+hqmproc_surv_hqm_system_ctrl_sel=100", # 1:5 selective; 0: all pipeline_credit; 100: rnd
                     "+HQM_BYPASS_WU_CK",
                     #"+HQM_SEQ_BG_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_bgcfg_wustress_0.cft",
                        ],
      },

      surv_fifohwm_t0 => {
          -simv_args => [

                     "+hqmproc_surv_enable=1", 
                     "+hqmproc_surv_ctrl_sel=6",
                     "+hqmproc_surv_fifo_hwm_ctrl_sel=100", # 1:5 selective; 0: all pipeline_credit; 100: rnd
                     "+HQM_BYPASS_WU_CK",
                     #"+HQM_SEQ_BG_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_bgcfg_wustress_0.cft",
                        ],
      },

      surv_combo_t0 => {
          -simv_args => [

                     "+hqmproc_surv_enable=1", 
                     "+hqmproc_surv_ctrl_sel=7",
                     "+HQM_BYPASS_WU_CK",
                     #"+HQM_SEQ_BG_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_bgcfg_wustress_0.cft",
                        ],
      },

      surv_combo_t1 => {
          -simv_args => [

                     "+hqmproc_surv_enable=1", 
                     "+hqmproc_surv_ctrl_sel=8",
                     "+HQM_BYPASS_WU_CK",
                     #"+HQM_SEQ_BG_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_bgcfg_wustress_0.cft",
                        ],
      },

      ##------------------------------------------------------------##
      ##  BGCFG  
      ##------------------------------------------------------------##
      bgcfg_wuregs_t0 => {
          -simv_args => [

                     "+hqmproc_bgcfg_enable=1", 
                     "+hqmproc_bgcfg_waitnum=800",
                     "+HQM_SEQ_BG_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_bgcfg_wustress_0.cft",
                     "+HQM_BG_CFG_NUM=300",
                     "+HQM_BG_CFG_DELAY_MIN=0",
                     "+HQM_BG_CFG_DELAY_MAX=15",
                      
                        ],
      },

      bgcfg_hqmproc_t0 => {
          -simv_args => [

                     "+hqmproc_bgcfg_enable=2", 
                     "+hqmproc_bgcfg_waitnum=300",
                     "+hqmproc_bgcfg_loopnum=300",
                      
                        ],
      },

      ##------------------------------------------------------------##
      ##  burst of comp and/or tok
      ##------------------------------------------------------------##
      rtn_comp_rnddly0 => {
          -simv_args => [
                     #"+has_tok_return_delay_mode=1", 
                     #"+has_tok_return_delay_min=1", 
                     #"+has_tok_return_delay_max=1", 

                     "+has_comp_return_delay_mode=1", 
                     "+has_comp_return_delay_min=5000", 
                     "+has_comp_return_delay_max=9000", 		     		     		     
                        ],
      },
      rtn_tok_rnddly0 => {
          -simv_args => [
                     "+has_tok_return_delay_mode=1", 
                     "+has_tok_return_delay_min=5000", 
                     "+has_tok_return_delay_max=9000", 

                     #"+has_comp_return_delay_mode=1", 
                     #"+has_comp_return_delay_min=5000", 
                     #"+has_comp_return_delay_max=9000", 		     		     		     
                        ],
      },
      rtn_tok_rnddly1 => {
          -simv_args => [
                     "+has_tok_return_delay_mode=1", 
                     "+has_tok_return_delay_min=100", 
                     "+has_tok_return_delay_max=3000", 
                     "+has_enqctrl_sel_mode=4",     #4: if CQ.curr_enq_num - CQ.curr_sch_num  (by hqm_pp_cq_status::check_cq_status) >= cq_threshold, stop sending ENQ HCWs
                     "+has_cq_dep_chk_adj=2", 
                        ],
      },

      rtn_rnddly0 => {
          -simv_args => [
                     "+has_tok_return_delay_mode=1", 
                     "+has_tok_return_delay_min=1000", 
                     "+has_tok_return_delay_max=7000", 

                     "+has_comp_return_delay_mode=1", 
                     "+has_comp_return_delay_min=1000", 
                     "+has_comp_return_delay_max=7000", 		     		     		     
                        ],
      },            
      

      #general tok return dly controls
      rtn_tok_m0_rnddly0 => {
          -simv_args => [
                     "+has_tok_return_delay_mode=0", 
                     "+has_tok_return_delay_min=1000", 
                     "+has_tok_return_delay_max=3000", 
                        ],
      },
      rtn_tok_m0_rnddly1 => {
          -simv_args => [
                     "+has_tok_return_delay_mode=0", 
                     "+has_tok_return_delay_min=100", 
                     "+has_tok_return_delay_max=3000", 
                        ],
      },

      rtn_tok_m1_rnddly0 => {
          -simv_args => [
                     "+has_tok_return_delay_mode=1", 
                     "+has_tok_return_delay_min=1000", 
                     "+has_tok_return_delay_max=3000", 
                        ],
      },
      rtn_tok_m1_rnddly1 => {
          -simv_args => [
                     "+has_tok_return_delay_mode=1", 
                     "+has_tok_return_delay_min=100", 
                     "+has_tok_return_delay_max=3000", 
                        ],
      },


      ##return completion mode and delay control: long
      rtn_comp_m0_rnddly0 => {
          -simv_args => [
                     "+has_comp_return_delay_mode=0", 
                     "+has_comp_return_delay_min=5000", 
                     "+has_comp_return_delay_max=9000", 		     		     		     
                        ],
      },

      rtn_comp_m1_rnddly0 => {
          -simv_args => [
                     "+has_comp_return_delay_mode=1", 
                     "+has_comp_return_delay_qsize=0", 
                     "+has_comp_return_delay_min=1000", 
                     "+has_comp_return_delay_max=2000", 		     		     		     
                        ],
      },

      ##return completion mode and delay control: short
      rtn_comp_m0_rnddly1 => {
          -simv_args => [
                     "+has_comp_return_delay_mode=0", 
                     "+has_comp_return_delay_min=10", 
                     "+has_comp_return_delay_max=1000", 		     		     		     
                        ],
      },

      rtn_comp_m1_rnddly1 => {
          -simv_args => [
                     "+has_comp_return_delay_mode=1", 
                     "+has_comp_return_delay_qsize=0", 
                     "+has_comp_return_delay_min=10", 
                     "+has_comp_return_delay_max=300", 		     		     		     
                        ],
      },


      ##return A_COMP completion mode and delay control: long
      rtn_acomp_m0_rnddly0 => {
          -simv_args => [
                     "+has_a_comp_return_delay_mode=0", 
                     "+has_a_comp_return_delay_min=6000", 
                     "+has_a_comp_return_delay_max=9000", 		     		     		     
                        ],
      },

      rtn_acomp_m1_rnddly0 => {
          -simv_args => [
                     "+has_a_comp_return_delay_mode=1", 
                     "+has_a_comp_return_delay_qsize=0", 
                     "+has_a_comp_return_delay_min=1000", 
                     "+has_a_comp_return_delay_max=2000", 		     		     		     
                        ],
      },

      ##return A_COMP completion mode and delay control: short      
      rtn_acomp_m0_rnddly1 => {
          -simv_args => [
                     "+has_a_comp_return_delay_mode=0", 
                     "+has_a_comp_return_delay_min=10", 
                     "+has_a_comp_return_delay_max=1000", 		     		     		     
                        ],
      },

      rtn_acomp_m1_rnddly1 => {
          -simv_args => [
                     "+has_a_comp_return_delay_mode=1", 
                     "+has_a_comp_return_delay_qsize=0", 
                     "+has_a_comp_return_delay_min=10", 
                     "+has_a_comp_return_delay_max=300", 		     		     		     
                        ],
      },


      rtn_acmpcmp_m1rnddly1 => {
          -simv_args => [
                     "+has_comp_return_delay_mode=1", 
                     "+has_comp_return_delay_qsize=0", 
                     "+has_comp_return_delay_min=10", 
                     "+has_comp_return_delay_max=300", 		     		     		     

                     "+has_a_comp_return_delay_mode=1", 
                     "+has_a_comp_return_delay_qsize=0", 
                     "+has_a_comp_return_delay_min=10", 
                     "+has_a_comp_return_delay_max=300", 	
                        ],
      },


      ##------------------------------------------------------------##
      ##  PROCHOT modes (copied from hqm agent tb) 
      ##------------------------------------------------------------##         
      ph_mode => {
          -simv_args => [
                         "+HQM_PROCHOT_INIT_VAL=1",
                        ],
      },
      ph_high => {
          -simv_args => [
                         "+HQM_PROCHOT_INIT_VAL=1",
                        ],
      },
      ph_high_to_low => {
          -simv_args => [
                         "+HQM_PH_MODE=deassert_ph",
                         "+HQM_PROCHOT_INIT_VAL=1",
                         "+HQM_PH_DLY1_MIN=500",
                         "+HQM_PH_DLY1_MAX=2000",
                        ],
      },
      ph_low_to_high => {
          -simv_args => [
                         "+HQM_PH_MODE=assert_ph",
                         "+HQM_PH_DLY1_MIN=500",
                         "+HQM_PH_DLY1_MAX=2000",
                        ],
      },
      ph_tgl => {
          -simv_args => [
                         "+HQM_PH_MODE=ph_sequence",
                         "+HQM_PH_DLY1_MIN=500",
                         "+HQM_PH_DLY1_MAX=2000",
                         "+HQM_PH_DLY2_MIN=1000",
                         "+HQM_PH_DLY2_MAX=5000",
                         "+HQM_PH_SEQ_NUM=10",
                        ],
      },
      ph_tgl_prochot => {
          -simv_args => [
                         "+HQM_PWR_EN_PH_SEQ=hcw_perf_dir_ldb_test1_hcw_wrp_seq",
                         "+hqm_pwr_prochot_user_data_seq_stim_config::ph_var=TOGGLE_PROCHOT",
                        ],
      },
      ph_tgl_after_enq_dir => {
          -simv_args => [
                         "+HQM_PWR_EN_PH_SEQ=hcw_perf_dir_ldb_test1_hcw_wrp_seq",
                         "+hqm_pwr_prochot_user_data_seq_stim_config::ph_var=TGL_PH_AFTER_ENQ_DIR",
                         "+HQM_PWR_CQ_DIR_DIS",
                        ],
      },
      ph_tgl_after_enq_ldb => {
          -simv_args => [
                         "+HQM_PWR_EN_PH_SEQ=hcw_perf_dir_ldb_test1_hcw_wrp_seq",
                         "+hqm_pwr_prochot_user_data_seq_stim_config::ph_var=TGL_PH_AFTER_ENQ_LDB",
                         "+HQM_PWR_CQ_LDB_DIS",
                        ],
      },
      ph_tgl_after_deq_dir => {
          -simv_args => [
                         "+HQM_PWR_EN_PH_SEQ=hcw_perf_dir_ldb_test1_hcw_wrp_seq",
                         "+hqm_pwr_prochot_user_data_seq_stim_config::ph_var=TGL_PH_AFTER_DEQ_DIR",
                         "+HQM_PWR_CQ_DIR_DIS",
                        ],
      },
      ph_tgl_after_deq_ldb => {
          -simv_args => [
                         "+HQM_PWR_EN_PH_SEQ=hcw_perf_dir_ldb_test1_hcw_wrp_seq",
                         "+hqm_pwr_prochot_user_data_seq_stim_config::ph_var=TGL_PH_AFTER_DEQ_LDB",
                         "+HQM_PWR_CQ_LDB_DIS",
                        ],
      },
      ph_tgl_after_pcie_cfg_rd => {
          -simv_args => [
                         "+HQM_PWR_EN_PH_SEQ=hcw_perf_dir_ldb_test1_hcw_wrp_seq",
                         "+hqm_pwr_prochot_user_data_seq_stim_config::ph_var=TGL_PH_AFTER_PCIE_CFG_RD",
                        ],
      },
      ph_tgl_after_pcie_cfg_wr => {
          -simv_args => [
                         "+HQM_PWR_EN_PH_SEQ=hcw_perf_dir_ldb_test1_hcw_wrp_seq",
                         "+hqm_pwr_prochot_user_data_seq_stim_config::ph_var=TGL_PH_AFTER_PCIE_CFG_WR",
                        ],
      },
      ph_tgl_after_mmio_cfg_rd => {
          -simv_args => [
                         "+HQM_PWR_EN_PH_SEQ=hcw_perf_dir_ldb_test1_hcw_wrp_seq",
                         "+hqm_pwr_prochot_user_data_seq_stim_config::ph_var=TGL_PH_AFTER_MMIO_CFG_RD",
                        ],
      },
      ph_tgl_after_mmio_cfg_wr => {
          -simv_args => [
                         "+HQM_PWR_EN_PH_SEQ=hcw_perf_dir_ldb_test1_hcw_wrp_seq",
                         "+hqm_pwr_prochot_user_data_seq_stim_config::ph_var=TGL_PH_AFTER_MMIO_CFG_WR",
                        ],
      },
      ph_check_regs => {
          -simv_args => [
                         "+HQM_PWR_EN_PH_SEQ=hcw_perf_dir_ldb_test1_hcw_wrp_seq",
                         "+hqm_pwr_prochot_user_data_seq_stim_config::check_phcnt_regs=1",
                        ],
      },

      ##------------------------------------------------------------##
      ##  QE.prio 
      ##------------------------------------------------------------## 
      qe_prio_fixed => {
          -simv_args => [
                      "+has_hcw_qpri_weight1=0",
                      "+has_hcw_qpri_weight2=0",
                      "+has_hcw_qpri_weight3=0",
                      "+has_hcw_qpri_weight4=0",
                      "+has_hcw_qpri_weight5=0",
                      "+has_hcw_qpri_weight6=0",
                      "+has_hcw_qpri_weight7=0",
                        ],
      },

      ##------------------------------------------------------------##
      ##  unit_idle check in the middle of traffics 
      ##------------------------------------------------------------##         
      trfmid_unit_idle_check  => {
          -simv_args => [
		     "+hqmproc_unitidle_trfmid_check_enable=1",     
		     "+hqmproc_unitidle_trfmid_expect_idle=1",     
		     "+hqmproc_unitidle_trfmid_report=1",     
		     "+hqmproc_unitidle_poll_num=100",     
                        ],
      },   

      ##------------------------------------------------------------##
      ##  error injection test handlings 
      ##------------------------------------------------------------##  
      ingresserrinj_illegal_qid_dirpp1_test0 => {
          -simv_args => [

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+has_ing_errinj_illegal_qid_intr_check",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0030101/0xffffffff",#0xc0030101	    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ill_qid_from_dirpp1_test0.cft",
                        ],
      },

      ingresserrinj_disabled_qid_dirpp1_test0 => {
          -simv_args => [

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+has_ing_errinj_illegal_qid_intr_check",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0040101/0xffffffff",#0xc0040101	    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_dis_qid_from_dirpp1_test0.cft",
                        ],
      },

      ingresserrinj_illegal_atm_qid_ldbpp1_test0 => {
          -simv_args => [

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     #"+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0052101/0xffffffff",#0xc0052101  	    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ill_atm_qid_from_ldbpp1_test0.cft",
                        ],
      },

      ingresserrinj_illegal_qid_ldbpp1_test0 => {
          -simv_args => [

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     #"+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0032101/0xffffffff",#0xc0052101  	    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ill_qid_from_ldbpp1_test0.cft",
                        ],
      },

      ingresserrinj_illegal_qid_ldbpp2_test0 => {
          -simv_args => [

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     #"+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0032102/0xffffffff",#0xc0032102  	    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ill_qid_from_ldbpp2_test0.cft",
                        ],
      },

      ingresserrinj_disabled_qid_ldbpp2_test0 => {
          -simv_args => [

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     #"+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0042102/0xffffffff",#0xc0042102  	    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_dis_qid_from_ldbpp2_test0.cft",
                        ],
      },

      ingresserrinj_illegal_qid_ldbpp3_test0 => {
          -simv_args => [

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     #"+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0032103/0xffffffff",#0xc0032103  	    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ill_qid_from_ldbpp3_test0.cft",
                        ],
      },

      ingresserrinj_illegal_qid_ldbpp5_test0 => {
          -simv_args => [

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     #"+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0032105/0xffffffff",#0xc0032105  	    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ill_qid_from_ldbpp5_test0.cft",
                        ],
      },

      ingresserrinj_disabled_qid_ldbpp5_test0 => {
          -simv_args => [

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     #"+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0042105/0xffffffff",#0xc0042105  	    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_dis_qid_from_ldbpp5_test0.cft",
                        ],
      },

      #illegal QID due to LDB QID configuration (UNO/ORD)
      ingresserrinj_illegal_ldbqid_pp1_test0 => {
          -simv_args => [

                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     #"+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0052101/0xffffffff",#0xc0052101  	    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ill_ldbqid_pp1_test0.cft",
                        ],
      },

      ingresserrinj_illegal_ldbqid_pp2_test0 => {
          -simv_args => [
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     #"+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0052102/0xffffffff",#0xc0052102  	    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ill_ldbqid_pp2_test0.cft",
                        ],
      },

      ingresserrinj_illegal_ldbpp_test0 => {
          -simv_args => [

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc001213f/0xffffffff",#0xc001213f or 	0xc001013f   (is_ldb=0 or 1) bit 13 masked  

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ill_ldbpp_smk_test0.cft",
                        ],
      },
      ingresserrinj_illegal_dirpp_test0 => {
          -simv_args => [

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc001013f/0xffffffff",#0xc001213f or 	0xc001013f   (is_ldb=0 or 1) bit 13 masked  

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ill_dirpp_smk_test0.cft",
                        ],
      },

      ingresserrinj_illegal_hcw_from_ldbpp_test0 => {
          -simv_args => [

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0002100/0xffffffff",#0xc0002100   (is_ldb=0 or 1) bit 13 masked  

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ill_hcw_from_ldbpp_smk_test0.cft",
                        ],
      },
      ingresserrinj_illegal_hcw_from_dirpp_test0 => {
          -simv_args => [

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0000100/0xffffffff",#0xc0000100    (is_ldb=0 or 1) bit 13 masked  

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ill_hcw_from_dirpp_smk_test0.cft",
                        ],
      },

      ingresserrinj_illegal_dirpp_rels_test0 => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0000100/0xffffffff",# 0xc0000100  (is_ldb=0 or 1) bit 13 masked  

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ill_dirpp_rels_smk_test0.cft",
                        ],
      },

      ingresserrinj_illegal_dirqtype_rels_test0 => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0032102/0xfffffff0",# 0xc0032102  (is_ldb=0 or 1) bit 13 masked  

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ill_dirqtype_rels_smk_test0.cft",
                        ],
      },


      ingresserrinj_illegal_ldbpp4567_test0 => {
          -simv_args => [
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0012105/0xffffffff",# 00xc0012105  (is_ldb=0 or 1) bit 13 masked  
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_illldbpp4567_test0.cft",
                        ],
      },
      ingresserrinj_illegal_dirpp4567_test0 => {
          -simv_args => [
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5020105/0xfffffff0",# 0xc5020105 0xc0010108  (is_ldb=0 or 1) bit 13 masked  
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_illdirpp4567_test0.cft",
                        ],
      },

      ingresserrinj_illegal_ldbpp4567_test1 => {
          -simv_args => [
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_EXCESS_TOKEN_RETURN_OK",
                     "+HQM_TB_EOT_CHECK_DISABLE",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0012109/0xfffffff0",# 00xc0012105  (is_ldb=0 or 1) bit 13 masked  
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_histlist_chk=0",
                    # "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_illldbpp4567_test0.cft",
                        ],
      },
      ingresserrinj_illegal_dirpp4567_test1 => {
          -simv_args => [
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_EXCESS_TOKEN_RETURN_OK",
                     "+HQM_TB_EOT_CHECK_DISABLE",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0010109/0xfffffff0",# 0xc0010109 0xc0010108  (is_ldb=0 or 1) bit 13 masked  
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                    # "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_illdirpp4567_test0.cft",
                        ],
      },



      ##------------------------------------------------------------##
      ##   
      ##------------------------------------------------------------##         

      ##------------------------------------------------------------##
      ##   
      ##------------------------------------------------------------##         
      ###################
      ##Test: general 4ldb+4dir set options in cmd lime  
      ################### 
      ldb4ppdir4pp_smoke => {
          -simv_args => [

                     #"+LDB_PP0_Q0_NUM_HCW=32",
                     #"+LDB_PP1_Q0_NUM_HCW=0",
                     #"+LDB_PP2_Q0_NUM_HCW=0", 
                     #"+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     #"+DIR_PP0_Q0_NUM_HCW=0",
                     #"+DIR_PP1_Q0_NUM_HCW=0",
                     #"+DIR_PP2_Q0_NUM_HCW=0",
                     #"+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
                     #"+LDB_PP0_TRF_ENA=1",
                     #"+LDB_PP1_TRF_ENA=0",
                     #"+LDB_PP2_TRF_ENA=0",  
                     #"+LDB_PP3_TRF_ENA=0",  		     
		     		     
                     #"+DIR_PP0_TRF_ENA=0",
                     #"+DIR_PP1_TRF_ENA=0",	
                     #"+DIR_PP2_TRF_ENA=0",
                     #"+DIR_PP3_TRF_ENA=0",
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cfg.cft",		     
                        ],
      },    
       
      ldb4pp_1qid_smoke => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=0",

                     "+LDB_PP0_Q0_NUM_HCW=128",
                     "+LDB_PP1_Q0_NUM_HCW=128",
                     "+LDB_PP2_Q0_NUM_HCW=128", 
                     "+LDB_PP3_Q0_NUM_HCW=128", 
		     		     
                     #"+DIR_PP0_Q0_NUM_HCW=0",
                     #"+DIR_PP1_Q0_NUM_HCW=0",
                     #"+DIR_PP2_Q0_NUM_HCW=0",
                     #"+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP2_TRF_ENA=1",  
                     "+LDB_PP3_TRF_ENA=1",  

		     "+LDB_PP0_QTYPE=QUNO", 
		     "+LDB_PP1_QTYPE=QUNO", 
		     "+LDB_PP2_QTYPE=QUNO", 
		     "+LDB_PP3_QTYPE=QUNO", 

                     "+LDB_PP0_QID=1",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP2_QID=1",
                     "+LDB_PP3_QID=1",
		     
		     		     
                     #"+DIR_PP0_TRF_ENA=0",
                     #"+DIR_PP1_TRF_ENA=0",	
                     #"+DIR_PP2_TRF_ENA=0",
                     #"+DIR_PP3_TRF_ENA=0",
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1qidmmap_cfg.cft",		     
                        ],
      },    
       

     ###################################################################
     ###################################################################
     ###################################################################
     ###################################################################
     ###################################################################
     #CIAL direct/smoke tests (general option settings)
     ###################################################################
      ################################
      #CQDEP=8, CQTHRES=0 
      ################################
      #return 1 token, rearm; 
      #after return token, rearm has highest priority
      cqintr_cqdep8_cqthres0_cial_test0 => {
          -simv_args => [
                     "+MSIX_CQ_check", 

                     "+HQM_CIAL_INT_ARM_CK_0", 

                     "+hqmproc_batch_disable=1",
                     "+has_rtntokctrl_sel_mode=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+has_rtntokctrl_holdnum=1", 
                     "+has_rtntokctrl_rtnnum_min=1",   #return one token before rearm
                     "+has_rtntokctrl_rtnnum_max=1",
                     "+has_cq_rearm_ctrl=1",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)

                        ],
      },    

      #return 1 token, rearm; 
      #after return token, rearm doesn't have highest priority
      cqintr_cqdep8_cqthres0_cial_test1 => {
          -simv_args => [
                     "+MSIX_CQ_check", 

                     "+HQM_CIAL_INT_ARM_CK_0", 

                     "+hqmproc_batch_disable=1",
                     "+has_rtntokctrl_sel_mode=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+has_rtntokctrl_holdnum=1", 
                     "+has_rtntokctrl_rtnnum_min=1",   #return one token before rearm
                     "+has_rtntokctrl_rtnnum_max=1",
                     "+has_cq_rearm_ctrl=0",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)

                        ],
      }, 


      ################################
      #CQDEP=8, CQTHRES=7 
      #CQDEP=16, CQTHRES=15
      ################################
      #test0
      #return all token, rearm; 
      #after return token, rearm has highest priority
      #after token num=8, and cq_int received, next is to return tokens with: comp_t, bat_t, new_t, renq_t
      #+LDB_PP0_CQREARM_CTRL=3
      cqintr_cqdep_cqthres_cial_test0 => {
          -simv_args => [
                     "+MSIX_CQ_check", 

                     "+HQM_CIAL_INT_ARM_CK_1", 

                     "+has_rtntokctrl_sel_mode=3",      #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+has_rtntokctrl_cqthres_ctrl=1",  #when set this cq_thres_ctrl, has_rtntokctrl_holdnum=cq.thres+1
                     "+has_rtntokctrl_rtnnum_min=0",    #return all tokens before rearm
                     "+has_rtntokctrl_rtnnum_max=0",
                     "+has_cq_rearm_ctrl=3",           
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit7: 1: rearm routine running by default

                        ],
      },    


		     
      cqintr_cqdep_cqthres_cial_cwdt_test0 => {
          -simv_args => [
                     "+MSIX_CQ_check", 

                     "+HQM_CIAL_INT_ARM_CK_3", 

                     "+has_rtntokctrl_sel_mode=3",      #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+has_rtntokctrl_cqthres_ctrl=1",  #when set this cq_thres_ctrl, has_rtntokctrl_holdnum=cq.thres+1
                     "+has_rtntokctrl_rtnnum_min=0",    #return all tokens before rearm
                     "+has_rtntokctrl_rtnnum_max=0",
 
                     "+has_cq_cwdt_ctrl=0",               #0: wait has_cq_intr_resp_waitnum_max; 1: upon cq.intr received, wait for CWDT alarm before return tokens/rearm
                     "+has_cq_intr_resp_waitnum_min=3",   #3: 3 times of resp delay, : expect to receive 3 cwdt from every cq
                     "+has_cq_intr_resp_waitnum_max=8000",#>1000, to support response delay (response delay: upon cial.intr, if no CWDT is received, wait 1200 cycles) 
                     "+has_cq_rearm_ctrl=43",           
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit6:  0: normal; 1: last N token return delayed
                                                          #-- bit7: 1: rearm routine running by default

                        ],
      },    

      #test1
      #return all token, rearm; 
      #after return token, rearm has highest priority
      #after token num=8, and cq_int received, next is to return tokens with: comp_t, bat_t
      #+LDB_PP0_CQREARM_CTRL=7
      cqintr_cqdep_cqthres_cial_test1 => {
          -simv_args => [
                     "+MSIX_CQ_check", 

                     "+HQM_CIAL_INT_ARM_CK_1", 

                     "+has_rtntokctrl_sel_mode=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+has_rtntokctrl_cqthres_ctrl=1",  #when set this cq_thres_ctrl, has_rtntokctrl_holdnum=cq.thres+1
                     "+has_rtntokctrl_rtnnum_min=0",   #return all tokens before rearm
                     "+has_rtntokctrl_rtnnum_max=0",
                     "+has_cq_rearm_ctrl=7",           
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit7: 1: rearm routine running by default
		     
                        ],
      },    

      #test2
      #return one token at a time untill all tokens returned, then rearm; 
      #after return token, rearm has highest priority
      #after token num=8, and cq_int received, next is to return tokens with: comp_t, bat_t, new_t, renq_t
      #+LDB_PP0_CQREARM_CTRL=3
      cqintr_cqdep_cqthres_cial_test2 => {
          -simv_args => [
                     "+MSIX_CQ_check", 

                     "+HQM_CIAL_INT_ARM_CK_1", 

                     "+has_rtntokctrl_sel_mode=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+has_rtntokctrl_cqthres_ctrl=1",  #when set this cq_thres_ctrl, has_rtntokctrl_holdnum=cq.thres+1
                     "+has_rtntokctrl_rtnnum_min=1",   #return one token at a time until all tokens returned before rearm
                     "+has_rtntokctrl_rtnnum_max=1",
                     "+has_cq_rearm_ctrl=3",           
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit7: 1: rearm routine running by default
		     
                        ],
      },    

      #test3
      #return one token at a time until all tokens returned before rearm; 
      #after return token, rearm has highest priority
      #after token num=8, and cq_int received, next is to return tokens with: comp_t, bat_t
      #+LDB_PP0_CQREARM_CTRL=7
      cqintr_cqdep_cqthres_cial_test3 => {
          -simv_args => [
                     "+MSIX_CQ_check", 

                     "+HQM_CIAL_INT_ARM_CK_1", 

                     "+has_rtntokctrl_sel_mode=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+has_rtntokctrl_cqthres_ctrl=1",  #when set this cq_thres_ctrl, has_rtntokctrl_holdnum=cq.thres+1
                     "+has_rtntokctrl_rtnnum_min=1",   #return one token at a time until all tokens returned before rearm
                     "+has_rtntokctrl_rtnnum_max=1",
                     "+has_cq_rearm_ctrl=7",           
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit7: 1: rearm routine running by default
		     
                        ],
      },    



     #########################
     #CIAL: cq_intr_occ + cq_intr_timer
     #CIAL.occ * (N-1) + CIAL.timer
     #########################
      #test0
      #return all token, rearm; 
      #after return token, rearm has highest priority
      #after token num=8, and cq_int received, next is to return tokens with: comp_t, bat_t
      # 
      # CIAL.occ * (N-1) + CIAL.timer
      # this test runs with +_CQREARM_CTRL=17  (hqmproc_cq_rearm_ctrl[4]==1) (bit4:  0: cial_cq_intr_occ loop only; 1: cial_cq_intr_occ loop  + cial_cq_intr_timer loop)
      # _RTNTOKCTRL_NUM=8
      # upon 8 tokens => wait for cq.int => return 7 tokens => rearm
      # upon 1 token  => wait for cq.int => return 1 toke   => rearm
      # if keep ENQ HCWs free-run, both cq.int are cq.occ intr
      # until the last one is a cq.timer intr at the end
      #
      #+LDB_PP0_CQREARM_CTRL=17
      cqintr_cqdep8_cqthres7_cial_occ_tim_test0 => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                     "+MSIX_CQ_check", 

                     "+HQM_CIAL_INT_ARM_CK_2", 

                     "+has_rtntokctrl_sel_mode=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+has_rtntokctrl_cqthres_ctrl=1",  #when set this cq_thres_ctrl, has_rtntokctrl_holdnum=cq.thres+1
                     "+has_rtntokctrl_rtnnum_min=0",   #
                     "+has_rtntokctrl_rtnnum_max=0",
                     "+has_cq_rearm_ctrl=17",     
                                                          #-- bit0:  0: when cq_intr_service_state=1 or 2, next to rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: when cq_intr_service_state=0, next to return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit4:  0: cial_cq_intr_occ loop only; 1: cial_cq_intr_occ loop  + cial_cq_intr_timer loop 
                                                          #-- bit7: 1: rearm routine running by default

		     
                        ],
      },    


     #########################
     #CIAL: cq_intr_occ + cq_intr_timer
     #CIAL.occ  + CIAL.timer interleaved, expect to see two times of cq.intr
     #########################
      #test0
      #return all token, rearm; 
      #after return token, rearm has highest priority
      #after token num=8, and cq_int received, next is to return tokens with: comp_t, bat_t
      # 
      # CIAL.occ + CIAL.timer
      # this test runs with +_CQREARM_CTRL=37  
      #(hqmproc_cq_rearm_ctrl[5]==1) (bit4:  0: cial_cq_intr_occ loop only; 1: cial_cq_intr_occ loop  + cial_cq_intr_timer loop)
      #(hqmproc_cq_rearm_ctrl[4]==1) (bit5:  0: normal; 1: control ENQ, send cq_intr_enq_num (=hqmproc_rtntokctrl_holdnum ) when cq_intr_service_state=0)
      # _RTNTOKCTRL_NUM=8
      # upon 8 tokens => wait for cq.int => return 7 tokens => rearm
      # upon 1 token  => wait for cq.int => return 1 toke   => rearm
      # control ENQ HCWs to get both cq.int are cq.occ intr
      #
      #+LDB_PP0_CQREARM_CTRL=37
      cqintr_cqdep8_cqthres7_cial_occ_tim_test1 => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                     "+MSIX_CQ_check", 

                     "+HQM_CIAL_INT_ARM_CK_2", 

                     "+has_rtntokctrl_sel_mode=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+has_rtntokctrl_cqthres_ctrl=1",  #when set this cq_thres_ctrl, has_rtntokctrl_holdnum=cq.thres+1
                     "+has_rtntokctrl_rtnnum_min=0",   #
                     "+has_rtntokctrl_rtnnum_max=0",
                     "+has_cq_rearm_ctrl=37",   
                                                          #-- bit0:  0: when cq_intr_service_state=1 or 2, next to rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: when cq_intr_service_state=0, next to return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit4:  0: cial_cq_intr_occ loop only; 1: cial_cq_intr_occ loop  + cial_cq_intr_timer loop 
                                                          #-- bit5:  0: normal; 1: control ENQ, send cq_intr_enq_num (=hqmproc_rtntokctrl_holdnum ) when cq_intr_service_state=0  
                                                          #-- bit7: 1: rearm routine running by default
		     
                        ],
      },    


      #+LDB_PP0_CQREARM_CTRL=27, occ only
      cqintr_cqdep8_cqthres7_cial_occ_test1 => {
          -simv_args => [
                     "+MSIX_CQ_check", 

                     "+HQM_CIAL_INT_ARM_CK_1", 

                     "+has_rtntokctrl_sel_mode=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+has_rtntokctrl_cqthres_ctrl=1",  #when set this cq_thres_ctrl, has_rtntokctrl_holdnum=cq.thres+1
                     "+has_rtntokctrl_rtnnum_min=0",   #
                     "+has_rtntokctrl_rtnnum_max=0",
                     "+has_cq_rearm_ctrl=27",   
                                                          #-- bit0:  0: when cq_intr_service_state=1 or 2, next to rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: when cq_intr_service_state=0, next to return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit4:  0: cial_cq_intr_occ loop only; 1: cial_cq_intr_occ loop  + cial_cq_intr_timer loop 
                                                          #-- bit5:  0: normal; 1: control ENQ, send cq_intr_enq_num (=hqmproc_rtntokctrl_holdnum ) when cq_intr_service_state=0  
                                                          #-- bit7: 1: rearm routine running by default
		     
                        ],
      },    


##################################################
##################################################
      #This test shows when CQ IRQ mask=1, there is pending IRQ (hw), CHP's unit_idle=0, not idle.
      #Bill/Te (05082020) decided this is okay, RTL won't be changed on this
      cqintr_mask_unmask_dirldb_unitidle_smk => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_cqirq_mask_idleck=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=3000",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=1",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=1",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=200",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=8000", #300  05072020 note:try to read idle during waiting
                     "+has_cqirq_mask_waitnum_max=8000", #300
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      },    

      ##############################
      cqintr_mask_unmask_dirldb_smk => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=1",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=1",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=200",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=300", #300  05072020 note:try to read idle during waiting
                     "+has_cqirq_mask_waitnum_max=300", #300
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      },    

      cqintr_mask_unmask_2dir2ldb_smk => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=66",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=2",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=2",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=300",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=300",
                     "+has_cqirq_mask_waitnum_max=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      },    

      cqintr_mask_unmask_4dir4ldb_smk => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=68",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=4",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=4",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=300",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=300",
                     "+has_cqirq_mask_waitnum_max=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      cqintr_mask_unmask_8dir8ldb_smk => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=72",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=8",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=8",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=300",
                     "+has_cqirq_mask_waitnum_max=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 
   
      cqintr_mask_unmask_8dir8ldb_smk40 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=72",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=4",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=4",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=300",
                     "+has_cqirq_mask_waitnum_max=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      cqintr_mask_unmask_8dir8ldb_smk41 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=72",
                     "+hqmproc_cqirqmask_ldbppnum_min=4",
                     "+hqmproc_cqirqmask_ldbppnum_max=8",
                     "+hqmproc_cqirqmask_dirppnum_min=4",
                     "+hqmproc_cqirqmask_dirppnum_max=8",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=300",
                     "+has_cqirq_mask_waitnum_max=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      cqintr_mask_unmask_16dir16ldb_smk => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=80",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=16",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=16",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=300",
                     "+has_cqirq_mask_waitnum_max=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      cqintr_mask_unmask_16dir16ldb_smk40 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=80",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=4",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=4",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=300",
                     "+has_cqirq_mask_waitnum_max=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      cqintr_mask_unmask_16dir16ldb_smk41 => {
          -simv_args => [

                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=80",
                     "+hqmproc_cqirqmask_ldbppnum_min=4",
                     "+hqmproc_cqirqmask_ldbppnum_max=8",
                     "+hqmproc_cqirqmask_dirppnum_min=4",
                     "+hqmproc_cqirqmask_dirppnum_max=8",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=300",
                     "+has_cqirq_mask_waitnum_max=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 
      cqintr_mask_unmask_16dir16ldb_smk42 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=80",
                     "+hqmproc_cqirqmask_ldbppnum_min=8",
                     "+hqmproc_cqirqmask_ldbppnum_max=12",
                     "+hqmproc_cqirqmask_dirppnum_min=8",
                     "+hqmproc_cqirqmask_dirppnum_max=12",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=300",
                     "+has_cqirq_mask_waitnum_max=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 
      cqintr_mask_unmask_16dir16ldb_smk43 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=80",
                     "+hqmproc_cqirqmask_ldbppnum_min=12",
                     "+hqmproc_cqirqmask_ldbppnum_max=16",
                     "+hqmproc_cqirqmask_dirppnum_min=12",
                     "+hqmproc_cqirqmask_dirppnum_max=16",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=300",
                     "+has_cqirq_mask_waitnum_max=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      cqintr_mask_unmask_32dir_smk40 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=4",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 
      cqintr_mask_unmask_32dir_smk41 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=4",
                     "+hqmproc_cqirqmask_dirppnum_max=8",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      cqintr_mask_unmask_32dir_smk42 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=8",
                     "+hqmproc_cqirqmask_dirppnum_max=12",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 
      cqintr_mask_unmask_32dir_smk43 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=12",
                     "+hqmproc_cqirqmask_dirppnum_max=16",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      cqintr_mask_unmask_32dir_smk44 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=16",
                     "+hqmproc_cqirqmask_dirppnum_max=20",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      },

      cqintr_mask_unmask_32dir_smk45 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=20",
                     "+hqmproc_cqirqmask_dirppnum_max=24",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      },
      cqintr_mask_unmask_32dir_smk46 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=24",
                     "+hqmproc_cqirqmask_dirppnum_max=28",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      },


      cqintr_mask_unmask_32dir_smk47 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=24",
                     "+hqmproc_cqirqmask_dirppnum_max=32",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 


      cqintr_mask_unmask_32ldb_smk40 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=32",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=4",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 
      cqintr_mask_unmask_32ldb_smk41 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=32",
                     "+hqmproc_cqirqmask_ldbppnum_min=4",
                     "+hqmproc_cqirqmask_ldbppnum_max=8",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 
      cqintr_mask_unmask_32ldb_smk42 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=32",
                     "+hqmproc_cqirqmask_ldbppnum_min=8",
                     "+hqmproc_cqirqmask_ldbppnum_max=12",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 
      cqintr_mask_unmask_32ldb_smk43 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=32",
                     "+hqmproc_cqirqmask_ldbppnum_min=12",
                     "+hqmproc_cqirqmask_ldbppnum_max=16",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      cqintr_mask_unmask_32ldb_smk44 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=32",
                     "+hqmproc_cqirqmask_ldbppnum_min=16",
                     "+hqmproc_cqirqmask_ldbppnum_max=20",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      cqintr_mask_unmask_32ldb_smk45 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=32",
                     "+hqmproc_cqirqmask_ldbppnum_min=20",
                     "+hqmproc_cqirqmask_ldbppnum_max=24",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      cqintr_mask_unmask_32ldb_smk46 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=32",
                     "+hqmproc_cqirqmask_ldbppnum_min=24",
                     "+hqmproc_cqirqmask_ldbppnum_max=28",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      cqintr_mask_unmask_32ldb_smk47 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=32",
                     "+hqmproc_cqirqmask_ldbppnum_min=28",
                     "+hqmproc_cqirqmask_ldbppnum_max=32",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      cqintr_mask_unmask_32dir_smk => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=96",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=32",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      cqintr_mask_unmask_32ldb_smk => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=32",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=32",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      cqintr_mask_unmask_32dir32ldb_smk => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=96",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=32",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=32",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      ##support different range of dir/ldb
      ##dir0-dir31
      cqintr_mask_unmask_32dirl_smkl => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=16",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      cqintr_mask_unmask_32dirl_smkh => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=16",
                     "+hqmproc_cqirqmask_dirppnum_max=32",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 


      ##dir32-dir63
      cqintr_mask_unmask_32dirm_smk40 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=32",
                     "+hqmproc_cqirqmask_dirppnum_max=36",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      cqintr_mask_unmask_32dirm_smk41 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=36",
                     "+hqmproc_cqirqmask_dirppnum_max=40",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      cqintr_mask_unmask_32dirm_smk42 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=40",
                     "+hqmproc_cqirqmask_dirppnum_max=44",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",
                        ],
      }, 

      cqintr_mask_unmask_32dirm_smk43 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=44",
                     "+hqmproc_cqirqmask_dirppnum_max=48",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",
                        ],
      }, 

      cqintr_mask_unmask_32dirm_smk44 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=48",
                     "+hqmproc_cqirqmask_dirppnum_max=52",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",
                        ],
      }, 

      cqintr_mask_unmask_32dirm_smk45 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=52",
                     "+hqmproc_cqirqmask_dirppnum_max=56",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",
                        ],
      }, 

      cqintr_mask_unmask_32dirm_smk46 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=56",
                     "+hqmproc_cqirqmask_dirppnum_max=60",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",
                        ],
      }, 


      cqintr_mask_unmask_32dirm_smk47 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=60",
                     "+hqmproc_cqirqmask_dirppnum_max=64",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 


      ##dir64-dir96
      cqintr_mask_unmask_32dirh_smk40 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=32",
                     "+hqmproc_cqirqmask_dirppnum_max=36",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",
                        ],
      }, 

      cqintr_mask_unmask_32dirh_smk41 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=36",
                     "+hqmproc_cqirqmask_dirppnum_max=40",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",
                        ],
      }, 

      cqintr_mask_unmask_32dirh_smk42 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=40",
                     "+hqmproc_cqirqmask_dirppnum_max=44",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",
                        ],
      }, 

      cqintr_mask_unmask_32dirh_smk43 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=44",
                     "+hqmproc_cqirqmask_dirppnum_max=48",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",
                        ],
      }, 
      cqintr_mask_unmask_32dirh_smk44 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=48",
                     "+hqmproc_cqirqmask_dirppnum_max=52",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",
                        ],
      }, 

      cqintr_mask_unmask_32dirh_smk45 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=52",
                     "+hqmproc_cqirqmask_dirppnum_max=56",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",
                        ],
      }, 

      cqintr_mask_unmask_32dirh_smk46 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=56",
                     "+hqmproc_cqirqmask_dirppnum_max=60",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",
                        ],
      }, 

      cqintr_mask_unmask_32dirh_smk47 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=0",
                     "+hqmproc_cqirqmask_dirppnum_min=60",
                     "+hqmproc_cqirqmask_dirppnum_max=64",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 



      #######ldb
      ##ldb0-ldb31
      cqintr_mask_unmask_32ldbl_smkl => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=16",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=16",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      cqintr_mask_unmask_32ldbl_smkh => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=32",
                     "+hqmproc_cqirqmask_ldbppnum_min=16",
                     "+hqmproc_cqirqmask_ldbppnum_max=32",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      },    

      cqintr_mask_unmask_32ldbl_smk => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=32",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=32",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      },   


      ##ldb32-ldb63
      cqintr_mask_unmask_32ldbh_smk40 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=64",
                     "+hqmproc_cqirqmask_ldbppnum_min=32",
                     "+hqmproc_cqirqmask_ldbppnum_max=36",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 
      cqintr_mask_unmask_32ldbh_smk41 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=64",
                     "+hqmproc_cqirqmask_ldbppnum_min=36",
                     "+hqmproc_cqirqmask_ldbppnum_max=40",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 
      cqintr_mask_unmask_32ldbh_smk42 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=64",
                     "+hqmproc_cqirqmask_ldbppnum_min=40",
                     "+hqmproc_cqirqmask_ldbppnum_max=44",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      },
      cqintr_mask_unmask_32ldbh_smk43 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=64",
                     "+hqmproc_cqirqmask_ldbppnum_min=44",
                     "+hqmproc_cqirqmask_ldbppnum_max=48",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      },
      cqintr_mask_unmask_32ldbh_smk44 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=64",
                     "+hqmproc_cqirqmask_ldbppnum_min=48",
                     "+hqmproc_cqirqmask_ldbppnum_max=52",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      },
      cqintr_mask_unmask_32ldbh_smk45 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=64",
                     "+hqmproc_cqirqmask_ldbppnum_min=52",
                     "+hqmproc_cqirqmask_ldbppnum_max=56",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      },

      cqintr_mask_unmask_32ldbh_smk46 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=64",
                     "+hqmproc_cqirqmask_ldbppnum_min=56",
                     "+hqmproc_cqirqmask_ldbppnum_max=60",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      },

      cqintr_mask_unmask_32ldbh_smk47 => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=64",
                     "+hqmproc_cqirqmask_ldbppnum_min=60",
                     "+hqmproc_cqirqmask_ldbppnum_max=64",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",
                        ],
      },    

      cqintr_mask_unmask_32ldbh_smk => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=64",
                     "+hqmproc_cqirqmask_ldbppnum_min=32",
                     "+hqmproc_cqirqmask_ldbppnum_max=64",
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=0",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      },   


      ##ldb28-ldb31 + dir92-dir95
      cqintr_mask_unmask_ldb2832dir9296_smkh => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     #"+hqmproc_cqirq_mask_unmask_loop=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=28",
                     "+hqmproc_cqirqmask_ldbppnum_max=32",
                     "+hqmproc_cqirqmask_dirppnum_min=60",
                     "+hqmproc_cqirqmask_dirppnum_max=64",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      ##ldb28-ldb31 + dir92-dir95 trying parallel task
      cqintr_mask_unmask_ldb2832dir9296_smkh_paral => {
          -simv_args => [
                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_paral_enable=1",
                     "+hqmproc_cqirq_mask_paral_ena=1",   
                     "+hqmproc_cqirq_unmask_paral_ena=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=28",
                     "+hqmproc_cqirqmask_ldbppnum_max=32", #32
                     "+hqmproc_cqirqmask_dirppnum_min=60",
                     "+hqmproc_cqirqmask_dirppnum_max=64",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                        ],
      }, 

      #################################################
      #################################################
      #################################################
      #################################################
      ############### mask-unmask parallel
      #################################################
      #################################################
      #################################################
      #################################################
      #################################################
      #####cfg of lower32 ldbcq + all 96 dircq
      #################################################
      ##ldb0 -ldb7 + dir64 -dir71  trying parallel task
      cqintr_mask_unmask_ldb07dir6471_paral_ims => {
          -simv_args => [
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=56",
                     "+hqmproc_dirppnum_max=64",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_paral_enable=1",
                     "+hqmproc_cqirq_mask_paral_ena=1",   
                     "+hqmproc_cqirq_unmask_paral_ena=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=8", 
                     "+hqmproc_cqirqmask_dirppnum_min=56",
                     "+hqmproc_cqirqmask_dirppnum_max=64",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32low_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		


                        ],
      }, 


      ##ldb8 -ldb15 + dir72 -dir79  trying parallel task
      cqintr_mask_unmask_ldb815dir7279_paral_ims => {
          -simv_args => [
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=8", 
                     "+hqmproc_ldbppnum_max=16",  
                     "+hqmproc_dirppnum_min=48",
                     "+hqmproc_dirppnum_max=64",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_paral_enable=1",
                     "+hqmproc_cqirq_mask_paral_ena=1",   
                     "+hqmproc_cqirq_unmask_paral_ena=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=8",
                     "+hqmproc_cqirqmask_ldbppnum_max=16", 
                     "+hqmproc_cqirqmask_dirppnum_min=48",
                     "+hqmproc_cqirqmask_dirppnum_max=56",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32low_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		


                        ],
      }, 

      ##ldb16 -ldb23 + dir80 -dir87  trying parallel task
      cqintr_mask_unmask_ldb1623dir8087_paral_ims => {
          -simv_args => [
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=16", 
                     "+hqmproc_ldbppnum_max=24",  
                     "+hqmproc_dirppnum_min=56",
                     "+hqmproc_dirppnum_max=64",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_paral_enable=1",
                     "+hqmproc_cqirq_mask_paral_ena=1",   
                     "+hqmproc_cqirq_unmask_paral_ena=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=16",
                     "+hqmproc_cqirqmask_ldbppnum_max=24", 
                     "+hqmproc_cqirqmask_dirppnum_min=56",
                     "+hqmproc_cqirqmask_dirppnum_max=64",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32low_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		


                        ],
      }, 


      ##ldb24-ldb31 + dir88-dir95 trying parallel task
      cqintr_mask_unmask_ldb2431dir8895_paral_ims => {
          -simv_args => [
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=24", 
                     "+hqmproc_ldbppnum_max=32",  
                     "+hqmproc_dirppnum_min=56",
                     "+hqmproc_dirppnum_max=64",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_paral_enable=1",
                     "+hqmproc_cqirq_mask_paral_ena=1",   
                     "+hqmproc_cqirq_unmask_paral_ena=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=24",
                     "+hqmproc_cqirqmask_ldbppnum_max=32", 
                     "+hqmproc_cqirqmask_dirppnum_min=56",
                     "+hqmproc_cqirqmask_dirppnum_max=64",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32low_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		


                        ],
      }, 



      ##
      ##ldb0 -ldb7 + dir07 -dir07  trying parallel task
      cqintr_mask_unmask_ldb07dir07_paral_ims => {
          -simv_args => [
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=8",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_paral_enable=1",
                     "+hqmproc_cqirq_mask_paral_ena=1",   
                     "+hqmproc_cqirq_unmask_paral_ena=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=0",
                     "+hqmproc_cqirqmask_ldbppnum_max=8", 
                     "+hqmproc_cqirqmask_dirppnum_min=0",
                     "+hqmproc_cqirqmask_dirppnum_max=8",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32low_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		


                        ],
      }, 


      ##ldb8 -ldb15 + dir8  -dir15  trying parallel task
      cqintr_mask_unmask_ldb815dir815_paral_ims => {
          -simv_args => [
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=8", 
                     "+hqmproc_ldbppnum_max=16",  
                     "+hqmproc_dirppnum_min=8",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_paral_enable=1",
                     "+hqmproc_cqirq_mask_paral_ena=1",   
                     "+hqmproc_cqirq_unmask_paral_ena=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=8",
                     "+hqmproc_cqirqmask_ldbppnum_max=16", 
                     "+hqmproc_cqirqmask_dirppnum_min=8",
                     "+hqmproc_cqirqmask_dirppnum_max=16",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32low_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		


                        ],
      }, 

      ##ldb16 -ldb23 + dir16 -dir23  trying parallel task
      cqintr_mask_unmask_ldb1623dir1623_paral_ims => {
          -simv_args => [
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=16", 
                     "+hqmproc_ldbppnum_max=24",  
                     "+hqmproc_dirppnum_min=16",
                     "+hqmproc_dirppnum_max=24",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_paral_enable=1",
                     "+hqmproc_cqirq_mask_paral_ena=1",   
                     "+hqmproc_cqirq_unmask_paral_ena=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=16",
                     "+hqmproc_cqirqmask_ldbppnum_max=24", 
                     "+hqmproc_cqirqmask_dirppnum_min=16",
                     "+hqmproc_cqirqmask_dirppnum_max=24",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32low_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		


                        ],
      }, 


      ##ldb24-ldb31 + dir24-dir31 trying parallel task
      cqintr_mask_unmask_ldb2431dir2431_paral_ims => {
          -simv_args => [
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=24", 
                     "+hqmproc_ldbppnum_max=32",  
                     "+hqmproc_dirppnum_min=24",
                     "+hqmproc_dirppnum_max=32",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_paral_enable=1",
                     "+hqmproc_cqirq_mask_paral_ena=1",   
                     "+hqmproc_cqirq_unmask_paral_ena=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=24",
                     "+hqmproc_cqirqmask_ldbppnum_max=32", 
                     "+hqmproc_cqirqmask_dirppnum_min=24",
                     "+hqmproc_cqirqmask_dirppnum_max=32",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32low_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		


                        ],
      }, 


      #################################################
      #####cfg of upper32 ldbcq + all 96 dircq
      #################################################
      ##ldb32-ldb39 + dir64-dir71 trying parallel task
      cqintr_mask_unmask_ldb3239_dir6471_paral_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=32", 
                     "+hqmproc_ldbppnum_max=40",  
                     "+hqmproc_dirppnum_min=56",
                     "+hqmproc_dirppnum_max=64",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_paral_enable=1",
                     "+hqmproc_cqirq_mask_paral_ena=1",   
                     "+hqmproc_cqirq_unmask_paral_ena=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=32",
                     "+hqmproc_cqirqmask_ldbppnum_max=40", 
                     "+hqmproc_cqirqmask_dirppnum_min=56",
                     "+hqmproc_cqirqmask_dirppnum_max=64",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32high_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 


      ##ldb40-ldb47 + dir72-dir79 trying parallel task
      cqintr_mask_unmask_ldb4047_dir7279_paral_ims => {
          -simv_args => [
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=40", 
                     "+hqmproc_ldbppnum_max=48",  
                     "+hqmproc_dirppnum_min=48",
                     "+hqmproc_dirppnum_max=56",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_paral_enable=1",
                     "+hqmproc_cqirq_mask_paral_ena=1",   
                     "+hqmproc_cqirq_unmask_paral_ena=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=40",
                     "+hqmproc_cqirqmask_ldbppnum_max=48", 
                     "+hqmproc_cqirqmask_dirppnum_min=48",
                     "+hqmproc_cqirqmask_dirppnum_max=56",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32high_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 

      ##ldb48-ldb55 + dir80-dir87 trying parallel task
      cqintr_mask_unmask_ldb4855_dir8087_paral_ims => {
          -simv_args => [
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=48", 
                     "+hqmproc_ldbppnum_max=56",  
                     "+hqmproc_dirppnum_min=56",
                     "+hqmproc_dirppnum_max=64",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_paral_enable=1",
                     "+hqmproc_cqirq_mask_paral_ena=1",   
                     "+hqmproc_cqirq_unmask_paral_ena=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=48",
                     "+hqmproc_cqirqmask_ldbppnum_max=56", 
                     "+hqmproc_cqirqmask_dirppnum_min=56",
                     "+hqmproc_cqirqmask_dirppnum_max=64",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32high_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 


      ##ldb56-ldb63 + dir88-dir95 trying parallel task
      cqintr_mask_unmask_ldb5663_dir8895_paral_ims => {
          -simv_args => [
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=56", 
                     "+hqmproc_ldbppnum_max=64",  
                     "+hqmproc_dirppnum_min=56",
                     "+hqmproc_dirppnum_max=64",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_paral_enable=1",
                     "+hqmproc_cqirq_mask_paral_ena=1",   
                     "+hqmproc_cqirq_unmask_paral_ena=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=56",
                     "+hqmproc_cqirqmask_ldbppnum_max=64", 
                     "+hqmproc_cqirqmask_dirppnum_min=56",
                     "+hqmproc_cqirqmask_dirppnum_max=64",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32high_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 


      ####
      ##ldb32-ldb39 + dir32-dir39 trying parallel task
      cqintr_mask_unmask_ldb3239_dir3239_paral_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=32", 
                     "+hqmproc_ldbppnum_max=40",  
                     "+hqmproc_dirppnum_min=32",
                     "+hqmproc_dirppnum_max=40",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_paral_enable=1",
                     "+hqmproc_cqirq_mask_paral_ena=1",   
                     "+hqmproc_cqirq_unmask_paral_ena=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=32",
                     "+hqmproc_cqirqmask_ldbppnum_max=40", 
                     "+hqmproc_cqirqmask_dirppnum_min=32",
                     "+hqmproc_cqirqmask_dirppnum_max=40",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32high_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 


      ##ldb40-ldb47 + dir40-dir47 trying parallel task
      cqintr_mask_unmask_ldb4047_dir4047_paral_ims => {
          -simv_args => [
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=40", 
                     "+hqmproc_ldbppnum_max=48",  
                     "+hqmproc_dirppnum_min=40",
                     "+hqmproc_dirppnum_max=48",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_paral_enable=1",
                     "+hqmproc_cqirq_mask_paral_ena=1",   
                     "+hqmproc_cqirq_unmask_paral_ena=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=40",
                     "+hqmproc_cqirqmask_ldbppnum_max=48", 
                     "+hqmproc_cqirqmask_dirppnum_min=40",
                     "+hqmproc_cqirqmask_dirppnum_max=48",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32high_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 

      ##ldb48-ldb55 + dir48-dir55 trying parallel task
      cqintr_mask_unmask_ldb4855_dir4855_paral_ims => {
          -simv_args => [
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=48", 
                     "+hqmproc_ldbppnum_max=56",  
                     "+hqmproc_dirppnum_min=48",
                     "+hqmproc_dirppnum_max=56",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_paral_enable=1",
                     "+hqmproc_cqirq_mask_paral_ena=1",   
                     "+hqmproc_cqirq_unmask_paral_ena=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=48",
                     "+hqmproc_cqirqmask_ldbppnum_max=56", 
                     "+hqmproc_cqirqmask_dirppnum_min=48",
                     "+hqmproc_cqirqmask_dirppnum_max=56",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32high_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 


      ##ldb56-ldb63 + dir56-dir63 trying parallel task
      cqintr_mask_unmask_ldb5663_dir5663_paral_ims => {
          -simv_args => [
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=56", 
                     "+hqmproc_ldbppnum_max=64",  
                     "+hqmproc_dirppnum_min=56",
                     "+hqmproc_dirppnum_max=64",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+hqmproc_batch_min=1",
                     "+hqmproc_batch_max=1",
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_cqirq_mask_enable=1",   
                     "+hqmproc_cqirq_unmask_enable=1",   
                     "+hqmproc_cqirq_paral_enable=1",
                     "+hqmproc_cqirq_mask_paral_ena=1",   
                     "+hqmproc_cqirq_unmask_paral_ena=1",   
                     "+hqmproc_cqirq_mask_waitnum=500",   
                     "+hqmproc_cqirq_unmask_loopwaitnum=10",   
             
                     "+hqmproc_cqirqmask_ppnum_min=0",
                     "+hqmproc_cqirqmask_ppnum_max=128",
                     "+hqmproc_cqirqmask_ldbppnum_min=56",
                     "+hqmproc_cqirqmask_ldbppnum_max=64", 
                     "+hqmproc_cqirqmask_dirppnum_min=56",
                     "+hqmproc_cqirqmask_dirppnum_max=64",

                     #wait cycle after re-program int_mask
                     "+hqmproc_cqirq_mask_loopwaitnum=10",

                     #pp_cq_hqmproc_seq when cq_intr_servics_state=0 and received N tokens, wait to check if any cq.intr received
                     "+has_cqirq_mask_waitnum_min=100",
                     "+has_cqirq_mask_waitnum_max=100",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MIN=300",
                     #"+LDB_PP0_CQIRQ_MASK_WAITNUM_MAX=300",

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32high_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 




     ###################################################################
     ###################################################################
     #####
     #ldb4cq+dir4cq MSIX 
     #####
      cqintr_ldb4ppdir4pp_cqdep8_cqthres0_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=4",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=4",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres0_cfg.cft",		     
                        ],
      },    

      cqintr_ldb4ppdir4pp_cqdep8_cqthres7_trf => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=4",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=4",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb4ppdir4pp_cqdep168_cqthres157_trf => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=4",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=4",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep168_cqthres157_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb4ppdir4pp_cqdep168_cqthres157_trf_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=4",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=4",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb4ppdir4pp_cqdep168_cqthres157_trf_ims_pollmode => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=4",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=4",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep168_cqthres157_ims_pollmode_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb4ppdir4pp_cqdep168_cqthres157_trf_msix_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=4",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=4",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep168_cqthres157_msix_ims_cfg.cft",		     
                        ],
      }, 

      #this is to support N-1 : 1023
      #CIAL.intr + CWDT
      #cq.occ (n-1) the last one is cq.timer
      #CWDT is triggered CQINTR_RESP_WAITNUM_MIN=x times  
      #+LDB_PP0_CQREARM_CTRL=43 (bit6=1) (when getting to the last N tokens to return, upon cq.intr, wait CQINTR_RESP_WAITNUM_MAX before return token and rearm afterford)
      cqintr_ldb4ppdir4pp_cqdep168_cqthres157_trf_1 => {
          -simv_args => [
                     "+HQM_CIAL_INT_ARM_CK_3", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=4",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=4",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1023", 

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep168_cqthres157_timer_cfg.cft",		     
                        ],
      }, 

                     

      cqintr_ldb4ppdir4pp_cqdep8_cqthres7_cial_occ_tim_test0_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=4",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=4",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_timer1_cfg.cft",		     
                        ],
      },    

      cqintr_ldb1ppdir1pp_cqdep8_cqthres7_cial_occ_tim_test1_trf => {
          -simv_args => [
                     		
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=1",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=64", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_timer_cfg.cft",		     
                        ],
      },    

      cqintr_ldb1ppdir1pp_cqdep8_cqthres7_cial_occ_test1_trf => {
          -simv_args => [
                     		
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=1",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_cfg.cft",		     
                        ],
      },    

      cqintr_ldb1ppdir1pp_cqdep8_cqthres7_cial_occ_test1_trf_cqirqmask => {
          -simv_args => [
                     		
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=1",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_cfg.cft",		     
                        ],
      },   
      
      cqintr_ldb2ppdir2pp_cqdep8_cqthres7_cial_occ_test1_trf_cqirqmask => {
          -simv_args => [
                     		
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=66", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=2",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=2",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_cfg.cft",		     
                        ],
      },     

      cqintr_ldb2ppdir2pp_cqdep8_cqthres7_cial_occ_test1_trf_cqirqmask_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=66", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=2",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=2",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_ims_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb4ppdir4pp_cqdep8_cqthres7_cial_occ_test1_trf_cqirqmask => {
          -simv_args => [
                     		
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=4",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=4",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_cfg.cft",		     
                        ],
      },    

      cqintr_ldb4ppdir4pp_cqdep8_cqthres7_cial_occ_test1_trf_cqirqmask_ims => {
          -simv_args => [
                     		
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=4",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=4",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_ims_cfg.cft",		     
                        ],
      },    


      cqintr_ldb8ppdir8pp_cqdep8_cqthres7_trf_cqirqmask => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=72", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=8",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_cqdep8_cqthres7_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb4ppdir4pp_cqdep8_cqthres7_cial_occ_tim_test1_trf => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                     		
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=4",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=4",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_timer_cfg.cft",		     
                        ],
      },    


      cqintr_ldb4ppdir4pp_cqdep168_cqthres157_cial_occ_tim_test0_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=4",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=4",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep168_cqthres157_timer1_cfg.cft",		     
                        ],
      },    

      cqintr_ldb4ppdir4pp_cqdep168_cqthres157_cial_occ_tim_test1_trf => {
          -simv_args => [
                     		
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=4",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=4",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep168_cqthres157_timer_cfg.cft",		     
                        ],
      },    

     #####
     #ldb4cq+dir4cq IMS 
     #####
      cqintr_ldb4ppdir4pp_cqdep8_cqthres7_trf_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=4",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=4",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_ims_cfg.cft",		     
                        ],
      }, 

     #####
     #ldb8cq+dir8cq
     #####
      cqintr_ldb8ppdir8pp_cqdep8_cqthres0_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=72", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=8",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_cqdep8_cqthres0_cfg.cft",		     
                        ],
      },    

      cqintr_ldb8ppdir8pp_cqdep8_cqthres7_trf => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=72", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=8",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_cqdep8_cqthres7_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb8ppdir8pp_cqdep168_cqthres157_trf => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=72", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=8",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_cqdep168_cqthres157_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb8ppdir8pp_cqdep168_cqthres157_trf_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=72", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=8",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb8ppdir8pp_cqdep168_cqthres157_trf_ims_pollmode => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=72", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=8",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_cqdep168_cqthres157_ims_pollmode_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb8ppdir8pp_cqdep168_cqthres157_trf_msix_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=72", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=8",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_cqdep168_cqthres157_msix_ims_cfg.cft",		     
                        ],
      }, 


      cqintr_ldb8ppdir8pp_cqdep8_cqthres7_cial_occ_tim_test0_trf => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=72", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=8",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_cqdep8_cqthres7_timer1_cfg.cft",		     
                        ],
      },    

      cqintr_ldb8ppdir8pp_cqdep8_cqthres7_cial_occ_tim_test1_trf => {
          -simv_args => [
                     		
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=72", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=8",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_cqdep8_cqthres7_timer_cfg.cft",		     
                        ],
      },    


      cqintr_ldb8ppdir8pp_cqdep168_cqthres157_cial_occ_tim_test0_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=72", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=8",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_cqdep168_cqthres157_timer1_cfg.cft",		     
                        ],
      },    

      cqintr_ldb8ppdir8pp_cqdep168_cqthres157_cial_occ_tim_test1_trf => {
          -simv_args => [
                     		
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=72", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=8",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_cqdep168_cqthres157_timer_cfg.cft",		     
                        ],
      },    


     #####
     #ldb16cq+dir16cq
     #####
      cqintr_ldb16ppdir16pp_cqdep8_cqthres0_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=16",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=256", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cqdep8_cqthres0_cfg.cft",		     
                        ],
      },    

      cqintr_ldb16ppdir16pp_cqdep8_cqthres7_trf => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=16",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=2048", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cqdep8_cqthres7_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb16ppdir16pp_cqdep168_cqthres157_trf => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=16",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=256", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cqdep168_cqthres157_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb16ppdir16pp_cqdep168_cqthres157_trf_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=16",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=1", 
                     #"+has_num_hcw_gen=256", 
                     "+has_num_hcw_gen=2048", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      },

      cqintr_ldb16ppdir16pp_cqdep168_cqthres157_trf_ims_pollmode => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=16",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=256", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cqdep168_cqthres157_ims_pollmode_cfg.cft",		     
                        ],
      },

      cqintr_ldb16ppdir16pp_cqdep168_cqthres157_trf_msix_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=16",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=256", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cqdep168_cqthres157_msix_ims_cfg.cft",		     
                        ],
      },


      cqintr_ldb16ppdir16pp_cqdep8_cqthres7_cial_occ_tim_test0_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=16",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=256", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cqdep8_cqthres7_timer1_cfg.cft",		     
                        ],
      },    

      cqintr_ldb16ppdir16pp_cqdep8_cqthres7_cial_occ_tim_test1_trf => {
          -simv_args => [
                     		
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=16",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=256", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cqdep8_cqthres7_timer_cfg.cft",		     
                        ],
      }, 


      cqintr_ldb16ppdir16pp_cqdep168_cqthres157_cial_occ_tim_test0_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=16",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=256", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cqdep168_cqthres157_timer1_cfg.cft",		     
                        ],
      },    

      cqintr_ldb16ppdir16pp_cqdep168_cqthres157_cial_occ_tim_test1_trf => {
          -simv_args => [
                     		
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=16",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=256", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cqdep168_cqthres157_timer_cfg.cft",		     
                        ],
      }, 


     #####
     #ldb32cq+dir32cq
     #####
      cqintr_ldb32ppdir32pp_cqdep8_cqthres0_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=96", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=32",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=32",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=128", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_cqdep8_cqthres0_cfg.cft",		     
                        ],
      },    

      cqintr_ldb32ppdir32pp_cqdep8_cqthres7_trf => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=96", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=32",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=32",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", #support cq_int_mask test 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_cqdep8_cqthres7_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb32ppdir32pp_cqdep168_cqthres157_trf => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=96", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=32",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=32",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=128", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_cqdep168_cqthres157_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb32ppdir32pp_cqdep168_cqthres157_trf_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=96", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=32",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=32",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=128", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb32ppdir32pp_cqdep168_cqthres157_trf_ims_pollmode => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=96", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=32",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=32",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=128", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_cqdep168_cqthres157_ims_pollmode_cfg.cft",		     
                        ],
      }, 


      cqintr_ldb32ppdir32pp_cqdep168_cqthres157_trf_msix_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=96", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=32",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=32",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=128", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_cqdep168_cqthres157_msix_ims_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb32ppdir32pp_cqdep8_cqthres7_cial_occ_tim_test0_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=96", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=32",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=32",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=128", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_cqdep8_cqthres7_timer1_cfg.cft",		     
                        ],
      },    

      cqintr_ldb32ppdir32pp_cqdep8_cqthres7_cial_occ_tim_test1_trf => {
          -simv_args => [
                     		
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=96", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=32",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=32",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=128", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_cqdep8_cqthres7_timer_cfg.cft",		     
                        ],
      }, 


      cqintr_ldb32ppdir32pp_cqdep168_cqthres157_cial_occ_tim_test0_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=96", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=32",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=32",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=128", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_cqdep168_cqthres157_timer1_cfg.cft",		     
                        ],
      },    

      cqintr_ldb32ppdir32pp_cqdep168_cqthres157_cial_occ_tim_test1_trf => {
          -simv_args => [
                     		
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=96", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=32",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=32",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=128", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_cqdep168_cqthres157_timer_cfg.cft",		     
                        ],
      }, 


      cqintr_ldb32l_dir96_cqdep168_cqthres157_trf_ims => {
          -simv_args => [
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=32",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=64",
                     "+has_pp_cq_enable=1", 
                     #"+has_num_hcw_gen=128", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32low_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb2831_dir9295_cqdep168_cqthres157_trf_ims => {
          -simv_args => [
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=28", 
                     "+hqmproc_ldbppnum_max=32",  
                     "+hqmproc_dirppnum_min=60",
                     "+hqmproc_dirppnum_max=64",
                     "+has_pp_cq_enable=1", 
                     #"+has_num_hcw_gen=128", 
                     "+has_num_hcw_gen=2048", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32low_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 

      cqintr_dir96m_cqdep168_cqthres157_trf_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=0",  
                     "+hqmproc_dirppnum_min=32",
                     "+hqmproc_dirppnum_max=64",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_num_hcw_gen=32", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32low_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 


      cqintr_ldb32l_dir96_cqdep168_cqthres157_trf_ims_pollmode => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=32",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=64",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=32", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32low_dir96_1map_cqdep168_cqthres157_ims_pollmode_cfg.cft",		     
                        ],
      }, 


      cqintr_dir96m_cqdep168_cqthres157_trf_ims_pollmode => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=0",  
                     "+hqmproc_dirppnum_min=32",
                     "+hqmproc_dirppnum_max=64",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=32", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32low_dir96_1map_cqdep168_cqthres157_ims_pollmode_cfg.cft",		     
                        ],
      }, 


      cqintr_dir96h_cqdep168_cqthres157_trf_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=0",  
                     "+hqmproc_dirppnum_min=32",
                     "+hqmproc_dirppnum_max=64",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32low_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 


      cqintr_ldb32h_dir96_cqdep168_cqthres157_trf_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=32", 
                     "+hqmproc_ldbppnum_max=64",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=64",
                     "+has_pp_cq_enable=1", 
                     #"+has_num_hcw_gen=32", 
                     "+has_num_hcw_gen=512", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32high_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb32h_dir96_cqdep168_cqthres157_trf_ims_pollmode => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=32", 
                     "+hqmproc_ldbppnum_max=64",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=64",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=32", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32high_dir96_1map_cqdep168_cqthres157_ims_pollmode_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb64_cqdep168_cqthres157_trf => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=64", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=64",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=128", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_1map_cqdep168_cqthres157_cfg.cft",		     
                        ],
      }, 

      cqintr_dir64_cqdep168_cqthres157_trf => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=0",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=64",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=128", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64dircqqid_1map_cqdep168_cqthres157_cfg.cft",		     
                        ],
      }, 

      cqintr_dir64h_cqdep168_cqthres157_trf => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=0",  
                     "+hqmproc_dirppnum_min=32",
                     "+hqmproc_dirppnum_max=64",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=128", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64hdircqqid_1map_cqdep168_cqthres157_cfg.cft",		     
                        ],
      }, 

     #upper32ldb32 and 96dir
      cqintr_ldb32h_dir96_cqdep168_cqthres157_trf40_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=32", 
                     "+hqmproc_ldbppnum_max=36",  
                     "+hqmproc_dirppnum_min=60",
                     "+hqmproc_dirppnum_max=64",
                     "+has_pp_cq_enable=1", 
                     #"+has_num_hcw_gen=32", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32high_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb32h_dir96_cqdep168_cqthres157_trf41_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=36", 
                     "+hqmproc_ldbppnum_max=40",  
                     "+hqmproc_dirppnum_min=32",
                     "+hqmproc_dirppnum_max=36",
                     "+has_pp_cq_enable=1", 
                     #"+has_num_hcw_gen=32", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32high_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb32h_dir96_cqdep168_cqthres157_trf42_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=40", 
                     "+hqmproc_ldbppnum_max=44",  
                     "+hqmproc_dirppnum_min=36",
                     "+hqmproc_dirppnum_max=40",
                     "+has_pp_cq_enable=1", 
                     #"+has_num_hcw_gen=32", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32high_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb32h_dir96_cqdep168_cqthres157_trf43_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=44", 
                     "+hqmproc_ldbppnum_max=48",  
                     "+hqmproc_dirppnum_min=40",
                     "+hqmproc_dirppnum_max=44",
                     "+has_pp_cq_enable=1", 
                     #"+has_num_hcw_gen=32", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32high_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 
      cqintr_ldb32h_dir96_cqdep168_cqthres157_trf44_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=48", 
                     "+hqmproc_ldbppnum_max=52",  
                     "+hqmproc_dirppnum_min=44",
                     "+hqmproc_dirppnum_max=48",
                     "+has_pp_cq_enable=1", 
                     #"+has_num_hcw_gen=32", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32high_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 
      cqintr_ldb32h_dir96_cqdep168_cqthres157_trf45_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=52", 
                     "+hqmproc_ldbppnum_max=56",  
                     "+hqmproc_dirppnum_min=48",
                     "+hqmproc_dirppnum_max=52",
                     "+has_pp_cq_enable=1", 
                     #"+has_num_hcw_gen=32", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32high_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 
      cqintr_ldb32h_dir96_cqdep168_cqthres157_trf46_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=56", 
                     "+hqmproc_ldbppnum_max=60",  
                     "+hqmproc_dirppnum_min=52",
                     "+hqmproc_dirppnum_max=56",
                     "+has_pp_cq_enable=1", 
                     #"+has_num_hcw_gen=32", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32high_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 
      cqintr_ldb32h_dir96_cqdep168_cqthres157_trf47_ims => {
          -simv_args => [

                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=128", 
                     "+hqmproc_ldbppnum_min=60", 
                     "+hqmproc_ldbppnum_max=64",  
                     "+hqmproc_dirppnum_min=56",
                     "+hqmproc_dirppnum_max=60",
                     "+has_pp_cq_enable=1", 
                     #"+has_num_hcw_gen=32", 
                     "+has_num_hcw_gen=1024", 
                     #"+has_qid_sel_mode=0", 
                     #"+has_qtype_sel_mode=0", #0: dirPP send DIR; ldbPP send uno/atm;  can't use other sel mode; 4: dir/uno/atm"

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ldb32high_dir96_1map_cqdep168_cqthres157_ims_cfg.cft",		     
                        ],
      }, 

     ###################################################################
     ###################################################################
     ###################################################################
     ###################################################################
     ###################################################################
     #CIAL direct/smoke tests (upto 4dirpp+4ldbpp)
     ###################################################################


      ################################
      ## No expect to see any CIAL.cq_occ
      #CQDEP=8, CQTHRES=7 
      #CQDEP=16, CQTHRES=15
      ################################
      #test0
      ldb4ppdir4pp_cqdep16_cqthres15_nocial_test0 => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                     "+HQM_CIAL_INT_ARM_CK_none", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_ENQCTRL_SELMODE=4",
                     "+LDB_PP0_Q0_NUM_HCW=256",


                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP1_Q0_NUM_HCW=0",

                     "+LDB_PP2_TRF_ENA=0",
                     "+LDB_PP2_Q0_NUM_HCW=0", 

                     "+LDB_PP3_TRF_ENA=0",
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP0_Q0_NUM_HCW=0",

                     "+DIR_PP1_TRF_ENA=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",

                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",

                     "+DIR_PP3_TRF_ENA=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep16_cqthres15_unexpcial_cfg.cft",		     
                        ],
      },    

      #####
      #ldb4cq+dir4cq MSIX 
      #####
      cqintr_ldb4ppdir4pp_cqdep16_cqthres15_nocial_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=4",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=4",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 

                     "+MSIX_CQ_check", 

                     "+HQM_CIAL_INT_ARM_CK_none", 

                     "+has_enqctrl_sel_mode=4",     #4: if CQ.curr_enq_num - CQ.curr_sch_num  (by hqm_pp_cq_status::check_cq_status) >= cq_threshold, stop sending ENQ HCWs
                     "+has_cq_dep_chk_adj=0", 

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep16_cqthres15_unexpcial_cfg.cft",		     
                        ],
      },

      cqintr_ldb4ppdir4pp_cqdep168_cqthres157_nocial_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=4",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=4",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 

                     "+MSIX_CQ_check", 

                     "+HQM_CIAL_INT_ARM_CK_none", 

                     "+has_enqctrl_sel_mode=4",     #4: if CQ.curr_enq_num - CQ.curr_sch_num  (by hqm_pp_cq_status::check_cq_status) >= cq_threshold, stop sending ENQ HCWs

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep168_cqthres157_unexpcial_cfg.cft",		     
                        ],
      },


      cqintr_ldb8ppdir8pp_cqdep168_cqthres157_nocial_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=72", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=8",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 

                     "+MSIX_CQ_check", 

                     "+HQM_CIAL_INT_ARM_CK_none", 

                     "+has_enqctrl_sel_mode=4",     #4: if CQ.curr_enq_num - CQ.curr_sch_num  (by hqm_pp_cq_status::check_cq_status) >= cq_threshold, stop sending ENQ HCWs
                     "+has_cq_dep_chk_adj=1", 

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_cqdep168_cqthres157_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb16ppdir16pp_cqdep168_cqthres157_nocial_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=16",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=256", 

                     "+MSIX_CQ_check", 

                     "+HQM_CIAL_INT_ARM_CK_none", 

                     "+has_enqctrl_sel_mode=4",     #4: if CQ.curr_enq_num - CQ.curr_sch_num  (by hqm_pp_cq_status::check_cq_status) >= cq_threshold, stop sending ENQ HCWs
                     "+has_cq_dep_chk_adj=1", 

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cqdep168_cqthres157_cfg.cft",		     
                        ],
      }, 

      ##########
      #hcw_enqtrf_hqmproc_16cqqid_1map_cqdep3216_cqthres3115_cfg.cft
      cqintr_ldb1ppdir1pp_cqdep16_cqthres15_nocial_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=65", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=1",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=1",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 

                     "+MSIX_CQ_check", 

                     "+HQM_CIAL_INT_ARM_CK_none", 

                     "+has_enqctrl_sel_mode=4",     #4: if CQ.curr_enq_num - CQ.curr_sch_num  (by hqm_pp_cq_status::check_cq_status) >= cq_threshold, stop sending ENQ HCWs

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cqdep16_cqthres15_cfg.cft",		     
                        ],
      },

      cqintr_ldb1ppdir1pp_cqdep3216_cqthres3115_nocial_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=65", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=1",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=1",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=1024", 

                     "+MSIX_CQ_check", 

                     "+HQM_CIAL_INT_ARM_CK_none", 

                     "+has_enqctrl_sel_mode=4",     #4: if CQ.curr_enq_num - CQ.curr_sch_num  (by hqm_pp_cq_status::check_cq_status) >= cq_threshold, stop sending ENQ HCWs

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cqdep3216_cqthres3115_cfg.cft",		     
                        ],
      },

      cqintr_ldb4ppdir4pp_cqdep3216_cqthres3115_nocial_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=4",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=4",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", 

                     "+MSIX_CQ_check", 

                     "+HQM_CIAL_INT_ARM_CK_none", 

                     "+has_enqctrl_sel_mode=4",     #4: if CQ.curr_enq_num - CQ.curr_sch_num  (by hqm_pp_cq_status::check_cq_status) >= cq_threshold, stop sending ENQ HCWs

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cqdep3216_cqthres3115_cfg.cft",		     
                        ],
      },



      cqintr_ldb8ppdir8pp_cqdep3216_cqthres3115_nocial_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=72", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=8",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=256", 

                     "+MSIX_CQ_check", 

                     "+HQM_CIAL_INT_ARM_CK_none", 

                     "+has_enqctrl_sel_mode=4",     #4: if CQ.curr_enq_num - CQ.curr_sch_num  (by hqm_pp_cq_status::check_cq_status) >= cq_threshold, stop sending ENQ HCWs
                     "+has_cq_dep_chk_adj=1", 

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cqdep3216_cqthres3115_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb16ppdir16pp_cqdep3216_cqthres3115_nocial_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=16",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=128", 

                     "+MSIX_CQ_check", 

                     "+HQM_CIAL_INT_ARM_CK_none", 

                     "+has_enqctrl_sel_mode=4",     #4: if CQ.curr_enq_num - CQ.curr_sch_num  (by hqm_pp_cq_status::check_cq_status) >= cq_threshold, stop sending ENQ HCWs
                     "+has_cq_dep_chk_adj=1", 

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cqdep3216_cqthres3115_cfg.cft",		     
                        ],
      }, 

      #################################
      #################################
      #################################
      #Use this set of tests to do unexpected CIAL.intr (occ) tests
      #32VAS
      #NONCIAL tests (using unique VAS and each VAS has credit=cq_threshold to control ENQ)
      #don't need to set +has_enqctrl_sel_mode=4
      #################################
      #################################
      #################################
      ########
      #hcw_enqtrf_hqmproc_16cqqid_32vas_cqdep16_cqthres15_cfg.cft
      ########
      cqintr_ldb1ppdir1pp_cqdep16_cqthres15_mvas_nocial_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=65", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=1",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=1",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=128", 

                     "+MSIX_CQ_check", 
                     "+has_cq_intr_cfg_on=1",
                     "+has_cq_intr_run_on=1",
                     "+HQM_CIAL_INT_ARM_CK_none",    #Don't expect any CIAL.intr

                     #"+has_enqctrl_sel_mode=4",     #4: if CQ.curr_enq_num - CQ.curr_sch_num  (by hqm_pp_cq_status::check_cq_status) >= cq_threshold, stop sending ENQ HCWs

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_32vas_cqdep16_cqthres15_cfg.cft",		     
                        ],
      },

      cqintr_ldb4ppdir4pp_cqdep16_cqthres15_mvas_nocial_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=4",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=4",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=64", 

                     "+MSIX_CQ_check", 
                     "+has_cq_intr_cfg_on=1",
                     "+has_cq_intr_run_on=1",
                     "+HQM_CIAL_INT_ARM_CK_none",    #Don't expect any CIAL.intr

                     #"+has_enqctrl_sel_mode=4",     #4: if CQ.curr_enq_num - CQ.curr_sch_num  (by hqm_pp_cq_status::check_cq_status) >= cq_threshold, stop sending ENQ HCWs

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_32vas_cqdep16_cqthres15_cfg.cft",		     
                        ],
      },



      cqintr_ldb8ppdir8pp_cqdep16_cqthres15_mvas_nocial_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=72", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=8",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=64", 

                     "+MSIX_CQ_check", 
                     "+has_cq_intr_cfg_on=1",
                     "+has_cq_intr_run_on=1",
                     "+HQM_CIAL_INT_ARM_CK_none",    #Don't expect any CIAL.intr

                     #"+has_enqctrl_sel_mode=4",     #4: if CQ.curr_enq_num - CQ.curr_sch_num  (by hqm_pp_cq_status::check_cq_status) >= cq_threshold, stop sending ENQ HCWs
                     #"+has_cq_dep_chk_adj=1", 

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_32vas_cqdep16_cqthres15_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb16ppdir16pp_cqdep16_cqthres15_mvas_nocial_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=16",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=32", 

                     "+MSIX_CQ_check", 
                     "+has_cq_intr_cfg_on=1",
                     "+has_cq_intr_run_on=1",
                     "+HQM_CIAL_INT_ARM_CK_none",    #Don't expect any CIAL.intr

                     #"+has_enqctrl_sel_mode=4",     #4: if CQ.curr_enq_num - CQ.curr_sch_num  (by hqm_pp_cq_status::check_cq_status) >= cq_threshold, stop sending ENQ HCWs
                     #"+has_cq_dep_chk_adj=1", 

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_32vas_cqdep16_cqthres15_cfg.cft",		     
                        ],
      }, 

      ########
      #hcw_enqtrf_hqmproc_16cqqid_32vas_cqdep168_cqthres157_cfg.cft
      ########
      cqintr_ldb4ppdir4pp_cqdep168_cqthres157_mvas_nocial_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=4",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=4",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=64", 

                     "+MSIX_CQ_check", 
                     "+has_cq_intr_cfg_on=1",
                     "+has_cq_intr_run_on=1",
                     "+HQM_CIAL_INT_ARM_CK_none",    #Don't expect any CIAL.intr

                     #"+has_enqctrl_sel_mode=4",     #4: if CQ.curr_enq_num - CQ.curr_sch_num  (by hqm_pp_cq_status::check_cq_status) >= cq_threshold, stop sending ENQ HCWs

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_32vas_cqdep168_cqthres157_cfg.cft",		     
                        ],
      },



      cqintr_ldb8ppdir8pp_cqdep168_cqthres157_mvas_nocial_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=72", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=8",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=64", 

                     "+MSIX_CQ_check", 
                     "+has_cq_intr_cfg_on=1",
                     "+has_cq_intr_run_on=1",
                     "+HQM_CIAL_INT_ARM_CK_none",    #Don't expect any CIAL.intr

                     #"+has_enqctrl_sel_mode=4",     #4: if CQ.curr_enq_num - CQ.curr_sch_num  (by hqm_pp_cq_status::check_cq_status) >= cq_threshold, stop sending ENQ HCWs
                     #"+has_cq_dep_chk_adj=1", 

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_32vas_cqdep168_cqthres157_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb16ppdir16pp_cqdep168_cqthres157_mvas_nocial_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=16",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=32", 

                     "+MSIX_CQ_check", 
                     "+has_cq_intr_cfg_on=1",
                     "+has_cq_intr_run_on=1",
                     "+HQM_CIAL_INT_ARM_CK_none",    #Don't expect any CIAL.intr

                     #"+has_enqctrl_sel_mode=4",     #4: if CQ.curr_enq_num - CQ.curr_sch_num  (by hqm_pp_cq_status::check_cq_status) >= cq_threshold, stop sending ENQ HCWs
                     #"+has_cq_dep_chk_adj=1", 

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_32vas_cqdep168_cqthres157_cfg.cft",		     
                        ],
      }, 


      ########
      #hcw_enqtrf_hqmproc_16cqqid_32vas_cqdep3216_cqthres3115_cfg.cft
      ########
      cqintr_ldb4ppdir4pp_cqdep3216_cqthres3115_mvas_nocial_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=68", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=4",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=4",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=64", 

                     "+MSIX_CQ_check", 
                     "+has_cq_intr_cfg_on=1",
                     "+has_cq_intr_run_on=1",
                     "+HQM_CIAL_INT_ARM_CK_none",    #Don't expect any CIAL.intr

                     #"+has_enqctrl_sel_mode=4",     #4: if CQ.curr_enq_num - CQ.curr_sch_num  (by hqm_pp_cq_status::check_cq_status) >= cq_threshold, stop sending ENQ HCWs

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_32vas_cqdep3216_cqthres3115_cfg.cft",		     
                        ],
      },



      cqintr_ldb8ppdir8pp_cqdep3216_cqthres3115_mvas_nocial_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=72", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=8",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=32", 

                     "+MSIX_CQ_check", 
                     "+has_cq_intr_cfg_on=1",
                     "+has_cq_intr_run_on=1",
                     "+HQM_CIAL_INT_ARM_CK_none",    #Don't expect any CIAL.intr

                     #"+has_enqctrl_sel_mode=4",     #4: if CQ.curr_enq_num - CQ.curr_sch_num  (by hqm_pp_cq_status::check_cq_status) >= cq_threshold, stop sending ENQ HCWs
                     #"+has_cq_dep_chk_adj=1", 

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_32vas_cqdep3216_cqthres3115_cfg.cft",		     
                        ],
      }, 

      cqintr_ldb16ppdir16pp_cqdep3216_cqthres3115_mvas_nocial_trf => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=16",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=32", 

                     "+MSIX_CQ_check", 
                     "+has_cq_intr_cfg_on=1",
                     "+has_cq_intr_run_on=1",
                     "+HQM_CIAL_INT_ARM_CK_none",    #Don't expect any CIAL.intr

                     #"+has_enqctrl_sel_mode=4",     #4: if CQ.curr_enq_num - CQ.curr_sch_num  (by hqm_pp_cq_status::check_cq_status) >= cq_threshold, stop sending ENQ HCWs
                     #"+has_cq_dep_chk_adj=1", 

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_32vas_cqdep3216_cqthres3115_cfg.cft",		     
                        ],
      }, 

      #############
      #control ENQ/tok return to do unexpected CIAL.int_occ test
      #11062019 Te's email
      #It does not look like num_credit -num_token_returns works. num_credit could become less than num_token_returns.
      #The only way to make this work robustly is:
      #1.	send max_hcw_enqueue == cq_thresh
      #2.	wait for num_tok_returns == cq_thresh
      #3.	send BAT
      #4.	repeat 1
      # ==> all unexpected CIAL.int_occ tests have to run with +nocial_bat_trf_0
      #############
      nocial_bat_trf_0 => {
          -simv_args => [
                     "+has_enqctrl_sel_mode=5",
                        ],
      }, 

      ################################
      #cqthres0
      ################################
      #CQDEP=8, CQTHRES=0 
      ################################
      #return 1 token, rearm; 
      #after return token, rearm has highest priority
      ldb4ppdir4pp_cqdep8_cqthres0_cial_test0 => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                     "+MSIX_CQ_check", 


                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=32",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=1",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP0_CQREARM_CTRL=1",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit7: 1: rearm routine running by default

                     "+LDB_PP0_CQINTR_THRES_NUM=1",

                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP1_Q0_NUM_HCW=0",

                     "+LDB_PP2_TRF_ENA=0",
                     "+LDB_PP2_Q0_NUM_HCW=0", 

                     "+LDB_PP3_TRF_ENA=0",
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP0_Q0_NUM_HCW=0",

                     "+DIR_PP1_TRF_ENA=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",

                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",

                     "+DIR_PP3_TRF_ENA=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres0_cfg.cft",		     
                        ],
      },    

      ldb4ppdir4pp_cqdep8_cqthres0_cial_test10 => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                     "+HQM_CIAL_INT_ARM_CK_0", 

                     "+MSIX_CQ_check", 


                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=1",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQREARM_CTRL=1",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit7: 1: rearm routine running by default


                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=1024",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token before rearm
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP1_CQINTR_THRES_NUM=1",
                     "+LDB_PP1_CQREARM_CTRL=1",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)


                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=1024",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP2_RTNTOKCTRL_NUM=1",
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token before rearm
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP2_CQINTR_THRES_NUM=1",
                     "+LDB_PP2_CQREARM_CTRL=1",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=1024",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP3_RTNTOKCTRL_NUM=1",
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token before rearm
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP3_CQINTR_THRES_NUM=1",
                     "+LDB_PP3_CQREARM_CTRL=1",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)


                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP0_Q0_NUM_HCW=1024",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP0_RTNTOKCTRL_NUM=1",
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token before rearm
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP0_CQINTR_THRES_NUM=1",
                     "+DIR_PP0_CQREARM_CTRL=1",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit7: 1: rearm routine running by default


                     "+DIR_PP1_TRF_ENA=1",
                     "+DIR_PP1_Q0_NUM_HCW=1024",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP1_RTNTOKCTRL_NUM=1",
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token before rearm
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP1_CQINTR_THRES_NUM=1",
                     "+DIR_PP1_CQREARM_CTRL=1",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)


                     "+DIR_PP2_TRF_ENA=1",
                     "+DIR_PP2_Q0_NUM_HCW=1024",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP2_RTNTOKCTRL_NUM=1",
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token before rearm
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP2_CQINTR_THRES_NUM=1",
                     "+DIR_PP2_CQREARM_CTRL=1",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)

                     "+DIR_PP3_TRF_ENA=1",
                     "+DIR_PP3_Q0_NUM_HCW=1024",
                     "+DIR_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP3_RTNTOKCTRL_NUM=1",
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token before rearm
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP3_CQINTR_THRES_NUM=1",
                     "+DIR_PP3_CQREARM_CTRL=1",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)

		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres0_cfg.cft",		     
                        ],
      },    


      #return 1 token, rearm; 
      #after return token, rearm doesn't have highest priority
      ldb4ppdir4pp_cqdep8_cqthres0_cial_test1 => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                     "+MSIX_CQ_check", 


                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=32",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",    #
                     "+LDB_PP0_RTNTOKCTRL_NUM=1",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=1", #return one token before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP0_CQREARM_CTRL=0",          #bit0: 0: tok-rearm state control 4: when cq_intr is received, return token, rearm not as highest priority, rearm any time
                                                         #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                         #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                         #-- bit7: 1: rearm routine running by default
                     "+LDB_PP0_CQINTR_THRES_NUM=1",

                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP1_Q0_NUM_HCW=0",

                     "+LDB_PP2_TRF_ENA=0",
                     "+LDB_PP2_Q0_NUM_HCW=0", 

                     "+LDB_PP3_TRF_ENA=0",
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP0_Q0_NUM_HCW=0",

                     "+DIR_PP1_TRF_ENA=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",

                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",

                     "+DIR_PP3_TRF_ENA=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres0_cfg.cft",		     
                        ],
      },    

      ldb4ppdir4pp_cqdep8_cqthres0_cial_test11 => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                     "+HQM_CIAL_INT_ARM_CK_0", 
  
                     "+MSIX_CQ_check", 


                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=1",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQREARM_CTRL=0",           #bit0:  0:tok-rearm state control: when cq_intr is received, return token, rearm any time
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit7: 1: rearm routine running by default


                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=1024",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token before rearm
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP1_CQINTR_THRES_NUM=1",
                     "+LDB_PP1_CQREARM_CTRL=0",           #bit0:  0:tok-rearm state control: when cq_intr is received, return token, rearm any time


                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=1024",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP2_RTNTOKCTRL_NUM=1",
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token before rearm
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP2_CQINTR_THRES_NUM=1",
                     "+LDB_PP2_CQREARM_CTRL=0",           #bit0:  0:tok-rearm state control: when cq_intr is received, return token, rearm any time

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=1024",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP3_RTNTOKCTRL_NUM=1",
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token before rearm
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP3_CQINTR_THRES_NUM=1",
                     "+LDB_PP3_CQREARM_CTRL=0",           #bit0:  0:tok-rearm state control: when cq_intr is received, return token, rearm any time


                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP0_Q0_NUM_HCW=1024",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP0_RTNTOKCTRL_NUM=1",
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token before rearm
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP0_CQINTR_THRES_NUM=1",
                     "+DIR_PP0_CQREARM_CTRL=0",           #bit0:  0:tok-rearm state control: when cq_intr is received, return token, rearm any time 
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit7: 1: rearm routine running by default


                     "+DIR_PP1_TRF_ENA=1",
                     "+DIR_PP1_Q0_NUM_HCW=1024",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP1_RTNTOKCTRL_NUM=1",
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token before rearm
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP1_CQINTR_THRES_NUM=1",
                     "+DIR_PP1_CQREARM_CTRL=0",           #bit0:  0:tok-rearm state control: when cq_intr is received, return token, rearm any time 


                     "+DIR_PP2_TRF_ENA=1",
                     "+DIR_PP2_Q0_NUM_HCW=1024",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP2_RTNTOKCTRL_NUM=1",
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token before rearm
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP2_CQINTR_THRES_NUM=1",
                     "+DIR_PP2_CQREARM_CTRL=0",           #bit0:  0:tok-rearm state control: when cq_intr is received, return token, rearm any time 

                     "+DIR_PP3_TRF_ENA=1",
                     "+DIR_PP3_Q0_NUM_HCW=1024",
                     "+DIR_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP3_RTNTOKCTRL_NUM=1",
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token before rearm
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP3_CQINTR_THRES_NUM=1",
                     "+DIR_PP3_CQREARM_CTRL=0",           #bit0:  0:tok-rearm state control: when cq_intr is received, return token, rearm any time 

		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres0_cfg.cft",		     
                        ],
      },    




      #return any token, rearm; 
      #after return token, rearm has highest priority
      ldb4ppdir4pp_cqdep8_cqthres0_cial_test2 => {
          -simv_args => [
                     "+MSIX_CQ_check", 


                     "+hqmproc_sel=1", 
                     "+hqmproc_batch_disable=1",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=32",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens > _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=1",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return any number of tokens before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQREARM_CTRL=3",          #bit0: 1 tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                         #bit1: 1 return all tokens before issue rearm
                                                         #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                         #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                         #-- bit7: 1: rearm routine running by default
                     "+LDB_PP0_CQINTR_THRES_NUM=1",

                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP1_Q0_NUM_HCW=0",

                     "+LDB_PP2_TRF_ENA=0",
                     "+LDB_PP2_Q0_NUM_HCW=0", 

                     "+LDB_PP3_TRF_ENA=0",
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP0_Q0_NUM_HCW=0",

                     "+DIR_PP1_TRF_ENA=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",

                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",

                     "+DIR_PP3_TRF_ENA=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres0_cfg.cft",		     
                        ],
      },    

      #return any token, rearm; 
      #after return token, rearm doesn't have highest priority
      ldb4ppdir4pp_cqdep8_cqthres0_cial_test3 => {
          -simv_args => [
                     "+MSIX_CQ_check", 


                     "+hqmproc_sel=1", 
                     "+hqmproc_batch_disable=1",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=32",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",    #
                     "+LDB_PP0_RTNTOKCTRL_NUM=1",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return any number of tokens before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQREARM_CTRL=2",          #bit0: 0 tok-rearm state control 4: when cq_intr is received, return token, rearm not as highest priority, rearm any time
                                                         #bit1: 1 return all tokens before issue rearm
                                                         #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                         #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                         #-- bit7: 1: rearm routine running by default
                     "+LDB_PP0_CQINTR_THRES_NUM=1",

                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP1_Q0_NUM_HCW=0",

                     "+LDB_PP2_TRF_ENA=0",
                     "+LDB_PP2_Q0_NUM_HCW=0", 

                     "+LDB_PP3_TRF_ENA=0",
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP0_Q0_NUM_HCW=0",

                     "+DIR_PP1_TRF_ENA=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",

                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",

                     "+DIR_PP3_TRF_ENA=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres0_cfg.cft",		     
                        ],
      },    

      #return any token, rearm; 
      #after return token, rearm doesn't have highest priority
      ldb4ppdir4pp_cqdep8_cqthres0_cial_rnd0 => {
          -simv_args => [
                     "+MSIX_CQ_check", 


                     "+hqmproc_sel=1", 
                     "+hqmproc_batch_disable=1",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=512",
                     #"+LDB_PP0_RTNTOKCTRL_SELMODE=3",    #remove this
                     "+LDB_PP0_RTNTOKCTRL_NUM=1",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return any number of tokens before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_RTNTOKCTRL_NUM=1",
                     "+LDB_PP0_CQREARM_CTRL=80",          #bit[7]=1: rand; bit[0]=0: tok-rearm state control 4: when cq_intr is received, return token, rearm not as highest priority, rearm any time
                     "+LDB_PP0_CQINTR_THRES_NUM=1",

                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP1_Q0_NUM_HCW=0",

                     "+LDB_PP2_TRF_ENA=0",
                     "+LDB_PP2_Q0_NUM_HCW=0", 

                     "+LDB_PP3_TRF_ENA=0",
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP0_Q0_NUM_HCW=0",

                     "+DIR_PP1_TRF_ENA=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",

                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",

                     "+DIR_PP3_TRF_ENA=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres0_cfg.cft",		     
                        ],
      },    


      ################################
      #CQDEP=8, CQTHRES=7 
      #CQDEP=16, CQTHRES=15
      ################################
      #test0
      #return all token, rearm; 
      #after return token, rearm has highest priority
      #after token num=8, and cq_int received, next is to return tokens with: comp_t, bat_t, new_t, renq_t
      #+LDB_PP0_CQREARM_CTRL=3
      ldb4ppdir4pp_cqdep8_cqthres7_cial_test0 => {
          -simv_args => [
                     "+HQM_CIAL_INT_ARM_CK_1", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQREARM_CTRL=3",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit7: 1: rearm routine running by default

                     "+LDB_PP0_CQINTR_THRES_NUM=1",

                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP1_Q0_NUM_HCW=0",

                     "+LDB_PP2_TRF_ENA=0",
                     "+LDB_PP2_Q0_NUM_HCW=0", 

                     "+LDB_PP3_TRF_ENA=0",
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP0_Q0_NUM_HCW=0",

                     "+DIR_PP1_TRF_ENA=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",

                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",

                     "+DIR_PP3_TRF_ENA=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_cfg.cft",		     
                        ],
      },    


      #
      #CIAL.intr + CWDT
      #cq.occ (n-1) the last one is cq.timer
      #CWDT is triggered CQINTR_RESP_WAITNUM_MIN=x times  
      #+DIR_PP0_CQREARM_CTRL=43 (bit6=1) (when getting to the last N tokens to return, upon cq.intr, wait CQINTR_RESP_WAITNUM_MAX before return token and rearm afterford)
      ldb4ppdir4pp_cqdep8_cqthres7_cial_test0_respdly0 => {
          -simv_args => [
                     "+HQM_CIAL_INT_ARM_CK_3", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+has_cq_cwdt_ctrl=1",               #0: wait has_cq_intr_resp_waitnum_max; 1: upon cq.intr received, wait for CWDT alarm before return tokens/rearm

                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP0_Q0_NUM_HCW=511",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP0_RTNTOKCTRL_NUM=8",
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP0_CQINTR_THRES_NUM=1",
                     "+DIR_PP0_CQINTR_RESP_WAITNUM_MIN=4",
                     "+DIR_PP0_CQINTR_RESP_WAITNUM_MAX=1200",
                     "+DIR_PP0_CQREARM_CTRL=43",          #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit6:  0: normal; 1: last N token return delayed
                                                          #-- bit7: 1: rearm routine running by default

		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_timer_cfg.cft",		     
                        ],
      },    


      dir64_cqdep8_cqthres7_cial_test0_respdly0 => {
          -simv_args => [
                     "+HQM_CIAL_INT_ARM_CK_3", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+has_cq_cwdt_ctrl=1",               #0: wait has_cq_intr_resp_waitnum_max; 1: upon cq.intr received, wait for CWDT alarm before return tokens/rearm

                     "+DIR_PP64_TRF_ENA=1",
                     "+DIR_PP64_Q0_NUM_HCW=511",
                     "+DIR_PP64_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP64_RTNTOKCTRL_NUM=8",
                     "+DIR_PP64_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+DIR_PP64_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP64_CQINTR_THRES_NUM=1",
                     "+DIR_PP64_CQINTR_RESP_WAITNUM_MIN=4",
                     "+DIR_PP64_CQINTR_RESP_WAITNUM_MAX=1200",
                     "+DIR_PP64_CQREARM_CTRL=43",          #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit6:  0: normal; 1: last N token return delayed
                                                          #-- bit7: 1: rearm routine running by default

		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_cq64_1map_cqdep8_cqthres7_timer_cfg.cft",		     
                        ],
      },   


      #+LDB_PP0_CQREARM_CTRL=43 (bit6=1) (when getting to the last N tokens to return, upon cq.intr, wait CQINTR_RESP_WAITNUM_MAX before return token and rearm afterford)
      ldb4ppdir4pp_cqdep8_cqthres7_cial_test0_respdly1 => {
          -simv_args => [
                     "+HQM_CIAL_INT_ARM_CK_3", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+has_cq_cwdt_ctrl=1",               #0: wait has_cq_intr_resp_waitnum_max; 1: upon cq.intr received, wait for CWDT alarm before return tokens/rearm

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=511",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQINTR_RESP_WAITNUM_MIN=4",
                     "+LDB_PP0_CQINTR_RESP_WAITNUM_MAX=1200",
                     "+LDB_PP0_CQREARM_CTRL=43",          #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit6:  0: normal; 1: last N token return delayed
                                                          #-- bit7: 1: rearm routine running by default

		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_timer_cfg.cft",		     
                        ],
      },    

      #DIRCQ[0] +LDBCQ{0]
      ldb4ppdir4pp_cqdep8_cqthres7_cial_test0_respdly2 => {
          -simv_args => [
                     "+HQM_CIAL_INT_ARM_CK_3", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+has_cq_cwdt_ctrl=0",               #0: wait has_cq_intr_resp_waitnum_max; 1: upon cq.intr received, wait for CWDT alarm before return tokens/rearm

                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP0_Q0_NUM_HCW=511",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP0_RTNTOKCTRL_NUM=8",
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP0_CQINTR_THRES_NUM=1",
                     "+DIR_PP0_CQINTR_RESP_WAITNUM_MIN=5",
                     "+DIR_PP0_CQINTR_RESP_WAITNUM_MAX=5000",
                     "+DIR_PP0_CQREARM_CTRL=43",          #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit6:  0: normal; 1: last N token return delayed
                                                          #-- bit7: 1: rearm routine running by default



                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=511",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQINTR_RESP_WAITNUM_MIN=5",
                     "+LDB_PP0_CQINTR_RESP_WAITNUM_MAX=5000",
                     "+LDB_PP0_CQREARM_CTRL=43",          #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit6:  0: normal; 1: last N token return delayed
                                                          #-- bit7: 1: rearm routine running by default

		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_timer_cfg.cft",		     
                        ],
      },    

      #LDBCQ[0] +LDBCQ[1]
      ldb4ppdir4pp_cqdep8_cqthres7_cial_test0_respdly3 => {
          -simv_args => [
                     "+HQM_CIAL_INT_ARM_CK_3", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+has_cq_cwdt_ctrl=0",               #0: wait has_cq_intr_resp_waitnum_max; 1: upon cq.intr received, wait for CWDT alarm before return tokens/rearm

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=511",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQINTR_RESP_WAITNUM_MIN=5",
                     "+LDB_PP0_CQINTR_RESP_WAITNUM_MAX=5000",
                     "+LDB_PP0_CQREARM_CTRL=43",          #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit6:  0: normal; 1: last N token return delayed
                                                          #-- bit7: 1: rearm routine running by default



                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=511",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP1_CQINTR_THRES_NUM=1",
                     "+LDB_PP1_CQINTR_RESP_WAITNUM_MIN=5",
                     "+LDB_PP1_CQINTR_RESP_WAITNUM_MAX=5000",
                     "+LDB_PP1_CQREARM_CTRL=43",          #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit6:  0: normal; 1: last N token return delayed
                                                          #-- bit7: 1: rearm routine running by default

		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_timer_cfg.cft",		     
                        ],
      },    


      #LDBCQ[0] +LDBCQ[1] + DIRPP[0] + DIRPP[1]
      ldb4ppdir4pp_cqdep8_cqthres7_cial_test0_respdly4 => {
          -simv_args => [
                     "+HQM_CIAL_INT_ARM_CK_3", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+has_cq_cwdt_ctrl=0",               #0: wait has_cq_intr_resp_waitnum_max; 1: upon cq.intr received, wait for CWDT alarm before return tokens/rearm

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=511",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQINTR_RESP_WAITNUM_MIN=5",
                     "+LDB_PP0_CQINTR_RESP_WAITNUM_MAX=5000",
                     "+LDB_PP0_CQREARM_CTRL=43",          #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit6:  0: normal; 1: last N token return delayed
                                                          #-- bit7: 1: rearm routine running by default



                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=511",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP1_CQINTR_THRES_NUM=1",
                     "+LDB_PP1_CQINTR_RESP_WAITNUM_MIN=5",
                     "+LDB_PP1_CQINTR_RESP_WAITNUM_MAX=5000",
                     "+LDB_PP1_CQREARM_CTRL=43",          #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit6:  0: normal; 1: last N token return delayed
                                                          #-- bit7: 1: rearm routine running by default

		     
                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP0_Q0_NUM_HCW=511",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP0_RTNTOKCTRL_NUM=8",
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP0_CQINTR_THRES_NUM=1",
                     "+DIR_PP0_CQINTR_RESP_WAITNUM_MIN=5",
                     "+DIR_PP0_CQINTR_RESP_WAITNUM_MAX=5000",
                     "+DIR_PP0_CQREARM_CTRL=43",          #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit6:  0: normal; 1: last N token return delayed
                                                          #-- bit7: 1: rearm routine running by default



                     "+DIR_PP1_TRF_ENA=1",
                     "+DIR_PP1_Q0_NUM_HCW=511",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP1_RTNTOKCTRL_NUM=8",
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP1_CQINTR_THRES_NUM=1",
                     "+DIR_PP1_CQINTR_RESP_WAITNUM_MIN=5",
                     "+DIR_PP1_CQINTR_RESP_WAITNUM_MAX=5000",
                     "+DIR_PP1_CQREARM_CTRL=43",          #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit6:  0: normal; 1: last N token return delayed
                                                          #-- bit7: 1: rearm routine running by default

		     

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_timer_cfg.cft",		     
                        ],
      },    



      #LDBCQ[0] +LDBCQ[1] + DIRPP[0] + DIRPP[1]
      #add LDBCQ[2] running ORD, LDBCQ[3] running ATM
      ldb4ppdir4pp_cqdep8_cqthres7_cial_test0_respdly4_alarm => {
          -simv_args => [
                     #"+HQM_CIAL_INT_ARM_CK_3", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+has_cq_cwdt_ctrl=0",               #0: wait has_cq_intr_resp_waitnum_max; 1: upon cq.intr received, wait for CWDT alarm before return tokens/rearm

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=511",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQINTR_RESP_WAITNUM_MIN=5",
                     "+LDB_PP0_CQINTR_RESP_WAITNUM_MAX=5000",
                     "+LDB_PP0_CQREARM_CTRL=43",          #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit6:  0: normal; 1: last N token return delayed
                                                          #-- bit7: 1: rearm routine running by default



                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=511",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP1_CQINTR_THRES_NUM=1",
                     "+LDB_PP1_CQINTR_RESP_WAITNUM_MIN=5",
                     "+LDB_PP1_CQINTR_RESP_WAITNUM_MAX=5000",
                     "+LDB_PP1_CQREARM_CTRL=43",          #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit6:  0: normal; 1: last N token return delayed
                                                          #-- bit7: 1: rearm routine running by default

		     
                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP0_Q0_NUM_HCW=511",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP0_RTNTOKCTRL_NUM=8",
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP0_CQINTR_THRES_NUM=1",
                     "+DIR_PP0_CQINTR_RESP_WAITNUM_MIN=5",
                     "+DIR_PP0_CQINTR_RESP_WAITNUM_MAX=5000",
                     "+DIR_PP0_CQREARM_CTRL=43",          #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit6:  0: normal; 1: last N token return delayed
                                                          #-- bit7: 1: rearm routine running by default



                     "+DIR_PP1_TRF_ENA=1",
                     "+DIR_PP1_Q0_NUM_HCW=511",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP1_RTNTOKCTRL_NUM=8",
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP1_CQINTR_THRES_NUM=1",
                     "+DIR_PP1_CQINTR_RESP_WAITNUM_MIN=5",
                     "+DIR_PP1_CQINTR_RESP_WAITNUM_MAX=5000",
                     "+DIR_PP1_CQREARM_CTRL=43",          #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit6:  0: normal; 1: last N token return delayed
                                                          #-- bit7: 1: rearm routine running by default

		     #LDBPP[2]  running ORD
                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=511",
                     "+LDB_PP2_TRF_QTYPE_SELMODE=14",  #13:QUNO; 12: QATM; 14: ORD; 15: DIR
                     #"+LDB_PP2_INGERRINJ_QIDILL_MIN=0",
                     #"+LDB_PP2_INGERRINJ_QIDILL_MAX=3",
                     "+LDB_PP2_INGERRINJ_QIDILL_RAND=0",
                     "+LDB_PP2_INGERRINJ_QIDILL_CTRL=6",
                     "+LDB_PP2_INGERRINJ_QIDILL_RATE=100",

		     #LDBPP[3]  running ATM
                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=511",
                     "+LDB_PP3_TRF_QTYPE_SELMODE=12",  #13:QUNO; 12: QATM; 14: ORD; 15: DIR

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_timer_cfg.cft",		     
                        ],
      },    

      #LDBCQ[0] +LDBCQ[1] ( DIRPP[0] + DIRPP[1] regular traffic, because of dqed parity error injection)
      #add LDBCQ[2] running ORD, LDBCQ[3] running ATM
      ldb4ppdir4pp_cqdep8_cqthres7_cial_test0_respdly4_alarm_t01 => {
          -simv_args => [
                     #"+HQM_CIAL_INT_ARM_CK_3", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+has_cq_cwdt_ctrl=0",               #0: wait has_cq_intr_resp_waitnum_max; 1: upon cq.intr received, wait for CWDT alarm before return tokens/rearm

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=511",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQINTR_RESP_WAITNUM_MIN=5",
                     "+LDB_PP0_CQINTR_RESP_WAITNUM_MAX=5000",
                     "+LDB_PP0_CQREARM_CTRL=43",          #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit6:  0: normal; 1: last N token return delayed
                                                          #-- bit7: 1: rearm routine running by default



                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=511",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP1_CQINTR_THRES_NUM=1",
                     "+LDB_PP1_CQINTR_RESP_WAITNUM_MIN=5",
                     "+LDB_PP1_CQINTR_RESP_WAITNUM_MAX=5000",
                     "+LDB_PP1_CQREARM_CTRL=43",          #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit6:  0: normal; 1: last N token return delayed
                                                          #-- bit7: 1: rearm routine running by default

		     
                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP0_Q0_NUM_HCW=511",


                     "+DIR_PP1_TRF_ENA=1",
                     "+DIR_PP1_Q0_NUM_HCW=511",

		     #LDBPP[2]  running ORD
                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=511",
                     "+LDB_PP2_TRF_QTYPE_SELMODE=14",  #13:QUNO; 12: QATM; 14: ORD; 15: DIR
                     #"+LDB_PP2_INGERRINJ_QIDILL_MIN=0",
                     #"+LDB_PP2_INGERRINJ_QIDILL_MAX=3",
                     "+LDB_PP2_INGERRINJ_QIDILL_RAND=0",
                     "+LDB_PP2_INGERRINJ_QIDILL_CTRL=6",
                     "+LDB_PP2_INGERRINJ_QIDILL_RATE=100",

		     #LDBPP[3]  running ATM
                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=511",
                     "+LDB_PP3_TRF_QTYPE_SELMODE=12",  #13:QUNO; 12: QATM; 14: ORD; 15: DIR

                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_timer_cfg.cft",		     
                        ],
      },    



      ######
      ldb4ppdir4pp_cqdep8_cqthres7_cial_test10 => {
          -simv_args => [
                     "+HQM_CIAL_INT_ARM_CK_1", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQREARM_CTRL=3",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit7: 1: rearm routine running by default


                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=1024",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP1_CQINTR_THRES_NUM=1",
                     "+LDB_PP1_CQREARM_CTRL=3",  


                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=1024",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP2_RTNTOKCTRL_NUM=8",
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP2_CQINTR_THRES_NUM=1",
                     "+LDB_PP2_CQREARM_CTRL=3",  

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=1024",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP3_RTNTOKCTRL_NUM=8",
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP3_CQINTR_THRES_NUM=1",
                     "+LDB_PP3_CQREARM_CTRL=3",  

		     		     
                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP0_Q0_NUM_HCW=1024",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP0_RTNTOKCTRL_NUM=8",
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP0_CQINTR_THRES_NUM=1",
                     "+DIR_PP0_CQREARM_CTRL=3",  

                     "+DIR_PP1_TRF_ENA=1",
                     "+DIR_PP1_Q0_NUM_HCW=1024",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP1_RTNTOKCTRL_NUM=8",
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP1_CQINTR_THRES_NUM=1",
                     "+DIR_PP1_CQREARM_CTRL=3",  

                     "+DIR_PP2_TRF_ENA=1",
                     "+DIR_PP2_Q0_NUM_HCW=1024",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP2_RTNTOKCTRL_NUM=8",
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP2_CQINTR_THRES_NUM=1",
                     "+DIR_PP2_CQREARM_CTRL=3",  

                     "+DIR_PP3_TRF_ENA=1",
                     "+DIR_PP3_Q0_NUM_HCW=1024",
                     "+DIR_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP3_RTNTOKCTRL_NUM=8",
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP3_CQINTR_THRES_NUM=1",
                     "+DIR_PP3_CQREARM_CTRL=3",  

		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_cfg.cft",		     
                        ],
      },   

 
      #
      #CIAL.intr + CWDT
      #cq.occ (n-1) the last one is cq.timer
      #CWDT is triggered CQINTR_RESP_WAITNUM_MIN=x times  
      #+LDB_PP0_CQREARM_CTRL=43 (bit6=1) (when getting to the last N tokens to return, upon cq.intr, wait CQINTR_RESP_WAITNUM_MAX before return token and rearm afterford)
      ldb4ppdir4pp_cqdep8_cqthres7_cial_test10_respdly1 => {
          -simv_args => [
                     "+HQM_CIAL_INT_ARM_CK_3", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 
                     "+has_cq_cwdt_ctrl=0",               #0: wait has_cq_intr_resp_waitnum_max; 1: upon cq.intr received, wait for CWDT alarm before return tokens/rearm

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1023",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQINTR_RESP_WAITNUM_MIN=3",
                     "+LDB_PP0_CQINTR_RESP_WAITNUM_MAX=8000",
                     "+LDB_PP0_CQREARM_CTRL=43",          #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit6:  0: normal; 1: last N token return delayed
                                                          #-- bit7: 1: rearm routine running by default

		     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=767",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP1_CQINTR_THRES_NUM=1",
                     "+LDB_PP1_CQINTR_RESP_WAITNUM_MIN=3",
                     "+LDB_PP1_CQINTR_RESP_WAITNUM_MAX=8000",
                     "+LDB_PP1_CQREARM_CTRL=43",

		     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=511",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP2_RTNTOKCTRL_NUM=8",
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP2_CQINTR_THRES_NUM=1",
                     "+LDB_PP2_CQINTR_RESP_WAITNUM_MIN=3",
                     "+LDB_PP2_CQINTR_RESP_WAITNUM_MAX=8000",
                     "+LDB_PP2_CQREARM_CTRL=43",

		     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=255",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP3_RTNTOKCTRL_NUM=8",
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP3_CQINTR_THRES_NUM=1",
                     "+LDB_PP3_CQINTR_RESP_WAITNUM_MIN=3",
                     "+LDB_PP3_CQINTR_RESP_WAITNUM_MAX=8000",
                     "+LDB_PP3_CQREARM_CTRL=43",


		     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP0_Q0_NUM_HCW=255",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP0_RTNTOKCTRL_NUM=8",
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP0_CQINTR_THRES_NUM=1",
                     "+DIR_PP0_CQINTR_RESP_WAITNUM_MIN=3",
                     "+DIR_PP0_CQINTR_RESP_WAITNUM_MAX=8000",
                     "+DIR_PP0_CQREARM_CTRL=43",

		     "+DIR_PP1_TRF_ENA=1",
                     "+DIR_PP1_Q0_NUM_HCW=511",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP1_RTNTOKCTRL_NUM=8",
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP1_CQINTR_THRES_NUM=1",
                     "+DIR_PP1_CQINTR_RESP_WAITNUM_MIN=3",
                     "+DIR_PP1_CQINTR_RESP_WAITNUM_MAX=8000",
                     "+DIR_PP1_CQREARM_CTRL=43",

		     "+DIR_PP2_TRF_ENA=1",
                     "+DIR_PP2_Q0_NUM_HCW=767",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP2_RTNTOKCTRL_NUM=8",
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP2_CQINTR_THRES_NUM=1",
                     "+DIR_PP2_CQINTR_RESP_WAITNUM_MIN=3",
                     "+DIR_PP2_CQINTR_RESP_WAITNUM_MAX=8000",
                     "+DIR_PP2_CQREARM_CTRL=43",

		     "+DIR_PP3_TRF_ENA=1",
                     "+DIR_PP3_Q0_NUM_HCW=1023",
                     "+DIR_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP3_RTNTOKCTRL_NUM=8",
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP3_CQINTR_THRES_NUM=1",
                     "+DIR_PP3_CQINTR_RESP_WAITNUM_MIN=3",
                     "+DIR_PP3_CQINTR_RESP_WAITNUM_MAX=8000",
                     "+DIR_PP3_CQREARM_CTRL=43",


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_timer_cfg.cft",		     
                        ],
      },    



      ldb4ppdir4pp_cqdep168_cqthres157_cial_test20 => {
          -simv_args => [
                     "+HQM_CIAL_INT_ARM_CK_1", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=16",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQREARM_CTRL=3",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit7: 1: rearm routine running by default


                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=1024",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP1_CQINTR_THRES_NUM=1",
                     "+LDB_PP1_CQREARM_CTRL=3",  


                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=1024",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP2_RTNTOKCTRL_NUM=8",
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP2_CQINTR_THRES_NUM=1",
                     "+LDB_PP2_CQREARM_CTRL=3",  

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=1024",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP3_RTNTOKCTRL_NUM=16",
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP3_CQINTR_THRES_NUM=1",
                     "+LDB_PP3_CQREARM_CTRL=3",  

		     		     
                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP0_Q0_NUM_HCW=1024",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP0_RTNTOKCTRL_NUM=8",
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP0_CQINTR_THRES_NUM=1",
                     "+DIR_PP0_CQREARM_CTRL=3",  

                     "+DIR_PP1_TRF_ENA=1",
                     "+DIR_PP1_Q0_NUM_HCW=1024",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP1_RTNTOKCTRL_NUM=16",
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP1_CQINTR_THRES_NUM=1",
                     "+DIR_PP1_CQREARM_CTRL=3",  

                     "+DIR_PP2_TRF_ENA=1",
                     "+DIR_PP2_Q0_NUM_HCW=1024",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP2_RTNTOKCTRL_NUM=16",
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP2_CQINTR_THRES_NUM=1",
                     "+DIR_PP2_CQREARM_CTRL=3",  

                     "+DIR_PP3_TRF_ENA=1",
                     "+DIR_PP3_Q0_NUM_HCW=1024",
                     "+DIR_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP3_RTNTOKCTRL_NUM=8",
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MAX=0",  #return all token before rearm
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP3_CQINTR_THRES_NUM=1",
                     "+DIR_PP3_CQREARM_CTRL=3",  

		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep168_cqthres157_cfg.cft",		     
                        ],
      },    


      

      #test1
      #return all token, rearm; 
      #after return token, rearm has highest priority
      #after token num=8, and cq_int received, next is to return tokens with: comp_t, bat_t
      #+LDB_PP0_CQREARM_CTRL=7
      ldb4ppdir4pp_cqdep8_cqthres7_cial_test1 => {
          -simv_args => [
                     "+HQM_CIAL_INT_ARM_CK_1", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQREARM_CTRL=7",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit7: 1: rearm routine running by default


                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP1_Q0_NUM_HCW=0",

                     "+LDB_PP2_TRF_ENA=0",
                     "+LDB_PP2_Q0_NUM_HCW=0", 

                     "+LDB_PP3_TRF_ENA=0",
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP0_Q0_NUM_HCW=0",

                     "+DIR_PP1_TRF_ENA=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",

                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",

                     "+DIR_PP3_TRF_ENA=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_cfg.cft",		     
                        ],
      },    

      ldb4ppdir4pp_cqdep8_cqthres7_cial_test11 => {
          -simv_args => [
                     "+HQM_CIAL_INT_ARM_CK_1", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQREARM_CTRL=7",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit7: 1: rearm routine running by default


		     
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=1024",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP1_CQINTR_THRES_NUM=1",
                     "+LDB_PP1_CQREARM_CTRL=7",


                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=1024",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP2_RTNTOKCTRL_NUM=8",
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP2_CQINTR_THRES_NUM=1",
                     "+LDB_PP2_CQREARM_CTRL=7",

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=1024",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP3_RTNTOKCTRL_NUM=8",
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP3_CQINTR_THRES_NUM=1",
                     "+LDB_PP3_CQREARM_CTRL=7",


                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP0_Q0_NUM_HCW=1024",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP0_RTNTOKCTRL_NUM=8",
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP0_CQINTR_THRES_NUM=1",
                     "+DIR_PP0_CQREARM_CTRL=7",


                     "+DIR_PP1_TRF_ENA=1",
                     "+DIR_PP1_Q0_NUM_HCW=1024",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP1_RTNTOKCTRL_NUM=8",
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP1_CQINTR_THRES_NUM=1",
                     "+DIR_PP1_CQREARM_CTRL=7",


                     "+DIR_PP2_TRF_ENA=1",
                     "+DIR_PP2_Q0_NUM_HCW=1024",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP2_RTNTOKCTRL_NUM=8",
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP2_CQINTR_THRES_NUM=1",
                     "+DIR_PP2_CQREARM_CTRL=7",


                     "+DIR_PP3_TRF_ENA=1",
                     "+DIR_PP3_Q0_NUM_HCW=1024",
                     "+DIR_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP3_RTNTOKCTRL_NUM=8",
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP3_CQINTR_THRES_NUM=1",
                     "+DIR_PP3_CQREARM_CTRL=7",


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_cfg.cft",		     
                        ],
      },    


      ldb4ppdir4pp_cqdep168_cqthres157_cial_test21 => {
          -simv_args => [
                     "+HQM_CIAL_INT_ARM_CK_1", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=16",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQREARM_CTRL=7",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit7: 1: rearm routine running by default


		     
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=1024",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP1_CQINTR_THRES_NUM=1",
                     "+LDB_PP1_CQREARM_CTRL=7",


                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=1024",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP2_RTNTOKCTRL_NUM=8",
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP2_CQINTR_THRES_NUM=1",
                     "+LDB_PP2_CQREARM_CTRL=7",

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=1024",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP3_RTNTOKCTRL_NUM=16",
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP3_CQINTR_THRES_NUM=1",
                     "+LDB_PP3_CQREARM_CTRL=7",


                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP0_Q0_NUM_HCW=1024",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP0_RTNTOKCTRL_NUM=8",
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP0_CQINTR_THRES_NUM=1",
                     "+DIR_PP0_CQREARM_CTRL=7",


                     "+DIR_PP1_TRF_ENA=1",
                     "+DIR_PP1_Q0_NUM_HCW=1024",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP1_RTNTOKCTRL_NUM=16",
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP1_CQINTR_THRES_NUM=1",
                     "+DIR_PP1_CQREARM_CTRL=7",


                     "+DIR_PP2_TRF_ENA=1",
                     "+DIR_PP2_Q0_NUM_HCW=1024",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP2_RTNTOKCTRL_NUM=16",
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP2_CQINTR_THRES_NUM=1",
                     "+DIR_PP2_CQREARM_CTRL=7",


                     "+DIR_PP3_TRF_ENA=1",
                     "+DIR_PP3_Q0_NUM_HCW=1024",
                     "+DIR_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP3_RTNTOKCTRL_NUM=8",
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP3_CQINTR_THRES_NUM=1",
                     "+DIR_PP3_CQREARM_CTRL=7",


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep168_cqthres157_cfg.cft",		     
                        ],
      },    



      #test2
      #return one token at a time untill all tokens returned, then rearm; 
      #after return token, rearm has highest priority
      #after token num=8, and cq_int received, next is to return tokens with: comp_t, bat_t, new_t, renq_t
      #+LDB_PP0_CQREARM_CTRL=3
      ldb4ppdir4pp_cqdep8_cqthres7_cial_test2 => {
          -simv_args => [
                     "+HQM_CIAL_INT_ARM_CK_1", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP0_CQREARM_CTRL=3",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit7: 1: rearm routine running by default

                     "+LDB_PP0_CQINTR_THRES_NUM=1",

                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP1_Q0_NUM_HCW=0",

                     "+LDB_PP2_TRF_ENA=0",
                     "+LDB_PP2_Q0_NUM_HCW=0", 

                     "+LDB_PP3_TRF_ENA=0",
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP0_Q0_NUM_HCW=0",

                     "+DIR_PP1_TRF_ENA=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",

                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",

                     "+DIR_PP3_TRF_ENA=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_cfg.cft",		     
                        ],
      },    


      #return one token at a time untill all tokens returned, then rearm; 
      ldb4ppdir4pp_cqdep8_cqthres7_cial_test12 => {
          -simv_args => [
                     "+HQM_CIAL_INT_ARM_CK_1", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQREARM_CTRL=3",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit7: 1: rearm routine running by default


                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=1024",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP1_CQINTR_THRES_NUM=1",
                     "+LDB_PP1_CQREARM_CTRL=3",  


                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=1024",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP2_RTNTOKCTRL_NUM=8",
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP2_CQINTR_THRES_NUM=1",
                     "+LDB_PP2_CQREARM_CTRL=3",  

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=1024",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP3_RTNTOKCTRL_NUM=8",
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP3_CQINTR_THRES_NUM=1",
                     "+LDB_PP3_CQREARM_CTRL=3",  

		     		     
                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP0_Q0_NUM_HCW=1024",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP0_RTNTOKCTRL_NUM=8",
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP0_CQINTR_THRES_NUM=1",
                     "+DIR_PP0_CQREARM_CTRL=3",  

                     "+DIR_PP1_TRF_ENA=1",
                     "+DIR_PP1_Q0_NUM_HCW=1024",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP1_RTNTOKCTRL_NUM=8",
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP1_CQINTR_THRES_NUM=1",
                     "+DIR_PP1_CQREARM_CTRL=3",  

                     "+DIR_PP2_TRF_ENA=1",
                     "+DIR_PP2_Q0_NUM_HCW=1024",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP2_RTNTOKCTRL_NUM=8",
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MAX=1",  #return all token before rearm
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP2_CQINTR_THRES_NUM=1",
                     "+DIR_PP2_CQREARM_CTRL=3",  

                     "+DIR_PP3_TRF_ENA=1",
                     "+DIR_PP3_Q0_NUM_HCW=1024",
                     "+DIR_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP3_RTNTOKCTRL_NUM=8",
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm 
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP3_CQINTR_THRES_NUM=1",
                     "+DIR_PP3_CQREARM_CTRL=3",  

		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_cfg.cft",		     
                        ],
      },    


      ldb4ppdir4pp_cqdep168_cqthres157_cial_test22 => {
          -simv_args => [
                     "+HQM_CIAL_INT_ARM_CK_1", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=16",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQREARM_CTRL=3",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit7: 1: rearm routine running by default


                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=1024",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP1_CQINTR_THRES_NUM=1",
                     "+LDB_PP1_CQREARM_CTRL=3",  


                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=1024",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP2_RTNTOKCTRL_NUM=8",
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP2_CQINTR_THRES_NUM=1",
                     "+LDB_PP2_CQREARM_CTRL=3",  

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=1024",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP3_RTNTOKCTRL_NUM=16",
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP3_CQINTR_THRES_NUM=1",
                     "+LDB_PP3_CQREARM_CTRL=3",  

		     		     
                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP0_Q0_NUM_HCW=1024",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP0_RTNTOKCTRL_NUM=8",
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP0_CQINTR_THRES_NUM=1",
                     "+DIR_PP0_CQREARM_CTRL=3",  

                     "+DIR_PP1_TRF_ENA=1",
                     "+DIR_PP1_Q0_NUM_HCW=1024",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP1_RTNTOKCTRL_NUM=16",
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP1_CQINTR_THRES_NUM=1",
                     "+DIR_PP1_CQREARM_CTRL=3",  

                     "+DIR_PP2_TRF_ENA=1",
                     "+DIR_PP2_Q0_NUM_HCW=1024",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP2_RTNTOKCTRL_NUM=16",
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MAX=1",  #return all token before rearm
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP2_CQINTR_THRES_NUM=1",
                     "+DIR_PP2_CQREARM_CTRL=3",  

                     "+DIR_PP3_TRF_ENA=1",
                     "+DIR_PP3_Q0_NUM_HCW=1024",
                     "+DIR_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP3_RTNTOKCTRL_NUM=8",
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm 
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP3_CQINTR_THRES_NUM=1",
                     "+DIR_PP3_CQREARM_CTRL=3",  

		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep168_cqthres157_cfg.cft",		     
                        ],
      },    


      #test3
      #return one token at a time until all tokens returned before rearm; 
      #after return token, rearm has highest priority
      #after token num=8, and cq_int received, next is to return tokens with: comp_t, bat_t
      #+LDB_PP0_CQREARM_CTRL=7
      ldb4ppdir4pp_cqdep8_cqthres7_cial_test3 => {
          -simv_args => [
                     "+HQM_CIAL_INT_ARM_CK_1", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQREARM_CTRL=7",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit7: 1: rearm routine running by default


                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP1_Q0_NUM_HCW=0",

                     "+LDB_PP2_TRF_ENA=0",
                     "+LDB_PP2_Q0_NUM_HCW=0", 

                     "+LDB_PP3_TRF_ENA=0",
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP0_Q0_NUM_HCW=0",

                     "+DIR_PP1_TRF_ENA=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",

                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",

                     "+DIR_PP3_TRF_ENA=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_cfg.cft",		     
                        ],
      },    

      ldb4ppdir4pp_cqdep8_cqthres7_cial_test13 => {
          -simv_args => [
                     "+HQM_CIAL_INT_ARM_CK_1", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQREARM_CTRL=7",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit7: 1: rearm routine running by default


		     
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=1024",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP1_CQINTR_THRES_NUM=1",
                     "+LDB_PP1_CQREARM_CTRL=7",


                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=1024",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP2_RTNTOKCTRL_NUM=8",
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP2_CQINTR_THRES_NUM=1",
                     "+LDB_PP2_CQREARM_CTRL=7",

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=1024",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP3_RTNTOKCTRL_NUM=8",
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP3_CQINTR_THRES_NUM=1",
                     "+LDB_PP3_CQREARM_CTRL=7",


                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP0_Q0_NUM_HCW=1024",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP0_RTNTOKCTRL_NUM=8",
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP0_CQINTR_THRES_NUM=1",
                     "+DIR_PP0_CQREARM_CTRL=7",


                     "+DIR_PP1_TRF_ENA=1",
                     "+DIR_PP1_Q0_NUM_HCW=1024",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP1_RTNTOKCTRL_NUM=8",
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm 
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP1_CQINTR_THRES_NUM=1",
                     "+DIR_PP1_CQREARM_CTRL=7",


                     "+DIR_PP2_TRF_ENA=1",
                     "+DIR_PP2_Q0_NUM_HCW=1024",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP2_RTNTOKCTRL_NUM=8",
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm 
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP2_CQINTR_THRES_NUM=1",
                     "+DIR_PP2_CQREARM_CTRL=7",


                     "+DIR_PP3_TRF_ENA=1",
                     "+DIR_PP3_Q0_NUM_HCW=1024",
                     "+DIR_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP3_RTNTOKCTRL_NUM=8",
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP3_CQINTR_THRES_NUM=1",
                     "+DIR_PP3_CQREARM_CTRL=7",


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_cfg.cft",		     
                        ],
      },    

      ldb4ppdir4pp_cqdep168_cqthres157_cial_test23 => {
          -simv_args => [
                     "+HQM_CIAL_INT_ARM_CK_1", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=16",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQREARM_CTRL=7",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit7: 1: rearm routine running by default


		     
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=1024",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP1_CQINTR_THRES_NUM=1",
                     "+LDB_PP1_CQREARM_CTRL=7",


                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=1024",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP2_RTNTOKCTRL_NUM=8",
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP2_CQINTR_THRES_NUM=1",
                     "+LDB_PP2_CQREARM_CTRL=7",

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=1024",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP3_RTNTOKCTRL_NUM=16",
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+LDB_PP3_CQINTR_THRES_NUM=1",
                     "+LDB_PP3_CQREARM_CTRL=7",


                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP0_Q0_NUM_HCW=1024",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP0_RTNTOKCTRL_NUM=8",
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP0_CQINTR_THRES_NUM=1",
                     "+DIR_PP0_CQREARM_CTRL=7",


                     "+DIR_PP1_TRF_ENA=1",
                     "+DIR_PP1_Q0_NUM_HCW=1024",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP1_RTNTOKCTRL_NUM=16",
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm 
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP1_CQINTR_THRES_NUM=1",
                     "+DIR_PP1_CQREARM_CTRL=7",


                     "+DIR_PP2_TRF_ENA=1",
                     "+DIR_PP2_Q0_NUM_HCW=1024",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP2_RTNTOKCTRL_NUM=16",
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm 
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP2_CQINTR_THRES_NUM=1",
                     "+DIR_PP2_CQREARM_CTRL=7",


                     "+DIR_PP3_TRF_ENA=1",
                     "+DIR_PP3_Q0_NUM_HCW=1024",
                     "+DIR_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP3_RTNTOKCTRL_NUM=8",
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MAX=1",  #return one token at a time until all tokens returned before rearm
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MIN=1",
                     "+DIR_PP3_CQINTR_THRES_NUM=1",
                     "+DIR_PP3_CQREARM_CTRL=7",


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep168_cqthres157_cfg.cft",		     
                        ],
      },    

     #########################
     #CIAL: cq_intr_occ + cq_intr_timer
     #CIAL.occ * (N-1) + CIAL.timer
     #########################
      #test0
      #return all token, rearm; 
      #after return token, rearm has highest priority
      #after token num=8, and cq_int received, next is to return tokens with: comp_t, bat_t
      # 
      # CIAL.occ * (N-1) + CIAL.timer
      # this test runs with +_CQREARM_CTRL=17  (hqmproc_cq_rearm_ctrl[4]==1) (bit4:  0: cial_cq_intr_occ loop only; 1: cial_cq_intr_occ loop  + cial_cq_intr_timer loop)
      # _RTNTOKCTRL_NUM=8
      # upon 8 tokens => wait for cq.int => return 7 tokens => rearm
      # upon 1 token  => wait for cq.int => return 1 toke   => rearm
      # if keep ENQ HCWs free-run, both cq.int are cq.occ intr
      # until the last one is a cq.timer intr at the end
      #
      #+LDB_PP0_CQREARM_CTRL=17
      ldb4ppdir4pp_cqdep8_cqthres7_cial_occ_tim_test0 => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                     #"+HQM_CIAL_INT_ARM_CK_1", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=32",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQREARM_CTRL=17",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: when cq_intr_service_state=1 or 2, next to rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: when cq_intr_service_state=0, next to return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit4:  0: cial_cq_intr_occ loop only; 1: cial_cq_intr_occ loop  + cial_cq_intr_timer loop 
                                                          #-- bit7: 1: rearm routine running by default


                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP1_Q0_NUM_HCW=0",

                     "+LDB_PP2_TRF_ENA=0",
                     "+LDB_PP2_Q0_NUM_HCW=0", 

                     "+LDB_PP3_TRF_ENA=0",
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP0_Q0_NUM_HCW=0",

                     "+DIR_PP1_TRF_ENA=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",

                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",

                     "+DIR_PP3_TRF_ENA=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_timer1_cfg.cft",		     
                        ],
      },    



      ldb4ppdir4pp_cqdep8_cqthres7_cial_occ_tim_test10 => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                     "+HQM_CIAL_INT_ARM_CK_2", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=512",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQREARM_CTRL=17",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: when cq_intr_service_state=1 or 2, next to rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: when cq_intr_service_state=0, next to return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit4:  0: cial_cq_intr_occ loop only; 1: cial_cq_intr_occ loop  + cial_cq_intr_timer loop 
                                                          #-- bit7: 1: rearm routine running by default



                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=512",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP1_CQINTR_THRES_NUM=1",
                     "+LDB_PP1_CQREARM_CTRL=17",



                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=512",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP2_RTNTOKCTRL_NUM=8",
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP2_CQINTR_THRES_NUM=1",
                     "+LDB_PP2_CQREARM_CTRL=17",


                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=512",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP3_RTNTOKCTRL_NUM=8",
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP3_CQINTR_THRES_NUM=1",
                     "+LDB_PP3_CQREARM_CTRL=17",


                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP0_Q0_NUM_HCW=512",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP0_RTNTOKCTRL_NUM=8",
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP0_CQINTR_THRES_NUM=1",
                     "+DIR_PP0_CQREARM_CTRL=17",

                     "+DIR_PP1_TRF_ENA=1",
                     "+DIR_PP1_Q0_NUM_HCW=512",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP1_RTNTOKCTRL_NUM=8",
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP1_CQINTR_THRES_NUM=1",
                     "+DIR_PP1_CQREARM_CTRL=17",

                     "+DIR_PP2_TRF_ENA=1",
                     "+DIR_PP2_Q0_NUM_HCW=512",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP2_RTNTOKCTRL_NUM=8",
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP2_CQINTR_THRES_NUM=1",
                     "+DIR_PP2_CQREARM_CTRL=17",

                     "+DIR_PP3_TRF_ENA=1",
                     "+DIR_PP3_Q0_NUM_HCW=512",
                     "+DIR_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP3_RTNTOKCTRL_NUM=8",
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP3_CQINTR_THRES_NUM=1",
                     "+DIR_PP3_CQREARM_CTRL=17",


		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_timer1_cfg.cft",		     
                        ],
      },    

     #########################
     #CIAL: cq_intr_occ + cq_intr_timer
     #CIAL.occ  + CIAL.timer interleaved, expect to see two times of cq.intr
     #########################
      #test1
      #return all token, rearm; 
      #after return token, rearm has highest priority
      #after token num=8, and cq_int received, next is to return tokens with: comp_t, bat_t
      # 
      # CIAL.occ + CIAL.timer
      # this test runs with +_CQREARM_CTRL=37  
      #(hqmproc_cq_rearm_ctrl[5]==1) (bit4:  0: cial_cq_intr_occ loop only; 1: cial_cq_intr_occ loop  + cial_cq_intr_timer loop)
      #(hqmproc_cq_rearm_ctrl[4]==1) (bit5:  0: normal; 1: control ENQ, send cq_intr_enq_num (=hqmproc_rtntokctrl_holdnum ) when cq_intr_service_state=0)
      # _RTNTOKCTRL_NUM=8
      # upon 8 tokens => wait for cq.int => return 7 tokens => rearm
      # upon 1 token  => wait for cq.int => return 1 toke   => rearm
      # control ENQ HCWs to get both cq.int are cq.occ intr
      #
      #+LDB_PP0_CQREARM_CTRL=37
      ldb4ppdir4pp_cqdep8_cqthres7_cial_occ_tim_test1 => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                     "+HQM_CIAL_INT_ARM_CK_2", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=256",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQREARM_CTRL=37",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: when cq_intr_service_state=1 or 2, next to rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: when cq_intr_service_state=0, next to return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit4:  0: cial_cq_intr_occ loop only; 1: cial_cq_intr_occ loop  + cial_cq_intr_timer loop 
                                                          #-- bit5:  0: normal; 1: control ENQ, send cq_intr_enq_num (=hqmproc_rtntokctrl_holdnum ) when cq_intr_service_state=0  
                                                          #-- bit7: 1: rearm routine running by default


                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP1_Q0_NUM_HCW=0",

                     "+LDB_PP2_TRF_ENA=0",
                     "+LDB_PP2_Q0_NUM_HCW=0", 

                     "+LDB_PP3_TRF_ENA=0",
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP0_Q0_NUM_HCW=0",

                     "+DIR_PP1_TRF_ENA=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",

                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",

                     "+DIR_PP3_TRF_ENA=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_timer_cfg.cft",		     
                        ],
      },    

      #4dirPP4ldbPP
      #+LDB_PP0_CQREARM_CTRL=37
      ldb4ppdir4pp_cqdep8_cqthres7_cial_occ_tim_test11 => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                     "+HQM_CIAL_INT_ARM_CK_2", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=512",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQREARM_CTRL=37",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: when cq_intr_service_state=1 or 2, next to rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: when cq_intr_service_state=0, next to return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit4:  0: cial_cq_intr_occ loop only; 1: cial_cq_intr_occ loop  + cial_cq_intr_timer loop 
                                                          #-- bit5:  0: normal; 1: control ENQ, send cq_intr_enq_num (=hqmproc_rtntokctrl_holdnum ) when cq_intr_service_state=0  
                                                          #-- bit7: 1: rearm routine running by default

                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=512",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MAX=0",  
                     "+LDB_PP1_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP1_CQINTR_THRES_NUM=1",
                     "+LDB_PP1_CQREARM_CTRL=37", 

		     		     
                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=512",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP2_RTNTOKCTRL_NUM=8",
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MAX=0",  
                     "+LDB_PP2_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP2_CQINTR_THRES_NUM=1",
                     "+LDB_PP2_CQREARM_CTRL=37", 

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=512",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP3_RTNTOKCTRL_NUM=8",
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MAX=0",  
                     "+LDB_PP3_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP3_CQINTR_THRES_NUM=1",
                     "+LDB_PP3_CQREARM_CTRL=37", 



                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP0_Q0_NUM_HCW=512",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP0_RTNTOKCTRL_NUM=8",
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  
                     "+DIR_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP0_CQINTR_THRES_NUM=1",
                     "+DIR_PP0_CQREARM_CTRL=37", 

		     
                     "+DIR_PP1_TRF_ENA=1",
                     "+DIR_PP1_Q0_NUM_HCW=512",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP1_RTNTOKCTRL_NUM=8",
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MAX=0",  
                     "+DIR_PP1_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP1_CQINTR_THRES_NUM=1",
                     "+DIR_PP1_CQREARM_CTRL=37", 

                     "+DIR_PP2_TRF_ENA=1",
                     "+DIR_PP2_Q0_NUM_HCW=512",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP2_RTNTOKCTRL_NUM=8",
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MAX=0",  
                     "+DIR_PP2_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP2_CQINTR_THRES_NUM=1",
                     "+DIR_PP2_CQREARM_CTRL=37", 

                     "+DIR_PP3_TRF_ENA=1",
                     "+DIR_PP3_Q0_NUM_HCW=512",
                     "+DIR_PP3_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+DIR_PP3_RTNTOKCTRL_NUM=8",
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MAX=0",  
                     "+DIR_PP3_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+DIR_PP3_CQINTR_THRES_NUM=1",
                     "+DIR_PP3_CQREARM_CTRL=37", 


                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_timer_cfg.cft",		     
                        ],
      },    



     ######################### expect to see CWDT on the last token
     #CIAL: cq_intr_occ + cq_intr_timer
     #CIAL.occ * (N-1) + CIAL.timer
     #########################
      #test0
      #return all token, rearm; 
      #after return token, rearm has highest priority
      #after token num=8, and cq_int received, next is to return tokens with: comp_t, bat_t
      # 
      # CIAL.occ * (N-1) + CIAL.timer
      # this test runs with +_CQREARM_CTRL=17  (hqmproc_cq_rearm_ctrl[4]==1) (bit4:  0: cial_cq_intr_occ loop only; 1: cial_cq_intr_occ loop  + cial_cq_intr_timer loop)
      # _RTNTOKCTRL_NUM=8
      # upon 8 tokens => wait for cq.int => return 7 tokens => rearm
      # upon 1 token  => wait for cq.int => return 1 toke   => rearm
      # if keep ENQ HCWs free-run, both cq.int are cq.occ intr
      # until the last one is a cq.timer intr at the end
      #
      #+LDB_PP0_CQREARM_CTRL=17
      ldb4ppdir4pp_cqdep8_cqthres7_cial_occ_tim_test0_cwdt => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                     #"+HQM_CIAL_INT_ARM_CK_1", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=32",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQREARM_CTRL=57",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: when cq_intr_service_state=1 or 2, next to rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: when cq_intr_service_state=0, next to return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit4:  0: cial_cq_intr_occ loop only; 1: cial_cq_intr_occ loop  + cial_cq_intr_timer loop 
                                                          #-- bit6:  0: normal; 1: wait cwdt
                                                          #-- bit7: 1: rearm routine running by default


                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP1_Q0_NUM_HCW=0",

                     "+LDB_PP2_TRF_ENA=0",
                     "+LDB_PP2_Q0_NUM_HCW=0", 

                     "+LDB_PP3_TRF_ENA=0",
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP0_Q0_NUM_HCW=0",

                     "+DIR_PP1_TRF_ENA=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",

                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",

                     "+DIR_PP3_TRF_ENA=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_timer1_cfg.cft",		     
                        ],
      },    

     ######################### expect to see CWDT on the 2nd round of token return
     #CIAL: cq_intr_occ + cq_intr_timer
     #CIAL.occ  + CIAL.timer interleaved, expect to see two times of cq.intr
     #########################
      #test1
      #return all token, rearm; 
      #after return token, rearm has highest priority
      #after token num=8, and cq_int received, next is to return tokens with: comp_t, bat_t
      # 
      # CIAL.occ + CIAL.timer
      # this test runs with +_CQREARM_CTRL=37  
      #(hqmproc_cq_rearm_ctrl[5]==1) (bit4:  0: cial_cq_intr_occ loop only; 1: cial_cq_intr_occ loop  + cial_cq_intr_timer loop)
      #(hqmproc_cq_rearm_ctrl[4]==1) (bit5:  0: normal; 1: control ENQ, send cq_intr_enq_num (=hqmproc_rtntokctrl_holdnum ) when cq_intr_service_state=0)
      # _RTNTOKCTRL_NUM=8
      # upon 8 tokens => wait for cq.int => return 7 tokens => rearm
      # upon 1 token  => wait for cq.int => return 1 toke   => rearm
      # control ENQ HCWs to get both cq.int are cq.occ intr
      #
      #+LDB_PP0_CQREARM_CTRL=37
      ldb4ppdir4pp_cqdep8_cqthres7_cial_occ_tim_test1_cwdt => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                     "+HQM_CIAL_INT_ARM_CK_2", 

                     "+MSIX_CQ_check", 

                     "+hqmproc_sel=1", 

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=16",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=3",     #3: token control, when available tokens >= _RTNTOKCTRL_NUM, check cq_intr, if cq_intr is received, return token; otherwise, don't return token
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MAX=0",  #return all tokens before rearm
                     "+LDB_PP0_RTNTOKCTRL_RTNNUM_MIN=0",
                     "+LDB_PP0_CQINTR_THRES_NUM=1",
                     "+LDB_PP0_CQREARM_CTRL=77",           #bit0:  1:tok-rearm state control: when cq_intr is received, return token, rearm asap (highest priority)
                                                          #-- bit0:  0: when cq_intr_service_state=1 or 2, next to rand select rearm (cq_intr_service_state=>4); 1: when cq_intr received, issue rearm asap by setting (cq_intr_service_state=>3)
                                                          #-- bit1:  0: when cq_intr_service_state=0, next to return any number of tokens, then issue rearm (cq_intr_service_state=>1);   1: return all tokens and then issue rearm (cq_intr_service_state=>2)
                                                          #-- bit2:  0: when cq_intr_service_state=2, next to return token with enq is allowed; 1: when cq_intr_service_state=2, next is to return tokens not enq 
                                                          #-- bit4:  0: cial_cq_intr_occ loop only; 1: cial_cq_intr_occ loop  + cial_cq_intr_timer loop 
                                                          #-- bit5:  0: normal; 1: control ENQ, send cq_intr_enq_num (=hqmproc_rtntokctrl_holdnum ) when cq_intr_service_state=0  
                                                          #-- bit6:  0: normal; 1: wait cwdt
                                                          #-- bit7: 1: rearm routine running by default


                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP1_Q0_NUM_HCW=0",

                     "+LDB_PP2_TRF_ENA=0",
                     "+LDB_PP2_Q0_NUM_HCW=0", 

                     "+LDB_PP3_TRF_ENA=0",
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP0_Q0_NUM_HCW=0",

                     "+DIR_PP1_TRF_ENA=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",

                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",

                     "+DIR_PP3_TRF_ENA=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cqdep8_cqthres7_timer_cfg.cft",		     
                        ],
      },    


     ######################
     ######################
      ldb4ppdir4pp_wulow_smoke => {
          -simv_args => [

                     #"+LDB_PP0_Q0_NUM_HCW=32",
                     #"+LDB_PP1_Q0_NUM_HCW=0",
                     #"+LDB_PP2_Q0_NUM_HCW=0", 
                     #"+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     #"+DIR_PP0_Q0_NUM_HCW=0",
                     #"+DIR_PP1_Q0_NUM_HCW=0",
                     #"+DIR_PP2_Q0_NUM_HCW=0",
                     #"+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
                     #"+LDB_PP0_TRF_ENA=1",
                     #"+LDB_PP1_TRF_ENA=0",
                     #"+LDB_PP2_TRF_ENA=0",  
                     #"+LDB_PP3_TRF_ENA=0",  		     
		     		     
                     #"+DIR_PP0_TRF_ENA=0",
                     #"+DIR_PP1_TRF_ENA=0",	
                     #"+DIR_PP2_TRF_ENA=0",
                     #"+DIR_PP3_TRF_ENA=0",
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_wulow_cfg.cft",		     
                        ],
      },    

      ldb4ppdir4pp_qidmmap_smoke => {
          -simv_args => [

                     #"+LDB_PP0_Q0_NUM_HCW=32",
                     #"+LDB_PP1_Q0_NUM_HCW=0",
                     #"+LDB_PP2_Q0_NUM_HCW=0", 
                     #"+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     #"+DIR_PP0_Q0_NUM_HCW=0",
                     #"+DIR_PP1_Q0_NUM_HCW=0",
                     #"+DIR_PP2_Q0_NUM_HCW=0",
                     #"+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
                     #"+LDB_PP0_TRF_ENA=1",
                     #"+LDB_PP1_TRF_ENA=0",
                     #"+LDB_PP2_TRF_ENA=0",  
                     #"+LDB_PP3_TRF_ENA=0",  		     
		     		     
                     #"+DIR_PP0_TRF_ENA=0",
                     #"+DIR_PP1_TRF_ENA=0",	
                     #"+DIR_PP2_TRF_ENA=0",
                     #"+DIR_PP3_TRF_ENA=0",
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_cfg.cft",		     
                        ],
      },    
      
      ###############################################################################################################
      ###############################################################################################################
      #Direct Trf flow tests
      ###############################################################################################################
      ###############################################################################################################
      ###################
      ##Enable 1 LDBPP to do UNO 1K cq_depth limit test
      ################### 
      ldb1ppdir1pp_qid1map_ldbcqdep1k_test0 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=1",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=1",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=2048",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=13",
		     "+has_lockid_sel_mode=2",
		     "+LDB_PP0_RTNTOKCTRL_SELMODE=1",
		     "+LDB_PP0_RTNTOKCTRL_NUM=1024",
		     "+LDB_PP0_RTNTOKCTRL_WAITNUM=100",
		     "+LDB_PP0_RTNTOKCTRL_CHKNUM=1024",
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_cfg0.cft",		     
                        ],
      },
         
      ldb1ppdir1pp_qid1map_dircqdep1k_test0 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=65",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=0",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=1",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=2048",
		     "+has_qid_sel_mode=0",
		     #"+has_qtype_sel_mode=13",
		     "+has_lockid_sel_mode=2",
		     
		     "+DIR_PP0_TRF_QTYPE_SELMODE=15",
		     "+DIR_PP0_RTNTOKCTRL_SELMODE=1",
		     "+DIR_PP0_RTNTOKCTRL_NUM=1024",
		     "+DIR_PP0_RTNTOKCTRL_WAITNUM=100",
		     "+DIR_PP0_RTNTOKCTRL_CHKNUM=1024",
		     
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_cfg0.cft",		     
                        ],
      },      

      ldb1ppdir1pp_qid1map_dirldbcqdep1k_test0 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=65",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=1",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=1",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=2048",
		     "+has_qid_sel_mode=0",
		     #"+has_qtype_sel_mode=13",
		     "+has_lockid_sel_mode=2",
		     
		     "+DIR_PP0_TRF_QTYPE_SELMODE=15",
		     "+DIR_PP0_RTNTOKCTRL_SELMODE=1",
		     "+DIR_PP0_RTNTOKCTRL_NUM=1024",
		     "+DIR_PP0_RTNTOKCTRL_WAITNUM=100",
		     "+DIR_PP0_RTNTOKCTRL_CHKNUM=1024",
		     
		     "+LDB_PP0_TRF_QTYPE_SELMODE=13",		     
		     "+LDB_PP0_RTNTOKCTRL_SELMODE=1",
		     "+LDB_PP0_RTNTOKCTRL_NUM=1024",
		     "+LDB_PP0_RTNTOKCTRL_WAITNUM=100",
		     "+LDB_PP0_RTNTOKCTRL_CHKNUM=1024",
		     		     
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_cfg0.cft",		     
                        ],
      },      
      


      ###################
      ##Enable 1 LDBPP to do ATM 2K FID limit test
      ################### 
      ldb1ppdir1pp_qid1map_atm2kfid_test0 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=1",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=1",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=4096",  
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",
		     "+has_lockid_sel_mode=2",
		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_cfg0.cft",		     
                        ],
      },
      
      #ldb1ppdir1pp_qid1map_atm2kfid_test1 (1QID unique lockid dec) (disable CQ and send in 2K ATM HCWs, enable CQ, send another 2K ATM HCWs RENQ_T, then 2K COMP_T)
      ldb1ppdir1pp_qid1map_atm2kfid_test1 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
		     "+ldbpp_trf_2stage=1",
		     "+ldbpp_trf_2cont=1", 
		     "+ldbpp0_wait2rtn_num=12000",
		     
		     "+has_pp_cq_enable=0",
                     "+LDB_PP0_TRF_ENA=1",  	   
		     #"+has_num_hcw_gen=2048",
		     "+LDB_PP0_Q0_NUM_HCW=2048",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",
		     "+has_lockid_sel_mode=2",

		     "+LDB_PP0_TRFFLOW_CTRLMODE=1", #this is to do force_seq_stop to stop seq when 1st stage send out 2K

		     #"+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     #"+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     #"+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     #"+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10",
                     "+LDB_PP0_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_cfg0.cft",		     
                        ],
      },      
       
      #ldb1ppdir1pp_qid1map_atm2kfid_compcode1_test1 (1QID unique lockid dec) (disable CQ and send in 2K ATM HCWs, enable CQ, send another 2K ATM HCWs RENQ_T, then 2K COMP_T)
      #set qid_comp_code=1 (aqed.QID_HID_WIDTH.COMPRESS_CODE=1)
      ldb1ppdir1pp_qid1map_atm2kfid_compcode1_test1 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
		     "+ldbpp_trf_2stage=1",
		     "+ldbpp_trf_2cont=1", 
		     "+ldbpp0_wait2rtn_num=12000",
		     
		     "+has_pp_cq_enable=0",
                     "+LDB_PP0_TRF_ENA=1",  	   
		     #"+has_num_hcw_gen=2048",
		     "+LDB_PP0_Q0_NUM_HCW=2048",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",
		     "+has_lockid_sel_mode=2",

		     "+LDB_PP0_TRFFLOW_CTRLMODE=1", #this is to do force_seq_stop to stop seq when 1st stage send out 2K

		     #"+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     #"+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     #"+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     #"+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10",
                     "+LDB_PP0_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_compcode_1_cfg0.cft",		     
                        ],
      },      
       
      #ldb1ppdir1pp_qid1map_atm2kfid_compcode2_test1 (1QID unique lockid dec) (disable CQ and send in 2K ATM HCWs, enable CQ, send another 2K ATM HCWs RENQ_T, then 2K COMP_T)
      #set qid_comp_code=2 (aqed.QID_HID_WIDTH.COMPRESS_CODE=2)
      ldb1ppdir1pp_qid1map_atm2kfid_compcode2_test1 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
		     "+ldbpp_trf_2stage=1",
		     "+ldbpp_trf_2cont=1", 
		     "+ldbpp0_wait2rtn_num=12000",
		     
		     "+has_pp_cq_enable=0",
                     "+LDB_PP0_TRF_ENA=1",  	   
		     #"+has_num_hcw_gen=2048",
		     "+LDB_PP0_Q0_NUM_HCW=2048",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",
		     "+has_lockid_sel_mode=2",

		     "+LDB_PP0_TRFFLOW_CTRLMODE=1", #this is to do force_seq_stop to stop seq when 1st stage send out 2K

		     #"+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     #"+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     #"+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     #"+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10",
                     "+LDB_PP0_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_compcode_2_cfg0.cft",		     
                        ],
      },      
       
      #ldb1ppdir1pp_qid1map_atm2kfid_compcode3_test1 (1QID unique lockid dec) (disable CQ and send in 2K ATM HCWs, enable CQ, send another 2K ATM HCWs RENQ_T, then 2K COMP_T)
      #set qid_comp_code=3 (aqed.QID_HID_WIDTH.COMPRESS_CODE=3)
      ldb1ppdir1pp_qid1map_atm2kfid_compcode3_test1 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
		     "+ldbpp_trf_2stage=1",
		     "+ldbpp_trf_2cont=1", 
		     "+ldbpp0_wait2rtn_num=12000",
		     
		     "+has_pp_cq_enable=0",
                     "+LDB_PP0_TRF_ENA=1",  	   
		     #"+has_num_hcw_gen=2048",
		     "+LDB_PP0_Q0_NUM_HCW=2048",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",
		     "+has_lockid_sel_mode=2",

		     "+LDB_PP0_TRFFLOW_CTRLMODE=1", #this is to do force_seq_stop to stop seq when 1st stage send out 2K

		     #"+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     #"+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     #"+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     #"+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10",
                     "+LDB_PP0_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_compcode_3_cfg0.cft",		     
                        ],
      },      
       
      #ldb1ppdir1pp_qid1map_atm2kfid_compcode4_test1 (1QID unique lockid dec) (disable CQ and send in 2K ATM HCWs, enable CQ, send another 2K ATM HCWs RENQ_T, then 2K COMP_T)
      #set qid_comp_code=4 (aqed.QID_HID_WIDTH.COMPRESS_CODE=4)
      ldb1ppdir1pp_qid1map_atm2kfid_compcode4_test1 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
		     "+ldbpp_trf_2stage=1",
		     "+ldbpp_trf_2cont=1", 
		     "+ldbpp0_wait2rtn_num=12000",
		     
		     "+has_pp_cq_enable=0",
                     "+LDB_PP0_TRF_ENA=1",  	   
		     #"+has_num_hcw_gen=2048",
		     "+LDB_PP0_Q0_NUM_HCW=2048",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",
		     "+has_lockid_sel_mode=2",

		     "+LDB_PP0_TRFFLOW_CTRLMODE=1", #this is to do force_seq_stop to stop seq when 1st stage send out 2K

		     #"+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     #"+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     #"+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     #"+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10",
                     "+LDB_PP0_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_compcode_4_cfg0.cft",		     
                        ],
      },      

      #ldb1ppdir1pp_qid1map_atm2kfid_compcode5_test1 (1QID unique lockid dec) (disable CQ and send in 2K ATM HCWs, enable CQ, send another 2K ATM HCWs RENQ_T, then 2K COMP_T)
      #set qid_comp_code=5 (aqed.QID_HID_WIDTH.COMPRESS_CODE=5)
      ldb1ppdir1pp_qid1map_atm2kfid_compcode5_test1 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
		     "+ldbpp_trf_2stage=1",
		     "+ldbpp_trf_2cont=1", 
		     "+ldbpp0_wait2rtn_num=12000",
		     
		     "+has_pp_cq_enable=0",
                     "+LDB_PP0_TRF_ENA=1",  	   
		     #"+has_num_hcw_gen=2048",
		     "+LDB_PP0_Q0_NUM_HCW=2048",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",
		     "+has_lockid_sel_mode=2",

		     "+LDB_PP0_TRFFLOW_CTRLMODE=1", #this is to do force_seq_stop to stop seq when 1st stage send out 2K

		     #"+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     #"+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     #"+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     #"+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10",
                     "+LDB_PP0_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_compcode_5_cfg0.cft",		     
                        ],
      },      

      #ldb1ppdir1pp_qid1map_atm2kfid_compcode6_test1 (1QID unique lockid dec) (disable CQ and send in 2K ATM HCWs, enable CQ, send another 2K ATM HCWs RENQ_T, then 2K COMP_T)
      #set qid_comp_code=6 (aqed.QID_HID_WIDTH.COMPRESS_CODE=6)
      ldb1ppdir1pp_qid1map_atm2kfid_compcode6_test1 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
		     "+ldbpp_trf_2stage=1",
		     "+ldbpp_trf_2cont=1", 
		     "+ldbpp0_wait2rtn_num=12000",
		     
		     "+has_pp_cq_enable=0",
                     "+LDB_PP0_TRF_ENA=1",  	   
		     #"+has_num_hcw_gen=2048",
		     "+LDB_PP0_Q0_NUM_HCW=2048",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",
		     "+has_lockid_sel_mode=2",

		     "+LDB_PP0_TRFFLOW_CTRLMODE=1", #this is to do force_seq_stop to stop seq when 1st stage send out 2K

		     #"+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     #"+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     #"+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     #"+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10",
                     "+LDB_PP0_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_compcode_6_cfg0.cft",		     
                        ],
      },      


      #ldb1ppdir1pp_qid1map_atm2kfid_compcode7_test1 (1QID unique lockid dec) (disable CQ and send in 2K ATM HCWs, enable CQ, send another 2K ATM HCWs RENQ_T, then 2K COMP_T)
      #set qid_comp_code=7 (aqed.QID_HID_WIDTH.COMPRESS_CODE=7)
      ldb1ppdir1pp_qid1map_atm2kfid_compcode7_test1 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
		     "+ldbpp_trf_2stage=1",
		     "+ldbpp_trf_2cont=1", 
		     "+ldbpp0_wait2rtn_num=12000",
		     
		     "+has_pp_cq_enable=0",
                     "+LDB_PP0_TRF_ENA=1",  	   
		     #"+has_num_hcw_gen=2048",
		     "+LDB_PP0_Q0_NUM_HCW=2048",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",
		     "+has_lockid_sel_mode=2",

		     "+LDB_PP0_TRFFLOW_CTRLMODE=1", #this is to do force_seq_stop to stop seq when 1st stage send out 2K

		     #"+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     #"+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     #"+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     #"+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10",
                     "+LDB_PP0_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_compcode_7_cfg0.cft",		     
                        ],
      },      

      ####
      #ldb1ppdir1pp_qid1map_atm2kfid_test2 (1QID unique lockid dec) (disable CQ and send in 4K ATM HCWs, enable CQ, send another 4K ATM HCWs with RENQ_T and COMP_T)
      ldb1ppdir1pp_qid1map_atm2kfid_test2 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
		     "+ldbpp_trf_2stage=1",
		     "+ldbpp_trf_2cont=1", 
		     "+ldbpp0_wait2rtn_num=12000",
		     
		     "+has_pp_cq_enable=0",
                     "+LDB_PP0_TRF_ENA=1",  	   
		     "+LDB_PP0_Q0_NUM_HCW=4096",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",
		     "+has_lockid_sel_mode=2",

		     "+LDB_PP0_TRFFLOW_CTRLMODE=1", #this is to do force_seq_stop to stop seq when 1st stage send out 2K

		     #"+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     #"+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     #"+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     #"+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10",
                     "+LDB_PP0_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_cfg0.cft",		     
                        ],
      },      
       

      ######
      #ldb32ppdir32pp_32qid1map_atm2kfid_test1 (32QID unique lockid dec) (disable CQ and send in 2K ATM HCWs, enable CQ, send another 2K ATM HCWs RENQ_T, then 2K COMP_T)
      ldb32ppdir32pp_32qid1map_atm2kfid_test1 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+ldbpp_trf_2stage=1",
		     "+ldbpp_trf_2cont=1", 
		     "+ldbpp0_wait2rtn_num=9000",
		     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=32",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=32", 
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=128", 
                     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",
		     "+has_lockid_sel_mode=2",
                     "+has_trfctrl_sel_mode=1", #RENQ/RENQ_T 

		     "+has_trfflow_ctrl_mode=1", #this is to do force_seq_stop to stop seq when 1st stage send out 2K

                     "+pp_wait2st_num_min=0",
                     "+pp_wait2st_num_max=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_cfg.cft",		     
                        ],
      },      
       
      #ldb32ppdir32pp_32qid1map_atm2kfid_test2 (32QID unique lockid dec) (disable CQ and send in 4K ATM HCWs, enable CQ, send another 4K ATM HCWs with RENQ_T and COMP_T)
      ldb32ppdir32pp_32qid1map_atm2kfid_test2 => {
          -simv_args => [
		     "+has_aqed_bcam_full_ck",
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+ldbpp_trf_2stage=1",
		     "+ldbpp_trf_2cont=1", 
		     "+ldbpp0_wait2rtn_num=20000",
		     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=32",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=32", 
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=256", 
                     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",
		     "+has_lockid_sel_mode=2",
                     "+has_trfctrl_sel_mode=1", #RENQ/RENQ_T 

		     "+has_trfflow_ctrl_mode=1", #this is to do force_seq_stop to stop seq when 1st stage send out 2K

                     "+pp_wait2st_num_min=0",
                     "+pp_wait2st_num_max=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_cfg.cft",		     
		     
                        ],
      },      
       
      #
      ldb32ppdir32pp_32qid1map_atm2kfid_compcode1_test2 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+ldbpp_trf_2stage=1",
		     "+ldbpp_trf_2cont=1", 
		     "+ldbpp0_wait2rtn_num=20000",
		     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=32",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=32", 
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=512", #256 
                     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",
		     "+has_lockid_sel_mode=2",
                     "+has_trfctrl_sel_mode=1", #RENQ/RENQ_T 

		     "+has_trfflow_ctrl_mode=1", #this is to do force_seq_stop to stop seq when 1st stage send out 2K

                     "+pp_wait2st_num_min=0",
                     "+pp_wait2st_num_max=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_compcode_1_cfg.cft",		     
		     
                        ],
      },      

      ldb32ppdir32pp_32qid1map_atm2kfid_compcode2_test2 => {
          -simv_args => [
		     	     
		     #"+has_aqed_bcam_full_ck",

		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+ldbpp_trf_2stage=1",
		     "+ldbpp_trf_2cont=1", 
		     "+ldbpp0_wait2rtn_num=20000",
		     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=32",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=32", 
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=256", 
                     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",
		     "+has_lockid_sel_mode=2",
                     "+has_trfctrl_sel_mode=1", #RENQ/RENQ_T 

		     "+has_trfflow_ctrl_mode=1", #this is to do force_seq_stop to stop seq when 1st stage send out 2K

                     "+pp_wait2st_num_min=0",
                     "+pp_wait2st_num_max=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_compcode_2_cfg.cft",		     
		     
                        ],
      },      

      ldb32ppdir32pp_32qid1map_atm2kfid_compcode3_test2 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+ldbpp_trf_2stage=1",
		     "+ldbpp_trf_2cont=1", 
		     "+ldbpp0_wait2rtn_num=20000",
		     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=32",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=32", 
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=256", 
                     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",
		     "+has_lockid_sel_mode=2",
                     "+has_trfctrl_sel_mode=1", #RENQ/RENQ_T 

		     "+has_trfflow_ctrl_mode=1", #this is to do force_seq_stop to stop seq when 1st stage send out 2K

                     "+pp_wait2st_num_min=0",
                     "+pp_wait2st_num_max=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_compcode_3_cfg.cft",		     
		     
                        ],
      },      

      ldb32ppdir32pp_32qid1map_atm2kfid_compcode4_test2 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+ldbpp_trf_2stage=1",
		     "+ldbpp_trf_2cont=1", 
		     "+ldbpp0_wait2rtn_num=20000",
		     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=32",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=32", 
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=256", 
                     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",
		     "+has_lockid_sel_mode=2",
                     "+has_trfctrl_sel_mode=1", #RENQ/RENQ_T 

		     "+has_trfflow_ctrl_mode=1", #this is to do force_seq_stop to stop seq when 1st stage send out 2K

                     "+pp_wait2st_num_min=0",
                     "+pp_wait2st_num_max=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_compcode_4_cfg.cft",		     
		     
                        ],
      },      

      ldb32ppdir32pp_32qid1map_atm2kfid_compcode5_test2 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+ldbpp_trf_2stage=1",
		     "+ldbpp_trf_2cont=1", 
		     "+ldbpp0_wait2rtn_num=20000",
		     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=32",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=32", 
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=256", 
                     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",
		     "+has_lockid_sel_mode=2",
                     "+has_trfctrl_sel_mode=1", #RENQ/RENQ_T 

		     "+has_trfflow_ctrl_mode=1", #this is to do force_seq_stop to stop seq when 1st stage send out 2K

                     "+pp_wait2st_num_min=0",
                     "+pp_wait2st_num_max=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_compcode_5_cfg.cft",		     
		     
                        ],
      },      

      ldb32ppdir32pp_32qid1map_atm2kfid_compcode6_test2 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+ldbpp_trf_2stage=1",
		     "+ldbpp_trf_2cont=1", 
		     "+ldbpp0_wait2rtn_num=20000",
		     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=32",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=32", 
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=256", 
                     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",
		     "+has_lockid_sel_mode=2",
                     "+has_trfctrl_sel_mode=1", #RENQ/RENQ_T 

		     "+has_trfflow_ctrl_mode=1", #this is to do force_seq_stop to stop seq when 1st stage send out 2K

                     "+pp_wait2st_num_min=0",
                     "+pp_wait2st_num_max=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_compcode_6_cfg.cft",		     
		     
                        ],
      },      

      ldb32ppdir32pp_32qid1map_atm2kfid_compcode7_test2 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+ldbpp_trf_2stage=1",
		     "+ldbpp_trf_2cont=1", 
		     "+ldbpp0_wait2rtn_num=20000",
		     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=32",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=32", 
                     "+has_pp_cq_enable=1", 
                     "+has_num_hcw_gen=256", 
                     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",
		     "+has_lockid_sel_mode=2",
                     "+has_trfctrl_sel_mode=1", #RENQ/RENQ_T 

		     "+has_trfflow_ctrl_mode=1", #this is to do force_seq_stop to stop seq when 1st stage send out 2K

                     "+pp_wait2st_num_min=0",
                     "+pp_wait2st_num_max=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_compcode_7_cfg.cft",		     
		     
                        ],
      },      



      ###################
      ##Enable 1 LDBPP 1 QID to do UNO 2K inflight limit test
      ###################                   
      ldb1ppdir1pp_qid1map_uno2kcqinflight_test0 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=1",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=1",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=4096",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=13",
		     "+has_lockid_sel_mode=2",
		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_cfg0.cft",		     
                        ],
      }, 
      
      ldb1ppdir1pp_qid1map_unototinflight_test0 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=1",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=1",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=4096",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=13",
		     "+has_lockid_sel_mode=2",
		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=1023",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=1023",
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_totinlight_cfg0.cft",		     
                        ],
      },           
      
      ###################
      ##Enable 1 LDBPP 4 QID => CQ[0] to do UNO 2K CQ inflight limit test
      ###################                   
      ldb1ppdir1pp_4qidmmap_uno2kcqinflight_test0 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=1",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=1",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=4096",
		     "+has_qid_sel_mode=3",
		     "+has_qtype_sel_mode=13",
		     "+has_lockid_sel_mode=2",
		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cq4qid_mmap_cfg0.cft",		     
                        ],
      },    
      
      ldb2pp_4qidmmap_uno2kcqinflight_test1 => {
          -simv_args => [
                      "+has_hcw_qpri_weight1=0",
                      "+has_hcw_qpri_weight2=0",
                      "+has_hcw_qpri_weight3=0",
                      "+has_hcw_qpri_weight4=0",
                      "+has_hcw_qpri_weight5=0",
                      "+has_hcw_qpri_weight6=0",
                      "+has_hcw_qpri_weight7=0",
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=2",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=2",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=2048",
		     "+has_qid_sel_mode=3",
		     "+has_qtype_sel_mode=13",
		     "+has_lockid_sel_mode=2",

		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=1024",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=1024",

		     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP1_RTNCMPCTRL_NUM=1024",
		     "+LDB_PP1_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP1_RTNCMPCTRL_CHKNUM=1024",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cq4qid_mmap_cfg0.cft",		     
                        ],
      },  

      ##################
      #use CQ inflight limit (2K) to test cq_ldb_inflight_threshold function
      ##################
      ldb2pp_4qidmmap_uno2kcqinflight_cqinflightthresh_test0 => {
          -simv_args => [
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_CK",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_LDB_INFLIGHT_THRES_CHECK",
                     "+hqmproc_surv_lsp_ctrl_enable=1",
                     "+hqmproc_surv_lsp_control_general0_sel=30",
		     	     
                      "+has_hcw_qpri_weight1=0",
                      "+has_hcw_qpri_weight2=0",
                      "+has_hcw_qpri_weight3=0",
                      "+has_hcw_qpri_weight4=0",
                      "+has_hcw_qpri_weight5=0",
                      "+has_hcw_qpri_weight6=0",
                      "+has_hcw_qpri_weight7=0",
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=2",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=2",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=2048",
		     "+has_qid_sel_mode=3",
		     "+has_qtype_sel_mode=13",
		     "+has_lockid_sel_mode=2",

		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=1024",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=1024",

		     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP1_RTNCMPCTRL_NUM=1024",
		     "+LDB_PP1_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP1_RTNCMPCTRL_CHKNUM=1024",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cq4qid_mmap_inflightthresh_cfg0.cft",		     
                        ],
      },  

      ##################
      #HQMV30: HL_EXP_MODE - change to 4K inflights : use CQ inflight limit (2K) to test cq_ldb_inflight_threshold function
      ##################
      ldb2pp_4qidmmap_uno2kcqinflight_cqinflightthresh_test0_hlexp => {
          -simv_args => [
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_CK",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_LDB_INFLIGHT_THRES_CHECK",
                     "+hqmproc_surv_lsp_ctrl_enable=1",
                     "+hqmproc_surv_lsp_control_general0_sel=30",
		     	     
                      "+has_hcw_qpri_weight1=0",
                      "+has_hcw_qpri_weight2=0",
                      "+has_hcw_qpri_weight3=0",
                      "+has_hcw_qpri_weight4=0",
                      "+has_hcw_qpri_weight5=0",
                      "+has_hcw_qpri_weight6=0",
                      "+has_hcw_qpri_weight7=0",
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=2",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=2",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=4096", #2048",
		     "+has_qid_sel_mode=3",
		     "+has_qtype_sel_mode=13",
		     "+has_lockid_sel_mode=2",

		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=2048", #1024",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=2048", #1024",

		     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP1_RTNCMPCTRL_NUM=2048", #1024",
		     "+LDB_PP1_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP1_RTNCMPCTRL_CHKNUM=2048", #1024",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cq4qid_mmap_inflightthresh_cfg0.cft",		     
                        ],
      },  



      ldb2pp_4qidmmap_uno2kcqinflight_cqinflightthresh_test1 => {
          -simv_args => [
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_CK",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_LDB_INFLIGHT_THRES_CHECK",
                     "+hqmproc_surv_lsp_ctrl_enable=1",
                     "+hqmproc_surv_lsp_control_general0_sel=30",
		     	     
                      "+has_hcw_qpri_weight1=0",
                      "+has_hcw_qpri_weight2=0",
                      "+has_hcw_qpri_weight3=0",
                      "+has_hcw_qpri_weight4=0",
                      "+has_hcw_qpri_weight5=0",
                      "+has_hcw_qpri_weight6=0",
                      "+has_hcw_qpri_weight7=0",
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=2",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=2",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=2048",
		     "+has_qid_sel_mode=3",
		     "+has_qtype_sel_mode=13",
		     "+has_lockid_sel_mode=2",

		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=1024",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=1024",

		     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP1_RTNCMPCTRL_NUM=1024",
		     "+LDB_PP1_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP1_RTNCMPCTRL_CHKNUM=1024",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cq4qid_mmap_inflightthresh_cfg1.cft",		     
                        ],
      },  

      #use two upper CQ/PP 62/63
      ldb2uppp_4qidmmap_uno2kcqinflight_cqinflightthresh_test0 => {
          -simv_args => [
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_CK",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_LDB_INFLIGHT_THRES_CHECK",
                     "+hqmproc_surv_lsp_ctrl_enable=1",
                     "+hqmproc_surv_lsp_control_general0_sel=30",
		     	     
                      "+has_hcw_qpri_weight1=0",
                      "+has_hcw_qpri_weight2=0",
                      "+has_hcw_qpri_weight3=0",
                      "+has_hcw_qpri_weight4=0",
                      "+has_hcw_qpri_weight5=0",
                      "+has_hcw_qpri_weight6=0",
                      "+has_hcw_qpri_weight7=0",
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=62", 
		     "+hqmproc_ppnum_max=64",
		     "+hqmproc_ldbppnum_min=62",
		     "+hqmproc_ldbppnum_max=64",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=2048",
		     "+has_qid_sel_mode=3",
		     "+has_qtype_sel_mode=13",
		     "+has_lockid_sel_mode=2",

		     "+LDB_PP62_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP62_RTNCMPCTRL_NUM=1024",
		     "+LDB_PP62_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP62_RTNCMPCTRL_CHKNUM=1024",

		     "+LDB_PP63_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP63_RTNCMPCTRL_NUM=1024",
		     "+LDB_PP63_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP63_RTNCMPCTRL_CHKNUM=1024",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2upcq4qid_mmap_inflightthresh_cfg0.cft",		     
                        ],
      },  
      ldb2uppp_4qidmmap_uno2kcqinflight_cqinflightthresh_test1 => {
          -simv_args => [
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_CK",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_LDB_INFLIGHT_THRES_CHECK",
                     "+hqmproc_surv_lsp_ctrl_enable=1",
                     "+hqmproc_surv_lsp_control_general0_sel=30",
		     	     
                      "+has_hcw_qpri_weight1=0",
                      "+has_hcw_qpri_weight2=0",
                      "+has_hcw_qpri_weight3=0",
                      "+has_hcw_qpri_weight4=0",
                      "+has_hcw_qpri_weight5=0",
                      "+has_hcw_qpri_weight6=0",
                      "+has_hcw_qpri_weight7=0",
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=62", 
		     "+hqmproc_ppnum_max=64",
		     "+hqmproc_ldbppnum_min=62",
		     "+hqmproc_ldbppnum_max=64",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=2048",
		     "+has_qid_sel_mode=3",
		     "+has_qtype_sel_mode=13",
		     "+has_lockid_sel_mode=2",

		     "+LDB_PP62_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP62_RTNCMPCTRL_NUM=1024",
		     "+LDB_PP62_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP62_RTNCMPCTRL_CHKNUM=1024",

		     "+LDB_PP63_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP63_RTNCMPCTRL_NUM=1024",
		     "+LDB_PP63_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP63_RTNCMPCTRL_CHKNUM=1024",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2upcq4qid_mmap_inflightthresh_cfg1.cft",		     
                        ],
      },  



      ################
      ldb1ppdir1pp_4qidmmap_uno2kcqinflight_cqinflightthres_test0 => {
          -simv_args => [
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+hqmproc_surv_lsp_ctrl_enable=1",
                     "+hqmproc_surv_lsp_control_general0_sel=30",
                     "+HQM_BYPASS_WU_CK",
                     "+HQM_BYPASS_WU_TRACE",
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=1",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=1",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=4096",
		     "+has_qid_sel_mode=3",
		     "+has_qtype_sel_mode=13",
		     "+has_lockid_sel_mode=2",
		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cq4qid_inflightthres_mmap_cfg0.cft",		     
                        ],
      },  

      ldb1ppdir1pp_4qidmmap_uno2kcqinflight_cqinflightthres2047_test0 => {
          -simv_args => [
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_CK",
                     "+HQM_BYPASS_WU_TRACE",
                     "+hqmproc_surv_lsp_ctrl_enable=1",
                     "+hqmproc_surv_lsp_control_general0_sel=30",
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=1",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=1",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=4096",
		     "+has_qid_sel_mode=3",
		     "+has_qtype_sel_mode=13",
		     "+has_lockid_sel_mode=2",
		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cq4qid_inflightthres2047_mmap_cfg0.cft",		     
                        ],
      },  

      ###################
      ##Enable 4 LDBPP 1 QID => CQ[0]/[1]/[2]/[3] to do UNO 2K QID inflight limit test
      ###################                   
      ldb1ppdir1pp_4cq1qid1map_uno2kqidinflight_test0 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=4",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=4",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=1024",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=13",
		     "+has_lockid_sel_mode=2",
		     
		     "+LDB_PP0_QID=0",
		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=512",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=512",

		     "+LDB_PP1_QID=0",
		     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP1_RTNCMPCTRL_NUM=512",
		     "+LDB_PP1_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP1_RTNCMPCTRL_CHKNUM=512",
		     		     
		     "+LDB_PP2_QID=0",
		     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP2_RTNCMPCTRL_NUM=512",
		     "+LDB_PP2_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP2_RTNCMPCTRL_CHKNUM=512",
		     
		     "+LDB_PP3_QID=0",
		     "+LDB_PP3_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP3_RTNCMPCTRL_NUM=512",
		     "+LDB_PP3_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP3_RTNCMPCTRL_CHKNUM=512",		     				     
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cq1qid_1map_cfg0.cft",		     
                        ],
      },    
             
	     
      ldb1ppdir1pp_4cq1qid1map_uno2kqidinflight_inflightthresh_test0 => {
          -simv_args => [
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_CK",
                     "+HQM_BYPASS_WU_TRACE",
                     "+hqmproc_surv_lsp_ctrl_enable=1",
                     "+hqmproc_surv_lsp_control_general0_sel=30",
		     	     
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=4",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=4",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=1024",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=13",
		     "+has_lockid_sel_mode=2",
		     
		     "+LDB_PP0_QID=0",
		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=512",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=512",

		     "+LDB_PP1_QID=0",
		     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP1_RTNCMPCTRL_NUM=512",
		     "+LDB_PP1_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP1_RTNCMPCTRL_CHKNUM=512",
		     		     
		     "+LDB_PP2_QID=0",
		     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP2_RTNCMPCTRL_NUM=512",
		     "+LDB_PP2_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP2_RTNCMPCTRL_CHKNUM=512",
		     
		     "+LDB_PP3_QID=0",
		     "+LDB_PP3_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP3_RTNCMPCTRL_NUM=512",
		     "+LDB_PP3_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP3_RTNCMPCTRL_CHKNUM=512",		     				     
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cq1qid_1map_inflightthres_cfg0.cft",		     
                        ],
      },   


      ###################
      ##Enable 1 LDBPP 1 QID to do ATM 2K FID/inflight limit test
      ###################                   
      ldb1ppdir1pp_qid1map_atm2k_test0 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=1",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=1",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=4096",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",  #ATM
		     "+has_lockid_sel_mode=2",  #decr
		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_cfg0.cft",		     
                        ],
      }, 

      #set qid_comp_code=1 (aqed.QID_HID_WIDTH.COMPRESS_CODE=1)
      ldb1ppdir1pp_qid1map_atm2k_compcode1_test0 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=1",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=1",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=4096",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",  #ATM
		     "+has_lockid_sel_mode=2",  #decr
		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=2000",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_compcode_1_cfg0.cft",		     
                        ],
      }, 

      #set qid_comp_code=1 (aqed.QID_HID_WIDTH.COMPRESS_CODE=2)
      ldb1ppdir1pp_qid1map_atm2k_compcode2_test0 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=1",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=1",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=4096",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",  #ATM
		     "+has_lockid_sel_mode=2",  #decr
		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=1000",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_compcode_2_cfg0.cft",		     
                        ],
      }, 

      #set qid_comp_code=1 (aqed.QID_HID_WIDTH.COMPRESS_CODE=3)
      ldb1ppdir1pp_qid1map_atm2k_compcode3_test0 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=1",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=1",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=4096",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",  #ATM
		     "+has_lockid_sel_mode=2",  #decr
		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=1000",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_compcode_3_cfg0.cft",		     
                        ],
      }, 

      #set qid_comp_code=1 (aqed.QID_HID_WIDTH.COMPRESS_CODE=4)
      ldb1ppdir1pp_qid1map_atm2k_compcode4_test0 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=1",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=1",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=4096",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",  #ATM
		     "+has_lockid_sel_mode=2",  #decr
		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=1000",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_compcode_4_cfg0.cft",		     
                        ],
      }, 

      #set qid_comp_code=1 (aqed.QID_HID_WIDTH.COMPRESS_CODE=5)
      ldb1ppdir1pp_qid1map_atm2k_compcode5_test0 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=1",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=1",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=4096",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",  #ATM
		     "+has_lockid_sel_mode=2",  #decr
		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=1000",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_compcode_5_cfg0.cft",		     
                        ],
      }, 

      #set qid_comp_code=1 (aqed.QID_HID_WIDTH.COMPRESS_CODE=6)
      ldb1ppdir1pp_qid1map_atm2k_compcode6_test0 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=1",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=1",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=4096",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",  #ATM
		     "+has_lockid_sel_mode=2",  #decr
		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=1000",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_compcode_6_cfg0.cft",		     
                        ],
      }, 

      #set qid_comp_code=1 (aqed.QID_HID_WIDTH.COMPRESS_CODE=7)
      ldb1ppdir1pp_qid1map_atm2k_compcode7_test0 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=1",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=1",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=4096",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",  #ATM
		     "+has_lockid_sel_mode=2",  #decr
		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=900",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_compcode_7_cfg0.cft",		     
                        ],
      }, 

      ###################
      ##Enable 1 LDBPP 4 QID => CQ[0] to do ATM 2K  limit test
      ###################                   
      ldb1ppdir1pp_4qidmmap_atm2k_test0 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=1",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=1",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=4096",
		     "+has_qid_sel_mode=3",
		     "+has_qtype_sel_mode=12", #ATM
		     "+has_lockid_sel_mode=2",
		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=2048",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=2048",
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cq4qid_mmap_cfg0.cft",		     
                        ],
      },    
      
      ###################
      ##Enable 4 LDBPP 1 QID => CQ[0]/[1]/[2]/[3] to do ATM 2K  limit test
      ###################                   
      ldb1ppdir1pp_4cq1qid1map_atm2k_test0 => {
          -simv_args => [
		     	     
		     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
		     "+hqmproc_ppnum_min=0", 
		     "+hqmproc_ppnum_max=4",
		     "+hqmproc_ldbppnum_min=0",
		     "+hqmproc_ldbppnum_max=4",
		     "+hqmproc_dirppnum_min=0",
		     "+hqmproc_dirppnum_max=0",
		     "+has_pp_cq_enable=1",
		     "+has_num_hcw_gen=1024",
		     "+has_qid_sel_mode=0",
		     "+has_qtype_sel_mode=12",  #ATM
		     "+has_lockid_sel_mode=2",
		     
		     "+LDB_PP0_QID=0",
		     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP0_RTNCMPCTRL_NUM=512",
		     "+LDB_PP0_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP0_RTNCMPCTRL_CHKNUM=512",

		     "+LDB_PP1_QID=0",
		     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP1_RTNCMPCTRL_NUM=512",
		     "+LDB_PP1_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP1_RTNCMPCTRL_CHKNUM=512",
		     		     
		     "+LDB_PP2_QID=0",
		     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP2_RTNCMPCTRL_NUM=512",
		     "+LDB_PP2_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP2_RTNCMPCTRL_CHKNUM=512",
		     
		     "+LDB_PP3_QID=0",
		     "+LDB_PP3_RTNCMPCTRL_SELMODE=1",
		     "+LDB_PP3_RTNCMPCTRL_NUM=512",
		     "+LDB_PP3_RTNCMPCTRL_WAITNUM=50",
		     "+LDB_PP3_RTNCMPCTRL_CHKNUM=512",		     				     
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cq1qid_1map_cfg0.cft",		     
                        ],
      },    
             

      ########
      #Streaming Sequences enable all 8 PPs of both DIR and LDB
      ########
      ldb8ppdir8pp_qid1map_stream_test0 => {
          -simv_args => [
  	     	     
                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_min=1",
                   "+hqmproc_batch_max=1",
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=72",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=4", 
		   "+hqmproc_dirppnum_min=6", 
		   "+hqmproc_dirppnum_max=8",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=128", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP0_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP0_TRF_DELAY_MIN=8", 
		   "+LDB_PP0_TRF_DELAY_MAX=8",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=128", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP1_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP1_TRF_DELAY_MIN=8", 
		   "+LDB_PP1_TRF_DELAY_MAX=8",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=128", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP2_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP2_TRFREL_QID=2",  
		   "+LDB_PP2_TRFREL_QTYPE=QATM",
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=128", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP3_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP3_TRFREL_QID=3",  
		   "+LDB_PP3_TRFREL_QTYPE=QATM",
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 
		   
		   "+DIR_PP6_TRF_ENA=1", 
		   "+DIR_PP6_Q0_NUM_HCW=128", 
		   "+DIR_PP6_QTYPE=QDIR", 
		   "+DIR_PP6_QID=6",
		   "+DIR_PP6_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP6_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP6_TRF_DELAY_MIN=8",  
		   "+DIR_PP6_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP7_TRF_ENA=1", 
		   "+DIR_PP7_Q0_NUM_HCW=128", 
		   "+DIR_PP7_QTYPE=QDIR", 
		   "+DIR_PP7_QID=7", 
		   "+DIR_PP7_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP7_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP7_TRF_DELAY_MIN=8", 
		   "+DIR_PP7_TRF_DELAY_MAX=8",  
		   		   
		   "+hqmproc_return_flow=1",		     	     
                   "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_cfg.cft",		     
                        ],
      }, 
      
      ldb8ppdir8pp_qid1map_stream_ord_test0 => {
          -simv_args => [
  	     	     
                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_min=1",
                   "+hqmproc_batch_max=1",
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=72",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=8", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=8",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=128", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP0_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP0_TRF_DELAY_MIN=8", 
		   "+LDB_PP0_TRF_DELAY_MAX=8",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=128", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP1_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP1_TRF_DELAY_MIN=8", 
		   "+LDB_PP1_TRF_DELAY_MAX=8",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=128", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP2_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP2_TRFREL_QID=2",  
		   "+LDB_PP2_TRFREL_QTYPE=QATM",
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=128", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP3_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP3_TRFREL_QID=3",  
		   "+LDB_PP3_TRFREL_QTYPE=QATM",
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 
		    
		   "+LDB_PP4_TRF_ENA=1", 
		   "+LDB_PP4_Q0_NUM_HCW=128", 
		   "+LDB_PP4_QTYPE=QORD", 
		   "+LDB_PP4_QID=4", 
		   "+LDB_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP4_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP4_TRFREL_QID=4",  
		   "+LDB_PP4_TRFREL_QTYPE=QORD",
		   "+LDB_PP4_TRF_DELAY_MIN=8", 
		   "+LDB_PP4_TRF_DELAY_MAX=8", 
                   "+LDB_PP4_TRFFRAG_CTRL_MODE=0",
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP4_RENQ_QTYPE=QDIR",
                   "+LDB_PP4_RENQ_QID=4",
		   	
		   "+LDB_PP5_TRF_ENA=1", 
		   "+LDB_PP5_Q0_NUM_HCW=128", 
		   "+LDB_PP5_QTYPE=QORD", 
		   "+LDB_PP5_QID=5", 
		   "+LDB_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP5_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP5_TRFREL_QID=5",  
		   "+LDB_PP5_TRFREL_QTYPE=QORD",
		   "+LDB_PP5_TRF_DELAY_MIN=8", 
		   "+LDB_PP5_TRF_DELAY_MAX=8", 
                   "+LDB_PP5_TRFFRAG_CTRL_MODE=0",
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP5_RENQ_QTYPE=QDIR",
                   "+LDB_PP5_RENQ_QID=5",			
				   
		   "+DIR_PP4_TRF_ENA=1", 
		   "+DIR_PP4_Q0_NUM_HCW=0", 
		   "+DIR_PP4_QTYPE=QDIR", 
		   "+DIR_PP4_QID=4",
		   "+DIR_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP4_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP4_TRF_DELAY_MIN=8",  
		   "+DIR_PP4_TRF_DELAY_MAX=8",

		   "+DIR_PP5_TRF_ENA=1", 
		   "+DIR_PP5_Q0_NUM_HCW=0", 
		   "+DIR_PP5_QTYPE=QDIR", 
		   "+DIR_PP5_QID=4",
		   "+DIR_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP5_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP5_TRF_DELAY_MIN=8",  
		   "+DIR_PP5_TRF_DELAY_MAX=8",			   				   
				   
		   "+DIR_PP6_TRF_ENA=1", 
		   "+DIR_PP6_Q0_NUM_HCW=128", 
		   "+DIR_PP6_QTYPE=QDIR", 
		   "+DIR_PP6_QID=6",
		   "+DIR_PP6_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP6_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP6_TRF_DELAY_MIN=8",  
		   "+DIR_PP6_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP7_TRF_ENA=1", 
		   "+DIR_PP7_Q0_NUM_HCW=128", 
		   "+DIR_PP7_QTYPE=QDIR", 
		   "+DIR_PP7_QID=7", 
		   "+DIR_PP7_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP7_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP7_TRF_DELAY_MIN=8", 
		   "+DIR_PP7_TRF_DELAY_MAX=8",  
		   		   
		   "+hqmproc_return_flow=1",		     	     
                   "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_cfg0.cft",		     
                        ],
      },         	     
        
	
      ldb8ppdir8pp_qid1map_stream_ordfrag_test0 => {
          -simv_args => [
  	     	     
                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_min=1",
                   "+hqmproc_batch_max=1",
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=72",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=8", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=8",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=500", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP0_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP0_TRF_DELAY_MIN=8", 
		   "+LDB_PP0_TRF_DELAY_MAX=8",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=500", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP1_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP1_TRF_DELAY_MIN=8", 
		   "+LDB_PP1_TRF_DELAY_MAX=8",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=500", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP2_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP2_TRFREL_QID=2",  
		   "+LDB_PP2_TRFREL_QTYPE=QATM",
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=500", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP3_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP3_TRFREL_QID=3",  
		   "+LDB_PP3_TRFREL_QTYPE=QATM",
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 
		    
		   "+LDB_PP4_TRF_ENA=1", 
		   "+LDB_PP4_Q0_NUM_HCW=500", 
		   "+LDB_PP4_QTYPE=QORD", 
		   "+LDB_PP4_QID=4", 
		   "+LDB_PP4_TRFSTREAM_CTRL_MODE=0", 
		   "+LDB_PP4_TRFRELS_CTRL_MODE=0",   
		   "+LDB_PP4_TRFREL_QID=4",  
		   "+LDB_PP4_TRFREL_QTYPE=QORD",  
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4", 
		   "+LDB_PP4_TRF_DELAY_MIN=16", 
		   "+LDB_PP4_TRF_DELAY_MAX=16", 
                   "+LDB_PP4_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP4_RENQ_QTYPE=QDIR",
                   "+LDB_PP4_RENQ_QID=4",
		   	
		   "+LDB_PP5_TRF_ENA=1", 
		   "+LDB_PP5_Q0_NUM_HCW=500", 
		   "+LDB_PP5_QTYPE=QORD", 
		   "+LDB_PP5_QID=5", 
		   "+LDB_PP5_TRFSTREAM_CTRL_MODE=0", 
		   "+LDB_PP5_TRFRELS_CTRL_MODE=0",    
		   "+LDB_PP5_TRFREL_QID=5",  
		   "+LDB_PP5_TRFREL_QTYPE=QORD", 
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
		   "+LDB_PP5_TRF_DELAY_MIN=8", 
		   "+LDB_PP5_TRF_DELAY_MAX=8", 
                   "+LDB_PP5_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP5_RENQ_QTYPE=QDIR",
                   "+LDB_PP5_RENQ_QID=5",			
				   
		   "+DIR_PP4_TRF_ENA=1", 
		   "+DIR_PP4_Q0_NUM_HCW=0", 
		   "+DIR_PP4_QTYPE=QDIR", 
		   "+DIR_PP4_QID=4",
		   "+DIR_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP4_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP4_TRF_DELAY_MIN=8",  
		   "+DIR_PP4_TRF_DELAY_MAX=8",

		   "+DIR_PP5_TRF_ENA=1", 
		   "+DIR_PP5_Q0_NUM_HCW=0", 
		   "+DIR_PP5_QTYPE=QDIR", 
		   "+DIR_PP5_QID=4",
		   "+DIR_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP5_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP5_TRF_DELAY_MIN=8",  
		   "+DIR_PP5_TRF_DELAY_MAX=8",			   				   
				   
		   "+DIR_PP6_TRF_ENA=1", 
		   "+DIR_PP6_Q0_NUM_HCW=500", 
		   "+DIR_PP6_QTYPE=QDIR", 
		   "+DIR_PP6_QID=6",
		   "+DIR_PP6_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP6_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP6_TRF_DELAY_MIN=8",  
		   "+DIR_PP6_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP7_TRF_ENA=1", 
		   "+DIR_PP7_Q0_NUM_HCW=500", 
		   "+DIR_PP7_QTYPE=QDIR", 
		   "+DIR_PP7_QID=7", 
		   "+DIR_PP7_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP7_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP7_TRF_DELAY_MIN=8", 
		   "+DIR_PP7_TRF_DELAY_MAX=8",  
		   		   
		   "+hqmproc_return_flow=1",		     	     
                   "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_cfg0.cft",		     
                        ],
      },         	     
        

      ldb8ppdir8pp_qid1map_stream_ordfrag_test1 => {
          -simv_args => [
  	     	     
                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_min=1",
                   "+hqmproc_batch_max=1",
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=72",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=8", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=8",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=500", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP0_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP0_TRF_DELAY_MIN=8", 
		   "+LDB_PP0_TRF_DELAY_MAX=8",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=500", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP1_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP1_TRF_DELAY_MIN=8", 
		   "+LDB_PP1_TRF_DELAY_MAX=8",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=500", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP2_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP2_TRFREL_QID=2",  
		   "+LDB_PP2_TRFREL_QTYPE=QATM",
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=500", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP3_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP3_TRFREL_QID=3",  
		   "+LDB_PP3_TRFREL_QTYPE=QATM",
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 
		    
		   "+LDB_PP4_TRF_ENA=1", 
		   "+LDB_PP4_Q0_NUM_HCW=500", 
		   "+LDB_PP4_QTYPE=QORD", 
		   "+LDB_PP4_QID=4", 
		   "+LDB_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP4_TRFRELS_CTRL_MODE=0",   
		   "+LDB_PP4_TRFREL_QID=4",  
		   "+LDB_PP4_TRFREL_QTYPE=QORD",  
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4", 
		   "+LDB_PP4_TRF_DELAY_MIN=8", 
		   "+LDB_PP4_TRF_DELAY_MAX=8", 
                   "+LDB_PP4_TRFFRAG_CTRL_MODE=1", #1: ended by COMP/COMP_T; 2: ended by RENQ/RENQ_T; 3: rnd
                   "+LDB_PP4_TRFFRAG_T_CTRL_MODE=0", #FRAG only, no FRAG_T
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP4_RENQ_QTYPE=QDIR",
                   "+LDB_PP4_RENQ_QID=4",
		   	
		   "+LDB_PP5_TRF_ENA=1", 
		   "+LDB_PP5_Q0_NUM_HCW=500", 
		   "+LDB_PP5_QTYPE=QORD", 
		   "+LDB_PP5_QID=5", 
		   "+LDB_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP5_TRFRELS_CTRL_MODE=0",    
		   "+LDB_PP5_TRFREL_QID=5",  
		   "+LDB_PP5_TRFREL_QTYPE=QORD", 
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
		   "+LDB_PP5_TRF_DELAY_MIN=8", 
		   "+LDB_PP5_TRF_DELAY_MAX=8", 
                   "+LDB_PP5_TRFFRAG_CTRL_MODE=2", #1: ended by COMP/COMP_T; 2: ended by RENQ/RENQ_T; 3: rnd
                   "+LDB_PP5_TRFFRAG_T_CTRL_MODE=0", #FRAG only, no FRAG_T
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP5_RENQ_QTYPE=QDIR",
                   "+LDB_PP5_RENQ_QID=5",			
				   
		   "+DIR_PP4_TRF_ENA=1", 
		   "+DIR_PP4_Q0_NUM_HCW=0", 
		   "+DIR_PP4_QTYPE=QDIR", 
		   "+DIR_PP4_QID=4",
		   "+DIR_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP4_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP4_TRF_DELAY_MIN=8",  
		   "+DIR_PP4_TRF_DELAY_MAX=8",

		   "+DIR_PP5_TRF_ENA=1", 
		   "+DIR_PP5_Q0_NUM_HCW=0", 
		   "+DIR_PP5_QTYPE=QDIR", 
		   "+DIR_PP5_QID=4",
		   "+DIR_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP5_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP5_TRF_DELAY_MIN=8",  
		   "+DIR_PP5_TRF_DELAY_MAX=8",			   				   
				   
		   "+DIR_PP6_TRF_ENA=1", 
		   "+DIR_PP6_Q0_NUM_HCW=500", 
		   "+DIR_PP6_QTYPE=QDIR", 
		   "+DIR_PP6_QID=6",
		   "+DIR_PP6_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP6_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP6_TRF_DELAY_MIN=8",  
		   "+DIR_PP6_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP7_TRF_ENA=1", 
		   "+DIR_PP7_Q0_NUM_HCW=500", 
		   "+DIR_PP7_QTYPE=QDIR", 
		   "+DIR_PP7_QID=7", 
		   "+DIR_PP7_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP7_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP7_TRF_DELAY_MIN=8", 
		   "+DIR_PP7_TRF_DELAY_MAX=8",  
		   		   
		   "+hqmproc_return_flow=1",		     	     
                   "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_cfg0.cft",		     
                        ],
      },         	     
        		
      ##################
      #HQMV30 AO added to Scenario 1
      ##################
      ########
      #Streaming Sequences enable all 8 PPs of both DIR and LDB
      # HQMV30_AO
      ########
      ldb8ppdir8pp_qid1map_stream_atmord_test0 => {
          -simv_args => [
                   #"+has_qpri_sel_mode=10",
                   "+HQM_USE_CQORD_QUEUE",
                   "+HQM_BYPASS_WU_CK", ###TMP

                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_min=1",
                   "+hqmproc_batch_max=1",
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=72",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=4", 
		   "+hqmproc_dirppnum_min=6", 
		   "+hqmproc_dirppnum_max=8",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=128", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP0_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP0_TRF_DELAY_MIN=8", 
		   "+LDB_PP0_TRF_DELAY_MAX=8",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=128", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP1_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP1_TRF_DELAY_MIN=8", 
		   "+LDB_PP1_TRF_DELAY_MAX=8",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=128", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP2_TRFRELS_CTRL_MODE=0", ##--remove REL_CMD
		   "+LDB_PP2_TRFREL_QID=2",  
		   "+LDB_PP2_TRFREL_QTYPE=QATM",
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
                   "+LDB_PP2_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP2_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP2_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP2_RENQ_QTYPE=QDIR",
                   "+LDB_PP2_RENQ_QID=2",		    

		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=128", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP3_TRFRELS_CTRL_MODE=0",  ##--remove REL_CMD
		   "+LDB_PP3_TRFREL_QID=3",  
		   "+LDB_PP3_TRFREL_QTYPE=QATM",
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 
                   "+LDB_PP3_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP3_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP3_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP3_RENQ_QTYPE=QDIR",
                   "+LDB_PP3_RENQ_QID=3",	
		   
                   ###DIR
		   "+DIR_PP2_TRF_ENA=1", 
		   "+DIR_PP2_Q0_NUM_HCW=0", 
		   "+DIR_PP2_QTYPE=QDIR", 
		   "+DIR_PP2_QID=2",
		   "+DIR_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP2_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP2_TRF_DELAY_MIN=8",  
		   "+DIR_PP2_TRF_DELAY_MAX=8",

		   "+DIR_PP3_TRF_ENA=1", 
		   "+DIR_PP3_Q0_NUM_HCW=0", 
		   "+DIR_PP3_QTYPE=QDIR", 
		   "+DIR_PP3_QID=3",
		   "+DIR_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP3_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP3_TRF_DELAY_MIN=8",  
		   "+DIR_PP3_TRF_DELAY_MAX=8",			


		   "+DIR_PP6_TRF_ENA=1", 
		   "+DIR_PP6_Q0_NUM_HCW=128", 
		   "+DIR_PP6_QTYPE=QDIR", 
		   "+DIR_PP6_QID=6",
		   "+DIR_PP6_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP6_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP6_TRF_DELAY_MIN=8",  
		   "+DIR_PP6_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP7_TRF_ENA=1", 
		   "+DIR_PP7_Q0_NUM_HCW=128", 
		   "+DIR_PP7_QTYPE=QDIR", 
		   "+DIR_PP7_QID=7", 
		   "+DIR_PP7_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP7_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP7_TRF_DELAY_MIN=8", 
		   "+DIR_PP7_TRF_DELAY_MAX=8",  
		   		   
		   "+hqmproc_return_flow=1",		     	     
                   "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_atmord_cfg.cft",		     
                        ],
      }, 
      
      ldb8ppdir8pp_qid1map_stream_ord_atmord_test0 => {
          -simv_args => [
  	     	     
                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_min=1",
                   "+hqmproc_batch_max=1",
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=72",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=8", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=8",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=128", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP0_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP0_TRF_DELAY_MIN=8", 
		   "+LDB_PP0_TRF_DELAY_MAX=8",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=128", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP1_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP1_TRF_DELAY_MIN=8", 
		   "+LDB_PP1_TRF_DELAY_MAX=8",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=128", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP2_TRFRELS_CTRL_MODE=0", ##--remove REL_CMD
		   "+LDB_PP2_TRFREL_QID=2",  
		   "+LDB_PP2_TRFREL_QTYPE=QATM",
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
                   "+LDB_PP2_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP2_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP2_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP2_RENQ_QTYPE=QDIR",
                   "+LDB_PP2_RENQ_QID=2",		    

		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=128", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP3_TRFRELS_CTRL_MODE=0",  ##--remove REL_CMD
		   "+LDB_PP3_TRFREL_QID=3",  
		   "+LDB_PP3_TRFREL_QTYPE=QATM",
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 
                   "+LDB_PP3_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP3_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP3_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP3_RENQ_QTYPE=QDIR",
                   "+LDB_PP3_RENQ_QID=3",	
		    
		   "+LDB_PP4_TRF_ENA=1", 
		   "+LDB_PP4_Q0_NUM_HCW=128", 
		   "+LDB_PP4_QTYPE=QORD", 
		   "+LDB_PP4_QID=4", 
		   "+LDB_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP4_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP4_TRFREL_QID=4",  
		   "+LDB_PP4_TRFREL_QTYPE=QORD",
		   "+LDB_PP4_TRF_DELAY_MIN=8", 
		   "+LDB_PP4_TRF_DELAY_MAX=8", 
                   "+LDB_PP4_TRFFRAG_CTRL_MODE=0",
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP4_RENQ_QTYPE=QDIR",
                   "+LDB_PP4_RENQ_QID=4",
		   	
		   "+LDB_PP5_TRF_ENA=1", 
		   "+LDB_PP5_Q0_NUM_HCW=128", 
		   "+LDB_PP5_QTYPE=QORD", 
		   "+LDB_PP5_QID=5", 
		   "+LDB_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP5_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP5_TRFREL_QID=5",  
		   "+LDB_PP5_TRFREL_QTYPE=QORD",
		   "+LDB_PP5_TRF_DELAY_MIN=8", 
		   "+LDB_PP5_TRF_DELAY_MAX=8", 
                   "+LDB_PP5_TRFFRAG_CTRL_MODE=0",
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP5_RENQ_QTYPE=QDIR",
                   "+LDB_PP5_RENQ_QID=5",			
				   
                   ###DIR
		   "+DIR_PP2_TRF_ENA=1", 
		   "+DIR_PP2_Q0_NUM_HCW=0", 
		   "+DIR_PP2_QTYPE=QDIR", 
		   "+DIR_PP2_QID=2",
		   "+DIR_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP2_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP2_TRF_DELAY_MIN=8",  
		   "+DIR_PP2_TRF_DELAY_MAX=8",

		   "+DIR_PP3_TRF_ENA=1", 
		   "+DIR_PP3_Q0_NUM_HCW=0", 
		   "+DIR_PP3_QTYPE=QDIR", 
		   "+DIR_PP3_QID=3",
		   "+DIR_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP3_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP3_TRF_DELAY_MIN=8",  
		   "+DIR_PP3_TRF_DELAY_MAX=8",		

		   "+DIR_PP4_TRF_ENA=1", 
		   "+DIR_PP4_Q0_NUM_HCW=0", 
		   "+DIR_PP4_QTYPE=QDIR", 
		   "+DIR_PP4_QID=4",
		   "+DIR_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP4_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP4_TRF_DELAY_MIN=8",  
		   "+DIR_PP4_TRF_DELAY_MAX=8",

		   "+DIR_PP5_TRF_ENA=1", 
		   "+DIR_PP5_Q0_NUM_HCW=0", 
		   "+DIR_PP5_QTYPE=QDIR", 
		   "+DIR_PP5_QID=4",
		   "+DIR_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP5_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP5_TRF_DELAY_MIN=8",  
		   "+DIR_PP5_TRF_DELAY_MAX=8",			   				   
				   
		   "+DIR_PP6_TRF_ENA=1", 
		   "+DIR_PP6_Q0_NUM_HCW=128", 
		   "+DIR_PP6_QTYPE=QDIR", 
		   "+DIR_PP6_QID=6",
		   "+DIR_PP6_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP6_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP6_TRF_DELAY_MIN=8",  
		   "+DIR_PP6_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP7_TRF_ENA=1", 
		   "+DIR_PP7_Q0_NUM_HCW=128", 
		   "+DIR_PP7_QTYPE=QDIR", 
		   "+DIR_PP7_QID=7", 
		   "+DIR_PP7_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP7_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP7_TRF_DELAY_MIN=8", 
		   "+DIR_PP7_TRF_DELAY_MAX=8",  
		   		   
		   "+hqmproc_return_flow=1",		     	     
                   "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_atmord_cfg0.cft",		     
                        ],
      },         	     
        
	
      ldb8ppdir8pp_qid1map_stream_ordfrag_atmord_test0 => {
          -simv_args => [
  	     	     
                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_min=1",
                   "+hqmproc_batch_max=1",
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=72",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=8", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=8",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=500", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP0_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP0_TRF_DELAY_MIN=8", 
		   "+LDB_PP0_TRF_DELAY_MAX=8",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=500", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP1_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP1_TRF_DELAY_MIN=8", 
		   "+LDB_PP1_TRF_DELAY_MAX=8",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=500", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP2_TRFRELS_CTRL_MODE=0", ##--remove REL_CMD
		   "+LDB_PP2_TRFREL_QID=2",  
		   "+LDB_PP2_TRFREL_QTYPE=QATM",
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
                   "+LDB_PP2_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP2_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP2_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP2_RENQ_QTYPE=QDIR",
                   "+LDB_PP2_RENQ_QID=2",		    

		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=500", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP3_TRFRELS_CTRL_MODE=0",  ##--remove REL_CMD
		   "+LDB_PP3_TRFREL_QID=3",  
		   "+LDB_PP3_TRFREL_QTYPE=QATM",
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 
                   "+LDB_PP3_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP3_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP3_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP3_RENQ_QTYPE=QDIR",
                   "+LDB_PP3_RENQ_QID=3",	

		   "+LDB_PP4_TRF_ENA=1", 
		   "+LDB_PP4_Q0_NUM_HCW=500", 
		   "+LDB_PP4_QTYPE=QORD", 
		   "+LDB_PP4_QID=4", 
		   "+LDB_PP4_TRFSTREAM_CTRL_MODE=0", 
		   "+LDB_PP4_TRFRELS_CTRL_MODE=0",   
		   "+LDB_PP4_TRFREL_QID=4",  
		   "+LDB_PP4_TRFREL_QTYPE=QORD",  
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4", 
		   "+LDB_PP4_TRF_DELAY_MIN=16", 
		   "+LDB_PP4_TRF_DELAY_MAX=16", 
                   "+LDB_PP4_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP4_RENQ_QTYPE=QDIR",
                   "+LDB_PP4_RENQ_QID=4",
		   	
		   "+LDB_PP5_TRF_ENA=1", 
		   "+LDB_PP5_Q0_NUM_HCW=500", 
		   "+LDB_PP5_QTYPE=QORD", 
		   "+LDB_PP5_QID=5", 
		   "+LDB_PP5_TRFSTREAM_CTRL_MODE=0", 
		   "+LDB_PP5_TRFRELS_CTRL_MODE=0",    
		   "+LDB_PP5_TRFREL_QID=5",  
		   "+LDB_PP5_TRFREL_QTYPE=QORD", 
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
		   "+LDB_PP5_TRF_DELAY_MIN=8", 
		   "+LDB_PP5_TRF_DELAY_MAX=8", 
                   "+LDB_PP5_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP5_RENQ_QTYPE=QDIR",
                   "+LDB_PP5_RENQ_QID=5",			
				   
                   ###DIR
		   "+DIR_PP2_TRF_ENA=1", 
		   "+DIR_PP2_Q0_NUM_HCW=0", 
		   "+DIR_PP2_QTYPE=QDIR", 
		   "+DIR_PP2_QID=2",
		   "+DIR_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP2_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP2_TRF_DELAY_MIN=8",  
		   "+DIR_PP2_TRF_DELAY_MAX=8",

		   "+DIR_PP3_TRF_ENA=1", 
		   "+DIR_PP3_Q0_NUM_HCW=0", 
		   "+DIR_PP3_QTYPE=QDIR", 
		   "+DIR_PP3_QID=3",
		   "+DIR_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP3_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP3_TRF_DELAY_MIN=8",  
		   "+DIR_PP3_TRF_DELAY_MAX=8",		

		   "+DIR_PP4_TRF_ENA=1", 
		   "+DIR_PP4_Q0_NUM_HCW=0", 
		   "+DIR_PP4_QTYPE=QDIR", 
		   "+DIR_PP4_QID=4",
		   "+DIR_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP4_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP4_TRF_DELAY_MIN=8",  
		   "+DIR_PP4_TRF_DELAY_MAX=8",

		   "+DIR_PP5_TRF_ENA=1", 
		   "+DIR_PP5_Q0_NUM_HCW=0", 
		   "+DIR_PP5_QTYPE=QDIR", 
		   "+DIR_PP5_QID=4",
		   "+DIR_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP5_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP5_TRF_DELAY_MIN=8",  
		   "+DIR_PP5_TRF_DELAY_MAX=8",			   				   
				   
		   "+DIR_PP6_TRF_ENA=1", 
		   "+DIR_PP6_Q0_NUM_HCW=500", 
		   "+DIR_PP6_QTYPE=QDIR", 
		   "+DIR_PP6_QID=6",
		   "+DIR_PP6_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP6_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP6_TRF_DELAY_MIN=8",  
		   "+DIR_PP6_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP7_TRF_ENA=1", 
		   "+DIR_PP7_Q0_NUM_HCW=500", 
		   "+DIR_PP7_QTYPE=QDIR", 
		   "+DIR_PP7_QID=7", 
		   "+DIR_PP7_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP7_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP7_TRF_DELAY_MIN=8", 
		   "+DIR_PP7_TRF_DELAY_MAX=8",  
		   		   
		   "+hqmproc_return_flow=1",		     	     
                   "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_atmord_cfg0.cft",		     
                        ],
      },         	     
        

      ldb8ppdir8pp_qid1map_stream_ordfrag_atmord_test1 => {
          -simv_args => [
  	     	     
                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_min=1",
                   "+hqmproc_batch_max=1",
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=72",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=8", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=8",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=500", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP0_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP0_TRF_DELAY_MIN=8", 
		   "+LDB_PP0_TRF_DELAY_MAX=8",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=500", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP1_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP1_TRF_DELAY_MIN=8", 
		   "+LDB_PP1_TRF_DELAY_MAX=8",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=500", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP2_TRFRELS_CTRL_MODE=0", ##--remove REL_CMD
		   "+LDB_PP2_TRFREL_QID=2",  
		   "+LDB_PP2_TRFREL_QTYPE=QATM",
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
                   "+LDB_PP2_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP2_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP2_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP2_RENQ_QTYPE=QDIR",
                   "+LDB_PP2_RENQ_QID=2",		    

		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=500", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP3_TRFRELS_CTRL_MODE=0",  ##--remove REL_CMD
		   "+LDB_PP3_TRFREL_QID=3",  
		   "+LDB_PP3_TRFREL_QTYPE=QATM",
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 
                   "+LDB_PP3_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP3_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP3_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP3_RENQ_QTYPE=QDIR",
                   "+LDB_PP3_RENQ_QID=3",	

		    
		   "+LDB_PP4_TRF_ENA=1", 
		   "+LDB_PP4_Q0_NUM_HCW=500", 
		   "+LDB_PP4_QTYPE=QORD", 
		   "+LDB_PP4_QID=4", 
		   "+LDB_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP4_TRFRELS_CTRL_MODE=0",   
		   "+LDB_PP4_TRFREL_QID=4",  
		   "+LDB_PP4_TRFREL_QTYPE=QORD",  
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4", 
		   "+LDB_PP4_TRF_DELAY_MIN=8", 
		   "+LDB_PP4_TRF_DELAY_MAX=8", 
                   "+LDB_PP4_TRFFRAG_CTRL_MODE=1", #1: ended by COMP/COMP_T; 2: ended by RENQ/RENQ_T; 3: rnd
                   "+LDB_PP4_TRFFRAG_T_CTRL_MODE=0", #FRAG only, no FRAG_T
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP4_RENQ_QTYPE=QDIR",
                   "+LDB_PP4_RENQ_QID=4",
		   	
		   "+LDB_PP5_TRF_ENA=1", 
		   "+LDB_PP5_Q0_NUM_HCW=500", 
		   "+LDB_PP5_QTYPE=QORD", 
		   "+LDB_PP5_QID=5", 
		   "+LDB_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP5_TRFRELS_CTRL_MODE=0",    
		   "+LDB_PP5_TRFREL_QID=5",  
		   "+LDB_PP5_TRFREL_QTYPE=QORD", 
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
		   "+LDB_PP5_TRF_DELAY_MIN=8", 
		   "+LDB_PP5_TRF_DELAY_MAX=8", 
                   "+LDB_PP5_TRFFRAG_CTRL_MODE=2", #1: ended by COMP/COMP_T; 2: ended by RENQ/RENQ_T; 3: rnd
                   "+LDB_PP5_TRFFRAG_T_CTRL_MODE=0", #FRAG only, no FRAG_T
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP5_RENQ_QTYPE=QDIR",
                   "+LDB_PP5_RENQ_QID=5",

                   ###DIR
		   "+DIR_PP2_TRF_ENA=1", 
		   "+DIR_PP2_Q0_NUM_HCW=0", 
		   "+DIR_PP2_QTYPE=QDIR", 
		   "+DIR_PP2_QID=2",
		   "+DIR_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP2_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP2_TRF_DELAY_MIN=8",  
		   "+DIR_PP2_TRF_DELAY_MAX=8",

		   "+DIR_PP3_TRF_ENA=1", 
		   "+DIR_PP3_Q0_NUM_HCW=0", 
		   "+DIR_PP3_QTYPE=QDIR", 
		   "+DIR_PP3_QID=3",
		   "+DIR_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP3_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP3_TRF_DELAY_MIN=8",  
		   "+DIR_PP3_TRF_DELAY_MAX=8",					
				   
		   "+DIR_PP4_TRF_ENA=1", 
		   "+DIR_PP4_Q0_NUM_HCW=0", 
		   "+DIR_PP4_QTYPE=QDIR", 
		   "+DIR_PP4_QID=4",
		   "+DIR_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP4_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP4_TRF_DELAY_MIN=8",  
		   "+DIR_PP4_TRF_DELAY_MAX=8",

		   "+DIR_PP5_TRF_ENA=1", 
		   "+DIR_PP5_Q0_NUM_HCW=0", 
		   "+DIR_PP5_QTYPE=QDIR", 
		   "+DIR_PP5_QID=4",
		   "+DIR_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP5_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP5_TRF_DELAY_MIN=8",  
		   "+DIR_PP5_TRF_DELAY_MAX=8",			   				   
				   
		   "+DIR_PP6_TRF_ENA=1", 
		   "+DIR_PP6_Q0_NUM_HCW=500", 
		   "+DIR_PP6_QTYPE=QDIR", 
		   "+DIR_PP6_QID=6",
		   "+DIR_PP6_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP6_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP6_TRF_DELAY_MIN=8",  
		   "+DIR_PP6_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP7_TRF_ENA=1", 
		   "+DIR_PP7_Q0_NUM_HCW=500", 
		   "+DIR_PP7_QTYPE=QDIR", 
		   "+DIR_PP7_QID=7", 
		   "+DIR_PP7_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP7_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP7_TRF_DELAY_MIN=8", 
		   "+DIR_PP7_TRF_DELAY_MAX=8",  
		   		   
		   "+hqmproc_return_flow=1",		     	     
                   "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_atmord_cfg0.cft",		     
                        ],
      },         	     
        		

      ###############################
      ###############################
      ###### scenario 1 stream flow try 8 VAS
      #8VAS
      ######
      
      ldb8ppdir8pp_qid1map_mvas_stream_ord_test0 => {
          -simv_args => [
  	     	     
                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_min=1",
                   "+hqmproc_batch_max=1",
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=72",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=8", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=8",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=512", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP0_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP0_TRF_DELAY_MIN=8", 
		   "+LDB_PP0_TRF_DELAY_MAX=8",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=512", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP1_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP1_TRF_DELAY_MIN=8", 
		   "+LDB_PP1_TRF_DELAY_MAX=8",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=512", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP2_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP2_TRFREL_QID=2",  
		   "+LDB_PP2_TRFREL_QTYPE=QATM",
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=512", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP3_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP3_TRFREL_QID=3",  
		   "+LDB_PP3_TRFREL_QTYPE=QATM",
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 
		    
		   "+LDB_PP4_TRF_ENA=1", 
		   "+LDB_PP4_Q0_NUM_HCW=512", 
		   "+LDB_PP4_QTYPE=QORD", 
		   "+LDB_PP4_QID=4", 
		   "+LDB_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP4_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP4_TRFREL_QID=4",  
		   "+LDB_PP4_TRFREL_QTYPE=QORD",
		   "+LDB_PP4_TRF_DELAY_MIN=8", 
		   "+LDB_PP4_TRF_DELAY_MAX=8", 
                   "+LDB_PP4_TRFFRAG_CTRL_MODE=0",
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP4_RENQ_QTYPE=QDIR",
                   "+LDB_PP4_RENQ_QID=4",
		   	
		   "+LDB_PP5_TRF_ENA=1", 
		   "+LDB_PP5_Q0_NUM_HCW=512", 
		   "+LDB_PP5_QTYPE=QORD", 
		   "+LDB_PP5_QID=5", 
		   "+LDB_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP5_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP5_TRFREL_QID=5",  
		   "+LDB_PP5_TRFREL_QTYPE=QORD",
		   "+LDB_PP5_TRF_DELAY_MIN=8", 
		   "+LDB_PP5_TRF_DELAY_MAX=8", 
                   "+LDB_PP5_TRFFRAG_CTRL_MODE=0",
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP5_RENQ_QTYPE=QDIR",
                   "+LDB_PP5_RENQ_QID=5",			
				   
		   "+DIR_PP4_TRF_ENA=1", 
		   "+DIR_PP4_Q0_NUM_HCW=0", 
		   "+DIR_PP4_QTYPE=QDIR", 
		   "+DIR_PP4_QID=4",
		   "+DIR_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP4_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP4_TRF_DELAY_MIN=8",  
		   "+DIR_PP4_TRF_DELAY_MAX=8",

		   "+DIR_PP5_TRF_ENA=1", 
		   "+DIR_PP5_Q0_NUM_HCW=0", 
		   "+DIR_PP5_QTYPE=QDIR", 
		   "+DIR_PP5_QID=4",
		   "+DIR_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP5_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP5_TRF_DELAY_MIN=8",  
		   "+DIR_PP5_TRF_DELAY_MAX=8",			   				   
				   
		   "+DIR_PP6_TRF_ENA=1", 
		   "+DIR_PP6_Q0_NUM_HCW=512", 
		   "+DIR_PP6_QTYPE=QDIR", 
		   "+DIR_PP6_QID=6",
		   "+DIR_PP6_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP6_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP6_TRF_DELAY_MIN=8",  
		   "+DIR_PP6_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP7_TRF_ENA=1", 
		   "+DIR_PP7_Q0_NUM_HCW=512", 
		   "+DIR_PP7_QTYPE=QDIR", 
		   "+DIR_PP7_QID=7", 
		   "+DIR_PP7_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP7_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP7_TRF_DELAY_MIN=8", 
		   "+DIR_PP7_TRF_DELAY_MAX=8",  
		   		   
		   #"+hqmproc_return_flow=1",		     	    #disable this 09162019 
                   #"+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_cfg0.cft",		     
                        ],
      },         	     
        
	
      ldb8ppdir8pp_qid1map_mvas_stream_ord_test0_pp0_atsresp_inj => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",

                     "+HQM_MRDCB_CPLERR_CQCTRL=1",
		     "+hqmproc_return_flow=0",		     	     
  	     	     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_vas0_atsresp_errinj_cfg0.cft",		     
  	     	     
  	     	     
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_OVERRIDE=hqm_iosf_csr.iosf_alarm_err=0x200/0xbfffffff:hqm_iosf_csr.devtlb_ats_err=0x5/0xbfffffff:hqm_system_csr.alarm_hw_synd=0x88098405/0xffffffff",#	0xc5010180	    
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_comp_scenario1_ldbpp0.cft",


                     #verif/tb/hqm/hqm_pcie_lib/seqlib/hqm_sla_pcie_eot_checks_sequence.sv EOT checking filter
                     "+eot_pf",
                     "+pcie_dpe",
                     "+pcie_ced",
                     "+pcie_anfes",

                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_min=1",
                   "+hqmproc_batch_max=1",
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=72",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=8", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=8",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=1024", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   ####"+LDB_PP0_TRFSTREAM_CTRL_MODE=1", ##remove this  TRFSTREAM_CTRL_MODE=1 to allow more ENQ traffics send to HQM DUT before MSIX alarm (due to ATS resp Error)
		   "+LDB_PP0_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP0_TRF_DELAY_MIN=8", 
		   "+LDB_PP0_TRF_DELAY_MAX=8",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=512", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP1_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP1_TRF_DELAY_MIN=8", 
		   "+LDB_PP1_TRF_DELAY_MAX=8",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=512", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP2_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP2_TRFREL_QID=2",  
		   "+LDB_PP2_TRFREL_QTYPE=QATM",
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=512", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP3_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP3_TRFREL_QID=3",  
		   "+LDB_PP3_TRFREL_QTYPE=QATM",
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 
		    
		   "+LDB_PP4_TRF_ENA=1", 
		   "+LDB_PP4_Q0_NUM_HCW=512", 
		   "+LDB_PP4_QTYPE=QORD", 
		   "+LDB_PP4_QID=4", 
		   "+LDB_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP4_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP4_TRFREL_QID=4",  
		   "+LDB_PP4_TRFREL_QTYPE=QORD",
		   "+LDB_PP4_TRF_DELAY_MIN=8", 
		   "+LDB_PP4_TRF_DELAY_MAX=8", 
                   "+LDB_PP4_TRFFRAG_CTRL_MODE=0",
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP4_RENQ_QTYPE=QDIR",
                   "+LDB_PP4_RENQ_QID=4",
		   	
		   "+LDB_PP5_TRF_ENA=1", 
		   "+LDB_PP5_Q0_NUM_HCW=512", 
		   "+LDB_PP5_QTYPE=QORD", 
		   "+LDB_PP5_QID=5", 
		   "+LDB_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP5_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP5_TRFREL_QID=5",  
		   "+LDB_PP5_TRFREL_QTYPE=QORD",
		   "+LDB_PP5_TRF_DELAY_MIN=8", 
		   "+LDB_PP5_TRF_DELAY_MAX=8", 
                   "+LDB_PP5_TRFFRAG_CTRL_MODE=0",
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP5_RENQ_QTYPE=QDIR",
                   "+LDB_PP5_RENQ_QID=5",			
				   
		   "+DIR_PP4_TRF_ENA=1", 
		   "+DIR_PP4_Q0_NUM_HCW=0", 
		   "+DIR_PP4_QTYPE=QDIR", 
		   "+DIR_PP4_QID=4",
		   "+DIR_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP4_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP4_TRF_DELAY_MIN=8",  
		   "+DIR_PP4_TRF_DELAY_MAX=8",

		   "+DIR_PP5_TRF_ENA=1", 
		   "+DIR_PP5_Q0_NUM_HCW=0", 
		   "+DIR_PP5_QTYPE=QDIR", 
		   "+DIR_PP5_QID=4",
		   "+DIR_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP5_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP5_TRF_DELAY_MIN=8",  
		   "+DIR_PP5_TRF_DELAY_MAX=8",			   				   
				   
		   "+DIR_PP6_TRF_ENA=1", 
		   "+DIR_PP6_Q0_NUM_HCW=512", 
		   "+DIR_PP6_QTYPE=QDIR", 
		   "+DIR_PP6_QID=6",
		   "+DIR_PP6_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP6_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP6_TRF_DELAY_MIN=8",  
		   "+DIR_PP6_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP7_TRF_ENA=1", 
		   "+DIR_PP7_Q0_NUM_HCW=512", 
		   "+DIR_PP7_QTYPE=QDIR", 
		   "+DIR_PP7_QID=7", 
		   "+DIR_PP7_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP7_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP7_TRF_DELAY_MIN=8", 
		   "+DIR_PP7_TRF_DELAY_MAX=8",  
		   		   
		   #"+hqmproc_return_flow=1",		     	    #disable this 09162019 
                   #"+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_cfg0.cft",		     
                        ],
      },         	     
        
	

      ldb8ppdir8pp_qid1map_mvas_stream_ord_test0_ldbcq0_atsresp_inj => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",

                     "+HQM_MRDCB_CPLERR_CQCTRL=1",
		     "+hqmproc_return_flow=0",		     	     
  	     	     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_vas0_atsresp_errinj_cfg0.cft",		     
  	     	     
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_OVERRIDE=hqm_iosf_csr.iosf_alarm_err=0x200/0xbfffffff:hqm_iosf_csr.devtlb_ats_err=0x5/0xbfffffff:hqm_system_csr.alarm_hw_synd=0x88098405/0xffffffff",#	0xc5010180	    
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_comp_scenario1_ldbpp0.cft",

                    ###################################################
                    ##07202022 Steve's email with error messages analized
                    ###################################################
                    ##The poisoned completion (PTLP) error sets the Correctable Error Detected and Advisory Non-Fatal Error bits in the AER:
                    ##
                    ##           881075440: [HQMI_DEBUG]: AER PF  Device Status CED set.
                    ##           881075440: [HQMI_DEBUG]: AER PF    Correctable Err Status   ANFES  set.
                    ##
                    ##That agrees with your PCIE_CAP_DEVICE_STATUS.CED and AER_CAP_CORR_ERR_STATUS.ANFES mismatches and also sets the DPE (Data Parity Error detected bit):
                    ##
                    ##OVM_ERROR /p/hdk/rtl/cad/x86-64_linux26/intel/saola/16.2.28/verilog/ral/sla_ral_env.svh:3444 @ 2165500440 (hcw_enqtrf_hqmproc_test.i_hqm_tb_env.hqm_agent_env_handle.hqmSlaEnv_hqm.ral) [ral] RAL> Readx Data Mismatch: [Attr=RW/1C/V] Access=iosf_pri, File =hqm_pf_cfg_i, CSR=PCIE_CAP_DEVICE_STATUS[0:0], FIELD=CED, Actual with Mask =0000000000000001, Expected with Mask=0000000000000000  
                    ## 
                    ##OVM_ERROR /p/hdk/rtl/cad/x86-64_linux26/intel/saola/16.2.28/verilog/ral/sla_ral_env.svh:3444 @ 2168050440 (hcw_enqtrf_hqmproc_test.i_hqm_tb_env.hqm_agent_env_handle.hqmSlaEnv_hqm.ral) [ral] RAL> Readx Data Mismatch: [Attr=RW/1C/V/P] Access=iosf_pri, File =hqm_pf_cfg_i, CSR=AER_CAP_CORR_ERR_STATUS[13:13], FIELD=ANFES, Actual with Mask =0000000000000001, Expected with Mask=0000000000000000  
                    ##
                    ##OVM_ERROR /p/hdk/rtl/cad/x86-64_linux26/intel/saola/16.2.28/verilog/ral/sla_ral_env.svh:3444 @ 2164675440 (hcw_enqtrf_hqmproc_test.i_hqm_tb_env.hqm_agent_env_handle.hqmSlaEnv_hqm.ral) [ral] RAL> Readx Data Mismatch: [Attr=RW/1C/V] Access=iosf_pri, File =hqm_pf_cfg_i, CSR=DEVICE_STATUS[15:15], FIELD=DPE, Actual with Mask =0000000000000001, Expected with Mask=0000000000000000 
                    ##
                    ##The response from the devtlb has the result=0 and the derr indication set, which sets the bad_result and dperror bits in the devtlb_ats_err syndrome and sends the alarm:

                    ##           881162940: [HQMI_DEBUG]: MSTR: DEVTLB Response: id=0x40 res=0 ns=1 h/derr=0/1 addr=0x00000000_00000000
                    ##           881162940: [HQMI_DEBUG]: MSTR: devtlb_ats_alarm     asserted.
                    ##           881162940: [HQMI_DEBUG]: MSTR: ats_rsp bad_result   asserted.
                    ##           881162940: [HQMI_DEBUG]: MSTR: ats_rsp dperror      asserted.
                    ##
                    ##That agrees with your devtlb_ats_err and iosf_alarm_err mismatches:
                    ##
                    ##OVM_ERROR /nfs/site/disks/sdg74_2152/users/anyan/6232022_hqmv3_ats/hqm-srvr10nm-wave4-v3/verif/tb/hqm/seqlib/hqm_tb_eot_status_seq.sv:276 @ 2119237940 [HQM_TB EOT Status SEQ] Value for register hqm_iosf_csr.devtlb_ats_err = 0x5 does not match expected value = 0x0-0x0 (mask=0xffffffff) 
                    ##
                    ##OVM_ERROR /nfs/site/disks/sdg74_2152/users/anyan/6232022_hqmv3_ats/hqm-srvr10nm-wave4-v3/verif/tb/hqm/seqlib/hqm_tb_eot_status_seq.sv:276 @ 2120387940 [HQM_TB EOT Status SEQ] Value for register hqm_iosf_csr.iosf_alarm_err = 0x200 does not match expected value = 0x0-0x0 (mask=0xffffffff)  
                    ###################################################
                    ###################################################
                    #Add the followings to surpress eot checking ovm_error (expected DPE CED ANFES)

                     #verif/tb/hqm/hqm_pcie_lib/seqlib/hqm_sla_pcie_eot_checks_sequence.sv EOT checking filter
                     "+eot_pf",
                     "+pcie_dpe",
                     "+pcie_ced",
                     "+pcie_anfes",

                   #traffic controls
                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_min=1",
                   "+hqmproc_batch_max=1",
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=72",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=1", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=1",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=1024", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   ####"+LDB_PP0_TRFSTREAM_CTRL_MODE=1", ##remove this  TRFSTREAM_CTRL_MODE=1 to allow more ENQ traffics send to HQM DUT before MSIX alarm (due to ATS resp Error)
		   "+LDB_PP0_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP0_TRF_DELAY_MIN=8", 
		   "+LDB_PP0_TRF_DELAY_MAX=8",
		    
		   "+LDB_PP1_TRF_ENA=0", 
		   "+LDB_PP1_Q0_NUM_HCW=512", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP1_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP1_TRF_DELAY_MIN=8", 
		   "+LDB_PP1_TRF_DELAY_MAX=8",  
		   
		   "+LDB_PP2_TRF_ENA=0", 
		   "+LDB_PP2_Q0_NUM_HCW=512", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP2_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP2_TRFREL_QID=2",  
		   "+LDB_PP2_TRFREL_QTYPE=QATM",
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
		    
		   "+LDB_PP3_TRF_ENA=0", 
		   "+LDB_PP3_Q0_NUM_HCW=512", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP3_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP3_TRFREL_QID=3",  
		   "+LDB_PP3_TRFREL_QTYPE=QATM",
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 
		    
		   "+LDB_PP4_TRF_ENA=0", 
		   "+LDB_PP4_Q0_NUM_HCW=512", 
		   "+LDB_PP4_QTYPE=QORD", 
		   "+LDB_PP4_QID=4", 
		   "+LDB_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP4_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP4_TRFREL_QID=4",  
		   "+LDB_PP4_TRFREL_QTYPE=QORD",
		   "+LDB_PP4_TRF_DELAY_MIN=8", 
		   "+LDB_PP4_TRF_DELAY_MAX=8", 
                   "+LDB_PP4_TRFFRAG_CTRL_MODE=0",
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP4_RENQ_QTYPE=QDIR",
                   "+LDB_PP4_RENQ_QID=4",
		   	
		   "+LDB_PP5_TRF_ENA=0", 
		   "+LDB_PP5_Q0_NUM_HCW=512", 
		   "+LDB_PP5_QTYPE=QORD", 
		   "+LDB_PP5_QID=5", 
		   "+LDB_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP5_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP5_TRFREL_QID=5",  
		   "+LDB_PP5_TRFREL_QTYPE=QORD",
		   "+LDB_PP5_TRF_DELAY_MIN=8", 
		   "+LDB_PP5_TRF_DELAY_MAX=8", 
                   "+LDB_PP5_TRFFRAG_CTRL_MODE=0",
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP5_RENQ_QTYPE=QDIR",
                   "+LDB_PP5_RENQ_QID=5",			
				   
		   "+DIR_PP4_TRF_ENA=0", 
		   "+DIR_PP4_Q0_NUM_HCW=0", 
		   "+DIR_PP4_QTYPE=QDIR", 
		   "+DIR_PP4_QID=4",
		   "+DIR_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP4_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP4_TRF_DELAY_MIN=8",  
		   "+DIR_PP4_TRF_DELAY_MAX=8",

		   "+DIR_PP5_TRF_ENA=0", 
		   "+DIR_PP5_Q0_NUM_HCW=0", 
		   "+DIR_PP5_QTYPE=QDIR", 
		   "+DIR_PP5_QID=4",
		   "+DIR_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP5_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP5_TRF_DELAY_MIN=8",  
		   "+DIR_PP5_TRF_DELAY_MAX=8",			   				   
				   
		   "+DIR_PP6_TRF_ENA=0", 
		   "+DIR_PP6_Q0_NUM_HCW=512", 
		   "+DIR_PP6_QTYPE=QDIR", 
		   "+DIR_PP6_QID=6",
		   "+DIR_PP6_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP6_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP6_TRF_DELAY_MIN=8",  
		   "+DIR_PP6_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP7_TRF_ENA=0", 
		   "+DIR_PP7_Q0_NUM_HCW=512", 
		   "+DIR_PP7_QTYPE=QDIR", 
		   "+DIR_PP7_QID=7", 
		   "+DIR_PP7_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP7_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP7_TRF_DELAY_MIN=8", 
		   "+DIR_PP7_TRF_DELAY_MAX=8",  
		   		   
                        ],
      },         	     
        

      ldb8ppdir8pp_qid1map_mvas_stream_ord_test0_try => {
          -simv_args => [
  	     	     
                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_min=1",
                   "+hqmproc_batch_max=1",
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=2",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=8", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=8",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=512", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP0_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP0_TRF_DELAY_MIN=8", 
		   "+LDB_PP0_TRF_DELAY_MAX=8",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=512", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP1_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP1_TRF_DELAY_MIN=8", 
		   "+LDB_PP1_TRF_DELAY_MAX=8",  
		   
		   "+LDB_PP2_TRF_ENA=0", 
		   "+LDB_PP2_Q0_NUM_HCW=512", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP2_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP2_TRFREL_QID=2",  
		   "+LDB_PP2_TRFREL_QTYPE=QATM",
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
		    
		   "+LDB_PP3_TRF_ENA=0", 
		   "+LDB_PP3_Q0_NUM_HCW=512", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP3_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP3_TRFREL_QID=3",  
		   "+LDB_PP3_TRFREL_QTYPE=QATM",
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 
		    
		   "+LDB_PP4_TRF_ENA=0", 
		   "+LDB_PP4_Q0_NUM_HCW=512", 
		   "+LDB_PP4_QTYPE=QORD", 
		   "+LDB_PP4_QID=4", 
		   "+LDB_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP4_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP4_TRFREL_QID=4",  
		   "+LDB_PP4_TRFREL_QTYPE=QORD",
		   "+LDB_PP4_TRF_DELAY_MIN=8", 
		   "+LDB_PP4_TRF_DELAY_MAX=8", 
                   "+LDB_PP4_TRFFRAG_CTRL_MODE=0",
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP4_RENQ_QTYPE=QDIR",
                   "+LDB_PP4_RENQ_QID=4",
		   	
		   "+LDB_PP5_TRF_ENA=0", 
		   "+LDB_PP5_Q0_NUM_HCW=512", 
		   "+LDB_PP5_QTYPE=QORD", 
		   "+LDB_PP5_QID=5", 
		   "+LDB_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP5_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP5_TRFREL_QID=5",  
		   "+LDB_PP5_TRFREL_QTYPE=QORD",
		   "+LDB_PP5_TRF_DELAY_MIN=8", 
		   "+LDB_PP5_TRF_DELAY_MAX=8", 
                   "+LDB_PP5_TRFFRAG_CTRL_MODE=0",
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP5_RENQ_QTYPE=QDIR",
                   "+LDB_PP5_RENQ_QID=5",			
				   
		   "+DIR_PP4_TRF_ENA=0", 
		   "+DIR_PP4_Q0_NUM_HCW=0", 
		   "+DIR_PP4_QTYPE=QDIR", 
		   "+DIR_PP4_QID=4",
		   "+DIR_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP4_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP4_TRF_DELAY_MIN=8",  
		   "+DIR_PP4_TRF_DELAY_MAX=8",

		   "+DIR_PP5_TRF_ENA=0", 
		   "+DIR_PP5_Q0_NUM_HCW=0", 
		   "+DIR_PP5_QTYPE=QDIR", 
		   "+DIR_PP5_QID=4",
		   "+DIR_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP5_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP5_TRF_DELAY_MIN=8",  
		   "+DIR_PP5_TRF_DELAY_MAX=8",			   				   
				   
		   "+DIR_PP6_TRF_ENA=0", 
		   "+DIR_PP6_Q0_NUM_HCW=512", 
		   "+DIR_PP6_QTYPE=QDIR", 
		   "+DIR_PP6_QID=6",
		   "+DIR_PP6_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP6_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP6_TRF_DELAY_MIN=8",  
		   "+DIR_PP6_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP7_TRF_ENA=0", 
		   "+DIR_PP7_Q0_NUM_HCW=512", 
		   "+DIR_PP7_QTYPE=QDIR", 
		   "+DIR_PP7_QID=7", 
		   "+DIR_PP7_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP7_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP7_TRF_DELAY_MIN=8", 
		   "+DIR_PP7_TRF_DELAY_MAX=8",  
		   		   
		   #"+hqmproc_return_flow=1",		     	    #disable this 09162019 
                   #"+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_cfg0.cft",		     
                        ],
      },         	     
        

      ldb8ppdir8pp_qid1map_mvas_stream_ordfrag_test0 => {
          -simv_args => [
  	     	     
                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_min=1",
                   "+hqmproc_batch_max=1",
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=72",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=8", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=8",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=500", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP0_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP0_TRF_DELAY_MIN=8", 
		   "+LDB_PP0_TRF_DELAY_MAX=8",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=500", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP1_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP1_TRF_DELAY_MIN=8", 
		   "+LDB_PP1_TRF_DELAY_MAX=8",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=500", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP2_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP2_TRFREL_QID=2",  
		   "+LDB_PP2_TRFREL_QTYPE=QATM",
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=500", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP3_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP3_TRFREL_QID=3",  
		   "+LDB_PP3_TRFREL_QTYPE=QATM",
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 
		    
		   "+LDB_PP4_TRF_ENA=1", 
		   "+LDB_PP4_Q0_NUM_HCW=500", 
		   "+LDB_PP4_QTYPE=QORD", 
		   "+LDB_PP4_QID=4", 
		   "+LDB_PP4_TRFSTREAM_CTRL_MODE=0", 
		   "+LDB_PP4_TRFRELS_CTRL_MODE=0",   
		   "+LDB_PP4_TRFREL_QID=4",  
		   "+LDB_PP4_TRFREL_QTYPE=QORD",  
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4", 
		   "+LDB_PP4_TRF_DELAY_MIN=16", 
		   "+LDB_PP4_TRF_DELAY_MAX=16", 
                   "+LDB_PP4_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP4_RENQ_QTYPE=QDIR",
                   "+LDB_PP4_RENQ_QID=4",
		   	
		   "+LDB_PP5_TRF_ENA=1", 
		   "+LDB_PP5_Q0_NUM_HCW=500", 
		   "+LDB_PP5_QTYPE=QORD", 
		   "+LDB_PP5_QID=5", 
		   "+LDB_PP5_TRFSTREAM_CTRL_MODE=0", 
		   "+LDB_PP5_TRFRELS_CTRL_MODE=0",    
		   "+LDB_PP5_TRFREL_QID=5",  
		   "+LDB_PP5_TRFREL_QTYPE=QORD", 
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
		   "+LDB_PP5_TRF_DELAY_MIN=8", 
		   "+LDB_PP5_TRF_DELAY_MAX=8", 
                   "+LDB_PP5_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP5_RENQ_QTYPE=QDIR",
                   "+LDB_PP5_RENQ_QID=5",			
				   
		   "+DIR_PP4_TRF_ENA=1", 
		   "+DIR_PP4_Q0_NUM_HCW=0", 
		   "+DIR_PP4_QTYPE=QDIR", 
		   "+DIR_PP4_QID=4",
		   "+DIR_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP4_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP4_TRF_DELAY_MIN=8",  
		   "+DIR_PP4_TRF_DELAY_MAX=8",

		   "+DIR_PP5_TRF_ENA=1", 
		   "+DIR_PP5_Q0_NUM_HCW=0", 
		   "+DIR_PP5_QTYPE=QDIR", 
		   "+DIR_PP5_QID=4",
		   "+DIR_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP5_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP5_TRF_DELAY_MIN=8",  
		   "+DIR_PP5_TRF_DELAY_MAX=8",			   				   
				   
		   "+DIR_PP6_TRF_ENA=1", 
		   "+DIR_PP6_Q0_NUM_HCW=500", 
		   "+DIR_PP6_QTYPE=QDIR", 
		   "+DIR_PP6_QID=6",
		   "+DIR_PP6_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP6_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP6_TRF_DELAY_MIN=8",  
		   "+DIR_PP6_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP7_TRF_ENA=1", 
		   "+DIR_PP7_Q0_NUM_HCW=500", 
		   "+DIR_PP7_QTYPE=QDIR", 
		   "+DIR_PP7_QID=7", 
		   "+DIR_PP7_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP7_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP7_TRF_DELAY_MIN=8", 
		   "+DIR_PP7_TRF_DELAY_MAX=8",  
		   		   
		   "+hqmproc_return_flow=1",		     	     
                   #"+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_cfg0.cft",		     
                        ],
      },         	     
        

      ldb8ppdir8pp_qid1map_mvas_stream_ordfrag_test1 => {
          -simv_args => [
  	     	     
                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_min=1",
                   "+hqmproc_batch_max=1",
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=72",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=8", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=8",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=500", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP0_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP0_TRF_DELAY_MIN=8", 
		   "+LDB_PP0_TRF_DELAY_MAX=8",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=500", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP1_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP1_TRF_DELAY_MIN=8", 
		   "+LDB_PP1_TRF_DELAY_MAX=8",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=500", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP2_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP2_TRFREL_QID=2",  
		   "+LDB_PP2_TRFREL_QTYPE=QATM",
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=500", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP3_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP3_TRFREL_QID=3",  
		   "+LDB_PP3_TRFREL_QTYPE=QATM",
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 
		    
		   "+LDB_PP4_TRF_ENA=1", 
		   "+LDB_PP4_Q0_NUM_HCW=500", 
		   "+LDB_PP4_QTYPE=QORD", 
		   "+LDB_PP4_QID=4", 
		   "+LDB_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP4_TRFRELS_CTRL_MODE=0",   
		   "+LDB_PP4_TRFREL_QID=4",  
		   "+LDB_PP4_TRFREL_QTYPE=QORD",  
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4", 
		   "+LDB_PP4_TRF_DELAY_MIN=8", 
		   "+LDB_PP4_TRF_DELAY_MAX=8", 
                   "+LDB_PP4_TRFFRAG_CTRL_MODE=1", #1: ended by COMP/COMP_T; 2: ended by RENQ/RENQ_T; 3: rnd
                   "+LDB_PP4_TRFFRAG_T_CTRL_MODE=0", #FRAG only, no FRAG_T
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP4_RENQ_QTYPE=QDIR",
                   "+LDB_PP4_RENQ_QID=4",
		   	
		   "+LDB_PP5_TRF_ENA=1", 
		   "+LDB_PP5_Q0_NUM_HCW=500", 
		   "+LDB_PP5_QTYPE=QORD", 
		   "+LDB_PP5_QID=5", 
		   "+LDB_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP5_TRFRELS_CTRL_MODE=0",    
		   "+LDB_PP5_TRFREL_QID=5",  
		   "+LDB_PP5_TRFREL_QTYPE=QORD", 
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
		   "+LDB_PP5_TRF_DELAY_MIN=8", 
		   "+LDB_PP5_TRF_DELAY_MAX=8", 
                   "+LDB_PP5_TRFFRAG_CTRL_MODE=2", #1: ended by COMP/COMP_T; 2: ended by RENQ/RENQ_T; 3: rnd
                   "+LDB_PP5_TRFFRAG_T_CTRL_MODE=0", #FRAG only, no FRAG_T
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP5_RENQ_QTYPE=QDIR",
                   "+LDB_PP5_RENQ_QID=5",			
				   
		   "+DIR_PP4_TRF_ENA=1", 
		   "+DIR_PP4_Q0_NUM_HCW=0", 
		   "+DIR_PP4_QTYPE=QDIR", 
		   "+DIR_PP4_QID=4",
		   "+DIR_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP4_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP4_TRF_DELAY_MIN=8",  
		   "+DIR_PP4_TRF_DELAY_MAX=8",

		   "+DIR_PP5_TRF_ENA=1", 
		   "+DIR_PP5_Q0_NUM_HCW=0", 
		   "+DIR_PP5_QTYPE=QDIR", 
		   "+DIR_PP5_QID=4",
		   "+DIR_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP5_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP5_TRF_DELAY_MIN=8",  
		   "+DIR_PP5_TRF_DELAY_MAX=8",			   				   
				   
		   "+DIR_PP6_TRF_ENA=1", 
		   "+DIR_PP6_Q0_NUM_HCW=500", 
		   "+DIR_PP6_QTYPE=QDIR", 
		   "+DIR_PP6_QID=6",
		   "+DIR_PP6_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP6_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP6_TRF_DELAY_MIN=8",  
		   "+DIR_PP6_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP7_TRF_ENA=1", 
		   "+DIR_PP7_Q0_NUM_HCW=500", 
		   "+DIR_PP7_QTYPE=QDIR", 
		   "+DIR_PP7_QID=7", 
		   "+DIR_PP7_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP7_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP7_TRF_DELAY_MIN=8", 
		   "+DIR_PP7_TRF_DELAY_MAX=8",  
		   		   
		   "+hqmproc_return_flow=1",		     	     
                   #"+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_cfg0.cft",		     
                        ],
      },         	     


      ldb8ppdir8pp_qid1map_mvas_stream_ordfrag_test2 => {
          -simv_args => [
  	     	     
                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_min=1",
                   "+hqmproc_batch_max=1",
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=72",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=8", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=8",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=500", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRFSTREAM_CTRL_MODE=2", 
		   "+LDB_PP0_TRFSTREAM_NUM_MIN=4", 
		   "+LDB_PP0_TRFSTREAM_NUM_MAX=4", 
		   "+LDB_PP0_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP0_TRF_DELAY_MIN=8", 
		   "+LDB_PP0_TRF_DELAY_MAX=8",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=500", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRFSTREAM_CTRL_MODE=2", 
		   "+LDB_PP1_TRFSTREAM_NUM_MIN=4", 
		   "+LDB_PP1_TRFSTREAM_NUM_MAX=4", 
		   "+LDB_PP1_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP1_TRF_DELAY_MIN=8", 
		   "+LDB_PP1_TRF_DELAY_MAX=8",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=500", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRFSTREAM_CTRL_MODE=2", 
		   "+LDB_PP2_TRFSTREAM_NUM_MIN=4", 
		   "+LDB_PP2_TRFSTREAM_NUM_MAX=4", 
		   "+LDB_PP2_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP2_TRFREL_QID=2",  
		   "+LDB_PP2_TRFREL_QTYPE=QATM",
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=500", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRFSTREAM_CTRL_MODE=2", 
		   "+LDB_PP3_TRFSTREAM_NUM_MIN=4", 
		   "+LDB_PP3_TRFSTREAM_NUM_MAX=4", 
		   "+LDB_PP3_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP3_TRFREL_QID=3",  
		   "+LDB_PP3_TRFREL_QTYPE=QATM",
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 
		    
		   "+LDB_PP4_TRF_ENA=1", 
		   "+LDB_PP4_Q0_NUM_HCW=500", 
		   "+LDB_PP4_QTYPE=QORD", 
		   "+LDB_PP4_QID=4", 
		   "+LDB_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP4_TRFRELS_CTRL_MODE=0",   
		   "+LDB_PP4_TRFREL_QID=4",  
		   "+LDB_PP4_TRFREL_QTYPE=QORD",  
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4", 
		   "+LDB_PP4_TRF_DELAY_MIN=8", 
		   "+LDB_PP4_TRF_DELAY_MAX=8", 
                   "+LDB_PP4_TRFFRAG_CTRL_MODE=1", #1: ended by COMP/COMP_T; 2: ended by RENQ/RENQ_T; 3: rnd
                   "+LDB_PP4_TRFFRAG_T_CTRL_MODE=0", #FRAG only, no FRAG_T
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP4_RENQ_QTYPE=QDIR",
                   "+LDB_PP4_RENQ_QID=4",
		   	
		   "+LDB_PP5_TRF_ENA=1", 
		   "+LDB_PP5_Q0_NUM_HCW=500", 
		   "+LDB_PP5_QTYPE=QORD", 
		   "+LDB_PP5_QID=5", 
		   "+LDB_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP5_TRFRELS_CTRL_MODE=0",    
		   "+LDB_PP5_TRFREL_QID=5",  
		   "+LDB_PP5_TRFREL_QTYPE=QORD", 
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
		   "+LDB_PP5_TRF_DELAY_MIN=8", 
		   "+LDB_PP5_TRF_DELAY_MAX=8", 
                   "+LDB_PP5_TRFFRAG_CTRL_MODE=2", #1: ended by COMP/COMP_T; 2: ended by RENQ/RENQ_T; 3: rnd
                   "+LDB_PP5_TRFFRAG_T_CTRL_MODE=0", #FRAG only, no FRAG_T
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP5_RENQ_QTYPE=QDIR",
                   "+LDB_PP5_RENQ_QID=5",			
				   
		   "+DIR_PP4_TRF_ENA=1", 
		   "+DIR_PP4_Q0_NUM_HCW=0", 
		   "+DIR_PP4_QTYPE=QDIR", 
		   "+DIR_PP4_QID=4",
		   "+DIR_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP4_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP4_TRF_DELAY_MIN=8",  
		   "+DIR_PP4_TRF_DELAY_MAX=8",

		   "+DIR_PP5_TRF_ENA=1", 
		   "+DIR_PP5_Q0_NUM_HCW=0", 
		   "+DIR_PP5_QTYPE=QDIR", 
		   "+DIR_PP5_QID=4",
		   "+DIR_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP5_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP5_TRF_DELAY_MIN=8",  
		   "+DIR_PP5_TRF_DELAY_MAX=8",			   				   
				   
		   "+DIR_PP6_TRF_ENA=1", 
		   "+DIR_PP6_Q0_NUM_HCW=500", 
		   "+DIR_PP6_QTYPE=QDIR", 
		   "+DIR_PP6_QID=6",
		   "+DIR_PP6_TRFSTREAM_CTRL_MODE=2", 
		   "+DIR_PP6_TRFSTREAM_NUM_MIN=4", 
		   "+DIR_PP6_TRFSTREAM_NUM_MAX=4", 
		   "+DIR_PP6_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP6_TRF_DELAY_MIN=8",  
		   "+DIR_PP6_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP7_TRF_ENA=1", 
		   "+DIR_PP7_Q0_NUM_HCW=500", 
		   "+DIR_PP7_QTYPE=QDIR", 
		   "+DIR_PP7_QID=7", 
		   "+DIR_PP7_TRFSTREAM_CTRL_MODE=2", 
		   "+DIR_PP7_TRFSTREAM_NUM_MIN=4", 
		   "+DIR_PP7_TRFSTREAM_NUM_MAX=4", 
		   "+DIR_PP7_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP7_TRF_DELAY_MIN=8", 
		   "+DIR_PP7_TRF_DELAY_MAX=8",  
		   		   
		   "+hqmproc_return_flow=1",		     	     
                   #"+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_cfg0.cft",		     
                        ],
      },         	     


      ldb8ppdir8pp_qid1map_mvas_stream_ordfrag_test2_try => {
          -simv_args => [
  	     	     
                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_min=1",
                   "+hqmproc_batch_max=1",
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=72",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=2", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=0",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=500", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRFSTREAM_CTRL_MODE=2", 
		   "+LDB_PP0_TRFSTREAM_NUM_MIN=4", 
		   "+LDB_PP0_TRFSTREAM_NUM_MAX=4", 
		   "+LDB_PP0_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP0_TRF_DELAY_MIN=8", 
		   "+LDB_PP0_TRF_DELAY_MAX=8",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=500", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRFSTREAM_CTRL_MODE=2", 
		   "+LDB_PP1_TRFSTREAM_NUM_MIN=4", 
		   "+LDB_PP1_TRFSTREAM_NUM_MAX=4", 
		   "+LDB_PP1_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP1_TRF_DELAY_MIN=8", 
		   "+LDB_PP1_TRF_DELAY_MAX=8",  
		   
		   "+LDB_PP2_TRF_ENA=0", 
		   "+LDB_PP2_Q0_NUM_HCW=0", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRFSTREAM_CTRL_MODE=2", 
		   "+LDB_PP2_TRFSTREAM_NUM_MIN=4", 
		   "+LDB_PP2_TRFSTREAM_NUM_MAX=4", 
		   "+LDB_PP2_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP2_TRFREL_QID=2",  
		   "+LDB_PP2_TRFREL_QTYPE=QATM",
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
		    
		   "+LDB_PP3_TRF_ENA=0", 
		   "+LDB_PP3_Q0_NUM_HCW=0", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRFSTREAM_CTRL_MODE=2", 
		   "+LDB_PP3_TRFSTREAM_NUM_MIN=4", 
		   "+LDB_PP3_TRFSTREAM_NUM_MAX=4", 
		   "+LDB_PP3_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP3_TRFREL_QID=3",  
		   "+LDB_PP3_TRFREL_QTYPE=QATM",
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 
		    
		   "+LDB_PP4_TRF_ENA=0", 
		   "+LDB_PP4_Q0_NUM_HCW=", 
		   "+LDB_PP4_QTYPE=QORD", 
		   "+LDB_PP4_QID=4", 
		   "+LDB_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP4_TRFRELS_CTRL_MODE=0",   
		   "+LDB_PP4_TRFREL_QID=4",  
		   "+LDB_PP4_TRFREL_QTYPE=QORD",  
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4", 
		   "+LDB_PP4_TRF_DELAY_MIN=8", 
		   "+LDB_PP4_TRF_DELAY_MAX=8", 
                   "+LDB_PP4_TRFFRAG_CTRL_MODE=1", #1: ended by COMP/COMP_T; 2: ended by RENQ/RENQ_T; 3: rnd
                   "+LDB_PP4_TRFFRAG_T_CTRL_MODE=0", #FRAG only, no FRAG_T
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP4_RENQ_QTYPE=QDIR",
                   "+LDB_PP4_RENQ_QID=4",
		   	
		   "+LDB_PP5_TRF_ENA=0", 
		   "+LDB_PP5_Q0_NUM_HCW=0", 
		   "+LDB_PP5_QTYPE=QORD", 
		   "+LDB_PP5_QID=5", 
		   "+LDB_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP5_TRFRELS_CTRL_MODE=0",    
		   "+LDB_PP5_TRFREL_QID=5",  
		   "+LDB_PP5_TRFREL_QTYPE=QORD", 
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
		   "+LDB_PP5_TRF_DELAY_MIN=8", 
		   "+LDB_PP5_TRF_DELAY_MAX=8", 
                   "+LDB_PP5_TRFFRAG_CTRL_MODE=2", #1: ended by COMP/COMP_T; 2: ended by RENQ/RENQ_T; 3: rnd
                   "+LDB_PP5_TRFFRAG_T_CTRL_MODE=0", #FRAG only, no FRAG_T
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP5_RENQ_QTYPE=QDIR",
                   "+LDB_PP5_RENQ_QID=5",			
				   
		   "+DIR_PP4_TRF_ENA=0", 
		   "+DIR_PP4_Q0_NUM_HCW=0", 
		   "+DIR_PP4_QTYPE=QDIR", 
		   "+DIR_PP4_QID=4",
		   "+DIR_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP4_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP4_TRF_DELAY_MIN=8",  
		   "+DIR_PP4_TRF_DELAY_MAX=8",

		   "+DIR_PP5_TRF_ENA=0", 
		   "+DIR_PP5_Q0_NUM_HCW=0", 
		   "+DIR_PP5_QTYPE=QDIR", 
		   "+DIR_PP5_QID=4",
		   "+DIR_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP5_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP5_TRF_DELAY_MIN=8",  
		   "+DIR_PP5_TRF_DELAY_MAX=8",			   				   
				   
		   "+DIR_PP6_TRF_ENA=0", 
		   "+DIR_PP6_Q0_NUM_HCW=0", 
		   "+DIR_PP6_QTYPE=QDIR", 
		   "+DIR_PP6_QID=6",
		   "+DIR_PP6_TRFSTREAM_CTRL_MODE=2", 
		   "+DIR_PP6_TRFSTREAM_NUM_MIN=4", 
		   "+DIR_PP6_TRFSTREAM_NUM_MAX=4", 
		   "+DIR_PP6_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP6_TRF_DELAY_MIN=8",  
		   "+DIR_PP6_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP7_TRF_ENA=0", 
		   "+DIR_PP7_Q0_NUM_HCW=0", 
		   "+DIR_PP7_QTYPE=QDIR", 
		   "+DIR_PP7_QID=7", 
		   "+DIR_PP7_TRFSTREAM_CTRL_MODE=2", 
		   "+DIR_PP7_TRFSTREAM_NUM_MIN=4", 
		   "+DIR_PP7_TRFSTREAM_NUM_MAX=4", 
		   "+DIR_PP7_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP7_TRF_DELAY_MIN=8", 
		   "+DIR_PP7_TRF_DELAY_MAX=8",  
		   		   
		   "+hqmproc_return_flow=1",		     	     
                   #"+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_cfg0.cft",		     
                        ],
      },         	     



      ldb8ppdir8pp_qid1map_mvas_stream_ordfragmode2_test2 => {
          -simv_args => [
  	     	     
                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_min=1",
                   "+hqmproc_batch_max=1",
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=72",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=8", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=8",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=500", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRFSTREAM_CTRL_MODE=2", 
		   "+LDB_PP0_TRFSTREAM_NUM_MIN=4", 
		   "+LDB_PP0_TRFSTREAM_NUM_MAX=4", 
		   "+LDB_PP0_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP0_TRF_DELAY_MIN=8", 
		   "+LDB_PP0_TRF_DELAY_MAX=8",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=500", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRFSTREAM_CTRL_MODE=2", 
		   "+LDB_PP1_TRFSTREAM_NUM_MIN=4", 
		   "+LDB_PP1_TRFSTREAM_NUM_MAX=4", 
		   "+LDB_PP1_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP1_TRF_DELAY_MIN=8", 
		   "+LDB_PP1_TRF_DELAY_MAX=8",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=500", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRFSTREAM_CTRL_MODE=2", 
		   "+LDB_PP2_TRFSTREAM_NUM_MIN=4", 
		   "+LDB_PP2_TRFSTREAM_NUM_MAX=4", 
		   "+LDB_PP2_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP2_TRFREL_QID=2",  
		   "+LDB_PP2_TRFREL_QTYPE=QATM",
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=500", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRFSTREAM_CTRL_MODE=2", 
		   "+LDB_PP3_TRFSTREAM_NUM_MIN=4", 
		   "+LDB_PP3_TRFSTREAM_NUM_MAX=4", 
		   "+LDB_PP3_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP3_TRFREL_QID=3",  
		   "+LDB_PP3_TRFREL_QTYPE=QATM",
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 
		    
		   "+LDB_PP4_TRF_ENA=1", 
		   "+LDB_PP4_Q0_NUM_HCW=500", 
		   "+LDB_PP4_QTYPE=QORD", 
		   "+LDB_PP4_QID=4", 
		   "+LDB_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP4_TRFRELS_CTRL_MODE=0",   
		   "+LDB_PP4_TRFREL_QID=4",  
		   "+LDB_PP4_TRFREL_QTYPE=QORD",  
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4", 
		   "+LDB_PP4_TRF_DELAY_MIN=8", 
		   "+LDB_PP4_TRF_DELAY_MAX=8", 
                   "+LDB_PP4_TRFFRAG_CTRL_MODE=2", #1: ended by COMP/COMP_T; 2: ended by RENQ/RENQ_T; 3: rnd
                   "+LDB_PP4_TRFFRAG_T_CTRL_MODE=0", #FRAG only, no FRAG_T
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP4_RENQ_QTYPE=QDIR",
                   "+LDB_PP4_RENQ_QID=4",
		   	
		   "+LDB_PP5_TRF_ENA=1", 
		   "+LDB_PP5_Q0_NUM_HCW=500", 
		   "+LDB_PP5_QTYPE=QORD", 
		   "+LDB_PP5_QID=5", 
		   "+LDB_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP5_TRFRELS_CTRL_MODE=0",    
		   "+LDB_PP5_TRFREL_QID=5",  
		   "+LDB_PP5_TRFREL_QTYPE=QORD", 
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
		   "+LDB_PP5_TRF_DELAY_MIN=8", 
		   "+LDB_PP5_TRF_DELAY_MAX=8", 
                   "+LDB_PP5_TRFFRAG_CTRL_MODE=2", #1: ended by COMP/COMP_T; 2: ended by RENQ/RENQ_T; 3: rnd
                   "+LDB_PP5_TRFFRAG_T_CTRL_MODE=0", #FRAG only, no FRAG_T
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP5_RENQ_QTYPE=QDIR",
                   "+LDB_PP5_RENQ_QID=5",			
				   
		   "+DIR_PP4_TRF_ENA=1", 
		   "+DIR_PP4_Q0_NUM_HCW=0", 
		   "+DIR_PP4_QTYPE=QDIR", 
		   "+DIR_PP4_QID=4",
		   "+DIR_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP4_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP4_TRF_DELAY_MIN=8",  
		   "+DIR_PP4_TRF_DELAY_MAX=8",

		   "+DIR_PP5_TRF_ENA=1", 
		   "+DIR_PP5_Q0_NUM_HCW=0", 
		   "+DIR_PP5_QTYPE=QDIR", 
		   "+DIR_PP5_QID=4",
		   "+DIR_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP5_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP5_TRF_DELAY_MIN=8",  
		   "+DIR_PP5_TRF_DELAY_MAX=8",			   				   
				   
		   "+DIR_PP6_TRF_ENA=1", 
		   "+DIR_PP6_Q0_NUM_HCW=500", 
		   "+DIR_PP6_QTYPE=QDIR", 
		   "+DIR_PP6_QID=6",
		   "+DIR_PP6_TRFSTREAM_CTRL_MODE=2", 
		   "+DIR_PP6_TRFSTREAM_NUM_MIN=4", 
		   "+DIR_PP6_TRFSTREAM_NUM_MAX=4", 
		   "+DIR_PP6_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP6_TRF_DELAY_MIN=8",  
		   "+DIR_PP6_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP7_TRF_ENA=1", 
		   "+DIR_PP7_Q0_NUM_HCW=500", 
		   "+DIR_PP7_QTYPE=QDIR", 
		   "+DIR_PP7_QID=7", 
		   "+DIR_PP7_TRFSTREAM_CTRL_MODE=2", 
		   "+DIR_PP7_TRFSTREAM_NUM_MIN=4", 
		   "+DIR_PP7_TRFSTREAM_NUM_MAX=4", 
		   "+DIR_PP7_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP7_TRF_DELAY_MIN=8", 
		   "+DIR_PP7_TRF_DELAY_MAX=8",  
		   		   
		   "+hqmproc_return_flow=1",		     	     
                   #"+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_cfg0.cft",		     
                        ],
      },         	     


      #############################
      #HQMV30_AO support scenario 1, ATM => COMB
      #############################
      ldb8ppdir8pp_qid1map_mvas_stream_ordfrag_atmord_test0 => {
          -simv_args => [
  	     	     
                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_min=1",
                   "+hqmproc_batch_max=1",
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=72",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=8", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=8",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=500", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP0_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP0_TRF_DELAY_MIN=8", 
		   "+LDB_PP0_TRF_DELAY_MAX=8",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=500", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP1_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP1_TRF_DELAY_MIN=8", 
		   "+LDB_PP1_TRF_DELAY_MAX=8",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=500", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP2_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP2_TRFREL_QID=2",  
		   "+LDB_PP2_TRFREL_QTYPE=QATM",
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
                   "+LDB_PP2_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP2_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP2_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP2_RENQ_QTYPE=QDIR",
                   "+LDB_PP2_RENQ_QID=2",	
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=500", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP3_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP3_TRFREL_QID=3",  
		   "+LDB_PP3_TRFREL_QTYPE=QATM",
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 
                   "+LDB_PP3_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP3_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP3_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP3_RENQ_QTYPE=QDIR",
                   "+LDB_PP3_RENQ_QID=3",	
		    
		   "+LDB_PP4_TRF_ENA=1", 
		   "+LDB_PP4_Q0_NUM_HCW=500", 
		   "+LDB_PP4_QTYPE=QORD", 
		   "+LDB_PP4_QID=4", 
		   "+LDB_PP4_TRFSTREAM_CTRL_MODE=0", 
		   "+LDB_PP4_TRFRELS_CTRL_MODE=0",   
		   "+LDB_PP4_TRFREL_QID=4",  
		   "+LDB_PP4_TRFREL_QTYPE=QORD",  
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4", 
		   "+LDB_PP4_TRF_DELAY_MIN=16", 
		   "+LDB_PP4_TRF_DELAY_MAX=16", 
                   "+LDB_PP4_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP4_RENQ_QTYPE=QDIR",
                   "+LDB_PP4_RENQ_QID=4",
		   	
		   "+LDB_PP5_TRF_ENA=1", 
		   "+LDB_PP5_Q0_NUM_HCW=500", 
		   "+LDB_PP5_QTYPE=QORD", 
		   "+LDB_PP5_QID=5", 
		   "+LDB_PP5_TRFSTREAM_CTRL_MODE=0", 
		   "+LDB_PP5_TRFRELS_CTRL_MODE=0",    
		   "+LDB_PP5_TRFREL_QID=5",  
		   "+LDB_PP5_TRFREL_QTYPE=QORD", 
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
		   "+LDB_PP5_TRF_DELAY_MIN=8", 
		   "+LDB_PP5_TRF_DELAY_MAX=8", 
                   "+LDB_PP5_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP5_RENQ_QTYPE=QDIR",
                   "+LDB_PP5_RENQ_QID=5",			
				   
                   ###DIR
		   "+DIR_PP2_TRF_ENA=1", 
		   "+DIR_PP2_Q0_NUM_HCW=0", 
		   "+DIR_PP2_QTYPE=QDIR", 
		   "+DIR_PP2_QID=2",
		   "+DIR_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP2_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP2_TRF_DELAY_MIN=8",  
		   "+DIR_PP2_TRF_DELAY_MAX=8",

		   "+DIR_PP3_TRF_ENA=1", 
		   "+DIR_PP3_Q0_NUM_HCW=0", 
		   "+DIR_PP3_QTYPE=QDIR", 
		   "+DIR_PP3_QID=3",
		   "+DIR_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP3_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP3_TRF_DELAY_MIN=8",  
		   "+DIR_PP3_TRF_DELAY_MAX=8",		

		   "+DIR_PP4_TRF_ENA=1", 
		   "+DIR_PP4_Q0_NUM_HCW=0", 
		   "+DIR_PP4_QTYPE=QDIR", 
		   "+DIR_PP4_QID=4",
		   "+DIR_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP4_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP4_TRF_DELAY_MIN=8",  
		   "+DIR_PP4_TRF_DELAY_MAX=8",

		   "+DIR_PP5_TRF_ENA=1", 
		   "+DIR_PP5_Q0_NUM_HCW=0", 
		   "+DIR_PP5_QTYPE=QDIR", 
		   "+DIR_PP5_QID=4",
		   "+DIR_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP5_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP5_TRF_DELAY_MIN=8",  
		   "+DIR_PP5_TRF_DELAY_MAX=8",			   				   
				   
		   "+DIR_PP6_TRF_ENA=1", 
		   "+DIR_PP6_Q0_NUM_HCW=500", 
		   "+DIR_PP6_QTYPE=QDIR", 
		   "+DIR_PP6_QID=6",
		   "+DIR_PP6_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP6_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP6_TRF_DELAY_MIN=8",  
		   "+DIR_PP6_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP7_TRF_ENA=1", 
		   "+DIR_PP7_Q0_NUM_HCW=500", 
		   "+DIR_PP7_QTYPE=QDIR", 
		   "+DIR_PP7_QID=7", 
		   "+DIR_PP7_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP7_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP7_TRF_DELAY_MIN=8", 
		   "+DIR_PP7_TRF_DELAY_MAX=8",  
		   		   
		   "+hqmproc_return_flow=1",		     	     
                   #"+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_cfg0.cft",		     
                        ],
      },         	     
        

      ldb8ppdir8pp_qid1map_mvas_stream_ordfrag_atmord_test1 => {
          -simv_args => [
  	     	     
                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_min=1",
                   "+hqmproc_batch_max=1",
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=72",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=8", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=8",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=500", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP0_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP0_TRF_DELAY_MIN=8", 
		   "+LDB_PP0_TRF_DELAY_MAX=8",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=500", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP1_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP1_TRF_DELAY_MIN=8", 
		   "+LDB_PP1_TRF_DELAY_MAX=8",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=500", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP2_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP2_TRFREL_QID=2",  
		   "+LDB_PP2_TRFREL_QTYPE=QATM",
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
                   "+LDB_PP2_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP2_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP2_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP2_RENQ_QTYPE=QDIR",
                   "+LDB_PP2_RENQ_QID=2",	
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=500", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP3_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP3_TRFREL_QID=3",  
		   "+LDB_PP3_TRFREL_QTYPE=QATM",
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 
                   "+LDB_PP3_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP3_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP3_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP3_RENQ_QTYPE=QDIR",
                   "+LDB_PP3_RENQ_QID=3",	
		    
		   "+LDB_PP4_TRF_ENA=1", 
		   "+LDB_PP4_Q0_NUM_HCW=500", 
		   "+LDB_PP4_QTYPE=QORD", 
		   "+LDB_PP4_QID=4", 
		   "+LDB_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP4_TRFRELS_CTRL_MODE=0",   
		   "+LDB_PP4_TRFREL_QID=4",  
		   "+LDB_PP4_TRFREL_QTYPE=QORD",  
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4", 
		   "+LDB_PP4_TRF_DELAY_MIN=8", 
		   "+LDB_PP4_TRF_DELAY_MAX=8", 
                   "+LDB_PP4_TRFFRAG_CTRL_MODE=1", #1: ended by COMP/COMP_T; 2: ended by RENQ/RENQ_T; 3: rnd
                   "+LDB_PP4_TRFFRAG_T_CTRL_MODE=0", #FRAG only, no FRAG_T
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP4_RENQ_QTYPE=QDIR",
                   "+LDB_PP4_RENQ_QID=4",
		   	
		   "+LDB_PP5_TRF_ENA=1", 
		   "+LDB_PP5_Q0_NUM_HCW=500", 
		   "+LDB_PP5_QTYPE=QORD", 
		   "+LDB_PP5_QID=5", 
		   "+LDB_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP5_TRFRELS_CTRL_MODE=0",    
		   "+LDB_PP5_TRFREL_QID=5",  
		   "+LDB_PP5_TRFREL_QTYPE=QORD", 
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
		   "+LDB_PP5_TRF_DELAY_MIN=8", 
		   "+LDB_PP5_TRF_DELAY_MAX=8", 
                   "+LDB_PP5_TRFFRAG_CTRL_MODE=2", #1: ended by COMP/COMP_T; 2: ended by RENQ/RENQ_T; 3: rnd
                   "+LDB_PP5_TRFFRAG_T_CTRL_MODE=0", #FRAG only, no FRAG_T
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP5_RENQ_QTYPE=QDIR",
                   "+LDB_PP5_RENQ_QID=5",			
				   
                   ###DIR
		   "+DIR_PP2_TRF_ENA=1", 
		   "+DIR_PP2_Q0_NUM_HCW=0", 
		   "+DIR_PP2_QTYPE=QDIR", 
		   "+DIR_PP2_QID=2",
		   "+DIR_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP2_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP2_TRF_DELAY_MIN=8",  
		   "+DIR_PP2_TRF_DELAY_MAX=8",

		   "+DIR_PP3_TRF_ENA=1", 
		   "+DIR_PP3_Q0_NUM_HCW=0", 
		   "+DIR_PP3_QTYPE=QDIR", 
		   "+DIR_PP3_QID=3",
		   "+DIR_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP3_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP3_TRF_DELAY_MIN=8",  
		   "+DIR_PP3_TRF_DELAY_MAX=8",		

		   "+DIR_PP4_TRF_ENA=1", 
		   "+DIR_PP4_Q0_NUM_HCW=0", 
		   "+DIR_PP4_QTYPE=QDIR", 
		   "+DIR_PP4_QID=4",
		   "+DIR_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP4_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP4_TRF_DELAY_MIN=8",  
		   "+DIR_PP4_TRF_DELAY_MAX=8",

		   "+DIR_PP5_TRF_ENA=1", 
		   "+DIR_PP5_Q0_NUM_HCW=0", 
		   "+DIR_PP5_QTYPE=QDIR", 
		   "+DIR_PP5_QID=4",
		   "+DIR_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP5_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP5_TRF_DELAY_MIN=8",  
		   "+DIR_PP5_TRF_DELAY_MAX=8",			   				   
				   
		   "+DIR_PP6_TRF_ENA=1", 
		   "+DIR_PP6_Q0_NUM_HCW=500", 
		   "+DIR_PP6_QTYPE=QDIR", 
		   "+DIR_PP6_QID=6",
		   "+DIR_PP6_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP6_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP6_TRF_DELAY_MIN=8",  
		   "+DIR_PP6_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP7_TRF_ENA=1", 
		   "+DIR_PP7_Q0_NUM_HCW=500", 
		   "+DIR_PP7_QTYPE=QDIR", 
		   "+DIR_PP7_QID=7", 
		   "+DIR_PP7_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP7_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP7_TRF_DELAY_MIN=8", 
		   "+DIR_PP7_TRF_DELAY_MAX=8",  
		   		   
		   "+hqmproc_return_flow=1",		     	     
                   #"+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_cfg0.cft",		     
                        ],
      },         	     


      ldb8ppdir8pp_qid1map_mvas_stream_ordfrag_atmord_test2 => {
          -simv_args => [
  	     	     
                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_min=1",
                   "+hqmproc_batch_max=1",
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=72",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=8", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=8",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=500", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRFSTREAM_CTRL_MODE=2", 
		   "+LDB_PP0_TRFSTREAM_NUM_MIN=4", 
		   "+LDB_PP0_TRFSTREAM_NUM_MAX=4", 
		   "+LDB_PP0_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP0_TRF_DELAY_MIN=8", 
		   "+LDB_PP0_TRF_DELAY_MAX=8",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=500", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRFSTREAM_CTRL_MODE=2", 
		   "+LDB_PP1_TRFSTREAM_NUM_MIN=4", 
		   "+LDB_PP1_TRFSTREAM_NUM_MAX=4", 
		   "+LDB_PP1_TRFRELS_CTRL_MODE=0", 
		   "+LDB_PP1_TRF_DELAY_MIN=8", 
		   "+LDB_PP1_TRF_DELAY_MAX=8",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=500", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRFSTREAM_CTRL_MODE=2", 
		   "+LDB_PP2_TRFSTREAM_NUM_MIN=4", 
		   "+LDB_PP2_TRFSTREAM_NUM_MAX=4", 
		   "+LDB_PP2_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP2_TRFREL_QID=2",  
		   "+LDB_PP2_TRFREL_QTYPE=QATM",
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
                   "+LDB_PP2_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP2_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP2_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP2_RENQ_QTYPE=QDIR",
                   "+LDB_PP2_RENQ_QID=2",	
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=500", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRFSTREAM_CTRL_MODE=2", 
		   "+LDB_PP3_TRFSTREAM_NUM_MIN=4", 
		   "+LDB_PP3_TRFSTREAM_NUM_MAX=4", 
		   "+LDB_PP3_TRFRELS_CTRL_MODE=1", 
		   "+LDB_PP3_TRFREL_QID=3",  
		   "+LDB_PP3_TRFREL_QTYPE=QATM",
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 
                   "+LDB_PP3_TRFFRAG_CTRL_MODE=1",
                   "+LDB_PP3_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP3_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP3_RENQ_QTYPE=QDIR",
                   "+LDB_PP3_RENQ_QID=3",	
		    
		   "+LDB_PP4_TRF_ENA=1", 
		   "+LDB_PP4_Q0_NUM_HCW=500", 
		   "+LDB_PP4_QTYPE=QORD", 
		   "+LDB_PP4_QID=4", 
		   "+LDB_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP4_TRFRELS_CTRL_MODE=0",   
		   "+LDB_PP4_TRFREL_QID=4",  
		   "+LDB_PP4_TRFREL_QTYPE=QORD",  
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4", 
		   "+LDB_PP4_TRF_DELAY_MIN=8", 
		   "+LDB_PP4_TRF_DELAY_MAX=8", 
                   "+LDB_PP4_TRFFRAG_CTRL_MODE=1", #1: ended by COMP/COMP_T; 2: ended by RENQ/RENQ_T; 3: rnd
                   "+LDB_PP4_TRFFRAG_T_CTRL_MODE=0", #FRAG only, no FRAG_T
                   "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP4_RENQ_QTYPE=QDIR",
                   "+LDB_PP4_RENQ_QID=4",
		   	
		   "+LDB_PP5_TRF_ENA=1", 
		   "+LDB_PP5_Q0_NUM_HCW=500", 
		   "+LDB_PP5_QTYPE=QORD", 
		   "+LDB_PP5_QID=5", 
		   "+LDB_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+LDB_PP5_TRFRELS_CTRL_MODE=0",    
		   "+LDB_PP5_TRFREL_QID=5",  
		   "+LDB_PP5_TRFREL_QTYPE=QORD", 
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",    
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
		   "+LDB_PP5_TRF_DELAY_MIN=8", 
		   "+LDB_PP5_TRF_DELAY_MAX=8", 
                   "+LDB_PP5_TRFFRAG_CTRL_MODE=2", #1: ended by COMP/COMP_T; 2: ended by RENQ/RENQ_T; 3: rnd
                   "+LDB_PP5_TRFFRAG_T_CTRL_MODE=0", #FRAG only, no FRAG_T
                   "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                   "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                   "+LDB_PP5_RENQ_QTYPE=QDIR",
                   "+LDB_PP5_RENQ_QID=5",			
				   
                   ###DIR
		   "+DIR_PP2_TRF_ENA=1", 
		   "+DIR_PP2_Q0_NUM_HCW=0", 
		   "+DIR_PP2_QTYPE=QDIR", 
		   "+DIR_PP2_QID=2",
		   "+DIR_PP2_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP2_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP2_TRF_DELAY_MIN=8",  
		   "+DIR_PP2_TRF_DELAY_MAX=8",

		   "+DIR_PP3_TRF_ENA=1", 
		   "+DIR_PP3_Q0_NUM_HCW=0", 
		   "+DIR_PP3_QTYPE=QDIR", 
		   "+DIR_PP3_QID=3",
		   "+DIR_PP3_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP3_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP3_TRF_DELAY_MIN=8",  
		   "+DIR_PP3_TRF_DELAY_MAX=8",		

		   "+DIR_PP4_TRF_ENA=1", 
		   "+DIR_PP4_Q0_NUM_HCW=0", 
		   "+DIR_PP4_QTYPE=QDIR", 
		   "+DIR_PP4_QID=4",
		   "+DIR_PP4_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP4_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP4_TRF_DELAY_MIN=8",  
		   "+DIR_PP4_TRF_DELAY_MAX=8",

		   "+DIR_PP5_TRF_ENA=1", 
		   "+DIR_PP5_Q0_NUM_HCW=0", 
		   "+DIR_PP5_QTYPE=QDIR", 
		   "+DIR_PP5_QID=4",
		   "+DIR_PP5_TRFSTREAM_CTRL_MODE=1", 
		   "+DIR_PP5_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP5_TRF_DELAY_MIN=8",  
		   "+DIR_PP5_TRF_DELAY_MAX=8",			   				   
				   
		   "+DIR_PP6_TRF_ENA=1", 
		   "+DIR_PP6_Q0_NUM_HCW=500", 
		   "+DIR_PP6_QTYPE=QDIR", 
		   "+DIR_PP6_QID=6",
		   "+DIR_PP6_TRFSTREAM_CTRL_MODE=2", 
		   "+DIR_PP6_TRFSTREAM_NUM_MIN=4", 
		   "+DIR_PP6_TRFSTREAM_NUM_MAX=4", 
		   "+DIR_PP6_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP6_TRF_DELAY_MIN=8",  
		   "+DIR_PP6_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP7_TRF_ENA=1", 
		   "+DIR_PP7_Q0_NUM_HCW=500", 
		   "+DIR_PP7_QTYPE=QDIR", 
		   "+DIR_PP7_QID=7", 
		   "+DIR_PP7_TRFSTREAM_CTRL_MODE=2", 
		   "+DIR_PP7_TRFSTREAM_NUM_MIN=4", 
		   "+DIR_PP7_TRFSTREAM_NUM_MAX=4", 
		   "+DIR_PP7_TRFRELS_CTRL_MODE=0", 
		   "+DIR_PP7_TRF_DELAY_MIN=8", 
		   "+DIR_PP7_TRF_DELAY_MAX=8",  
		   		   
		   "+hqmproc_return_flow=1",		     	     
                   #"+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_cfg0.cft",		     
                        ],
      },         	     

      ldb8ppdir8pp_qid1map_mvas_atmord_cfg0 => {
          -simv_args => [
  	     	     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_atmord_cfg0.cft",		     
                        ],
      },   

      #############################
      ldb8ppdir8pp_qid1map_mvas_cfg0 => {
          -simv_args => [
  	     	     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_cfg0.cft",		     
                        ],
      },         	    
 

      ldb8ppdir8pp_qid1map_mvas_vas0limitcredit_cfg0 => {
          -simv_args => [
  	     	     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_vas0limitcredit_cfg0.cft",		     
                        ],
      },  

      ldb8ppdir8pp_qid1map_mvas_vas1limitcredit_cfg0 => {
          -simv_args => [
  	     	     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_vas1limitcredit_cfg0.cft",		     
                        ],
      },

      ldb8ppdir8pp_qid1map_mvas_vas2limitcredit_cfg0 => {
          -simv_args => [
  	     	     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_vas2limitcredit_cfg0.cft",		     
                        ],
      },

      ldb8ppdir8pp_qid1map_mvas_vas3limitcredit_cfg0 => {
          -simv_args => [
  	     	     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_vas3limitcredit_cfg0.cft",		     
                        ],
      },

      ldb8ppdir8pp_qid1map_mvas_vas4limitcredit_cfg0 => {
          -simv_args => [
                     "+HQM_CHP_INGRESS_ERROR_OUT_OF_CREDIT_TEST",
                     ##"+HQM_INGRESS_ERROR_TEST",

                     "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK_VAS0",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010184/0xfffffff0",#0xc5010188//   
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ooc_scenario1_test1.cft",
  	     	     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_vas4limitcredit_cfg0.cft",		     
                        ],
      },

      ldb8ppdir8pp_qid1map_mvas_vas5limitcredit_cfg0 => {
          -simv_args => [
  	     	     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_vas5limitcredit_cfg0.cft",		     
                        ],
      },

      ldb8ppdir8pp_qid1map_mvas_vas6limitcredit_cfg0 => {
          -simv_args => [
  	     	     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_vas6limitcredit_cfg0.cft",		     
                        ],
      },

      ldb8ppdir8pp_qid1map_mvas_vas7limitcredit_cfg0 => {
          -simv_args => [
  	     	     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_vas7limitcredit_cfg0.cft",		     
                        ],
      },


     scen1_ooc_test0 => {
          -simv_args => [

                     "+LDB_PP0_TRFIDLE_ENA=1",
                     "+LDB_PP0_TRFIDLE_NUM=300",
                     "+LDB_PP1_TRFIDLE_ENA=1",
                     "+LDB_PP1_TRFIDLE_NUM=300",
                     "+LDB_PP2_TRFIDLE_ENA=1",
                     "+LDB_PP2_TRFIDLE_NUM=300",
                     "+LDB_PP3_TRFIDLE_ENA=1",
                     "+LDB_PP3_TRFIDLE_NUM=300",
                     "+LDB_PP4_TRFIDLE_ENA=1",
                     "+LDB_PP4_TRFIDLE_NUM=300",
                     "+LDB_PP5_TRFIDLE_ENA=1",
                     "+LDB_PP5_TRFIDLE_NUM=300",
                     "+LDB_PP6_TRFIDLE_ENA=1",
                     "+LDB_PP6_TRFIDLE_NUM=300",
                     "+LDB_PP7_TRFIDLE_ENA=1",
                     "+LDB_PP7_TRFIDLE_NUM=300",

                     "+DIR_PP0_TRFIDLE_ENA=1",
                     "+DIR_PP0_TRFIDLE_NUM=300",
                     "+DIR_PP1_TRFIDLE_ENA=1",
                     "+DIR_PP1_TRFIDLE_NUM=300",
                     "+DIR_PP2_TRFIDLE_ENA=1",
                     "+DIR_PP2_TRFIDLE_NUM=300",
                     "+DIR_PP3_TRFIDLE_ENA=1",
                     "+DIR_PP3_TRFIDLE_NUM=300",
                     "+DIR_PP4_TRFIDLE_ENA=1",
                     "+DIR_PP4_TRFIDLE_NUM=300",
                     "+DIR_PP5_TRFIDLE_ENA=1",
                     "+DIR_PP5_TRFIDLE_NUM=300",
                     "+DIR_PP6_TRFIDLE_ENA=1",
                     "+DIR_PP6_TRFIDLE_NUM=300",
                     "+DIR_PP7_TRFIDLE_ENA=1",
                     "+DIR_PP7_TRFIDLE_NUM=300",
                        ],
      },

     scen1_vas2_rst_test0 => {
          -simv_args => [

                     #"+HQM_CHP_INGRESS_ERROR_OUT_OF_CREDIT_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     #"+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK_VAS0",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     #"+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     #"+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0x86400282/0xfffffff0",#0x86400282// 	
                        ],
      },
     scen1_vas3_rst_test0 => {
          -simv_args => [

                     #"+HQM_CHP_INGRESS_ERROR_OUT_OF_CREDIT_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     #"+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK_VAS0",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     #"+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     #"+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0x86400283/0xfffffff0",#0x86400282// 	
                        ],
      },


     scen1_vasrst_test0 => {
          -simv_args => [

                     "+LDB_PP0_TRFIDLE_ENA=1",
                     "+LDB_PP0_TRFIDLE_NUM=700",
                     "+LDB_PP1_TRFIDLE_ENA=1",
                     "+LDB_PP1_TRFIDLE_NUM=700",
                     "+LDB_PP2_TRFIDLE_ENA=1",
                     "+LDB_PP2_TRFIDLE_NUM=700",
                     "+LDB_PP3_TRFIDLE_ENA=1",
                     "+LDB_PP3_TRFIDLE_NUM=700",
                     "+LDB_PP4_TRFIDLE_ENA=1",
                     "+LDB_PP4_TRFIDLE_NUM=700",
                     "+LDB_PP5_TRFIDLE_ENA=1",
                     "+LDB_PP5_TRFIDLE_NUM=700",
                     "+LDB_PP6_TRFIDLE_ENA=1",
                     "+LDB_PP6_TRFIDLE_NUM=700",
                     "+LDB_PP7_TRFIDLE_ENA=1",
                     "+LDB_PP7_TRFIDLE_NUM=700",

                     "+DIR_PP0_TRFIDLE_ENA=1",
                     "+DIR_PP0_TRFIDLE_NUM=700",
                     "+DIR_PP1_TRFIDLE_ENA=1",
                     "+DIR_PP1_TRFIDLE_NUM=700",
                     "+DIR_PP2_TRFIDLE_ENA=1",
                     "+DIR_PP2_TRFIDLE_NUM=700",
                     "+DIR_PP3_TRFIDLE_ENA=1",
                     "+DIR_PP3_TRFIDLE_NUM=700",
                     "+DIR_PP4_TRFIDLE_ENA=1",
                     "+DIR_PP4_TRFIDLE_NUM=700",
                     "+DIR_PP5_TRFIDLE_ENA=1",
                     "+DIR_PP5_TRFIDLE_NUM=700",
                     "+DIR_PP6_TRFIDLE_ENA=1",
                     "+DIR_PP6_TRFIDLE_NUM=700",
                     "+DIR_PP7_TRFIDLE_ENA=1",
                     "+DIR_PP7_TRFIDLE_NUM=700",
                        ],
      },


     scen1_vasrst_test0_try => {
          -simv_args => [

                     "+LDB_PP0_TRFIDLE_ENA=1",
                     "+LDB_PP0_TRFIDLE_NUM=500",
                     "+LDB_PP1_TRFIDLE_ENA=1",
                     "+LDB_PP1_TRFIDLE_NUM=500",
                     "+LDB_PP2_TRFIDLE_ENA=1",
                     "+LDB_PP2_TRFIDLE_NUM=500",
                     "+LDB_PP3_TRFIDLE_ENA=1",
                     "+LDB_PP3_TRFIDLE_NUM=500",
                     "+LDB_PP4_TRFIDLE_ENA=1",
                     "+LDB_PP4_TRFIDLE_NUM=500",
                     "+LDB_PP5_TRFIDLE_ENA=1",
                     "+LDB_PP5_TRFIDLE_NUM=500",
                     "+LDB_PP6_TRFIDLE_ENA=1",
                     "+LDB_PP6_TRFIDLE_NUM=500",
                     "+LDB_PP7_TRFIDLE_ENA=1",
                     "+LDB_PP7_TRFIDLE_NUM=500",

                     "+DIR_PP0_TRFIDLE_ENA=1",
                     "+DIR_PP0_TRFIDLE_NUM=500",
                     "+DIR_PP1_TRFIDLE_ENA=1",
                     "+DIR_PP1_TRFIDLE_NUM=500",
                     "+DIR_PP2_TRFIDLE_ENA=1",
                     "+DIR_PP2_TRFIDLE_NUM=500",
                     "+DIR_PP3_TRFIDLE_ENA=1",
                     "+DIR_PP3_TRFIDLE_NUM=500",
                     "+DIR_PP4_TRFIDLE_ENA=1",
                     "+DIR_PP4_TRFIDLE_NUM=500",
                     "+DIR_PP5_TRFIDLE_ENA=1",
                     "+DIR_PP5_TRFIDLE_NUM=500",
                     "+DIR_PP6_TRFIDLE_ENA=1",
                     "+DIR_PP6_TRFIDLE_NUM=500",
                     "+DIR_PP7_TRFIDLE_ENA=1",
                     "+DIR_PP7_TRFIDLE_NUM=500",
                        ],
      },
      ################## scenario 1
      #HQMV30_ATS: ATS response errinj : CQ-based 
      #ERRINJ by CQ dir_atsresp_errtype ldb_atsresp_errtype (1: r=0/w=0; 2: TBD; 3: data parity error; 4: EP=1; 5: completion status CA/UR/CRS); 10: controled by cb settings such as +atsresp_errinj_dpe +atsresp_errinj_ep 
      ################## 
      ldb8ppdir8pp_qid1map_mvas_cfg0_vas0_atsresp_inj => {
          -simv_args => [
                     "+HQM_MRDCB_CPLERR_CQCTRL=1",
		     "+hqmproc_return_flow=0",		     	     
  	     	     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_mvas_vas0_atsresp_errinj_cfg0.cft",		     
                        ],
      },    

      ##########################################
      #support scenario 1 streaming traffic tests with error inj
      ##########################################
      sce1_excess_token_dirpp6_test0 => {
          -simv_args => [

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_TOKEN_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+HQM_EXCESS_TOKEN_RETURN_OK",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5020106/0xbfffffff",#0xc5020106 or 	0x8502010	    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_token_scenario1_dirpp6.cft",
                        ],
       },

      sce1_excess_token_ldbpp0_test0 => {
          -simv_args => [

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_TOKEN_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+HQM_EXCESS_TOKEN_RETURN_OK",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5020100/0xbfffffff",#	0xc5020100	0x85020100    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_token_scenario1_ldbpp0.cft",
                        ],
       },


      sce1_excess_token_ldbpp2_test0 => {
          -simv_args => [

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_TOKEN_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+HQM_EXCESS_TOKEN_RETURN_OK",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5020102/0xb800f00f",#	0xc5020100 : agitation could cause lsp error (excess comp), it reports: 0xc6400282	    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_token_scenario1_ldbpp2.cft",
                        ],
       },

      sce1_excess_token_ldbpp2qid2_test0 => {
          -simv_args => [

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_TOKEN_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+HQM_EXCESS_TOKEN_RETURN_OK",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5020102/0xb0000002",#	0xc5020100 or 	0xc6400282    (when LSP report QID2 compl error)

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_token_scenario1_ldbpp2.cft",
                        ],
       },

      sce1_excess_token_ldbpp4_test0 => {
          -simv_args => [

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_TOKEN_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+HQM_EXCESS_TOKEN_RETURN_OK",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5020104/0xbfffffff",#	0xc5020100	    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_token_scenario1_ldbpp4.cft",
                        ],
       },

      #excess comp
      sce1_excess_comp_ldbpp0_test0 => {
          -simv_args => [

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_COMP_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010180/0xbfffffff",#	0xc5010180	    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_comp_scenario1_ldbpp0.cft",
                        ],
       },


      sce1_excess_comp_ldbpp2_test0 => {
          -simv_args => [

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_COMP_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010182/0xbfffffff",#	0xc5010182	    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_comp_scenario1_ldbpp2.cft",
                        ],
       },

      sce1_excess_comp_ldbpp4_test0 => {
          -simv_args => [

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_COMP_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+HQM_BYPASS_WU_CK",
                     "+HQM_BYPASS_WU_TRACE",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010184/0xbfffffff",#	0xc5020100	    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_comp_scenario1_ldbpp4.cft",
                        ],
       },


      #excess comp + excess tokens
      sce1_excess_comp_token_ldbpp0_test0 => {
          -simv_args => [

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_COMP_TEST",
                     "+HQM_CHP_INGRESS_ERROR_EXCESS_TOKEN_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+HQM_EXCESS_TOKEN_RETURN_OK",

                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010180/0xbfffffff",#	0xc5010180	    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_comp_scenario1_ldbpp0.cft",
                        ],
       },


      sce1_excess_comp_token_ldbpp2_test0 => {
          -simv_args => [

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_COMP_TEST",
                     "+HQM_CHP_INGRESS_ERROR_EXCESS_TOKEN_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+HQM_EXCESS_TOKEN_RETURN_OK",

                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010182/0xbfffffff",#	0xc5010182	    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_comp_scenario1_ldbpp2.cft",
                        ],
       },

      sce1_excess_comp_token_ldbpp4_test0 => {
          -simv_args => [

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_COMP_TEST",
                     "+HQM_CHP_INGRESS_ERROR_EXCESS_TOKEN_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+HQM_EXCESS_TOKEN_RETURN_OK",


                     "+HQM_BYPASS_WU_CK",
                     "+HQM_BYPASS_WU_TRACE",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010184/0xbfffffff",#	0xc5020100	    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_comp_scenario1_ldbpp4.cft",
                        ],
       },

      #####################################
      ####hwerrinj (qed_hwparerrinj) + sce1_excess
      #####################################
      #excess comp
      sce1_excess_comp_ldbpp0_test0_hwerrinj_qed_hwparerrinj => {
          -simv_args => [
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_qed_parerr_inj",
                     "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST",

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_COMP_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",

                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010180/0xbfffffff:hqm_system_csr.alarm_hw_synd=0xc5000400/0xffffffff",#	0xc5010180	    
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_comp_scenario1_ldbpp0.cft",
                        ],
       },

      sce1_excess_comp_ldbpp2_test0_hwerrinj_qed_hwparerrinj => {
          -simv_args => [
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_qed_parerr_inj",
                     "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST",

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_COMP_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010182/0xbfffffff:hqm_system_csr.alarm_hw_synd=0xc5000400/0xffffffff",#	0xc5010182	    
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_comp_scenario1_ldbpp2.cft",
                        ],
       },

      sce1_excess_comp_ldbpp4_test0_hwerrinj_qed_hwparerrinj => {
          -simv_args => [
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_qed_parerr_inj",
                     "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST",

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_COMP_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+HQM_BYPASS_WU_CK",
                     "+HQM_BYPASS_WU_TRACE",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010184/0xbfffffff:hqm_system_csr.alarm_hw_synd=0xc5000400/0xffffffff",#	0xc5020100	    
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_comp_scenario1_ldbpp4.cft",
                        ],
       },


      #excess comp + excess tokens
      sce1_excess_comp_token_ldbpp0_test0_hwerrinj_qed_hwparerrinj => {
          -simv_args => [
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_qed_parerr_inj",
                     "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST",

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_COMP_TEST",
                     "+HQM_CHP_INGRESS_ERROR_EXCESS_TOKEN_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+HQM_EXCESS_TOKEN_RETURN_OK",

                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010180/0xbfffffff:hqm_system_csr.alarm_hw_synd=0xc5000400/0xffffffff",#	0xc5010180	    
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_comp_scenario1_ldbpp0.cft",
                        ],
       },

      sce1_excess_comp_token_ldbpp2_test0_hwerrinj_qed_hwparerrinj => {
          -simv_args => [
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_qed_parerr_inj",
                     "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST",

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_COMP_TEST",
                     "+HQM_CHP_INGRESS_ERROR_EXCESS_TOKEN_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+HQM_EXCESS_TOKEN_RETURN_OK",

                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010182/0xbfffffff:hqm_system_csr.alarm_hw_synd=0xc5000400/0xffffffff",#	0xc5010182	    
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_comp_scenario1_ldbpp2.cft",
                        ],
       },

      sce1_excess_comp_token_ldbpp4_test0_hwerrinj_qed_hwparerrinj => {
          -simv_args => [
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_qed_parerr_inj",
                     "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST",

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_COMP_TEST",
                     "+HQM_CHP_INGRESS_ERROR_EXCESS_TOKEN_TEST",
                     "+HQM_INGRESS_ERROR_TEST",
                     "+HQM_EXCESS_TOKEN_RETURN_OK",

                     "+HQM_BYPASS_WU_CK",
                     "+HQM_BYPASS_WU_TRACE",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010184/0xbfffffff:hqm_system_csr.alarm_hw_synd=0xc5000400/0xffffffff",#	0xc5020100	    
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_comp_scenario1_ldbpp4.cft",
                        ],
       },

      
       ##DIRflow
      sce1_excess_token_dirpp6_test0_hwerrinj_qed_hwparerrinj => {
          -simv_args => [
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_qed_parerr_inj",
                     "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST",

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_TOKEN_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+HQM_EXCESS_TOKEN_RETURN_OK",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5020106/0xbfffffff:hqm_system_csr.alarm_hw_synd=0xc5000400/0xffffffff",#0xc5020106 or 	0x8502010	    
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_token_scenario1_dirpp6.cft",
                        ],
       },



      ###################
      ##Enable 2 LDBPP 2 QID => CQ[0]/[1]  Dequeue interface test
      ###################      
      #   hcw_enqtrf_hqmproc_2cqqid_1map_cfg4     ( set CHP: cfg_control_general_01.lsp_deq_pipe_credit_hwm to 4)
      ldb2ppdir2pp_qid1map_test4 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=0",

                     "+ldbpp0_loopnum=21",

                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=1",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=1",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=13",  ##UNO
                     "+has_lockid_sel_mode=2",

                     #"+DIR_PP0_TRF_QTYPE_SELMODE=15", ##DIR
                     #"+DIR_PP0_RTNTOKCTRL_SELMODE=1",
                     #"+DIR_PP0_RTNTOKCTRL_NUM=1024",
                     #"+DIR_PP0_RTNTOKCTRL_WAITNUM=50",
                     #"+DIR_PP0_RTNTOKCTRL_CHKNUM=1024",

		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=512", 
		     "+LDB_PP0_QTYPE=QUNO", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=1",    #RENQ
                     "+LDB_PP0_TRF_QTYPE_SELMODE=13",
                     "+LDB_PP0_TRF_DELAY_MIN=0",
                     "+LDB_PP0_TRF_DELAY_MAX=0",

                     "+LDB_PP0_ENQCTRL_SELMODE=1",
                     "+LDB_PP0_ENQCTRL_ENQNUM=128",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=2000",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP0_RTNTOKCTRL_NUM=64",
                     "+LDB_PP0_RTNTOKCTRL_WAITNUM=2000",
                     "+LDB_PP0_RTNTOKCTRL_CHKNUM=64",

		      	     				     
                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP2_TRF_ENA=0",  
                     "+LDB_PP3_TRF_ENA=0",  		     
                     "+LDB_PP4_TRF_ENA=0",  		     
                     "+LDB_PP5_TRF_ENA=0",  		     
                     "+LDB_PP6_TRF_ENA=0",  		     
                     "+LDB_PP7_TRF_ENA=0",  		     
                     "+LDB_PP8_TRF_ENA=0",  		     
                     "+LDB_PP9_TRF_ENA=0",  		     
		     		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP1_TRF_ENA=0",	
                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP3_TRF_ENA=0",
                     "+DIR_PP4_TRF_ENA=0",
                     "+DIR_PP5_TRF_ENA=0",
                     "+DIR_PP6_TRF_ENA=0",
                     "+DIR_PP7_TRF_ENA=0",
                     "+DIR_PP8_TRF_ENA=0",
                     "+DIR_PP9_TRF_ENA=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cqqid_1map_cfg4.cft",		     
                        ],
      },        
 
      #   hcw_enqtrf_hqmproc_2cqqid_1map_cfg3   ( set CHP: cfg_control_general_01.lsp_deq_pipe_credit_hwm to 1 )
      ldb2ppdir2pp_qid1map_test1 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=0",

                     "+ldbpp0_loopnum=21",

                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=1",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=1",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=13",  ##UNO
                     "+has_lockid_sel_mode=2",

                     #"+DIR_PP0_TRF_QTYPE_SELMODE=15", ##DIR
                     #"+DIR_PP0_RTNTOKCTRL_SELMODE=1",
                     #"+DIR_PP0_RTNTOKCTRL_NUM=1024",
                     #"+DIR_PP0_RTNTOKCTRL_WAITNUM=50",
                     #"+DIR_PP0_RTNTOKCTRL_CHKNUM=1024",

		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=512", 
		     "+LDB_PP0_QTYPE=QUNO", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=1",    #RENQ
                     "+LDB_PP0_TRF_QTYPE_SELMODE=13",
                     "+LDB_PP0_TRF_DELAY_MIN=0",
                     "+LDB_PP0_TRF_DELAY_MAX=0",

                     "+LDB_PP0_ENQCTRL_SELMODE=1",
                     "+LDB_PP0_ENQCTRL_ENQNUM=128",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=2000",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP0_RTNTOKCTRL_NUM=64",
                     "+LDB_PP0_RTNTOKCTRL_WAITNUM=2000",
                     "+LDB_PP0_RTNTOKCTRL_CHKNUM=64",

		      	     				     
                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP2_TRF_ENA=0",  
                     "+LDB_PP3_TRF_ENA=0",  		     
                     "+LDB_PP4_TRF_ENA=0",  		     
                     "+LDB_PP5_TRF_ENA=0",  		     
                     "+LDB_PP6_TRF_ENA=0",  		     
                     "+LDB_PP7_TRF_ENA=0",  		     
                     "+LDB_PP8_TRF_ENA=0",  		     
                     "+LDB_PP9_TRF_ENA=0",  		     
		     		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP1_TRF_ENA=0",	
                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP3_TRF_ENA=0",
                     "+DIR_PP4_TRF_ENA=0",
                     "+DIR_PP5_TRF_ENA=0",
                     "+DIR_PP6_TRF_ENA=0",
                     "+DIR_PP7_TRF_ENA=0",
                     "+DIR_PP8_TRF_ENA=0",
                     "+DIR_PP9_TRF_ENA=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cqqid_1map_cfg3.cft",		     
                        ],
      },        

      

      #hcw_enqtrf_hqmproc_2cqqid_1map_cfg2.cft ( set CHP: cfg_control_general_01.lsp_deq_pipe_credit_hwm to 1 ~ 4)
      #ldb2ppdir2pp_qid1map_test2  using hcw_enqtrf_hqmproc_2cqqid_1map_cfg2.cft
      ldb2ppdir2pp_qid1map_test2 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=0",

                     "+ldbpp0_loopnum=21",

                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=1",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=1",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=13",  ##UNO
                     "+has_lockid_sel_mode=2",

                     #"+DIR_PP0_TRF_QTYPE_SELMODE=15", ##DIR
                     #"+DIR_PP0_RTNTOKCTRL_SELMODE=1",
                     #"+DIR_PP0_RTNTOKCTRL_NUM=1024",
                     #"+DIR_PP0_RTNTOKCTRL_WAITNUM=50",
                     #"+DIR_PP0_RTNTOKCTRL_CHKNUM=1024",

		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=512", 
		     "+LDB_PP0_QTYPE=QUNO", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=1",    #RENQ
                     "+LDB_PP0_TRF_QTYPE_SELMODE=13",
                     "+LDB_PP0_TRF_DELAY_MIN=0",
                     "+LDB_PP0_TRF_DELAY_MAX=0",

                     "+LDB_PP0_ENQCTRL_SELMODE=1",
                     "+LDB_PP0_ENQCTRL_ENQNUM=128",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=2000",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP0_RTNTOKCTRL_NUM=64",
                     "+LDB_PP0_RTNTOKCTRL_WAITNUM=2000",
                     "+LDB_PP0_RTNTOKCTRL_CHKNUM=64",

		      	     				     
                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP2_TRF_ENA=0",  
                     "+LDB_PP3_TRF_ENA=0",  		     
                     "+LDB_PP4_TRF_ENA=0",  		     
                     "+LDB_PP5_TRF_ENA=0",  		     
                     "+LDB_PP6_TRF_ENA=0",  		     
                     "+LDB_PP7_TRF_ENA=0",  		     
                     "+LDB_PP8_TRF_ENA=0",  		     
                     "+LDB_PP9_TRF_ENA=0",  		     
		     		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP1_TRF_ENA=0",	
                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP3_TRF_ENA=0",
                     "+DIR_PP4_TRF_ENA=0",
                     "+DIR_PP5_TRF_ENA=0",
                     "+DIR_PP6_TRF_ENA=0",
                     "+DIR_PP7_TRF_ENA=0",
                     "+DIR_PP8_TRF_ENA=0",
                     "+DIR_PP9_TRF_ENA=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cqqid_1map_cfg2.cft",		     
                        ],
      },        

      ###################################
      #rtn token return control
      ###################################
      ldb2ppdir2pp_qid1map_rtn_test0 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",

                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=66",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=2",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=2",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=13",  ##UNO
                     "+has_lockid_sel_mode=2",

		     "+DIR_PP0_TRF_ENA=1", 
		     "+DIR_PP0_Q0_NUM_HCW=1024", 
		     "+DIR_PP0_QTYPE=QDIR", 
		     "+DIR_PP0_QID=0",
                     "+DIR_PP0_TRF_QTYPE_SELMODE=15",##DIR
                     "+DIR_PP0_TRF_DELAY_MIN=0",
                     "+DIR_PP0_TRF_DELAY_MAX=0",

                     "+DIR_PP0_RTNTOKCTRL_KEEPNUM_MIN=0",
                     "+DIR_PP0_RTNTOKCTRL_KEEPNUM_MAX=8",

		     "+DIR_PP1_TRF_ENA=1", 
		     "+DIR_PP1_Q0_NUM_HCW=1024", 
		     "+DIR_PP1_QTYPE=QDIR", 
		     "+DIR_PP1_QID=1",
                     "+DIR_PP1_TRF_QTYPE_SELMODE=15",##DIR
                     "+DIR_PP1_TRF_DELAY_MIN=0",
                     "+DIR_PP1_TRF_DELAY_MAX=0",

                     "+DIR_PP1_RTNTOKCTRL_KEEPNUM_MIN=0",
                     "+DIR_PP1_RTNTOKCTRL_KEEPNUM_MAX=8",


		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=1024", 
		     "+LDB_PP0_QTYPE=QUNO", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=1",    #RENQ
                     "+LDB_PP0_TRF_QTYPE_SELMODE=13",
                     "+LDB_PP0_TRF_DELAY_MIN=0",
                     "+LDB_PP0_TRF_DELAY_MAX=0",

                     "+LDB_PP0_RTNTOKCTRL_KEEPNUM_MIN=0",
                     "+LDB_PP0_RTNTOKCTRL_KEEPNUM_MAX=8",

		     "+LDB_PP1_TRF_ENA=1", 
		     "+LDB_PP1_Q0_NUM_HCW=1024", 
		     "+LDB_PP1_QTYPE=QUNO", 
		     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=1",    #RENQ
                     "+LDB_PP1_TRF_QTYPE_SELMODE=13",
                     "+LDB_PP1_TRF_DELAY_MIN=0",
                     "+LDB_PP1_TRF_DELAY_MAX=0",

                     "+LDB_PP1_RTNTOKCTRL_KEEPNUM_MIN=0",
                     "+LDB_PP1_RTNTOKCTRL_KEEPNUM_MAX=8",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cqqid_1map_cfg.cft",		     
                        ],
      },        



      ###################################                          
      ###################################
      #  WU Stress Tests  
      # 2CQ 2QID one-to-one mapping
      # comp return is controled as hold-release-hold-release loop
      ###################################                          
      ###################################
      ldb2ppdir2pp_qid1map_wustress_test0 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=1",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=1",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=13",  ##UNO
                     "+has_lockid_sel_mode=2",


		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=3005", 
		     "+LDB_PP0_QTYPE=QUNO", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP0_TRF_QTYPE_SELMODE=13",
                     "+LDB_PP0_TRF_DELAY_MIN=1",
                     "+LDB_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP0_ENQCTRL_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=2",
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",


                     "+LDB_PP0_RTNTOKCTRL_SELMODE=0",

		      	     		
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cqqid_1map_cfg.cft",		     
                        ],
      },        

      ldb2ppdir2pp_qid1map_wustress_test1 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=2",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=2",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=13",  ##UNO
                     "+has_lockid_sel_mode=2",   ##decr


                     #LDB_PP0
		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=3005", 
		     "+LDB_PP0_QTYPE=QUNO", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP0_TRF_QTYPE_SELMODE=13", #QUNO
                     "+LDB_PP0_TRF_DELAY_MIN=1",
                     "+LDB_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP0_ENQCTRL_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=2",#hold-return-hold-return
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP1
		     "+LDB_PP1_TRF_ENA=1", 
		     "+LDB_PP1_Q0_NUM_HCW=3005", 
		     "+LDB_PP1_QTYPE=QATM", 
		     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP1_TRF_QTYPE_SELMODE=13", #13:QUNO; 12: QATM
                     "+LDB_PP1_TRF_DELAY_MIN=1",
                     "+LDB_PP1_TRF_DELAY_MAX=4",

                     "+LDB_PP1_ENQCTRL_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP1_RTNCMPCTRL_NUM=64",
                     "+LDB_PP1_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP1_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP1_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP1_RTNTOKCTRL_SELMODE=0",

		      	     	
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cqqid_1map_cfg.cft",		     
                        ],
      },        

      ###########################
      ###### Set qeddeqhwm low or hi and running with UNO only
      ldb2ppdir2pp_qid1map_wustress_qeddeqhwmlow_test1 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=2",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=2",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=13",  ##UNO
                     "+has_lockid_sel_mode=2",   ##decr


                     #LDB_PP0
		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=3005", 
		     "+LDB_PP0_QTYPE=QUNO", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP0_TRF_QTYPE_SELMODE=13", #QUNO
                     "+LDB_PP0_TRF_DELAY_MIN=1",
                     "+LDB_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP0_ENQCTRL_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=2",#hold-return-hold-return
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP1
		     "+LDB_PP1_TRF_ENA=1", 
		     "+LDB_PP1_Q0_NUM_HCW=3005", 
		     "+LDB_PP1_QTYPE=QATM", 
		     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP1_TRF_QTYPE_SELMODE=13", #QUNO
                     "+LDB_PP1_TRF_DELAY_MIN=1",
                     "+LDB_PP1_TRF_DELAY_MAX=4",

                     "+LDB_PP1_ENQCTRL_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP1_RTNCMPCTRL_NUM=64",
                     "+LDB_PP1_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP1_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP1_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP1_RTNTOKCTRL_SELMODE=0",

		     
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cqqid_1map_lsp_qeddeqhipriwmlow_cfg.cft",		     
                        ],
      },        

      ldb2ppdir2pp_qid1map_wustress_qeddeqhwmhi_test1 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=2",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=2",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=13",  ##UNO
                     "+has_lockid_sel_mode=2",   ##decr


                     #LDB_PP0
		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=3005", 
		     "+LDB_PP0_QTYPE=QUNO", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP0_TRF_QTYPE_SELMODE=13", #QUNO
                     "+LDB_PP0_TRF_DELAY_MIN=1",
                     "+LDB_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP0_ENQCTRL_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=2",#hold-return-hold-return
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP1
		     "+LDB_PP1_TRF_ENA=1", 
		     "+LDB_PP1_Q0_NUM_HCW=3005", 
		     "+LDB_PP1_QTYPE=QATM", 
		     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP1_TRF_QTYPE_SELMODE=13", #QUNO
                     "+LDB_PP1_TRF_DELAY_MIN=1",
                     "+LDB_PP1_TRF_DELAY_MAX=4",

                     "+LDB_PP1_ENQCTRL_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP1_RTNCMPCTRL_NUM=64",
                     "+LDB_PP1_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP1_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP1_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP1_RTNTOKCTRL_SELMODE=0",

		     
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cqqid_1map_lsp_qeddeqhipriwmhi_cfg.cft",		     
                        ],
      },        

      ###########################
      ###### Set aqeddeqhwm low or hi and running with UNO only
      ldb2ppdir2pp_qid1map_wustress_aqeddeqhwmlow_test1 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=2",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=2",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=13",  ##UNO
                     "+has_lockid_sel_mode=2",   ##decr


                     #LDB_PP0
		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=3005", 
		     "+LDB_PP0_QTYPE=QUNO", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP0_TRF_QTYPE_SELMODE=13", #QUNO
                     "+LDB_PP0_TRF_DELAY_MIN=1",
                     "+LDB_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP0_ENQCTRL_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=2",#hold-return-hold-return
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP1
		     "+LDB_PP1_TRF_ENA=1", 
		     "+LDB_PP1_Q0_NUM_HCW=3005", 
		     "+LDB_PP1_QTYPE=QATM", 
		     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP1_TRF_QTYPE_SELMODE=13", #QUNO
                     "+LDB_PP1_TRF_DELAY_MIN=1",
                     "+LDB_PP1_TRF_DELAY_MAX=4",

                     "+LDB_PP1_ENQCTRL_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP1_RTNCMPCTRL_NUM=64",
                     "+LDB_PP1_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP1_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP1_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP1_RTNTOKCTRL_SELMODE=0",

		     
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cqqid_1map_lsp_aqeddeqhipriwmlow_cfg.cft",		     
                        ],
      },        

      ldb2ppdir2pp_qid1map_wustress_aqeddeqhwmhi_test1 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=2",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=2",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=13",  ##UNO
                     "+has_lockid_sel_mode=2",   ##decr


                     #LDB_PP0
		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=3005", 
		     "+LDB_PP0_QTYPE=QUNO", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP0_TRF_QTYPE_SELMODE=13", #QUNO
                     "+LDB_PP0_TRF_DELAY_MIN=1",
                     "+LDB_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP0_ENQCTRL_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=2",#hold-return-hold-return
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP1
		     "+LDB_PP1_TRF_ENA=1", 
		     "+LDB_PP1_Q0_NUM_HCW=3005", 
		     "+LDB_PP1_QTYPE=QATM", 
		     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP1_TRF_QTYPE_SELMODE=12", #QATM
                     "+LDB_PP1_TRF_DELAY_MIN=1",
                     "+LDB_PP1_TRF_DELAY_MAX=4",

                     "+LDB_PP1_ENQCTRL_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP1_RTNCMPCTRL_NUM=64",
                     "+LDB_PP1_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP1_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP1_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP1_RTNTOKCTRL_SELMODE=0",
		     
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cqqid_1map_lsp_aqeddeqhipriwmhi_cfg.cft",		     
                        ],
      },        



      ###########################
      ###### Set qeddeqhwm low or hi and running with ATM only
      ldb2ppdir2pp_qid1map_wustress_qeddeqhwmlow_test2 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=2",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=2",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=12",  ##ATM
                     "+has_lockid_sel_mode=2",   ##decr


                     #LDB_PP0
		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=3005", 
		     "+LDB_PP0_QTYPE=QATM", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP0_TRF_QTYPE_SELMODE=12", #QATM
                     "+LDB_PP0_TRF_DELAY_MIN=1",
                     "+LDB_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP0_ENQCTRL_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=2",#hold-return-hold-return
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP1
		     "+LDB_PP1_TRF_ENA=1", 
		     "+LDB_PP1_Q0_NUM_HCW=3005", 
		     "+LDB_PP1_QTYPE=QATM", 
		     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP1_TRF_QTYPE_SELMODE=12", #QATM
                     "+LDB_PP1_TRF_DELAY_MIN=1",
                     "+LDB_PP1_TRF_DELAY_MAX=4",

                     "+LDB_PP1_ENQCTRL_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP1_RTNCMPCTRL_NUM=64",
                     "+LDB_PP1_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP1_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP1_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP1_RTNTOKCTRL_SELMODE=0",

		     
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cqqid_1map_lsp_qeddeqhipriwmlow_cfg.cft",		     
                        ],
      },        

      ldb2ppdir2pp_qid1map_wustress_qeddeqhwmhi_test2 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=2",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=2",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=12",  ##ATM
                     "+has_lockid_sel_mode=2",   ##decr


                     #LDB_PP0
		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=3005", 
		     "+LDB_PP0_QTYPE=QATM", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP0_TRF_QTYPE_SELMODE=12", #QATM
                     "+LDB_PP0_TRF_DELAY_MIN=1",
                     "+LDB_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP0_ENQCTRL_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=2",#hold-return-hold-return
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP1
		     "+LDB_PP1_TRF_ENA=1", 
		     "+LDB_PP1_Q0_NUM_HCW=3005", 
		     "+LDB_PP1_QTYPE=QATM", 
		     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP1_TRF_QTYPE_SELMODE=12", #QATM
                     "+LDB_PP1_TRF_DELAY_MIN=1",
                     "+LDB_PP1_TRF_DELAY_MAX=4",

                     "+LDB_PP1_ENQCTRL_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP1_RTNCMPCTRL_NUM=64",
                     "+LDB_PP1_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP1_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP1_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP1_RTNTOKCTRL_SELMODE=0",

		     
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cqqid_1map_lsp_qeddeqhipriwmhi_cfg.cft",		     
                        ],
      },        

      ###########################
      ###### Set aqeddeqhwm low or hi and running with ATM only
      ldb2ppdir2pp_qid1map_wustress_aqeddeqhwmlow_test2 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=2",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=2",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=12",  ##ATM
                     "+has_lockid_sel_mode=2",   ##decr


                     #LDB_PP0
		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=3005", 
		     "+LDB_PP0_QTYPE=QATM", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP0_TRF_QTYPE_SELMODE=12", #QATM
                     "+LDB_PP0_TRF_DELAY_MIN=1",
                     "+LDB_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP0_ENQCTRL_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=2",#hold-return-hold-return
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP1
		     "+LDB_PP1_TRF_ENA=1", 
		     "+LDB_PP1_Q0_NUM_HCW=3005", 
		     "+LDB_PP1_QTYPE=QATM", 
		     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP1_TRF_QTYPE_SELMODE=12", #QATM
                     "+LDB_PP1_TRF_DELAY_MIN=1",
                     "+LDB_PP1_TRF_DELAY_MAX=4",

                     "+LDB_PP1_ENQCTRL_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP1_RTNCMPCTRL_NUM=64",
                     "+LDB_PP1_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP1_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP1_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP1_RTNTOKCTRL_SELMODE=0",

		     
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cqqid_1map_lsp_aqeddeqhipriwmlow_cfg.cft",		     
                        ],
      },        

      ldb2ppdir2pp_qid1map_wustress_aqeddeqhwmhi_test2 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=2",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=2",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=12",  ##ATM
                     "+has_lockid_sel_mode=2",   ##decr


                     #LDB_PP0
		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=3005", 
		     "+LDB_PP0_QTYPE=QATM", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP0_TRF_QTYPE_SELMODE=12", #QATM
                     "+LDB_PP0_TRF_DELAY_MIN=1",
                     "+LDB_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP0_ENQCTRL_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=2",#hold-return-hold-return
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP1
		     "+LDB_PP1_TRF_ENA=1", 
		     "+LDB_PP1_Q0_NUM_HCW=3005", 
		     "+LDB_PP1_QTYPE=QATM", 
		     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP1_TRF_QTYPE_SELMODE=12", #QATM
                     "+LDB_PP1_TRF_DELAY_MIN=1",
                     "+LDB_PP1_TRF_DELAY_MAX=4",

                     "+LDB_PP1_ENQCTRL_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP1_RTNCMPCTRL_NUM=64",
                     "+LDB_PP1_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP1_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP1_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP1_RTNTOKCTRL_SELMODE=0",
		     
		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cqqid_1map_lsp_aqeddeqhipriwmhi_cfg.cft",		     
                        ],
      },        

      ###################################                          
      ###################################
      # Congestion Direct Test
      ###################################                          
      ###################################
      ###################
      #2PP(2QID): disable dirCQ[0], send traffic, then enable dirCQ[0] 
      ###################      
      ldb2ppdir2pp_congestion_t2_dir_thresh000_cqdep1024 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
		     "+dirpp_trf_2stage=1",
		     "+dirpp_trf_2cont=0", 
		     "+dirpp0_wait2rtn_num=20000",
                     "+dir_cqdisable_min=0",
                     "+dir_cqdisable_max=1",
                     "+pp_wait2st_num_min=0",
                     "+pp_wait2st_num_max=0",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=66",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=0",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=2",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=1024",
                     "+has_qid_sel_mode=0",      ##qid
                     "+has_qtype_sel_mode=15",   ##DIR
                     "+has_lockid_sel_mode=2",   ##decr

		     "+DIR_PP0_TRFFLOW_CTRLMODE=1", #this is to do force_seq_stop to stop seq when 1st stage send out all ENQ

                     "+DIR_PP0_CONGEST_CK=1",
                     "+DIR_PP0_CONGEST_QID=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cqqid_1map_thresh000_cfg00.cft",		     
                        ],
      },        
 
      ldb2ppdir2pp_congestion_t2_dir_diswb_thresh000_cqdep1024 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
		     "+dirpp_trf_2stage=1",
		     "+dirpp_trf_2cont=0", 
		     "+dirpp0_wait2rtn_num=20000",
                     "+dir_cqdisable_min=0",
                     "+dir_cqdisable_max=1",
                     "+pp_wait2st_num_min=0",
                     "+pp_wait2st_num_max=0",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=66",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=0",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=2",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=1024",
                     "+has_qid_sel_mode=0",      ##qid
                     "+has_qtype_sel_mode=15",   ##DIR
                     "+has_lockid_sel_mode=2",   ##decr

		     "+DIR_PP0_TRFFLOW_CTRLMODE=1", #this is to do force_seq_stop to stop seq when 1st stage send out all ENQ

                     "+DIR_PP0_CONGEST_CK=1",
                     "+DIR_PP0_CONGEST_QID=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cqqid_1map_thresh000_diswb_cfg00.cft",		     
                        ],
      },

      ###################
      #2PP(2QID): disable ldbCQ[0], send traffic, then enable ldbCQ[0] 
      ###################      
      ldb2ppdir2pp_congestion_t2_uno_thresh000_cqdep1024 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
		     "+ldbpp_trf_2stage=1",
		     "+ldbpp_trf_2cont=0", 
		     "+ldbpp0_wait2rtn_num=20000",
                     "+ldb_cqdisable_min=0",
                     "+ldb_cqdisable_max=1",
                     "+pp_wait2st_num_min=0",
                     "+pp_wait2st_num_max=0",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=2",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=2",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=1024",
                     "+has_qid_sel_mode=0",      ##qid
                     "+has_qtype_sel_mode=13",   ##UNO
                     "+has_lockid_sel_mode=2",   ##decr

		     "+LDB_PP0_TRFFLOW_CTRLMODE=1", #this is to do force_seq_stop to stop seq when 1st stage send out all ENQ

                     "+LDB_PP0_CONGEST_CK=1",
                     "+LDB_PP0_CONGEST_QID=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cqqid_1map_thresh000_cfg00.cft",		     
                        ],
      },

      ldb2ppdir2pp_congestion_t2_atm_thresh000_cqdep1024 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",
		     "+ldbpp_trf_2stage=1",
		     "+ldbpp_trf_2cont=0", 
		     "+ldbpp0_wait2rtn_num=20000",
                     "+ldb_cqdisable_min=0",
                     "+ldb_cqdisable_max=1",
                     "+pp_wait2st_num_min=0",
                     "+pp_wait2st_num_max=0",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=2",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=2",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=1024",
                     "+has_qid_sel_mode=0",      ##qid
                     "+has_qtype_sel_mode=12",   ##ATM
                     "+has_lockid_sel_mode=2",   ##decr

		     "+LDB_PP0_TRFFLOW_CTRLMODE=1", #this is to do force_seq_stop to stop seq when 1st stage send out all ENQ

                     "+LDB_PP0_CONGEST_CK=1",
                     "+LDB_PP0_CONGEST_QID=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_2cqqid_1map_thresh000_cfg00.cft",		     
                        ],
      },


      ###################################                          
      ###################################
      # COS Direct Test
      ###################################                          
      ###################################
      ldb64qid_1map_COSCASE_C4 => {
          -simv_args => [ 
		     
                     "+hqmproc_lsp_coscfg_enable=1",	 	     	     
		     	     
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=1",
		     "+LDB_PP2_TRF_ENA=1",  
                     "+LDB_PP3_TRF_ENA=1",  
                     "+LDB_PP4_TRF_ENA=0",
                     "+LDB_PP5_TRF_ENA=0",
		     "+LDB_PP6_TRF_ENA=0",  
                     "+LDB_PP7_TRF_ENA=0",				      
                     "+LDB_PP8_TRF_ENA=0",
                     "+LDB_PP9_TRF_ENA=0",
		     "+LDB_PP10_TRF_ENA=0",  
                     "+LDB_PP11_TRF_ENA=0",  
                     "+LDB_PP12_TRF_ENA=0",
                     "+LDB_PP13_TRF_ENA=0",
		     "+LDB_PP14_TRF_ENA=0",  
                     "+LDB_PP15_TRF_ENA=0",
		     "+LDB_PP16_TRF_ENA=1",  
                     "+LDB_PP17_TRF_ENA=1",  
                     "+LDB_PP18_TRF_ENA=1",
                     "+LDB_PP19_TRF_ENA=1",
		     "+LDB_PP20_TRF_ENA=0",  
                     "+LDB_PP21_TRF_ENA=0", 
		     "+LDB_PP22_TRF_ENA=0",  
                     "+LDB_PP23_TRF_ENA=0",	 
		     "+LDB_PP24_TRF_ENA=0",  
                     "+LDB_PP25_TRF_ENA=0", 
		     "+LDB_PP26_TRF_ENA=0",  
                     "+LDB_PP27_TRF_ENA=0",
		     "+LDB_PP28_TRF_ENA=0",  
                     "+LDB_PP29_TRF_ENA=0", 
		     "+LDB_PP30_TRF_ENA=0",  
                     "+LDB_PP31_TRF_ENA=0",  
                     "+LDB_PP32_TRF_ENA=1",
                     "+LDB_PP33_TRF_ENA=1",
		     "+LDB_PP34_TRF_ENA=1",  
                     "+LDB_PP35_TRF_ENA=1",
		     "+LDB_PP36_TRF_ENA=0",  
                     "+LDB_PP37_TRF_ENA=0",  
                     "+LDB_PP38_TRF_ENA=0",
                     "+LDB_PP39_TRF_ENA=0",
		     "+LDB_PP40_TRF_ENA=0",  
                     "+LDB_PP41_TRF_ENA=0", 
		     "+LDB_PP42_TRF_ENA=0",  
                     "+LDB_PP43_TRF_ENA=0",	 
		     "+LDB_PP44_TRF_ENA=0",  
                     "+LDB_PP45_TRF_ENA=0", 
		     "+LDB_PP46_TRF_ENA=0",  
                     "+LDB_PP47_TRF_ENA=0",
		     "+LDB_PP48_TRF_ENA=1",  
                     "+LDB_PP49_TRF_ENA=1",  
		     "+LDB_PP50_TRF_ENA=1",  
                     "+LDB_PP51_TRF_ENA=1",  
                     "+LDB_PP52_TRF_ENA=0",
                     "+LDB_PP53_TRF_ENA=0",
		     "+LDB_PP54_TRF_ENA=0",  
                     "+LDB_PP55_TRF_ENA=0",
		     "+LDB_PP56_TRF_ENA=0",  
                     "+LDB_PP57_TRF_ENA=0",  
                     "+LDB_PP58_TRF_ENA=0",
                     "+LDB_PP59_TRF_ENA=0",
		     "+LDB_PP60_TRF_ENA=0",  
                     "+LDB_PP61_TRF_ENA=0", 
		     "+LDB_PP62_TRF_ENA=0",  
                     "+LDB_PP63_TRF_ENA=0",		

                     #"+LDB_PP0_Q0_NUM_HCW=128",
                     "+LDB_PP0_QTYPE=QUNO", 
                     "+LDB_PP0_QID=0",	 

                     #"+LDB_PP1_Q0_NUM_HCW=128",
                     "+LDB_PP1_QTYPE=QUNO", 
                     "+LDB_PP1_QID=1",	 

                     #"+LDB_PP2_Q0_NUM_HCW=128",
                     "+LDB_PP2_QTYPE=QUNO", 
                     "+LDB_PP2_QID=2",	 

                     #"+LDB_PP3_Q0_NUM_HCW=128",
                     "+LDB_PP3_QTYPE=QUNO", 
                     "+LDB_PP3_QID=3",	 


                     #"+LDB_PP16_Q0_NUM_HCW=128",
                     "+LDB_PP16_QTYPE=QUNO", 
                     "+LDB_PP16_QID=8",	 

                     #"+LDB_PP17_Q0_NUM_HCW=128",
                     "+LDB_PP17_QTYPE=QUNO", 
                     "+LDB_PP17_QID=9",	 

                     #"+LDB_PP18_Q0_NUM_HCW=128",
                     "+LDB_PP18_QTYPE=QUNO", 
                     "+LDB_PP18_QID=10",	 

                     #"+LDB_PP19_Q0_NUM_HCW=128",
                     "+LDB_PP19_QTYPE=QUNO", 
                     "+LDB_PP19_QID=11",	


                     #"+LDB_PP32_Q0_NUM_HCW=128",
                     "+LDB_PP32_QTYPE=QUNO", 
                     "+LDB_PP32_QID=16",	 

                     #"+LDB_PP33_Q0_NUM_HCW=128",
                     "+LDB_PP33_QTYPE=QUNO", 
                     "+LDB_PP33_QID=17",	 

                     #"+LDB_PP34_Q0_NUM_HCW=128",
                     "+LDB_PP34_QTYPE=QUNO", 
                     "+LDB_PP34_QID=18",	 

                     #"+LDB_PP35_Q0_NUM_HCW=128",
                     "+LDB_PP35_QTYPE=QUNO", 
                     "+LDB_PP35_QID=19",	


                     #"+LDB_PP48_Q0_NUM_HCW=128",
                     "+LDB_PP48_QTYPE=QUNO", 
                     "+LDB_PP48_QID=24",	 

                     #"+LDB_PP49_Q0_NUM_HCW=128",
                     "+LDB_PP49_QTYPE=QUNO", 
                     "+LDB_PP49_QID=25",	 

                     #"+LDB_PP50_Q0_NUM_HCW=128",
                     "+LDB_PP50_QTYPE=QUNO", 
                     "+LDB_PP50_QID=26",	 

                     #"+LDB_PP51_Q0_NUM_HCW=128",
                     "+LDB_PP51_QTYPE=QUNO", 
                     "+LDB_PP51_QID=27",	


		     #"+LDB_PP0_TRF_DELAY_MIN=8", 
		     #"+LDB_PP0_TRF_DELAY_MAX=8",

                     "+pp_wait2st_num_min=0",
                     "+pp_wait2st_num_max=0",
                     "+has_trfctrl_sel_mode=1", #RENQ/RENQ_T 
 
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_1map_cfg00.cft",		     
                        ],
      }, 



      ###################################                          
      ###################################
      # WRR  Tests  
      # 4CQ 4QID mappings are based on cft
      # UNO
      # ATM
      # control rate
      ###################################                          
      ###################################
      ldb4pp_4cq4qid_mmap_prio_ldb_test00 => {
          -simv_args => [
                   "+pp_wait2st_num_min=0",
                   "+pp_wait2st_num_max=0",
                      "+has_hcw_qpri_weight1=0",
                      "+has_hcw_qpri_weight2=0",
                      "+has_hcw_qpri_weight3=0",
                      "+has_hcw_qpri_weight4=0",
                      "+has_hcw_qpri_weight5=0",
                      "+has_hcw_qpri_weight6=0",
                      "+has_hcw_qpri_weight7=0",
		      

                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=4",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=4", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=0",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=1600", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
                   "+LDB_PP0_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP0_TRF_NEWDELAY_MIN=0",
                   "+LDB_PP0_TRF_NEWDELAY_MAX=0",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=1600", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
                   "+LDB_PP1_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP1_TRF_NEWDELAY_MIN=8",
                   "+LDB_PP1_TRF_NEWDELAY_MAX=8",
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=1600", 
		   "+LDB_PP2_QTYPE=QUNO", 
		   "+LDB_PP2_QID=2", 
                   "+LDB_PP2_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP2_TRF_NEWDELAY_MIN=16",
                   "+LDB_PP2_TRF_NEWDELAY_MAX=16",
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=1600", 
		   "+LDB_PP3_QTYPE=QUNO", 
		   "+LDB_PP3_QID=3", 
                   "+LDB_PP3_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP3_TRF_NEWDELAY_MIN=24",
                   "+LDB_PP3_TRF_NEWDELAY_MAX=24",

  	           "+hqmproc_return_flow=1",		  
                   "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_prio_1_cfg.cft",		     
                        ],
      },  

      ldb16pp_4cq16qid_mmap_prio_ldb_test00 => {
          -simv_args => [
                   "+pp_wait2st_num_min=0",
                   "+pp_wait2st_num_max=0",
                      "+has_hcw_qpri_weight1=0",
                      "+has_hcw_qpri_weight2=0",
                      "+has_hcw_qpri_weight3=0",
                      "+has_hcw_qpri_weight4=0",
                      "+has_hcw_qpri_weight5=0",
                      "+has_hcw_qpri_weight6=0",
                      "+has_hcw_qpri_weight7=0",
		      

                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=16",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=16", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=0",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=800", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
                   "+LDB_PP0_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP0_TRF_NEWDELAY_MIN=0",
                   "+LDB_PP0_TRF_NEWDELAY_MAX=0",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=800", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
                   "+LDB_PP1_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP1_TRF_NEWDELAY_MIN=8",
                   "+LDB_PP1_TRF_NEWDELAY_MAX=8",
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=800", 
		   "+LDB_PP2_QTYPE=QUNO", 
		   "+LDB_PP2_QID=2", 
                   "+LDB_PP2_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP2_TRF_NEWDELAY_MIN=16",
                   "+LDB_PP2_TRF_NEWDELAY_MAX=16",
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=800", 
		   "+LDB_PP3_QTYPE=QUNO", 
		   "+LDB_PP3_QID=3", 
                   "+LDB_PP3_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP3_TRF_NEWDELAY_MIN=24",
                   "+LDB_PP3_TRF_NEWDELAY_MAX=24",
		    
		   "+LDB_PP4_TRF_ENA=1", 
		   "+LDB_PP4_Q0_NUM_HCW=800", 
		   "+LDB_PP4_QTYPE=QUNO", 
		   "+LDB_PP4_QID=4", 
                   "+LDB_PP4_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP4_TRF_NEWDELAY_MIN=32",
                   "+LDB_PP4_TRF_NEWDELAY_MAX=32",

		   "+LDB_PP5_TRF_ENA=1", 
		   "+LDB_PP5_Q0_NUM_HCW=800", 
		   "+LDB_PP5_QTYPE=QUNO", 
		   "+LDB_PP5_QID=5", 
                   "+LDB_PP5_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP5_TRF_NEWDELAY_MIN=40",
                   "+LDB_PP5_TRF_NEWDELAY_MAX=40",

		   "+LDB_PP6_TRF_ENA=1", 
		   "+LDB_PP6_Q0_NUM_HCW=800", 
		   "+LDB_PP6_QTYPE=QUNO", 
		   "+LDB_PP6_QID=6", 
                   "+LDB_PP6_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP6_TRF_NEWDELAY_MIN=48",
                   "+LDB_PP6_TRF_NEWDELAY_MAX=48",

		   "+LDB_PP7_TRF_ENA=1", 
		   "+LDB_PP7_Q0_NUM_HCW=800", 
		   "+LDB_PP7_QTYPE=QUNO", 
		   "+LDB_PP7_QID=7", 
                   "+LDB_PP7_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP7_TRF_NEWDELAY_MIN=56",
                   "+LDB_PP7_TRF_NEWDELAY_MAX=56",

		   "+LDB_PP8_TRF_ENA=1", 
		   "+LDB_PP8_Q0_NUM_HCW=800", 
		   "+LDB_PP8_QTYPE=QUNO", 
		   "+LDB_PP8_QID=8", 
                   "+LDB_PP8_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP8_TRF_NEWDELAY_MIN=64",
                   "+LDB_PP8_TRF_NEWDELAY_MAX=64",

		   "+LDB_PP9_TRF_ENA=1", 
		   "+LDB_PP9_Q0_NUM_HCW=800", 
		   "+LDB_PP9_QTYPE=QUNO", 
		   "+LDB_PP9_QID=9", 
                   "+LDB_PP9_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP9_TRF_NEWDELAY_MIN=72",
                   "+LDB_PP9_TRF_NEWDELAY_MAX=72",


		   "+LDB_PP10_TRF_ENA=1", 
		   "+LDB_PP10_Q0_NUM_HCW=800", 
		   "+LDB_PP10_QTYPE=QUNO", 
		   "+LDB_PP10_QID=10",
                   "+LDB_PP10_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP10_TRF_NEWDELAY_MIN=80",
                   "+LDB_PP10_TRF_NEWDELAY_MAX=80",
		    
		   "+LDB_PP11_TRF_ENA=1", 
		   "+LDB_PP11_Q0_NUM_HCW=800", 
		   "+LDB_PP11_QTYPE=QUNO", 
		   "+LDB_PP11_QID=11", 
                   "+LDB_PP11_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP11_TRF_NEWDELAY_MIN=88",
                   "+LDB_PP11_TRF_NEWDELAY_MAX=88",
		   
		   "+LDB_PP12_TRF_ENA=1", 
		   "+LDB_PP12_Q0_NUM_HCW=800", 
		   "+LDB_PP12_QTYPE=QUNO", 
		   "+LDB_PP12_QID=12", 
                   "+LDB_PP12_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP12_TRF_NEWDELAY_MIN=96",
                   "+LDB_PP12_TRF_NEWDELAY_MAX=96",
		    
		   "+LDB_PP13_TRF_ENA=1", 
		   "+LDB_PP13_Q0_NUM_HCW=800", 
		   "+LDB_PP13_QTYPE=QUNO", 
		   "+LDB_PP13_QID=13", 
                   "+LDB_PP13_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP13_TRF_NEWDELAY_MIN=104",
                   "+LDB_PP13_TRF_NEWDELAY_MAX=104",
		    
		   "+LDB_PP14_TRF_ENA=1", 
		   "+LDB_PP14_Q0_NUM_HCW=800", 
		   "+LDB_PP14_QTYPE=QUNO", 
		   "+LDB_PP14_QID=14", 
                   "+LDB_PP14_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP14_TRF_NEWDELAY_MIN=112",
                   "+LDB_PP14_TRF_NEWDELAY_MAX=112",

		   "+LDB_PP15_TRF_ENA=1", 
		   "+LDB_PP15_Q0_NUM_HCW=800", 
		   "+LDB_PP15_QTYPE=QUNO", 
		   "+LDB_PP15_QID=15", 
                   "+LDB_PP15_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP15_TRF_NEWDELAY_MIN=120",
                   "+LDB_PP15_TRF_NEWDELAY_MAX=120",



  	           "+hqmproc_return_flow=1",		  
                   "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cq16qid_mmap_prio_1_cfg.cft",		     
                        ],
      },  

      ldb8pp_4cq8qid_mmap_prio_ldb_test00 => {
          -simv_args => [
                   "+pp_wait2st_num_min=0",
                   "+pp_wait2st_num_max=0",
                      "+has_hcw_qpri_weight1=0",
                      "+has_hcw_qpri_weight2=0",
                      "+has_hcw_qpri_weight3=0",
                      "+has_hcw_qpri_weight4=0",
                      "+has_hcw_qpri_weight5=0",
                      "+has_hcw_qpri_weight6=0",
                      "+has_hcw_qpri_weight7=0",
		      

                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=8",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=8", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=0",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=1600", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
                   "+LDB_PP0_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP0_TRF_NEWDELAY_MIN=0",
                   "+LDB_PP0_TRF_NEWDELAY_MAX=0",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=1600", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
                   "+LDB_PP1_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP1_TRF_NEWDELAY_MIN=8",
                   "+LDB_PP1_TRF_NEWDELAY_MAX=8",
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=1600", 
		   "+LDB_PP2_QTYPE=QUNO", 
		   "+LDB_PP2_QID=2", 
                   "+LDB_PP2_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP2_TRF_NEWDELAY_MIN=16",
                   "+LDB_PP2_TRF_NEWDELAY_MAX=16",
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=1600", 
		   "+LDB_PP3_QTYPE=QUNO", 
		   "+LDB_PP3_QID=3", 
                   "+LDB_PP3_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP3_TRF_NEWDELAY_MIN=24",
                   "+LDB_PP3_TRF_NEWDELAY_MAX=24",
		    
		   "+LDB_PP4_TRF_ENA=1", 
		   "+LDB_PP4_Q0_NUM_HCW=1600", 
		   "+LDB_PP4_QTYPE=QUNO", 
		   "+LDB_PP4_QID=4", 
                   "+LDB_PP4_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP4_TRF_NEWDELAY_MIN=32",
                   "+LDB_PP4_TRF_NEWDELAY_MAX=32",

		   "+LDB_PP5_TRF_ENA=1", 
		   "+LDB_PP5_Q0_NUM_HCW=1600", 
		   "+LDB_PP5_QTYPE=QUNO", 
		   "+LDB_PP5_QID=5", 
                   "+LDB_PP5_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP5_TRF_NEWDELAY_MIN=40",
                   "+LDB_PP5_TRF_NEWDELAY_MAX=40",

		   "+LDB_PP6_TRF_ENA=1", 
		   "+LDB_PP6_Q0_NUM_HCW=1600", 
		   "+LDB_PP6_QTYPE=QUNO", 
		   "+LDB_PP6_QID=6", 
                   "+LDB_PP6_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP6_TRF_NEWDELAY_MIN=48",
                   "+LDB_PP6_TRF_NEWDELAY_MAX=48",

		   "+LDB_PP7_TRF_ENA=1", 
		   "+LDB_PP7_Q0_NUM_HCW=1600", 
		   "+LDB_PP7_QTYPE=QUNO", 
		   "+LDB_PP7_QID=7", 
                   "+LDB_PP7_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP7_TRF_NEWDELAY_MIN=56",
                   "+LDB_PP7_TRF_NEWDELAY_MAX=56",


  	           "+hqmproc_return_flow=1",		  
                   "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cq8qid_mmap_prio_1_cfg.cft",		     
                        ],
      },  

      ldb8pp_4cq8qid_mmap_prio_ldb_test02 => {
          -simv_args => [
                   "+pp_wait2st_num_min=0",
                   "+pp_wait2st_num_max=0",
                      "+has_hcw_qpri_weight1=0",
                      "+has_hcw_qpri_weight2=0",
                      "+has_hcw_qpri_weight3=0",
                      "+has_hcw_qpri_weight4=0",
                      "+has_hcw_qpri_weight5=0",
                      "+has_hcw_qpri_weight6=0",
                      "+has_hcw_qpri_weight7=0",
		      

                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=8",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=8", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=0",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=1600", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
                   "+LDB_PP0_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP0_TRF_NEWDELAY_MIN=0",
                   "+LDB_PP0_TRF_NEWDELAY_MAX=0",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=1600", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
                   "+LDB_PP1_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP1_TRF_NEWDELAY_MIN=8",
                   "+LDB_PP1_TRF_NEWDELAY_MAX=8",
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=1600", 
		   "+LDB_PP2_QTYPE=QUNO", 
		   "+LDB_PP2_QID=2", 
                   "+LDB_PP2_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP2_TRF_NEWDELAY_MIN=16",
                   "+LDB_PP2_TRF_NEWDELAY_MAX=16",
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=1600", 
		   "+LDB_PP3_QTYPE=QUNO", 
		   "+LDB_PP3_QID=3", 
                   "+LDB_PP3_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP3_TRF_NEWDELAY_MIN=24",
                   "+LDB_PP3_TRF_NEWDELAY_MAX=24",
		    
		   "+LDB_PP4_TRF_ENA=1", 
		   "+LDB_PP4_Q0_NUM_HCW=1600", 
		   "+LDB_PP4_QTYPE=QUNO", 
		   "+LDB_PP4_QID=4", 
                   "+LDB_PP4_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP4_TRF_NEWDELAY_MIN=32",
                   "+LDB_PP4_TRF_NEWDELAY_MAX=32",

		   "+LDB_PP5_TRF_ENA=1", 
		   "+LDB_PP5_Q0_NUM_HCW=1600", 
		   "+LDB_PP5_QTYPE=QUNO", 
		   "+LDB_PP5_QID=5", 
                   "+LDB_PP5_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP5_TRF_NEWDELAY_MIN=40",
                   "+LDB_PP5_TRF_NEWDELAY_MAX=40",

		   "+LDB_PP6_TRF_ENA=1", 
		   "+LDB_PP6_Q0_NUM_HCW=1600", 
		   "+LDB_PP6_QTYPE=QUNO", 
		   "+LDB_PP6_QID=6", 
                   "+LDB_PP6_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP6_TRF_NEWDELAY_MIN=48",
                   "+LDB_PP6_TRF_NEWDELAY_MAX=48",

		   "+LDB_PP7_TRF_ENA=1", 
		   "+LDB_PP7_Q0_NUM_HCW=1600", 
		   "+LDB_PP7_QTYPE=QUNO", 
		   "+LDB_PP7_QID=7", 
                   "+LDB_PP7_TRFCTRL_SELMODE=1",  #RENQ/RENQ_T  
                   "+LDB_PP7_TRF_NEWDELAY_MIN=56",
                   "+LDB_PP7_TRF_NEWDELAY_MAX=56",


  	           "+hqmproc_return_flow=1",		  
                   "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cq8qid_mmap_prio_2_cfg.cft",		     
                        ],
      },  




      perf_16pp_100pct => {
          -simv_args => [	
		   "+LDB_PP0_TRF_DELAY_MIN=128", 
		   "+LDB_PP0_TRF_DELAY_MAX=128",
	 	   "+LDB_PP1_TRF_DELAY_MIN=128", 
		   "+LDB_PP1_TRF_DELAY_MAX=128",  
		   "+LDB_PP2_TRF_DELAY_MIN=128", 
		   "+LDB_PP2_TRF_DELAY_MAX=128",  
		   "+LDB_PP3_TRF_DELAY_MIN=128", 
		   "+LDB_PP3_TRF_DELAY_MAX=128", 
		   "+LDB_PP4_TRF_DELAY_MIN=128", 
		   "+LDB_PP4_TRF_DELAY_MAX=128",
	 	   "+LDB_PP5_TRF_DELAY_MIN=128", 
		   "+LDB_PP5_TRF_DELAY_MAX=128",  
		   "+LDB_PP6_TRF_DELAY_MIN=128", 
		   "+LDB_PP6_TRF_DELAY_MAX=128",  
		   "+LDB_PP7_TRF_DELAY_MIN=128", 
		   "+LDB_PP7_TRF_DELAY_MAX=128", 

		   "+DIR_PP0_TRF_DELAY_MIN=64", 
		   "+DIR_PP0_TRF_DELAY_MAX=64",
		   "+DIR_PP1_TRF_DELAY_MIN=64", 
		   "+DIR_PP1_TRF_DELAY_MAX=64",  
		   "+DIR_PP2_TRF_DELAY_MIN=64", 
		   "+DIR_PP2_TRF_DELAY_MAX=64",  
		   "+DIR_PP3_TRF_DELAY_MIN=64", 
		   "+DIR_PP3_TRF_DELAY_MAX=64", 
		   "+DIR_PP4_TRF_DELAY_MIN=64", 
		   "+DIR_PP4_TRF_DELAY_MAX=64",
		   "+DIR_PP5_TRF_DELAY_MIN=64", 
		   "+DIR_PP5_TRF_DELAY_MAX=64",  
		   "+DIR_PP6_TRF_DELAY_MIN=64", 
		   "+DIR_PP6_TRF_DELAY_MAX=64",  
		   "+DIR_PP7_TRF_DELAY_MIN=64", 
		   "+DIR_PP7_TRF_DELAY_MAX=64", 
                        ],
      },  

      perf_8pp_100pct => {
          -simv_args => [	
		   "+LDB_PP0_TRF_DELAY_MIN=64", 
		   "+LDB_PP0_TRF_DELAY_MAX=64",
	 	   "+LDB_PP1_TRF_DELAY_MIN=64", 
		   "+LDB_PP1_TRF_DELAY_MAX=64",  
		   "+LDB_PP2_TRF_DELAY_MIN=64", 
		   "+LDB_PP2_TRF_DELAY_MAX=64",  
		   "+LDB_PP3_TRF_DELAY_MIN=64", 
		   "+LDB_PP3_TRF_DELAY_MAX=64", 
		   "+LDB_PP4_TRF_DELAY_MIN=64", 
		   "+LDB_PP4_TRF_DELAY_MAX=64",
	 	   "+LDB_PP5_TRF_DELAY_MIN=64", 
		   "+LDB_PP5_TRF_DELAY_MAX=64",  
		   "+LDB_PP6_TRF_DELAY_MIN=64", 
		   "+LDB_PP6_TRF_DELAY_MAX=64",  
		   "+LDB_PP7_TRF_DELAY_MIN=64", 
		   "+LDB_PP7_TRF_DELAY_MAX=64", 

		   "+DIR_PP0_TRF_DELAY_MIN=32", 
		   "+DIR_PP0_TRF_DELAY_MAX=32",
		   "+DIR_PP1_TRF_DELAY_MIN=32", 
		   "+DIR_PP1_TRF_DELAY_MAX=32",  
		   "+DIR_PP2_TRF_DELAY_MIN=32", 
		   "+DIR_PP2_TRF_DELAY_MAX=32",  
		   "+DIR_PP3_TRF_DELAY_MIN=32", 
		   "+DIR_PP3_TRF_DELAY_MAX=32", 
		   "+DIR_PP4_TRF_DELAY_MIN=32", 
		   "+DIR_PP4_TRF_DELAY_MAX=32",
		   "+DIR_PP5_TRF_DELAY_MIN=32", 
		   "+DIR_PP5_TRF_DELAY_MAX=32",  
		   "+DIR_PP6_TRF_DELAY_MIN=32", 
		   "+DIR_PP6_TRF_DELAY_MAX=32",  
		   "+DIR_PP7_TRF_DELAY_MIN=32", 
		   "+DIR_PP7_TRF_DELAY_MAX=32", 
                        ],
      },  
      perf_8pp_ldb_90pct => {
          -simv_args => [	
		   "+LDB_PP0_TRF_DELAY_MIN=72", 
		   "+LDB_PP0_TRF_DELAY_MAX=72",
	 	   "+LDB_PP1_TRF_DELAY_MIN=72", 
		   "+LDB_PP1_TRF_DELAY_MAX=72",  
		   "+LDB_PP2_TRF_DELAY_MIN=72", 
		   "+LDB_PP2_TRF_DELAY_MAX=72",  
		   "+LDB_PP3_TRF_DELAY_MIN=72", 
		   "+LDB_PP3_TRF_DELAY_MAX=72", 
		   "+LDB_PP4_TRF_DELAY_MIN=72", 
		   "+LDB_PP4_TRF_DELAY_MAX=72",
	 	   "+LDB_PP5_TRF_DELAY_MIN=72", 
		   "+LDB_PP5_TRF_DELAY_MAX=72",  
		   "+LDB_PP6_TRF_DELAY_MIN=72", 
		   "+LDB_PP6_TRF_DELAY_MAX=72",  
		   "+LDB_PP7_TRF_DELAY_MIN=72", 
		   "+LDB_PP7_TRF_DELAY_MAX=72", 
                        ],
      },  


      perf_4pp_100pct => {
          -simv_args => [	
		   "+LDB_PP0_TRF_DELAY_MIN=32", 
		   "+LDB_PP0_TRF_DELAY_MAX=32",
	 	   "+LDB_PP1_TRF_DELAY_MIN=32", 
		   "+LDB_PP1_TRF_DELAY_MAX=32",  
		   "+LDB_PP2_TRF_DELAY_MIN=32", 
		   "+LDB_PP2_TRF_DELAY_MAX=32",  
		   "+LDB_PP3_TRF_DELAY_MIN=32", 
		   "+LDB_PP3_TRF_DELAY_MAX=32", 

		   "+DIR_PP0_TRF_DELAY_MIN=16", 
		   "+DIR_PP0_TRF_DELAY_MAX=16",
		   "+DIR_PP1_TRF_DELAY_MIN=16", 
		   "+DIR_PP1_TRF_DELAY_MAX=16",  
		   "+DIR_PP2_TRF_DELAY_MIN=16", 
		   "+DIR_PP2_TRF_DELAY_MAX=16",  
		   "+DIR_PP3_TRF_DELAY_MIN=16", 
		   "+DIR_PP3_TRF_DELAY_MAX=16", 
                        ],
      }, 

      perf_4pp_ldb_90pct => {
          -simv_args => [	
		   "+LDB_PP0_TRF_DELAY_MIN=32", 
		   "+LDB_PP0_TRF_DELAY_MAX=32",
	 	   "+LDB_PP1_TRF_DELAY_MIN=32", 
		   "+LDB_PP1_TRF_DELAY_MAX=32",  
		   "+LDB_PP2_TRF_DELAY_MIN=32", 
		   "+LDB_PP2_TRF_DELAY_MAX=32",  
		   "+LDB_PP3_TRF_DELAY_MIN=32", 
		   "+LDB_PP3_TRF_DELAY_MAX=32", 
                        ],
      },  

      ###########################
      #16-lines  rate is 8cycles; 16 lines 16*8=128 cycles; each PP uses 128cycles to send 1 HCW
      #           128 * 8HCW-burst = 1024 total cycles
      #           7 HCW-burst * 1 * 16-line = 112 cycles the burst of 7 HCW can take 
      #           1024 - 112 = 912 is the pause one 
      #Try burst of HCWs (7 bursts and one hcw with long wait)  
      perf_ldb_100pct_16linerate_2_burst => {
          -simv_args => [
                     "+LDB_PP0_HCW_DELAY_MODE=1",
                     "+LDB_PP0_TRF_DELAY_MIN=16",
                     "+LDB_PP0_TRF_DELAY_MAX=912",

                     "+LDB_PP1_HCW_DELAY_MODE=1",
                     "+LDB_PP1_TRF_DELAY_MIN=16",
                     "+LDB_PP1_TRF_DELAY_MAX=912",

                     "+LDB_PP2_HCW_DELAY_MODE=1",
                     "+LDB_PP2_TRF_DELAY_MIN=16",
                     "+LDB_PP2_TRF_DELAY_MAX=912",

                     "+LDB_PP3_HCW_DELAY_MODE=1",
                     "+LDB_PP3_TRF_DELAY_MIN=16",
                     "+LDB_PP3_TRF_DELAY_MAX=912",

                     "+LDB_PP4_HCW_DELAY_MODE=1",
                     "+LDB_PP4_TRF_DELAY_MIN=16",
                     "+LDB_PP4_TRF_DELAY_MAX=912",

                     "+LDB_PP5_HCW_DELAY_MODE=1",
                     "+LDB_PP5_TRF_DELAY_MIN=16",
                     "+LDB_PP5_TRF_DELAY_MAX=912",

                     "+LDB_PP6_HCW_DELAY_MODE=1",
                     "+LDB_PP6_TRF_DELAY_MIN=16",
                     "+LDB_PP6_TRF_DELAY_MAX=912",

                     "+LDB_PP7_HCW_DELAY_MODE=1",
                     "+LDB_PP7_TRF_DELAY_MIN=16",
                     "+LDB_PP7_TRF_DELAY_MAX=912",

                     "+LDB_PP8_HCW_DELAY_MODE=1",
                     "+LDB_PP8_TRF_DELAY_MIN=16",
                     "+LDB_PP8_TRF_DELAY_MAX=912",

                     "+LDB_PP9_HCW_DELAY_MODE=1",
                     "+LDB_PP9_TRF_DELAY_MIN=16",
                     "+LDB_PP9_TRF_DELAY_MAX=912",

                     "+LDB_PP10_HCW_DELAY_MODE=1",
                     "+LDB_PP10_TRF_DELAY_MIN=16",
                     "+LDB_PP10_TRF_DELAY_MAX=912",

                     "+LDB_PP11_HCW_DELAY_MODE=1",
                     "+LDB_PP11_TRF_DELAY_MIN=16",
                     "+LDB_PP11_TRF_DELAY_MAX=912",

                     "+LDB_PP12_HCW_DELAY_MODE=1",
                     "+LDB_PP12_TRF_DELAY_MIN=16",
                     "+LDB_PP12_TRF_DELAY_MAX=912",

                     "+LDB_PP13_HCW_DELAY_MODE=1",
                     "+LDB_PP13_TRF_DELAY_MIN=16",
                     "+LDB_PP13_TRF_DELAY_MAX=912",

                     "+LDB_PP14_HCW_DELAY_MODE=1",
                     "+LDB_PP14_TRF_DELAY_MIN=16",
                     "+LDB_PP14_TRF_DELAY_MAX=912",

                     "+LDB_PP15_HCW_DELAY_MODE=1",
                     "+LDB_PP15_TRF_DELAY_MIN=16",
                     "+LDB_PP15_TRF_DELAY_MAX=912",

                        ],
      },

      #16-lines  rate is 8cycles; 16 lines 16*8=128 cycles; each PP uses 128cycles to send 1 HCW
      #           128 * 16HCW-burst = 2048 total cycles
      #           15 HCW-burst * 1 * 16-line = 240 cycles the burst of 15 HCW can take 
      #           2048 - 240 = 1808 is the pause one 
      #Try burst of HCWs (15 bursts and one hcw with long wait)  
      perf_ldb_100pct_16linerate_3_burst => {
          -simv_args => [
                     "+LDB_PP0_HCW_DELAY_MODE=2",
                     "+LDB_PP0_TRF_DELAY_MIN=16",
                     "+LDB_PP0_TRF_DELAY_MAX=1800",

                     "+LDB_PP1_HCW_DELAY_MODE=2",
                     "+LDB_PP1_TRF_DELAY_MIN=16",
                     "+LDB_PP1_TRF_DELAY_MAX=1800",

                     "+LDB_PP2_HCW_DELAY_MODE=2",
                     "+LDB_PP2_TRF_DELAY_MIN=16",
                     "+LDB_PP2_TRF_DELAY_MAX=1800",

                     "+LDB_PP3_HCW_DELAY_MODE=2",
                     "+LDB_PP3_TRF_DELAY_MIN=16",
                     "+LDB_PP3_TRF_DELAY_MAX=1800",

                     "+LDB_PP4_HCW_DELAY_MODE=2",
                     "+LDB_PP4_TRF_DELAY_MIN=16",
                     "+LDB_PP4_TRF_DELAY_MAX=1800",

                     "+LDB_PP5_HCW_DELAY_MODE=2",
                     "+LDB_PP5_TRF_DELAY_MIN=16",
                     "+LDB_PP5_TRF_DELAY_MAX=1800",

                     "+LDB_PP6_HCW_DELAY_MODE=2",
                     "+LDB_PP6_TRF_DELAY_MIN=16",
                     "+LDB_PP6_TRF_DELAY_MAX=1800",

                     "+LDB_PP7_HCW_DELAY_MODE=2",
                     "+LDB_PP7_TRF_DELAY_MIN=16",
                     "+LDB_PP7_TRF_DELAY_MAX=1800",

                     "+LDB_PP8_HCW_DELAY_MODE=2",
                     "+LDB_PP8_TRF_DELAY_MIN=16",
                     "+LDB_PP8_TRF_DELAY_MAX=1800",

                     "+LDB_PP9_HCW_DELAY_MODE=2",
                     "+LDB_PP9_TRF_DELAY_MIN=16",
                     "+LDB_PP9_TRF_DELAY_MAX=1800",

                     "+LDB_PP10_HCW_DELAY_MODE=2",
                     "+LDB_PP10_TRF_DELAY_MIN=16",
                     "+LDB_PP10_TRF_DELAY_MAX=1800",

                     "+LDB_PP11_HCW_DELAY_MODE=2",
                     "+LDB_PP11_TRF_DELAY_MIN=16",
                     "+LDB_PP11_TRF_DELAY_MAX=1800",

                     "+LDB_PP12_HCW_DELAY_MODE=2",
                     "+LDB_PP12_TRF_DELAY_MIN=16",
                     "+LDB_PP12_TRF_DELAY_MAX=1800",

                     "+LDB_PP13_HCW_DELAY_MODE=2",
                     "+LDB_PP13_TRF_DELAY_MIN=16",
                     "+LDB_PP13_TRF_DELAY_MAX=1800",

                     "+LDB_PP14_HCW_DELAY_MODE=2",
                     "+LDB_PP14_TRF_DELAY_MIN=16",
                     "+LDB_PP14_TRF_DELAY_MAX=1800",

                     "+LDB_PP15_HCW_DELAY_MODE=2",
                     "+LDB_PP15_TRF_DELAY_MIN=16",
                     "+LDB_PP15_TRF_DELAY_MAX=1800",

                        ],
      },

      #16-lines  rate is 8cycles; 16 lines 16*8=128 cycles; each PP uses 128cycles to send 1 HCW
      #           128 * 32HCW-burst = 4096 total cycles
      #           31 HCW-burst * 1 * 16-line =  496 cycles the burst of 31 HCW can take 
      #           4096 - 496 = 3600 is the pause one 
      #Try burst of HCWs (31 bursts and one hcw with long wait)  
      perf_ldb_100pct_16linerate_3_burst => {
          -simv_args => [
                     "+LDB_PP0_HCW_DELAY_MODE=3",
                     "+LDB_PP0_TRF_DELAY_MIN=16",
                     "+LDB_PP0_TRF_DELAY_MAX=3600",

                     "+LDB_PP1_HCW_DELAY_MODE=3",
                     "+LDB_PP1_TRF_DELAY_MIN=16",
                     "+LDB_PP1_TRF_DELAY_MAX=3600",

                     "+LDB_PP2_HCW_DELAY_MODE=3",
                     "+LDB_PP2_TRF_DELAY_MIN=16",
                     "+LDB_PP2_TRF_DELAY_MAX=3600",

                     "+LDB_PP3_HCW_DELAY_MODE=3",
                     "+LDB_PP3_TRF_DELAY_MIN=16",
                     "+LDB_PP3_TRF_DELAY_MAX=3600",

                     "+LDB_PP4_HCW_DELAY_MODE=3",
                     "+LDB_PP4_TRF_DELAY_MIN=16",
                     "+LDB_PP4_TRF_DELAY_MAX=3600",

                     "+LDB_PP5_HCW_DELAY_MODE=3",
                     "+LDB_PP5_TRF_DELAY_MIN=16",
                     "+LDB_PP5_TRF_DELAY_MAX=3600",

                     "+LDB_PP6_HCW_DELAY_MODE=3",
                     "+LDB_PP6_TRF_DELAY_MIN=16",
                     "+LDB_PP6_TRF_DELAY_MAX=3600",

                     "+LDB_PP7_HCW_DELAY_MODE=3",
                     "+LDB_PP7_TRF_DELAY_MIN=16",
                     "+LDB_PP7_TRF_DELAY_MAX=3600",

                     "+LDB_PP8_HCW_DELAY_MODE=3",
                     "+LDB_PP8_TRF_DELAY_MIN=16",
                     "+LDB_PP8_TRF_DELAY_MAX=3600",

                     "+LDB_PP9_HCW_DELAY_MODE=3",
                     "+LDB_PP9_TRF_DELAY_MIN=16",
                     "+LDB_PP9_TRF_DELAY_MAX=3600",

                     "+LDB_PP10_HCW_DELAY_MODE=3",
                     "+LDB_PP10_TRF_DELAY_MIN=16",
                     "+LDB_PP10_TRF_DELAY_MAX=3600",

                     "+LDB_PP11_HCW_DELAY_MODE=3",
                     "+LDB_PP11_TRF_DELAY_MIN=16",
                     "+LDB_PP11_TRF_DELAY_MAX=3600",

                     "+LDB_PP12_HCW_DELAY_MODE=3",
                     "+LDB_PP12_TRF_DELAY_MIN=16",
                     "+LDB_PP12_TRF_DELAY_MAX=3600",

                     "+LDB_PP13_HCW_DELAY_MODE=3",
                     "+LDB_PP13_TRF_DELAY_MIN=16",
                     "+LDB_PP13_TRF_DELAY_MAX=3600",

                     "+LDB_PP14_HCW_DELAY_MODE=3",
                     "+LDB_PP14_TRF_DELAY_MIN=16",
                     "+LDB_PP14_TRF_DELAY_MAX=3600",

                     "+LDB_PP15_HCW_DELAY_MODE=3",
                     "+LDB_PP15_TRF_DELAY_MIN=16",
                     "+LDB_PP15_TRF_DELAY_MAX=3600",

                        ],
      },

      ###########################
      #8-lines  rate is 8cycles; 8 lines 8*8=64 cycles; each PP uses 64cycles to send 1 HCW
      #           64 * 8HCW-burst = 512 total cycles
      #           7 HCW-burst * 1 * 8-line = 56 cycles the burst of 7 HCW can take 
      #           512 - 56 = 456 is the pause one 
      #Try burst of HCWs (7 bursts and one hcw with long wait)  
      perf_ldb_100pct_8linerate_2_burst => {
          -simv_args => [
                     "+LDB_PP0_HCW_DELAY_MODE=1",
                     "+LDB_PP0_TRF_DELAY_MIN=8",
                     "+LDB_PP0_TRF_DELAY_MAX=450",

                     "+LDB_PP1_HCW_DELAY_MODE=1",
                     "+LDB_PP1_TRF_DELAY_MIN=8",
                     "+LDB_PP1_TRF_DELAY_MAX=450",

                     "+LDB_PP2_HCW_DELAY_MODE=1",
                     "+LDB_PP2_TRF_DELAY_MIN=8",
                     "+LDB_PP2_TRF_DELAY_MAX=450",

                     "+LDB_PP3_HCW_DELAY_MODE=1",
                     "+LDB_PP3_TRF_DELAY_MIN=8",
                     "+LDB_PP3_TRF_DELAY_MAX=450",

                     "+LDB_PP4_HCW_DELAY_MODE=1",
                     "+LDB_PP4_TRF_DELAY_MIN=8",
                     "+LDB_PP4_TRF_DELAY_MAX=450",

                     "+LDB_PP5_HCW_DELAY_MODE=1",
                     "+LDB_PP5_TRF_DELAY_MIN=8",
                     "+LDB_PP5_TRF_DELAY_MAX=450",

                     "+LDB_PP6_HCW_DELAY_MODE=1",
                     "+LDB_PP6_TRF_DELAY_MIN=8",
                     "+LDB_PP6_TRF_DELAY_MAX=450",

                     "+LDB_PP7_HCW_DELAY_MODE=1",
                     "+LDB_PP7_TRF_DELAY_MIN=8",
                     "+LDB_PP7_TRF_DELAY_MAX=450",
                     
                        ],
      },

      #8-lines  rate is 8cycles; 8 lines 8*8=64 cycles; each PP uses 64cycles to send 1 HCW
      #           64 * 16HCW-burst = 1024 total cycles
      #           15 HCW-burst * 1 * 8-line = 120 cycles the burst of 15 HCW can take 
      #           1024 -120  = 904 is the pause one 
      #Try burst of HCWs (15 bursts and one hcw with long wait)  
      perf_ldb_100pct_8linerate_3_burst => {
          -simv_args => [
                     "+LDB_PP0_HCW_DELAY_MODE=2",
                     "+LDB_PP0_TRF_DELAY_MIN=8",
                     "+LDB_PP0_TRF_DELAY_MAX=900",

                     "+LDB_PP1_HCW_DELAY_MODE=2",
                     "+LDB_PP1_TRF_DELAY_MIN=8",
                     "+LDB_PP1_TRF_DELAY_MAX=900",

                     "+LDB_PP2_HCW_DELAY_MODE=2",
                     "+LDB_PP2_TRF_DELAY_MIN=8",
                     "+LDB_PP2_TRF_DELAY_MAX=900",

                     "+LDB_PP3_HCW_DELAY_MODE=2",
                     "+LDB_PP3_TRF_DELAY_MIN=8",
                     "+LDB_PP3_TRF_DELAY_MAX=900",

                     "+LDB_PP4_HCW_DELAY_MODE=2",
                     "+LDB_PP4_TRF_DELAY_MIN=8",
                     "+LDB_PP4_TRF_DELAY_MAX=900",

                     "+LDB_PP5_HCW_DELAY_MODE=2",
                     "+LDB_PP5_TRF_DELAY_MIN=8",
                     "+LDB_PP5_TRF_DELAY_MAX=900",

                     "+LDB_PP6_HCW_DELAY_MODE=2",
                     "+LDB_PP6_TRF_DELAY_MIN=8",
                     "+LDB_PP6_TRF_DELAY_MAX=900",

                     "+LDB_PP7_HCW_DELAY_MODE=2",
                     "+LDB_PP7_TRF_DELAY_MIN=8",
                     "+LDB_PP7_TRF_DELAY_MAX=900",

                        ],
      },

      #8-lines  rate is 8cycles; 8 lines 8*8=64 cycles; each PP uses 64cycles to send 1 HCW
      #           64 * 32HCW-burst = 2048 total cycles
      #           31 HCW-burst * 1 * 8-line = 248 cycles the burst of 15 HCW can take 
      #           2048 -248  = 1800 is the pause one 
      #Try burst of HCWs (31 bursts and one hcw with long wait)  
      perf_ldb_100pct_8linerate_4_burst => {
          -simv_args => [
                     "+LDB_PP0_HCW_DELAY_MODE=3",
                     "+LDB_PP0_TRF_DELAY_MIN=8",
                     "+LDB_PP0_TRF_DELAY_MAX=1800",

                     "+LDB_PP1_HCW_DELAY_MODE=3",
                     "+LDB_PP1_TRF_DELAY_MIN=8",
                     "+LDB_PP1_TRF_DELAY_MAX=1800",

                     "+LDB_PP2_HCW_DELAY_MODE=3",
                     "+LDB_PP2_TRF_DELAY_MIN=8",
                     "+LDB_PP2_TRF_DELAY_MAX=1800",

                     "+LDB_PP3_HCW_DELAY_MODE=3",
                     "+LDB_PP3_TRF_DELAY_MIN=8",
                     "+LDB_PP3_TRF_DELAY_MAX=1800",

                     "+LDB_PP4_HCW_DELAY_MODE=3",
                     "+LDB_PP4_TRF_DELAY_MIN=8",
                     "+LDB_PP4_TRF_DELAY_MAX=1800",

                     "+LDB_PP5_HCW_DELAY_MODE=3",
                     "+LDB_PP5_TRF_DELAY_MIN=8",
                     "+LDB_PP5_TRF_DELAY_MAX=1800",

                     "+LDB_PP6_HCW_DELAY_MODE=3",
                     "+LDB_PP6_TRF_DELAY_MIN=8",
                     "+LDB_PP6_TRF_DELAY_MAX=1800",

                     "+LDB_PP7_HCW_DELAY_MODE=3",
                     "+LDB_PP7_TRF_DELAY_MIN=8",
                     "+LDB_PP7_TRF_DELAY_MAX=1800",
                 
                        ],
      },


      ###################################################
      #4-lines
      #Try burst of HCWs (7 bursts and one hcw with long wait) (line rate 8; four lines => 32) 32 * 8 HCWs=128; 256 - 7HCW*1*4line = 256 -28 = 228
      perf_ldb_100pct_linerate_2_burst => {
          -simv_args => [
                     "+LDB_PP0_HCW_DELAY_MODE=1",
                     "+LDB_PP0_TRF_DELAY_MIN=4",
                     "+LDB_PP0_TRF_DELAY_MAX=228",

                     "+LDB_PP1_HCW_DELAY_MODE=1",
                     "+LDB_PP1_TRF_DELAY_MIN=4",
                     "+LDB_PP1_TRF_DELAY_MAX=228",

                     "+LDB_PP2_HCW_DELAY_MODE=1",
                     "+LDB_PP2_TRF_DELAY_MIN=4",
                     "+LDB_PP2_TRF_DELAY_MAX=228",

                     "+LDB_PP3_HCW_DELAY_MODE=1",
                     "+LDB_PP3_TRF_DELAY_MIN=4",
                     "+LDB_PP3_TRF_DELAY_MAX=228",
                        ],
      },
      #Try burst of HCWs (15 bursts and one hcw with long wait)
      perf_ldb_100pct_linerate_3_burst => {
          -simv_args => [
                     "+LDB_PP0_HCW_DELAY_MODE=2",
                     "+LDB_PP0_TRF_DELAY_MIN=4",
                     "+LDB_PP0_TRF_DELAY_MAX=452",

                     "+LDB_PP1_HCW_DELAY_MODE=2",
                     "+LDB_PP1_TRF_DELAY_MIN=4",
                     "+LDB_PP1_TRF_DELAY_MAX=452",

                     "+LDB_PP2_HCW_DELAY_MODE=2",
                     "+LDB_PP2_TRF_DELAY_MIN=4",
                     "+LDB_PP2_TRF_DELAY_MAX=452",

                     "+LDB_PP3_HCW_DELAY_MODE=2",
                     "+LDB_PP3_TRF_DELAY_MIN=4",
                     "+LDB_PP3_TRF_DELAY_MAX=452",
                        ],
      },
      perf_ldb_100pct_linerate_4_burst => {
          -simv_args => [
                     "+LDB_PP0_HCW_DELAY_MODE=3",
                     "+LDB_PP0_TRF_DELAY_MIN=4",
                     "+LDB_PP0_TRF_DELAY_MAX=900",

                     "+LDB_PP1_HCW_DELAY_MODE=3",
                     "+LDB_PP1_TRF_DELAY_MIN=4",
                     "+LDB_PP1_TRF_DELAY_MAX=900",

                     "+LDB_PP2_HCW_DELAY_MODE=3",
                     "+LDB_PP2_TRF_DELAY_MIN=4",
                     "+LDB_PP2_TRF_DELAY_MAX=900",

                     "+LDB_PP3_HCW_DELAY_MODE=3",
                     "+LDB_PP3_TRF_DELAY_MIN=4",
                     "+LDB_PP3_TRF_DELAY_MAX=900",
                        ],
      },


      ###################################                          
      ###################################
      #  WU Stress Tests  
      # 4CQ 4QID one-to-one mapping
      # comp return is controled as hold-release-hold-release loop
      ###################################                          
      ###################################
      ldb4ppdir4pp_qid1map_wustress_test1 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=4",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=4",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=13",  ##UNO
                     "+has_lockid_sel_mode=2",   ##decr


                     #LDB_PP0
		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=3005", 
		     "+LDB_PP0_QTYPE=QUNO", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP0_TRF_QTYPE_SELMODE=13", #QUNO
                     "+LDB_PP0_TRF_DELAY_MIN=1",
                     "+LDB_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP0_ENQCTRL_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=2",#hold-return-hold-return
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP1
		     "+LDB_PP1_TRF_ENA=1", 
		     "+LDB_PP1_Q0_NUM_HCW=3005", 
		     "+LDB_PP1_QTYPE=QATM", 
		     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP1_TRF_QTYPE_SELMODE=12", #13:QUNO; 12: QATM
                     "+LDB_PP1_TRF_DELAY_MIN=1",
                     "+LDB_PP1_TRF_DELAY_MAX=4",

                     "+LDB_PP1_ENQCTRL_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP1_RTNCMPCTRL_NUM=64",
                     "+LDB_PP1_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP1_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP1_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP1_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP2
		     "+LDB_PP2_TRF_ENA=1", 
		     "+LDB_PP2_Q0_NUM_HCW=3005", 
		     "+LDB_PP2_QTYPE=QUNO", 
		     "+LDB_PP2_QID=2",
                     "+LDB_PP2_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP2_TRF_QTYPE_SELMODE=13", #13:QUNO; 12: QATM
                     "+LDB_PP2_TRF_DELAY_MIN=1",
                     "+LDB_PP2_TRF_DELAY_MAX=4",

                     "+LDB_PP2_ENQCTRL_SELMODE=0",

                     "+LDB_PP2_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP2_RTNCMPCTRL_NUM=64",
                     "+LDB_PP2_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP2_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP2_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP2_RTNTOKCTRL_SELMODE=0",
		      	     	
                     #LDB_PP3
		     "+LDB_PP3_TRF_ENA=1", 
		     "+LDB_PP3_Q0_NUM_HCW=3005", 
		     "+LDB_PP3_QTYPE=QATM", 
		     "+LDB_PP3_QID=3",
                     "+LDB_PP3_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP3_TRF_QTYPE_SELMODE=12", #13:QUNO; 12: QATM
                     "+LDB_PP3_TRF_DELAY_MIN=1",
                     "+LDB_PP3_TRF_DELAY_MAX=4",

                     "+LDB_PP3_ENQCTRL_SELMODE=0",

                     "+LDB_PP3_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP3_RTNCMPCTRL_NUM=64",
                     "+LDB_PP3_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP3_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP3_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP3_RTNTOKCTRL_SELMODE=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cfg.cft",		     
                        ],
      },        

      ###########################
      ###### 4CQ4QID Set qeddeqhwm low or hi and running with UNO only
      ldb4ppdir4pp_qid1map_wustress_qeddeqhwmlow_test1 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=4",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=4",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=13",  ##UNO
                     "+has_lockid_sel_mode=2",   ##decr


                     #LDB_PP0
		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=3005", 
		     "+LDB_PP0_QTYPE=QUNO", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP0_TRF_QTYPE_SELMODE=13", #QUNO
                     "+LDB_PP0_TRF_DELAY_MIN=1",
                     "+LDB_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP0_ENQCTRL_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=2",#hold-return-hold-return
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP1
		     "+LDB_PP1_TRF_ENA=1", 
		     "+LDB_PP1_Q0_NUM_HCW=3005", 
		     "+LDB_PP1_QTYPE=QUNO", 
		     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP1_TRF_QTYPE_SELMODE=13", #13:QUNO; 12: QATM
                     "+LDB_PP1_TRF_DELAY_MIN=1",
                     "+LDB_PP1_TRF_DELAY_MAX=4",

                     "+LDB_PP1_ENQCTRL_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP1_RTNCMPCTRL_NUM=64",
                     "+LDB_PP1_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP1_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP1_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP1_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP2
		     "+LDB_PP2_TRF_ENA=1", 
		     "+LDB_PP2_Q0_NUM_HCW=3005", 
		     "+LDB_PP2_QTYPE=QUNO", 
		     "+LDB_PP2_QID=2",
                     "+LDB_PP2_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP2_TRF_QTYPE_SELMODE=13", #13:QUNO; 12: QATM
                     "+LDB_PP2_TRF_DELAY_MIN=1",
                     "+LDB_PP2_TRF_DELAY_MAX=4",

                     "+LDB_PP2_ENQCTRL_SELMODE=0",

                     "+LDB_PP2_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP2_RTNCMPCTRL_NUM=64",
                     "+LDB_PP2_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP2_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP2_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP2_RTNTOKCTRL_SELMODE=0",
		      	     	
                     #LDB_PP3
		     "+LDB_PP3_TRF_ENA=1", 
		     "+LDB_PP3_Q0_NUM_HCW=3005", 
		     "+LDB_PP3_QTYPE=QUNO", 
		     "+LDB_PP3_QID=3",
                     "+LDB_PP3_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP3_TRF_QTYPE_SELMODE=13", #13:QUNO; 12: QATM
                     "+LDB_PP3_TRF_DELAY_MIN=1",
                     "+LDB_PP3_TRF_DELAY_MAX=4",

                     "+LDB_PP3_ENQCTRL_SELMODE=0",

                     "+LDB_PP3_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP3_RTNCMPCTRL_NUM=64",
                     "+LDB_PP3_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP3_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP3_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP3_RTNTOKCTRL_SELMODE=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_lsp_qeddeqhipriwmlow_cfg.cft",		     
                        ],
      },        

      ldb4ppdir4pp_qid1map_wustress_qeddeqhwmhi_test1 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=4",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=4",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=13",  ##UNO
                     "+has_lockid_sel_mode=2",   ##decr


                     #LDB_PP0
		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=3005", 
		     "+LDB_PP0_QTYPE=QUNO", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP0_TRF_QTYPE_SELMODE=13", #QUNO
                     "+LDB_PP0_TRF_DELAY_MIN=1",
                     "+LDB_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP0_ENQCTRL_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=2",#hold-return-hold-return
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP1
		     "+LDB_PP1_TRF_ENA=1", 
		     "+LDB_PP1_Q0_NUM_HCW=3005", 
		     "+LDB_PP1_QTYPE=QUNO", 
		     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP1_TRF_QTYPE_SELMODE=13", #13:QUNO; 12: QATM
                     "+LDB_PP1_TRF_DELAY_MIN=1",
                     "+LDB_PP1_TRF_DELAY_MAX=4",

                     "+LDB_PP1_ENQCTRL_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP1_RTNCMPCTRL_NUM=64",
                     "+LDB_PP1_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP1_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP1_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP1_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP2
		     "+LDB_PP2_TRF_ENA=1", 
		     "+LDB_PP2_Q0_NUM_HCW=3005", 
		     "+LDB_PP2_QTYPE=QUNO", 
		     "+LDB_PP2_QID=2",
                     "+LDB_PP2_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP2_TRF_QTYPE_SELMODE=13", #13:QUNO; 12: QATM
                     "+LDB_PP2_TRF_DELAY_MIN=1",
                     "+LDB_PP2_TRF_DELAY_MAX=4",

                     "+LDB_PP2_ENQCTRL_SELMODE=0",

                     "+LDB_PP2_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP2_RTNCMPCTRL_NUM=64",
                     "+LDB_PP2_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP2_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP2_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP2_RTNTOKCTRL_SELMODE=0",
		      	     	
                     #LDB_PP3
		     "+LDB_PP3_TRF_ENA=1", 
		     "+LDB_PP3_Q0_NUM_HCW=3005", 
		     "+LDB_PP3_QTYPE=QUNO", 
		     "+LDB_PP3_QID=3",
                     "+LDB_PP3_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP3_TRF_QTYPE_SELMODE=13", #13:QUNO; 12: QATM
                     "+LDB_PP3_TRF_DELAY_MIN=1",
                     "+LDB_PP3_TRF_DELAY_MAX=4",

                     "+LDB_PP3_ENQCTRL_SELMODE=0",

                     "+LDB_PP3_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP3_RTNCMPCTRL_NUM=64",
                     "+LDB_PP3_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP3_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP3_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP3_RTNTOKCTRL_SELMODE=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_lsp_qeddeqhipriwmhi_cfg.cft",		     
                        ],
      },        


      ###########################
      ###### 4CQ4QID Set aqeddeqhwm low or hi and running with UNO only
      ldb4ppdir4pp_qid1map_wustress_aqeddeqhwmlow_test1 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=4",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=4",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=13",  ##UNO
                     "+has_lockid_sel_mode=2",   ##decr


                     #LDB_PP0
		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=3005", 
		     "+LDB_PP0_QTYPE=QUNO", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP0_TRF_QTYPE_SELMODE=13", #QUNO
                     "+LDB_PP0_TRF_DELAY_MIN=1",
                     "+LDB_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP0_ENQCTRL_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=2",#hold-return-hold-return
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP1
		     "+LDB_PP1_TRF_ENA=1", 
		     "+LDB_PP1_Q0_NUM_HCW=3005", 
		     "+LDB_PP1_QTYPE=QUNO", 
		     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP1_TRF_QTYPE_SELMODE=13", #13:QUNO; 12: QATM
                     "+LDB_PP1_TRF_DELAY_MIN=1",
                     "+LDB_PP1_TRF_DELAY_MAX=4",

                     "+LDB_PP1_ENQCTRL_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP1_RTNCMPCTRL_NUM=64",
                     "+LDB_PP1_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP1_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP1_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP1_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP2
		     "+LDB_PP2_TRF_ENA=1", 
		     "+LDB_PP2_Q0_NUM_HCW=3005", 
		     "+LDB_PP2_QTYPE=QUNO", 
		     "+LDB_PP2_QID=2",
                     "+LDB_PP2_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP2_TRF_QTYPE_SELMODE=13", #13:QUNO; 12: QATM
                     "+LDB_PP2_TRF_DELAY_MIN=1",
                     "+LDB_PP2_TRF_DELAY_MAX=4",

                     "+LDB_PP2_ENQCTRL_SELMODE=0",

                     "+LDB_PP2_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP2_RTNCMPCTRL_NUM=64",
                     "+LDB_PP2_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP2_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP2_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP2_RTNTOKCTRL_SELMODE=0",
		      	     	
                     #LDB_PP3
		     "+LDB_PP3_TRF_ENA=1", 
		     "+LDB_PP3_Q0_NUM_HCW=3005", 
		     "+LDB_PP3_QTYPE=QUNO", 
		     "+LDB_PP3_QID=3",
                     "+LDB_PP3_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP3_TRF_QTYPE_SELMODE=13", #13:QUNO; 12: QATM
                     "+LDB_PP3_TRF_DELAY_MIN=1",
                     "+LDB_PP3_TRF_DELAY_MAX=4",

                     "+LDB_PP3_ENQCTRL_SELMODE=0",

                     "+LDB_PP3_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP3_RTNCMPCTRL_NUM=64",
                     "+LDB_PP3_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP3_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP3_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP3_RTNTOKCTRL_SELMODE=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_lsp_aqeddeqhipriwmlow_cfg.cft",		     
                        ],
      },        

      ldb4ppdir4pp_qid1map_wustress_aqeddeqhwmhi_test1 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=4",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=4",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=13",  ##UNO
                     "+has_lockid_sel_mode=2",   ##decr


                     #LDB_PP0
		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=3005", 
		     "+LDB_PP0_QTYPE=QUNO", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP0_TRF_QTYPE_SELMODE=13", #QUNO
                     "+LDB_PP0_TRF_DELAY_MIN=1",
                     "+LDB_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP0_ENQCTRL_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=2",#hold-return-hold-return
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP1
		     "+LDB_PP1_TRF_ENA=1", 
		     "+LDB_PP1_Q0_NUM_HCW=3005", 
		     "+LDB_PP1_QTYPE=QUNO", 
		     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP1_TRF_QTYPE_SELMODE=13", #13:QUNO; 12: QATM
                     "+LDB_PP1_TRF_DELAY_MIN=1",
                     "+LDB_PP1_TRF_DELAY_MAX=4",

                     "+LDB_PP1_ENQCTRL_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP1_RTNCMPCTRL_NUM=64",
                     "+LDB_PP1_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP1_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP1_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP1_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP2
		     "+LDB_PP2_TRF_ENA=1", 
		     "+LDB_PP2_Q0_NUM_HCW=3005", 
		     "+LDB_PP2_QTYPE=QUNO", 
		     "+LDB_PP2_QID=2",
                     "+LDB_PP2_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP2_TRF_QTYPE_SELMODE=13", #13:QUNO; 12: QATM
                     "+LDB_PP2_TRF_DELAY_MIN=1",
                     "+LDB_PP2_TRF_DELAY_MAX=4",

                     "+LDB_PP2_ENQCTRL_SELMODE=0",

                     "+LDB_PP2_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP2_RTNCMPCTRL_NUM=64",
                     "+LDB_PP2_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP2_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP2_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP2_RTNTOKCTRL_SELMODE=0",
		      	     	
                     #LDB_PP3
		     "+LDB_PP3_TRF_ENA=1", 
		     "+LDB_PP3_Q0_NUM_HCW=3005", 
		     "+LDB_PP3_QTYPE=QUNO", 
		     "+LDB_PP3_QID=3",
                     "+LDB_PP3_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP3_TRF_QTYPE_SELMODE=13", #13:QUNO; 12: QATM
                     "+LDB_PP3_TRF_DELAY_MIN=1",
                     "+LDB_PP3_TRF_DELAY_MAX=4",

                     "+LDB_PP3_ENQCTRL_SELMODE=0",

                     "+LDB_PP3_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP3_RTNCMPCTRL_NUM=64",
                     "+LDB_PP3_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP3_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP3_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP3_RTNTOKCTRL_SELMODE=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_lsp_aqeddeqhipriwmhi_cfg.cft",		     
                        ],
      },        



      ###########################
      ###### 4CQ4QID Set qeddeqhwm low or hi and running with ATM only
      ldb4ppdir4pp_qid1map_wustress_qeddeqhwmlow_test2 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=4",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=4",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=12",  ##ATM
                     "+has_lockid_sel_mode=2",   ##decr


                     #LDB_PP0
		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=3005", 
		     "+LDB_PP0_QTYPE=QATM", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP0_TRF_QTYPE_SELMODE=12", #QATM
                     "+LDB_PP0_TRF_DELAY_MIN=1",
                     "+LDB_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP0_ENQCTRL_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=2",#hold-return-hold-return
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP1
		     "+LDB_PP1_TRF_ENA=1", 
		     "+LDB_PP1_Q0_NUM_HCW=3005", 
		     "+LDB_PP1_QTYPE=QATM", 
		     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP1_TRF_QTYPE_SELMODE=12", #13:QUNO; 12: QATM
                     "+LDB_PP1_TRF_DELAY_MIN=1",
                     "+LDB_PP1_TRF_DELAY_MAX=4",

                     "+LDB_PP1_ENQCTRL_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP1_RTNCMPCTRL_NUM=64",
                     "+LDB_PP1_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP1_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP1_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP1_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP2
		     "+LDB_PP2_TRF_ENA=1", 
		     "+LDB_PP2_Q0_NUM_HCW=3005", 
		     "+LDB_PP2_QTYPE=QATM", 
		     "+LDB_PP2_QID=2",
                     "+LDB_PP2_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP2_TRF_QTYPE_SELMODE=12", #13:QUNO; 12: QATM
                     "+LDB_PP2_TRF_DELAY_MIN=1",
                     "+LDB_PP2_TRF_DELAY_MAX=4",

                     "+LDB_PP2_ENQCTRL_SELMODE=0",

                     "+LDB_PP2_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP2_RTNCMPCTRL_NUM=64",
                     "+LDB_PP2_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP2_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP2_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP2_RTNTOKCTRL_SELMODE=0",
		      	     	
                     #LDB_PP3
		     "+LDB_PP3_TRF_ENA=1", 
		     "+LDB_PP3_Q0_NUM_HCW=3005", 
		     "+LDB_PP3_QTYPE=QATM", 
		     "+LDB_PP3_QID=3",
                     "+LDB_PP3_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP3_TRF_QTYPE_SELMODE=12", #13:QUNO; 12: QATM
                     "+LDB_PP3_TRF_DELAY_MIN=1",
                     "+LDB_PP3_TRF_DELAY_MAX=4",

                     "+LDB_PP3_ENQCTRL_SELMODE=0",

                     "+LDB_PP3_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP3_RTNCMPCTRL_NUM=64",
                     "+LDB_PP3_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP3_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP3_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP3_RTNTOKCTRL_SELMODE=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_lsp_qeddeqhipriwmlow_cfg.cft",		     
                        ],
      },        

      ldb4ppdir4pp_qid1map_wustress_qeddeqhwmhi_test2 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=4",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=4",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=12",  ##ATM
                     "+has_lockid_sel_mode=2",   ##decr


                     #LDB_PP0
		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=3005", 
		     "+LDB_PP0_QTYPE=QATM", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP0_TRF_QTYPE_SELMODE=12", #QATM
                     "+LDB_PP0_TRF_DELAY_MIN=1",
                     "+LDB_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP0_ENQCTRL_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=2",#hold-return-hold-return
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP1
		     "+LDB_PP1_TRF_ENA=1", 
		     "+LDB_PP1_Q0_NUM_HCW=3005", 
		     "+LDB_PP1_QTYPE=QATM", 
		     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP1_TRF_QTYPE_SELMODE=12", #13:QUNO; 12: QATM
                     "+LDB_PP1_TRF_DELAY_MIN=1",
                     "+LDB_PP1_TRF_DELAY_MAX=4",

                     "+LDB_PP1_ENQCTRL_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP1_RTNCMPCTRL_NUM=64",
                     "+LDB_PP1_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP1_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP1_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP1_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP2
		     "+LDB_PP2_TRF_ENA=1", 
		     "+LDB_PP2_Q0_NUM_HCW=3005", 
		     "+LDB_PP2_QTYPE=QATM", 
		     "+LDB_PP2_QID=2",
                     "+LDB_PP2_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP2_TRF_QTYPE_SELMODE=12", #13:QUNO; 12: QATM
                     "+LDB_PP2_TRF_DELAY_MIN=1",
                     "+LDB_PP2_TRF_DELAY_MAX=4",

                     "+LDB_PP2_ENQCTRL_SELMODE=0",

                     "+LDB_PP2_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP2_RTNCMPCTRL_NUM=64",
                     "+LDB_PP2_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP2_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP2_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP2_RTNTOKCTRL_SELMODE=0",
		      	     	
                     #LDB_PP3
		     "+LDB_PP3_TRF_ENA=1", 
		     "+LDB_PP3_Q0_NUM_HCW=3005", 
		     "+LDB_PP3_QTYPE=QATM", 
		     "+LDB_PP3_QID=3",
                     "+LDB_PP3_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP3_TRF_QTYPE_SELMODE=12", #13:QUNO; 12: QATM
                     "+LDB_PP3_TRF_DELAY_MIN=1",
                     "+LDB_PP3_TRF_DELAY_MAX=4",

                     "+LDB_PP3_ENQCTRL_SELMODE=0",

                     "+LDB_PP3_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP3_RTNCMPCTRL_NUM=64",
                     "+LDB_PP3_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP3_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP3_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP3_RTNTOKCTRL_SELMODE=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_lsp_qeddeqhipriwmhi_cfg.cft",		     
                        ],
      },        


      ###########################
      ###### 4CQ4QID Set aqeddeqhwm low or hi and running with ATM only
      ldb4ppdir4pp_qid1map_wustress_aqeddeqhwmlow_test2 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=4",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=4",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=12",  ##ATM
                     "+has_lockid_sel_mode=2",   ##decr


                     #LDB_PP0
		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=3005", 
		     "+LDB_PP0_QTYPE=QATM", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP0_TRF_QTYPE_SELMODE=12", #QATM
                     "+LDB_PP0_TRF_DELAY_MIN=1",
                     "+LDB_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP0_ENQCTRL_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=2",#hold-return-hold-return
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP1
		     "+LDB_PP1_TRF_ENA=1", 
		     "+LDB_PP1_Q0_NUM_HCW=3005", 
		     "+LDB_PP1_QTYPE=QATM", 
		     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP1_TRF_QTYPE_SELMODE=12", #13:QUNO; 12: QATM
                     "+LDB_PP1_TRF_DELAY_MIN=1",
                     "+LDB_PP1_TRF_DELAY_MAX=4",

                     "+LDB_PP1_ENQCTRL_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP1_RTNCMPCTRL_NUM=64",
                     "+LDB_PP1_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP1_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP1_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP1_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP2
		     "+LDB_PP2_TRF_ENA=1", 
		     "+LDB_PP2_Q0_NUM_HCW=3005", 
		     "+LDB_PP2_QTYPE=QATM", 
		     "+LDB_PP2_QID=2",
                     "+LDB_PP2_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP2_TRF_QTYPE_SELMODE=12", #13:QUNO; 12: QATM
                     "+LDB_PP2_TRF_DELAY_MIN=1",
                     "+LDB_PP2_TRF_DELAY_MAX=4",

                     "+LDB_PP2_ENQCTRL_SELMODE=0",

                     "+LDB_PP2_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP2_RTNCMPCTRL_NUM=64",
                     "+LDB_PP2_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP2_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP2_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP2_RTNTOKCTRL_SELMODE=0",
		      	     	
                     #LDB_PP3
		     "+LDB_PP3_TRF_ENA=1", 
		     "+LDB_PP3_Q0_NUM_HCW=3005", 
		     "+LDB_PP3_QTYPE=QATM", 
		     "+LDB_PP3_QID=3",
                     "+LDB_PP3_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP3_TRF_QTYPE_SELMODE=12", #13:QUNO; 12: QATM
                     "+LDB_PP3_TRF_DELAY_MIN=1",
                     "+LDB_PP3_TRF_DELAY_MAX=4",

                     "+LDB_PP3_ENQCTRL_SELMODE=0",

                     "+LDB_PP3_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP3_RTNCMPCTRL_NUM=64",
                     "+LDB_PP3_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP3_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP3_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP3_RTNTOKCTRL_SELMODE=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_lsp_aqeddeqhipriwmlow_cfg.cft",		     
                        ],
      },        

      ldb4ppdir4pp_qid1map_wustress_aqeddeqhwmhi_test2 => {
          -simv_args => [
                    "+hqmproc_sel=1",
                     "+hqmproc_alltrf_sel=2",


                     "+hqmproc_ppnum_min=0",
                     "+hqmproc_ppnum_max=4",
                     "+hqmproc_ldbppnum_min=0",
                     "+hqmproc_ldbppnum_max=4",
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=1",
                     "+has_num_hcw_gen=512",
                     "+has_qid_sel_mode=0",      ##qid
                     #"+has_qtype_sel_mode=12",  ##ATM
                     "+has_lockid_sel_mode=2",   ##decr


                     #LDB_PP0
		     "+LDB_PP0_TRF_ENA=1", 
		     "+LDB_PP0_Q0_NUM_HCW=3005", 
		     "+LDB_PP0_QTYPE=QATM", 
		     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP0_TRF_QTYPE_SELMODE=12", #QUNO
                     "+LDB_PP0_TRF_DELAY_MIN=1",
                     "+LDB_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP0_ENQCTRL_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=2",#hold-return-hold-return
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP0_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP0_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP0_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP1
		     "+LDB_PP1_TRF_ENA=1", 
		     "+LDB_PP1_Q0_NUM_HCW=3005", 
		     "+LDB_PP1_QTYPE=QATM", 
		     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP1_TRF_QTYPE_SELMODE=12", #13:QUNO; 12: QATM
                     "+LDB_PP1_TRF_DELAY_MIN=1",
                     "+LDB_PP1_TRF_DELAY_MAX=4",

                     "+LDB_PP1_ENQCTRL_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP1_RTNCMPCTRL_NUM=64",
                     "+LDB_PP1_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP1_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP1_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP1_RTNTOKCTRL_SELMODE=0",

                     #LDB_PP2
		     "+LDB_PP2_TRF_ENA=1", 
		     "+LDB_PP2_Q0_NUM_HCW=3005", 
		     "+LDB_PP2_QTYPE=QATM", 
		     "+LDB_PP2_QID=2",
                     "+LDB_PP2_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP2_TRF_QTYPE_SELMODE=12", #13:QUNO; 12: QATM
                     "+LDB_PP2_TRF_DELAY_MIN=1",
                     "+LDB_PP2_TRF_DELAY_MAX=4",

                     "+LDB_PP2_ENQCTRL_SELMODE=0",

                     "+LDB_PP2_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP2_RTNCMPCTRL_NUM=64",
                     "+LDB_PP2_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP2_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP2_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP2_RTNTOKCTRL_SELMODE=0",
		      	     	
                     #LDB_PP3
		     "+LDB_PP3_TRF_ENA=1", 
		     "+LDB_PP3_Q0_NUM_HCW=3005", 
		     "+LDB_PP3_QTYPE=QATM", 
		     "+LDB_PP3_QID=3",
                     "+LDB_PP3_TRFCTRL_SELMODE=4",    #don't do RENQ; issue comp as higher priority
                     "+LDB_PP3_TRF_QTYPE_SELMODE=12", #13:QUNO; 12: QATM
                     "+LDB_PP3_TRF_DELAY_MIN=1",
                     "+LDB_PP3_TRF_DELAY_MAX=4",

                     "+LDB_PP3_ENQCTRL_SELMODE=0",

                     "+LDB_PP3_RTNCMPCTRL_SELMODE=2", #hold-return-hold-return
                     "+LDB_PP3_RTNCMPCTRL_NUM=64",
                     "+LDB_PP3_RTNCMPCTRL_RTNNUM=64",
                     "+LDB_PP3_RTNCMPCTRL_WAITNUM=10",
                     "+LDB_PP3_RTNCMPCTRL_CHKNUM=64",

                     "+LDB_PP3_RTNTOKCTRL_SELMODE=0",

		     "+hqmproc_return_flow=1",		  
		     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_lsp_aqeddeqhipriwmhi_cfg.cft",		     
                        ],
      },        







      ###################################                          
      ###################################                          
      ###################################                          
      ###################################
      ##bursty high-rate ldb traffic with multiple qids/cqs and with the cqs not shared between qids
      ## with the cq wu_limit configured small (4, 8)
      ################################### 
      ldb4ppdir4pp_4cq_wus0_test00 => {
          -simv_args => [ 

                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=4",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=4", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=0",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=1200", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRF_DELAY_MIN=0", 
		   "+LDB_PP0_TRF_DELAY_MAX=0",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=1200", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRF_DELAY_MIN=0", 
		   "+LDB_PP1_TRF_DELAY_MAX=0",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=1200", 
		   "+LDB_PP2_QTYPE=QUNO", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRF_DELAY_MIN=0", 
		   "+LDB_PP2_TRF_DELAY_MAX=0",  
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=1200", 
		   "+LDB_PP3_QTYPE=QUNO", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRF_DELAY_MIN=0", 
		   "+LDB_PP3_TRF_DELAY_MAX=0", 
 

		   "+hqmproc_return_flow=1",		  
                   "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_wus0_cfg.cft",		     
                        ],
      },    
      
      ###################################                          
      ###################################
      ##cq_depth<cq_depth.min(8) test  
      ###################################                   
      ldb4ppdir4pp_1cq_cqdepmin_test00 => {
          -simv_args => [
                   "+HQM_PARTIAL_TOKEN_RETURN",

                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=65",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=1", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=1",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=1200", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRF_DELAY_MIN=0", 
		   "+LDB_PP0_TRF_DELAY_MAX=0",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=1200", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRF_DELAY_MIN=0", 
		   "+LDB_PP1_TRF_DELAY_MAX=0",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=1200", 
		   "+LDB_PP2_QTYPE=QUNO", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=1200", 
		   "+LDB_PP3_QTYPE=QUNO", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 

		     	     
		   "+DIR_PP0_TRF_ENA=1", 
		   "+DIR_PP0_Q0_NUM_HCW=1200", 
		   "+DIR_PP0_QTYPE=QDIR", 
		   "+DIR_PP0_QID=0",
		   "+DIR_PP0_TRF_DELAY_MIN=8", 
		   "+DIR_PP0_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP1_TRF_ENA=1", 
		   "+DIR_PP1_Q0_NUM_HCW=1200", 
		   "+DIR_PP1_QTYPE=QDIR", 
		   "+DIR_PP1_QID=1", 
		   "+DIR_PP1_TRF_DELAY_MIN=8", 
		   "+DIR_PP1_TRF_DELAY_MAX=8",  
		   
		   "+DIR_PP2_TRF_ENA=1", 
		   "+DIR_PP2_Q0_NUM_HCW=1200", 
		   "+DIR_PP2_QTYPE=QDIR", 
		   "+DIR_PP2_QID=2", 
		   "+DIR_PP2_TRF_DELAY_MIN=8", 
		   "+DIR_PP2_TRF_DELAY_MAX=8",  
		    
		   "+DIR_PP3_TRF_ENA=1", 
		   "+DIR_PP3_Q0_NUM_HCW=1200", 
		   "+DIR_PP3_QTYPE=QDIR", 
		   "+DIR_PP3_QID=3", 
		   "+DIR_PP3_TRF_DELAY_MIN=8", 
		   "+DIR_PP3_TRF_DELAY_MAX=8", 

		     "+hqmproc_return_flow=1",		  
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cfg_cqdepmin.cft",		     
                        ],
      },    

      ldb4ppdir4pp_4cq_cqdepmin_test00 => {
          -simv_args => [
                   "+HQM_PARTIAL_TOKEN_RETURN",

                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=68",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=4", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=4",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=1200", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRF_DELAY_MIN=0", 
		   "+LDB_PP0_TRF_DELAY_MAX=0",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=1200", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRF_DELAY_MIN=0", 
		   "+LDB_PP1_TRF_DELAY_MAX=0",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=1200", 
		   "+LDB_PP2_QTYPE=QUNO", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=1200", 
		   "+LDB_PP3_QTYPE=QUNO", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 

		     	     
		   "+DIR_PP0_TRF_ENA=1", 
		   "+DIR_PP0_Q0_NUM_HCW=1200", 
		   "+DIR_PP0_QTYPE=QDIR", 
		   "+DIR_PP0_QID=0",
		   "+DIR_PP0_TRF_DELAY_MIN=8", 
		   "+DIR_PP0_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP1_TRF_ENA=1", 
		   "+DIR_PP1_Q0_NUM_HCW=1200", 
		   "+DIR_PP1_QTYPE=QDIR", 
		   "+DIR_PP1_QID=1", 
		   "+DIR_PP1_TRF_DELAY_MIN=8", 
		   "+DIR_PP1_TRF_DELAY_MAX=8",  
		   
		   "+DIR_PP2_TRF_ENA=1", 
		   "+DIR_PP2_Q0_NUM_HCW=1200", 
		   "+DIR_PP2_QTYPE=QDIR", 
		   "+DIR_PP2_QID=2", 
		   "+DIR_PP2_TRF_DELAY_MIN=8", 
		   "+DIR_PP2_TRF_DELAY_MAX=8",  
		    
		   "+DIR_PP3_TRF_ENA=1", 
		   "+DIR_PP3_Q0_NUM_HCW=1200", 
		   "+DIR_PP3_QTYPE=QDIR", 
		   "+DIR_PP3_QID=3", 
		   "+DIR_PP3_TRF_DELAY_MIN=8", 
		   "+DIR_PP3_TRF_DELAY_MAX=8", 

		     "+hqmproc_return_flow=1",		  
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cfg_cqdepmin.cft",		     
                        ],
      },    


      ldb4ppdir4pp_1cq_cqdepmin1_test00 => {
          -simv_args => [
                   "+HQM_PARTIAL_TOKEN_RETURN",

                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=65",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=1", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=1",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=1200", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRF_DELAY_MIN=0", 
		   "+LDB_PP0_TRF_DELAY_MAX=0",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=1200", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRF_DELAY_MIN=0", 
		   "+LDB_PP1_TRF_DELAY_MAX=0",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=1200", 
		   "+LDB_PP2_QTYPE=QUNO", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=1200", 
		   "+LDB_PP3_QTYPE=QUNO", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 

		     	     
		   "+DIR_PP0_TRF_ENA=1", 
		   "+DIR_PP0_Q0_NUM_HCW=1200", 
		   "+DIR_PP0_QTYPE=QDIR", 
		   "+DIR_PP0_QID=0",
		   "+DIR_PP0_TRF_DELAY_MIN=8", 
		   "+DIR_PP0_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP1_TRF_ENA=1", 
		   "+DIR_PP1_Q0_NUM_HCW=1200", 
		   "+DIR_PP1_QTYPE=QDIR", 
		   "+DIR_PP1_QID=1", 
		   "+DIR_PP1_TRF_DELAY_MIN=8", 
		   "+DIR_PP1_TRF_DELAY_MAX=8",  
		   
		   "+DIR_PP2_TRF_ENA=1", 
		   "+DIR_PP2_Q0_NUM_HCW=1200", 
		   "+DIR_PP2_QTYPE=QDIR", 
		   "+DIR_PP2_QID=2", 
		   "+DIR_PP2_TRF_DELAY_MIN=8", 
		   "+DIR_PP2_TRF_DELAY_MAX=8",  
		    
		   "+DIR_PP3_TRF_ENA=1", 
		   "+DIR_PP3_Q0_NUM_HCW=1200", 
		   "+DIR_PP3_QTYPE=QDIR", 
		   "+DIR_PP3_QID=3", 
		   "+DIR_PP3_TRF_DELAY_MIN=8", 
		   "+DIR_PP3_TRF_DELAY_MAX=8", 

		     "+hqmproc_return_flow=1",		  
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cfg_cqdepmin.cft",		     
                        ],
      },    


      ldb4ppdir4pp_4cq_cqdepmin1_test00 => {
          -simv_args => [
                   "+HQM_PARTIAL_TOKEN_RETURN",

                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=68",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=4", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=4",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=1200", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRF_DELAY_MIN=0", 
		   "+LDB_PP0_TRF_DELAY_MAX=0",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=1200", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRF_DELAY_MIN=0", 
		   "+LDB_PP1_TRF_DELAY_MAX=0",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=1200", 
		   "+LDB_PP2_QTYPE=QUNO", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=1200", 
		   "+LDB_PP3_QTYPE=QUNO", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 

		     	     
		   "+DIR_PP0_TRF_ENA=1", 
		   "+DIR_PP0_Q0_NUM_HCW=1200", 
		   "+DIR_PP0_QTYPE=QDIR", 
		   "+DIR_PP0_QID=0",
		   "+DIR_PP0_TRF_DELAY_MIN=8", 
		   "+DIR_PP0_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP1_TRF_ENA=1", 
		   "+DIR_PP1_Q0_NUM_HCW=1200", 
		   "+DIR_PP1_QTYPE=QDIR", 
		   "+DIR_PP1_QID=1", 
		   "+DIR_PP1_TRF_DELAY_MIN=8", 
		   "+DIR_PP1_TRF_DELAY_MAX=8",  
		   
		   "+DIR_PP2_TRF_ENA=1", 
		   "+DIR_PP2_Q0_NUM_HCW=1200", 
		   "+DIR_PP2_QTYPE=QDIR", 
		   "+DIR_PP2_QID=2", 
		   "+DIR_PP2_TRF_DELAY_MIN=8", 
		   "+DIR_PP2_TRF_DELAY_MAX=8",  
		    
		   "+DIR_PP3_TRF_ENA=1", 
		   "+DIR_PP3_Q0_NUM_HCW=1200", 
		   "+DIR_PP3_QTYPE=QDIR", 
		   "+DIR_PP3_QID=3", 
		   "+DIR_PP3_TRF_DELAY_MIN=8", 
		   "+DIR_PP3_TRF_DELAY_MAX=8", 

		     "+hqmproc_return_flow=1",		  
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cfg_cqdepmin.cft",		     
                        ],
      },  

      ldb4ppdir4pp_1cq_cqdepmin7_test00 => {
          -simv_args => [
                   "+HQM_PARTIAL_TOKEN_RETURN",

                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=65",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=1", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=1",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=1200", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRF_DELAY_MIN=0", 
		   "+LDB_PP0_TRF_DELAY_MAX=0",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=1200", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRF_DELAY_MIN=0", 
		   "+LDB_PP1_TRF_DELAY_MAX=0",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=1200", 
		   "+LDB_PP2_QTYPE=QUNO", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=1200", 
		   "+LDB_PP3_QTYPE=QUNO", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 

		     	     
		   "+DIR_PP0_TRF_ENA=1", 
		   "+DIR_PP0_Q0_NUM_HCW=1200", 
		   "+DIR_PP0_QTYPE=QDIR", 
		   "+DIR_PP0_QID=0",
		   "+DIR_PP0_TRF_DELAY_MIN=8", 
		   "+DIR_PP0_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP1_TRF_ENA=1", 
		   "+DIR_PP1_Q0_NUM_HCW=1200", 
		   "+DIR_PP1_QTYPE=QDIR", 
		   "+DIR_PP1_QID=1", 
		   "+DIR_PP1_TRF_DELAY_MIN=8", 
		   "+DIR_PP1_TRF_DELAY_MAX=8",  
		   
		   "+DIR_PP2_TRF_ENA=1", 
		   "+DIR_PP2_Q0_NUM_HCW=1200", 
		   "+DIR_PP2_QTYPE=QDIR", 
		   "+DIR_PP2_QID=2", 
		   "+DIR_PP2_TRF_DELAY_MIN=8", 
		   "+DIR_PP2_TRF_DELAY_MAX=8",  
		    
		   "+DIR_PP3_TRF_ENA=1", 
		   "+DIR_PP3_Q0_NUM_HCW=1200", 
		   "+DIR_PP3_QTYPE=QDIR", 
		   "+DIR_PP3_QID=3", 
		   "+DIR_PP3_TRF_DELAY_MIN=8", 
		   "+DIR_PP3_TRF_DELAY_MAX=8", 

		     "+hqmproc_return_flow=1",		  
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cfg_cqdepmin.cft",		     
                        ],
      },    

      ldb4ppdir4pp_4cq_cqdepmin7_test00 => {
          -simv_args => [
                   "+HQM_PARTIAL_TOKEN_RETURN",

                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=68",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=4", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=4",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=1200", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRF_DELAY_MIN=0", 
		   "+LDB_PP0_TRF_DELAY_MAX=0",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=1200", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRF_DELAY_MIN=0", 
		   "+LDB_PP1_TRF_DELAY_MAX=0",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=1200", 
		   "+LDB_PP2_QTYPE=QUNO", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRF_DELAY_MIN=8", 
		   "+LDB_PP2_TRF_DELAY_MAX=8",  
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=1200", 
		   "+LDB_PP3_QTYPE=QUNO", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRF_DELAY_MIN=8", 
		   "+LDB_PP3_TRF_DELAY_MAX=8", 

		     	     
		   "+DIR_PP0_TRF_ENA=1", 
		   "+DIR_PP0_Q0_NUM_HCW=1200", 
		   "+DIR_PP0_QTYPE=QDIR", 
		   "+DIR_PP0_QID=0",
		   "+DIR_PP0_TRF_DELAY_MIN=8", 
		   "+DIR_PP0_TRF_DELAY_MAX=8",
		    
		   "+DIR_PP1_TRF_ENA=1", 
		   "+DIR_PP1_Q0_NUM_HCW=1200", 
		   "+DIR_PP1_QTYPE=QDIR", 
		   "+DIR_PP1_QID=1", 
		   "+DIR_PP1_TRF_DELAY_MIN=8", 
		   "+DIR_PP1_TRF_DELAY_MAX=8",  
		   
		   "+DIR_PP2_TRF_ENA=1", 
		   "+DIR_PP2_Q0_NUM_HCW=1200", 
		   "+DIR_PP2_QTYPE=QDIR", 
		   "+DIR_PP2_QID=2", 
		   "+DIR_PP2_TRF_DELAY_MIN=8", 
		   "+DIR_PP2_TRF_DELAY_MAX=8",  
		    
		   "+DIR_PP3_TRF_ENA=1", 
		   "+DIR_PP3_Q0_NUM_HCW=1200", 
		   "+DIR_PP3_QTYPE=QDIR", 
		   "+DIR_PP3_QID=3", 
		   "+DIR_PP3_TRF_DELAY_MIN=8", 
		   "+DIR_PP3_TRF_DELAY_MAX=8", 

		     "+hqmproc_return_flow=1",		  
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cfg_cqdepmin.cft",		     
                        ],
      },    




      ###################################                          
      ###################################
      ##FLID Stress test  try with agitations
      ## two DIR CQ; four LDB CQ
      ###################################                   
      ldb4ppdir4pp_4cq_flidstress_test00 => {
          -simv_args => [

                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=66",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=4", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=2",
		   "+has_qid_sel_mode=0", 
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=5000", 
		   "+LDB_PP0_QTYPE=QUNO", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRF_DELAY_MIN=0", 
		   "+LDB_PP0_TRF_DELAY_MAX=0",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=5000", 
		   "+LDB_PP1_QTYPE=QUNO", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRF_DELAY_MIN=0", 
		   "+LDB_PP1_TRF_DELAY_MAX=0",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=5000", 
		   "+LDB_PP2_QTYPE=QUNO", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRF_DELAY_MIN=0", 
		   "+LDB_PP2_TRF_DELAY_MAX=0",  
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=5000", 
		   "+LDB_PP3_QTYPE=QUNO", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRF_DELAY_MIN=0", 
		   "+LDB_PP3_TRF_DELAY_MAX=0", 

		     	     
		   "+DIR_PP0_TRF_ENA=1", 
		   "+DIR_PP0_Q0_NUM_HCW=5000", 
		   "+DIR_PP0_QTYPE=QDIR", 
		   "+DIR_PP0_QID=0",
		   "+DIR_PP0_TRF_DELAY_MIN=0", 
		   "+DIR_PP0_TRF_DELAY_MAX=0",
		    
		   "+DIR_PP1_TRF_ENA=1", 
		   "+DIR_PP1_Q0_NUM_HCW=5000", 
		   "+DIR_PP1_QTYPE=QDIR", 
		   "+DIR_PP1_QID=1", 
		   "+DIR_PP1_TRF_DELAY_MIN=0", 
		   "+DIR_PP1_TRF_DELAY_MAX=0",  
		   
		   "+DIR_PP2_TRF_ENA=0", 
		   "+DIR_PP2_Q0_NUM_HCW=1200", 
		   "+DIR_PP2_QTYPE=QDIR", 
		   "+DIR_PP2_QID=2", 
		   "+DIR_PP2_TRF_DELAY_MIN=8", 
		   "+DIR_PP2_TRF_DELAY_MAX=8",  
		    
		   "+DIR_PP3_TRF_ENA=0", 
		   "+DIR_PP3_Q0_NUM_HCW=1200", 
		   "+DIR_PP3_QTYPE=QDIR", 
		   "+DIR_PP3_QID=3", 
		   "+DIR_PP3_TRF_DELAY_MIN=8", 
		   "+DIR_PP3_TRF_DELAY_MAX=8", 

		     "+hqmproc_return_flow=1",		  
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_flidstress_cfg.cft",		     
                        ],
      },    

      ###############################################################################################################
      ###############################################################################################################
      #Basic Trf flow tests
      ###############################################################################################################
      ###############################################################################################################	
      ###################      
      ###################                             
      ###################
      ##enable all 1 PPs of both DIR and LDB 
      ################### 
      ldb1ppdir1pp_qid1map_test0 => {
          -simv_args => [
                     #"+LDB_PP0_Q0_NUM_HCW=256",
                     #"+LDB_PP1_Q0_NUM_HCW=0",
                     #"+LDB_PP2_Q0_NUM_HCW=0", 
                     #"+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     #"+DIR_PP0_Q0_NUM_HCW=256",
                     #"+DIR_PP1_Q0_NUM_HCW=0",
                     #"+DIR_PP2_Q0_NUM_HCW=0",
                     #"+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
                     #"+LDB_PP0_TRF_ENA=1",
                     #"+LDB_PP1_TRF_ENA=0",
                     #"+LDB_PP2_TRF_ENA=0",  
                     #"+LDB_PP3_TRF_ENA=0",  		     
		     		     
                     #"+DIR_PP0_TRF_ENA=1",
                     #"+DIR_PP1_TRF_ENA=0",	
                     #"+DIR_PP2_TRF_ENA=0",
                     #"+DIR_PP3_TRF_ENA=0",
		     
                     #"+LDB_PP0_RTNTOKCTRL_SELMODE=1",	
                     #"+LDB_PP0_RTNTOKCTRL_NUM=64",		     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_cfg0.cft",		     
                        ],
      },
            
      ldb4ppdir4pp_4cq_flidstress_test01 => {
          -simv_args => [

                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=66",
		   "+hqmproc_ldbppnum_min=0", 
		   "+hqmproc_ldbppnum_max=4", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=2",
		   "+has_qid_sel_mode=0", 
                   "+has_lockid_sel_mode=2",
		   
		   "+LDB_PP0_TRF_ENA=1", 
		   "+LDB_PP0_Q0_NUM_HCW=3000", 
		   "+LDB_PP0_QTYPE=QATM", 
		   "+LDB_PP0_QID=0",
		   "+LDB_PP0_TRF_DELAY_MIN=0", 
		   "+LDB_PP0_TRF_DELAY_MAX=0",
		    
		   "+LDB_PP1_TRF_ENA=1", 
		   "+LDB_PP1_Q0_NUM_HCW=3000", 
		   "+LDB_PP1_QTYPE=QATM", 
		   "+LDB_PP1_QID=1", 
		   "+LDB_PP1_TRF_DELAY_MIN=0", 
		   "+LDB_PP1_TRF_DELAY_MAX=0",  
		   
		   "+LDB_PP2_TRF_ENA=1", 
		   "+LDB_PP2_Q0_NUM_HCW=3000", 
		   "+LDB_PP2_QTYPE=QATM", 
		   "+LDB_PP2_QID=2", 
		   "+LDB_PP2_TRF_DELAY_MIN=0", 
		   "+LDB_PP2_TRF_DELAY_MAX=0",  
		    
		   "+LDB_PP3_TRF_ENA=1", 
		   "+LDB_PP3_Q0_NUM_HCW=3000", 
		   "+LDB_PP3_QTYPE=QATM", 
		   "+LDB_PP3_QID=3", 
		   "+LDB_PP3_TRF_DELAY_MIN=0", 
		   "+LDB_PP3_TRF_DELAY_MAX=0", 

		     	     
		   "+DIR_PP0_TRF_ENA=1", 
		   "+DIR_PP0_Q0_NUM_HCW=3000", 
		   "+DIR_PP0_QTYPE=QDIR", 
		   "+DIR_PP0_QID=0",
		   "+DIR_PP0_TRF_DELAY_MIN=0", 
		   "+DIR_PP0_TRF_DELAY_MAX=0",
		    
		   "+DIR_PP1_TRF_ENA=1", 
		   "+DIR_PP1_Q0_NUM_HCW=3000", 
		   "+DIR_PP1_QTYPE=QDIR", 
		   "+DIR_PP1_QID=1", 
		   "+DIR_PP1_TRF_DELAY_MIN=0", 
		   "+DIR_PP1_TRF_DELAY_MAX=0",  
		   
		   "+DIR_PP2_TRF_ENA=0", 
		   "+DIR_PP2_Q0_NUM_HCW=1200", 
		   "+DIR_PP2_QTYPE=QDIR", 
		   "+DIR_PP2_QID=2", 
		   "+DIR_PP2_TRF_DELAY_MIN=8", 
		   "+DIR_PP2_TRF_DELAY_MAX=8",  
		    
		   "+DIR_PP3_TRF_ENA=0", 
		   "+DIR_PP3_Q0_NUM_HCW=1200", 
		   "+DIR_PP3_QTYPE=QDIR", 
		   "+DIR_PP3_QID=3", 
		   "+DIR_PP3_TRF_DELAY_MIN=8", 
		   "+DIR_PP3_TRF_DELAY_MAX=8", 

		     "+hqmproc_return_flow=1",		  
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_flidstress_cfg.cft",		     
                        ],
      },    

      ###############################################################################################################
      ###############################################################################################################
      #Basic Trf flow tests
      ###############################################################################################################
      ###############################################################################################################	
      ###################      
      ###################                             
      ###################
      ##enable all 1 PPs of both DIR and LDB 
      ################### 
      ldb1ppdir1pp_qid1map_test0 => {
          -simv_args => [
                     #"+LDB_PP0_Q0_NUM_HCW=256",
                     #"+LDB_PP1_Q0_NUM_HCW=0",
                     #"+LDB_PP2_Q0_NUM_HCW=0", 
                     #"+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     #"+DIR_PP0_Q0_NUM_HCW=256",
                     #"+DIR_PP1_Q0_NUM_HCW=0",
                     #"+DIR_PP2_Q0_NUM_HCW=0",
                     #"+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
                     #"+LDB_PP0_TRF_ENA=1",
                     #"+LDB_PP1_TRF_ENA=0",
                     #"+LDB_PP2_TRF_ENA=0",  
                     #"+LDB_PP3_TRF_ENA=0",  		     
		     		     
                     #"+DIR_PP0_TRF_ENA=1",
                     #"+DIR_PP1_TRF_ENA=0",	
                     #"+DIR_PP2_TRF_ENA=0",
                     #"+DIR_PP3_TRF_ENA=0",
		     
                     #"+LDB_PP0_RTNTOKCTRL_SELMODE=1",	
                     #"+LDB_PP0_RTNTOKCTRL_NUM=64",		     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_1cqqid_1map_cfg0.cft",		     
                        ],
      },

      ###################      
      ###################            
      ########
      #enable all 4 PPs of both DIR and LDB
      ########
      ldb4ppdir4pp_test0 => {
          -simv_args => [

                     "+hqmproc_alltrf_sel=0",

                     "+LDB_PP0_Q0_NUM_HCW=32",
                     "+LDB_PP1_Q0_NUM_HCW=0",
                     "+LDB_PP2_Q0_NUM_HCW=0", 
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_Q0_NUM_HCW=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=1",
		     "+LDB_PP2_TRF_ENA=1",  
                     "+LDB_PP3_TRF_ENA=1",		      
		     		     
                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP1_TRF_ENA=1",	 
                     "+DIR_PP2_TRF_ENA=1",
                     "+DIR_PP3_TRF_ENA=1",
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                        ],
      },   
      

      ldb4ppdir4pp_qid1map_test0 => {
          -simv_args => [

                     #"+LDB_PP0_Q0_NUM_HCW=32",
                     #"+LDB_PP1_Q0_NUM_HCW=0",
                     #"+LDB_PP2_Q0_NUM_HCW=0", 
                     #"+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     #"+DIR_PP0_Q0_NUM_HCW=0",
                     #"+DIR_PP1_Q0_NUM_HCW=0",
                     #"+DIR_PP2_Q0_NUM_HCW=0",
                     #"+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
                     #"+LDB_PP0_TRF_ENA=1",
                     #"+LDB_PP1_TRF_ENA=1",
		     #"+LDB_PP2_TRF_ENA=1",  
                     #"+LDB_PP3_TRF_ENA=1",		      
		     		     
                     #"+DIR_PP0_TRF_ENA=1",
                     #"+DIR_PP1_TRF_ENA=1",	 
                     #"+DIR_PP2_TRF_ENA=1",
                     #"+DIR_PP3_TRF_ENA=1",
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cfg.cft",		     
                        ],
      },   
      
      ldb4ppdir4pp_qidmmap_test0 => {
          -simv_args => [

                     #"+LDB_PP0_Q0_NUM_HCW=32",
                     #"+LDB_PP1_Q0_NUM_HCW=0",
                     #"+LDB_PP2_Q0_NUM_HCW=0", 
                     #"+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     #"+DIR_PP0_Q0_NUM_HCW=0",
                     #"+DIR_PP1_Q0_NUM_HCW=0",
                     #"+DIR_PP2_Q0_NUM_HCW=0",
                     #"+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
                     #"+LDB_PP0_TRF_ENA=1",
                     #"+LDB_PP1_TRF_ENA=1",
		     #"+LDB_PP2_TRF_ENA=1",  
                     #"+LDB_PP3_TRF_ENA=1",		      
		     		     
                     #"+DIR_PP0_TRF_ENA=1",
                     #"+DIR_PP1_TRF_ENA=1",	 
                     #"+DIR_PP2_TRF_ENA=1",
                     #"+DIR_PP3_TRF_ENA=1",
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_cfg.cft",		     
                        ],
      },   

     ##################
     #REL smoke tests
     #ldbPP[0] ATM, QID[0] => CQ[1]                                      :: (N      )HCWs
     #ldbPP[1] wait for sched QID[0], QATM, QID[1],  sending to CQ[2]    :: (N*F    )HCWs 
     #ldbPP[2] wait for sched QID[1], QATM, QID[2],  sending to CQ[3]    :: (N*F + N) HCWs if fragnum=1; otherwise, (N*F*fragnum + N ) HCWs
     #ldbPP[3] should return comp/tok 
     ##################     
     ldb4ppdir4pp_qid1map_rel_test0 => {
          -simv_args => [
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",		    
                     "+hqmproc_batch_disable=1",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_rel_cfg0.cft",
                        ],
      },

     ldb4ppdir4pp_qid1map_rel_test0_unexprels => {
          -simv_args => [
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",		    
                     "+hqmproc_batch_disable=1",
                     "+HQM_INGRESS_ERROR_TEST",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_unexp_rels_pp2.cft",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc6400280/0xbfffffff",		    
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_rel_cfg0.cft",
                        ],
      },

      #ldbpp[0]: 128
      #ldbpp[1]: 128*4 = 512
      #ldbpp[2]: 128*4*3+128=1664 
     ldb4ppdir4pp_qid1map_rel_test1 => {
          -simv_args => [
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",
                     "+hqmproc_batch_disable=1",
		      "+hqmproc_sel=1",
                      "+LDB_PP0_TRF_ENA=1",
                      "+LDB_PP0_Q0_NUM_HCW=128",
                      "+LDB_PP0_QTYPE=QATM", 
                      "+LDB_PP0_QID=0",	 
		      
                      "+LDB_PP1_TRF_ENA=1", 
                      "+LDB_PP1_Q0_NUM_HCW=512",  
                      "+LDB_PP1_QTYPE=QATM", 
                      "+LDB_PP1_QID=1", 
                      "+LDB_PP1_RENQ_QTYPE=QATM",  
                      "+LDB_PP1_RENQ_QID=1", 
                      "+LDB_PP1_TRFFRAG_CTRL_MODE=16", 
                      "+LDB_PP1_TRFFRAG_NUM_MIN=4",  
                      "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                      "+LDB_PP1_TRFREL_QID=0", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=200", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=300", 
		          
                      "+LDB_PP2_TRF_ENA=1", 
                      "+LDB_PP2_Q0_NUM_HCW=1664",
                      "+LDB_PP2_QTYPE=QATM", 
                      "+LDB_PP2_QID=2", 
                      "+LDB_PP2_RENQ_QTYPE=QATM",  
                      "+LDB_PP2_RENQ_QID=2", 
                      "+LDB_PP2_TRFFRAG_CTRL_MODE=17", 
                      "+LDB_PP2_TRFFRAG_NUM_MIN=3",  
                      "+LDB_PP2_TRFFRAG_NUM_MAX=3", 
                      "+LDB_PP2_TRFNODEC_FRAG_NUM=4", 
                      "+LDB_PP2_TRFREL_QID=0",  
                      "+LDB_PP2_TRFREL_QTYPE=QATM",  
                      "+LDB_PP2_TRF_NEWDELAY_MIN=500", 
                      "+LDB_PP2_TRF_NEWDELAY_MIN=500",   
                      "+LDB_PP3_TRF_ENA=1", 
                      "+LDB_PP3_Q0_NUM_HCW=0",  
                      "+LDB_PP3_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP3_TRF_NEWDELAY_MAX=800",   
                      "+hqmproc_return_flow=1",
		    
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_rel_cfg0.cft",
                        ],
      },


     #########################
     #ATMORD smoke test
     #########################
     ldb4ppdir4pp_qid1map_atmord_test0 => {
          -simv_args => [
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",
                     "+HQM_USE_CQORD_QUEUE",
                     "+HQM_BYPASS_WU_CK", ###TMP
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_atmord_cfg.cft",
                        ],
      },

     ldb4ppdir4pp_qid1map_atmord_test2 => {
          -simv_args => [
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",
                     "+HQM_USE_CQORD_QUEUE",
                     "+HQM_BYPASS_WU_CK", ###TMP
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_atmord_cfg2.cft",
                        ],
      },

     ldb4ppdir4pp_qid1map_atmord_test1 => {
          -simv_args => [
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",
                     "+HQM_USE_CQORD_QUEUE",
                     "+HQM_BYPASS_WU_CK", ###TMP
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_atmord_cfg1.cft",
                        ],
      },

     ldb4ppdir4pp_qid1map_atmord_test3 => {
          -simv_args => [
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",
                     "+HQM_USE_CQORD_QUEUE",
                     "+HQM_BYPASS_WU_CK", ###TMP
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_atmord_cfg3.cft",
                        ],
      },

     ldb4ppdir4pp_qid1map_atmord_test4 => {
          -simv_args => [
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",
                     "+HQM_USE_CQORD_QUEUE",
                     "+HQM_BYPASS_WU_CK", ###TMP
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_atmord_cfg4.cft",
                        ],
      },

     #########################
     #FRAG smoke tests
     ldb4ppdir4pp_qid1map_ord_test0 => {
          -simv_args => [
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_ord_cfg.cft",
                        ],
      },

     ldb4ppdir4pp_qid1map_ord_test1 => {
          -simv_args => [
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_ord_cfg1.cft",
                        ],
      },

     #2ndpass QID[1] => CQ[2]/
     ldb4ppdir4pp_qid1map_ord_test2 => {
          -simv_args => [
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_ord_cfg2.cft",
                        ],
      },

     #FRAG  tests
     #ldbPP[0] QORD, QID[0]/QID[1] => CQ[1]
     #ldbPP[1] QATM, QID[2] => CQ[3]  // and return comp/token 
     ldb3pp_3qid1map_ord_test0 => {
          -simv_args => [
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",

                      "+LDB_PP0_TRF_ENA=1", 
                      "+LDB_PP0_Q0_NUM_HCW=32",
                      "+LDB_PP0_QTYPE=QORD", 
                      "+LDB_PP0_TRF_QID_SELMODE=1",

                      "+LDB_PP1_TRF_ENA=1", 
                      "+LDB_PP1_Q0_NUM_HCW=512", 
                      "+LDB_PP1_QTYPE=QATM", 
                      "+LDB_PP1_RENQ_QTYPE=QATM", 
                      "+LDB_PP1_TRF_QID_SELMODE=0", 
                      "+LDB_PP1_QID=2",
                      "+LDB_PP1_TRFRENQ_QID_SELMODE=0",
                      "+LDB_PP1_RENQ_QID=2",

                      "+ldbpp1_wait2st_num=1",
                      "+LDB_PP1_TRF_NEWDELAY_MIN=500",
                      "+LDB_PP1_TRF_NEWDELAY_MAX=500",
                      "+LDB_PP1_TRFFRAG_CTRL_MODE=1",
                      "+LDB_PP1_TRFFRAG_REPLAY_CTRL_MODE=0",
                      "+LDB_PP1_TRFFRAG_NUM_MIN=4",
                      "+LDB_PP1_TRFFRAG_NUM_MAX=4",

                     #return only
                      "+LDB_PP2_TRF_ENA=1",
                      "+LDB_PP2_Q0_NUM_HCW=0", 
                      "+ldbpp2_trf_scen2=1",  
                      "+ldbpp2_wait2st_num=1000",  

                      "+LDB_PP3_TRF_ENA=0",
                      "+LDB_PP3_Q0_NUM_HCW=0",

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_3cq3qid_1map_ord_cfg.cft",
                        ],
      },

     #FRAG smoke tests + excess_frag
     ldb4ppdir4pp_qid1map_ord_test0_excessfrag => {
          -simv_args => [
                     "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK_VAS0",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     #"+EXP_EP_MSIX0_CNT=1",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_frag_pp1.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_ord_cfg.cft",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010181/0xbfffffff", #0x85010181 #0xc5010181

                        ],
      },

     ldb4ppdir4pp_qid1map_ord_test1_excessfrag => {
          -simv_args => [
                     "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK_VAS0",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     #"+EXP_EP_MSIX0_CNT=1",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",		     
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_frag_pp1.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_ord_cfg1.cft",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010181/0xffffffff",
                        ],
      },

     #2ndpass QID[1] => CQ[2]/
     ldb4ppdir4pp_qid1map_ord_test2_excessfrag => {
          -simv_args => [
                     "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK_VAS0",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     #"+EXP_EP_MSIX0_CNT=1",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_frag_pp1.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_ord_cfg2.cft",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010181/0xffffffff",
                        ],
      },


      ####
      ldb4ppdir4pp_qid1map_ordmix_test0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_rop_cfg.cft",		     
                        ],
      },   
      
      ldb4ppdir4pp_qidmmap_ordmix_test0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_rop_cfg.cft",		     
                        ],
      },   

      ldb4ppdir4pp_qid1map_ldbmix_test0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_ropuno_cfg.cft",		     
                        ],
      },   
      
      ldb4ppdir4pp_qid1map_ldbmix_test1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_ropuno_cfg1.cft",		     
                        ],
      },   
      
      ldb4ppdir4pp_qidmmap_ldbmix_test0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg.cft",		     
                        ],
      },  
      
      ###################################
      #hw error injections
      ###################################
      chp_deassert_0 => {
          -simv_args => [ 
                     "-assert quiet+hier=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_hwerrinj_chp_assert.waiver",
                        ],
      }, 
      sys_chp_deassert_0 => {
          -simv_args => [ 
                     "-assert quiet+hier=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_hwerrinj_sys_chp_assert.waiver",
                        ],
      }, 
      lsp_deassert_0 => {
          -simv_args => [ 
                     "-assert quiet+hier=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_hwerrinj_lsp_assert.waiver",
                        ],
      }, 
      lsp_dp_deassert_0 => {
          -simv_args => [ 
                     "-assert quiet+hier=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_hwerrinj_lsp_dp_assert.waiver",
                        ],
      },
      lsp_chp_deassert_0 => {
          -simv_args => [ 
                     "-assert quiet+hier=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_hwerrinj_lsp_chp_assert.waiver",
                        ],
      },
      lsp_nalb_deassert_0 => {
          -simv_args => [ 
                     "-assert quiet+hier=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_hwerrinj_lsp_nalb_assert.waiver",
                        ],
      },

      atm_deassert_0 => {
          -simv_args => [ 
                     "-assert quiet+hier=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_hwerrinj_atm_assert.waiver",
                        ],
      }, 

      dp_deassert_0 => {
          -simv_args => [ 
                     "-assert quiet+hier=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_hwerrinj_dp_assert.waiver",
                        ],
      }, 
      dp_chp_deassert_0 => {
          -simv_args => [ 
                     "-assert quiet+hier=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_hwerrinj_dp_chp_assert.waiver",
                        ],
      }, 
      nalb_deassert_0 => {
          -simv_args => [ 
                     "-assert quiet+hier=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_hwerrinj_nalb_assert.waiver",
                        ],
      }, 
      lsp_mpp_deassert_0 => {
          -simv_args => [ 
                     "-assert quiet+hier=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hqmproc_hwerrinj_lsp_mpp_assert.waiver",
                        ],
      }, 

      ###################################
      #hw error inj parity error inj issued by nalb lspnalb parity error 
      ldb4ppdir4pp_qid1map_nalbparerrinj_1 => {
          -simv_args => [ 
		     
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cfg.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5c00400/0xbfffffff",
                        ],
      }, 
      nalbparerrinj_1 => {
          -simv_args => [ 
		     
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5c00400/0xbfffffff",
                        ],
      }, 

      #hw error inj parity error inj issued by NALB:ROPNALB 
      #qid2/qid3 aqed_freelist programmed as 512 space
      ldb4ppdir4pp_qidmmap_ldbmixord_test0_nalbparerrinj => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg1.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5c00400/0xbfffffff",
                        ],
      }, 

      nalbparerrinj_0 => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5c00400/0xbfffffff",
                        ],
      }, 
      ###################################
      #hw error inj parity error inj issued by dir_pip parity error 
      ldb4ppdir4pp_qidmmap_ldbmix_test0_dirpipeparerrinj => {
          -simv_args => [ 
		     
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_cfg.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5400400/0xbfffffff",
                        ],
      }, 

      dirpipeparerrinj_1 => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5400400/0xbfffffff",
                        ],
      }, 

      #hw error inj parity error inj issued by DP:ROPDP 
      #qid2/qid3 aqed_freelist programmed as 512 space
      ldb4ppdir4pp_qidmmap_ldbmixord_test0_dirpipeparerrinj => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg1.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5400400/0xbfffffff",
                        ],
      },  
      dirpipeparerrinj_0 => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5400400/0xbfffffff",
                        ],
      },  



      ###################################
      #hw error inj parity error inj issued by ATM parity error 
      #qid2/qid3 aqed_freelist programmed as 512 space
      ldb4ppdir4pp_qidmmap_ldbmix_test0_atm_hwparerrinj => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_atm_syndrome_chk=0",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg1.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc4c00400/0xbfffffff",
                        ],
      }, 

      atmhwparerrinj_0 => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_atm_syndrome_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc4c00400/0xbfffffff",
                        ],
      }, 

      ###################################
      #hw error inj parity error inj issued by LSP 
      #qid2/qid3 aqed_freelist programmed as 512 space
      ldb4ppdir4pp_qidmmap_ldbmix_test0_lsp_0_hwparerrinj => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg1.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc6410581/0xbff0f0f0",
                        ],
      }, 
      lsp_0_hwparerrinj => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc6410581/0xbff0f0f0",
                        ],
      }, 
      ldb4ppdir4pp_qidmmap_ldbmix_test0_lsp_1_hwparerrinj => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg1.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc6430400/0xbff0f0f0",
                        ],
      }, 
      lsp_1_hwparerrinj => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc6430400/0xbff0f0f0",
                        ],
      }, 
      ldb4ppdir4pp_qidmmap_ldbmix_test0_lsp_2_hwparerrinj => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg1.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc6430400/0x00000000:hqm_system_csr.alarm_pf_synd0=0xc6420101/0xffffff00 ",	    
                        ],
      },
     lsp_2_hwparerrinj => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc6430400/0x00000000:hqm_system_csr.alarm_pf_synd0=0xc6420101/0xffffff00 ",	    
                        ],
      },
      ldb4ppdir4pp_qidmmap_ldbmix_test0_lsp_3_hwparerrinj => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg1.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc6430400/0xbff0f000",
                        ],
      }, 
      lsp_3_hwparerrinj => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg1.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc6430400/0xbff0f000",
                        ],
      }, 

      ldb4ppdir4pp_qidmmap_ldbmix_test0_lspdpparerrinj => {
          -simv_args => [ 
		     
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     #"+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_cfg.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc6430400/0xbffffff0",
                        ],
      }, 

      lspdpparerrinj => {
          -simv_args => [ 
		     
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     #"+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_cfg.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc6430400/0xbffffff0",
                        ],
      }, 

      ###################################
      #hw error injections
      ###################################
      hwerrinj_qed_hwparerrinj => {
          -simv_args => [ 
		     
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_qed_parerr_inj",
                     "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST",

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5000400/0xffffffff",
                        ],

      },

      hwerrinj_dqed_hwparerrinj => {
          -simv_args => [ 
		     
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_dqed_parerr_inj",
                     "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST",

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5000400/0xffffffff",
                        ],

      },

      hwerrinj_qed_dqed_hwparerrinj => {
          -simv_args => [ 
		     
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_qed_parerr_inj",
                     "+has_chp_dqed_parerr_inj",
                     "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST",

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5000400/0xffffffff",
                        ],
      },

      hwerrinj_chpenq_hwparerrinj => {
          -simv_args => [ 
		     
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_enqflid_parerr_inj",
                     "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST",

		     "+HQM_BYPASS_SCH_CHECK",
 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_hwenq_parerrinj.cft",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5000400/0xf0ffffff",

                        ],
      },

      hwerrinj_aqed_hwparerrinj => {
          -simv_args => [ 
		     
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_aqed_parerr_inj",
                     "+HQM_AQED_FLID_PARITY_ERROR_INJECTION_TEST",

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc4800400/0xbfffffff",
                        ],
      },



      hwerrinj_chpegrhcw_hwparerrinj => {
          -simv_args => [ 
		     
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_egrhcw_parerr_inj",
                     "+hqmproc_hwerrinj_scherr_check=1",
                     "+HQM_CHP_EGRESS_HCW_DATA_PARITY_ERROR_INJECTION_TEST",

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc04a8400/0xffffffff:hqm_system_csr.alarm_err=0x4/0xffffffff:hqm_system_csr.egress_lut_err=0x400/0xffffffff",
                        ],
      },

      hwerrinj_chpegrusr_hwparerrinj => {
          -simv_args => [ 
		     
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_egrusr_parerr_inj",
                     "+hqmproc_hwerrinj_scherr_check=1",
                     "+HQM_CHP_EGRESS_HCW_USER_PARITY_ERROR_INJECTION_TEST",

                     "+hqmproc_force_stop_enable=1",
                     "+hqmproc_force_stop_loop=2",
                     "+hqmproc_force_stop_waitnum=8000",

                     "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK",
                     "+HQM_TB_EOT_CHECK_DISABLE",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
                     "+HQM_BYPASS_SCH_CHECK",
                     "+HQM_BYPASS_CQ_CHECK",

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",

                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_histlist_chk=0",

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_hwegrusr_parerrinj.cft",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc04a8400/0xffffffff:hqm_system_csr.alarm_err=0x4/0xffffffff:hqm_system_csr.egress_lut_err=0x800/0xffffffff",

                        ],
      },

      hwerrinj_chpinghcw_hwparerrinj => {
          -simv_args => [ 
		     
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_inghcw_parerr_inj",
                     "+hqmproc_hwerrinj_scherr_check=1",
                     "+HQM_CHP_HCW_ENQ_DATA_PARITY_ERROR_INJECTION_TEST",

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5000400/0xffffffff",

                        ],
      },

      hwerrinj_chpingusr_hwparerrinj => {
          -simv_args => [ 
		     
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_ingusr_parerr_inj",
                     "+hqmproc_hwerrinj_scherr_check=1",
                     "+hqmproc_force_stop_enable=1",
                     "+HQM_CHP_HCW_ENQ_USER_PARITY_ERROR_INJECTION_TEST",
                     "+HQM_INGRESS_ERROR_TEST",
                     "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK",
                     "+HQM_TB_EOT_CHECK_DISABLE",


                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_histlist_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5000400/0xffffffff",
                        ],
      },


      hwerrinj_chpenqsbe_inj0 => {
          -simv_args => [ 
		     
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_enqsbe_inj0",
                        ],
      },

      hwerrinj_chpenqsbe_inj1 => {
          -simv_args => [ 
		     
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_enqsbe_inj1",
                        ],
      },

      hwerrinj_chpschsbe_inj0 => {
          -simv_args => [ 
		     
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_schsbe_inj0",
                        ],
      },

      hwerrinj_chpschsbe_inj1 => {
          -simv_args => [ 
		     
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_schsbe_inj1",
                        ],
      },

      hwerrinj_chpenqsbe_schsbe_inj0 => {
          -simv_args => [ 
		     
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_enqsbe_inj0",
                     "+has_chp_schsbe_inj0",
                        ],
      },

      hwerrinj_chpenqsbe_schsbe_inj1 => {
          -simv_args => [ 
		     
                     "+hqmproc_hwerrinj_enable=1",
                     "+hqmproc_hwerrinj_waitnum=100",
                     "+hqmproc_hwerrinj_loopnum=100",
                     "+has_chp_enqsbe_inj1",
                     "+has_chp_schsbe_inj1",
                        ],
      },

      ###################################
      #hw error inj parity error inj issued by QED parity error 
      ldb4ppdir4pp_qidmmap_ldbmix_test0_qedparerrinj => {
          -simv_args => [ 
		     
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_cfg.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5000400/0xbfffffff",
                        ],
      }, 

      ###################################
      #hw error inj parity error inj issued by CHP to QED
      ldb4ppdir4pp_qidmmap_ldbmix_test0_qed_hwparerrinj => {
          -simv_args => [ 
		     
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5000400/0xbfffffff",
                        ],
      },  
      #hw error inj parity error inj issued by CHP to DQED
      ldb4ppdir4pp_qidmmap_ldbmix_test0_dqed_hwparerrinj => {
          -simv_args => [ 
		     
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5000400/0xbfffffff",
                        ],
      }, 
      #hw error inj parity error inj issued by CHP to ENQ
      ldb4ppdir4pp_qidmmap_ldbmix_test0_chpenq_hwparerrinj => {
          -simv_args => [ 
		     "+HQM_BYPASS_SCH_CHECK",
 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_hwenq_parerrinj.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5000400/0xf0ffffff",
                        ],
      },  
      #hw error inj parity error inj issued by AQED
      #qid2/qid3 aqed_freelist programmed as 512 space
      ldb4ppdir4pp_qidmmap_ldbmix_test0_aqed_hwparerrinj => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg1.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc4800400/0xbfffffff",
                        ],
      },  

      ldb4ppdir4pp_qidmmap_ldbmix_test0_aqed_3_hwparerrinj => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg1.cft",		     
                     "+hqm_eot_rd_seq_stim_config::do_atm_syndrome_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc4c00400/0xbfffffff", #lsp_atm
                        ],
      },
      ldb4ppdir4pp_qidmmap_ldbmix_test0_aqed_4_hwparerrinj => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_TB_EOT_CHECK_DISABLE",
                     "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg1.cft",		     
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5000400/0xbfffffff", #chp
                        ],
      },
      #qid2/qid3  aqed_freelist programmed as 16 space
      ldb4ppdir4pp_qidmmap_ldbmix_test0_aqed_hwparerrinj_16 => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc4800400/0xbfffffff",
                        ],
      }, 

      #qid2/qid3 aqed_freelist programmed as 1024 space ???
      ldb4ppdir4pp_qidmmap_ldbmix_test0_aqed_hwparerrinj_1024 => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg1.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc4800400/0xbfffffff",
                        ],
      },  
      #hw error inj to hqm_system
      ldb4ppdir4pp_qidmmap_ldbmix_test0_sys_hwparerrinj => {
          -simv_args => [ 
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc0404502/0x0:hqm_system_csr.alarm_sb_ecc_err=0x30f/0x0",
                        ],
      },

      ##
      #hw error inj parity error inj issued by CHP, Ingress Data (HCW) parity error inj +has_chp_inghcw_parerr_inj  (sched HCW.is_error=1)
      ldb4ppdir4pp_qidmmap_ldbmix_test0_chpinghcw_hwparerrinj => {
          -simv_args => [ 
		     
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5000400/0xffffffff",
                        ],
      },  

      #hw error inj parity error inj issued by CHP, Ingress User parity error inj +has_chp_inghcw_parerr_inj  (drop HCW)
      ldb4ppdir4pp_qidmmap_ldbmix_test0_chpingusr_hwparerrinj => {
          -simv_args => [ 
		     
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_histlist_chk=0",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_enqexperr_cfg.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc5000400/0xffffffff",
                        ],
      },

      #hw error inj parity error inj issued by CHP, Egress HCW Data parity error inj +has_chp_egrhcw_parerr_inj  (sched HCW.is_error=1)
      ldb4ppdir4pp_qidmmap_ldbmix_test0_chpegrhcw_hwparerrinj => {
          -simv_args => [ 
		     
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     #"+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc04a8400/0xbfffffff:hqm_system_csr.alarm_err=0x4/0xffffffff:hqm_system_csr.egress_lut_err=0x400/0xffffffff",
#                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_err=0x4/0xffffffff",
#                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.egress_lut_err=0x400/0xffffffff",
                        ],
      }, 

      #hw error inj parity error inj issued by CHP, Egress User parity error inj +has_chp_egrhcw_parerr_inj  (sched system drops HCW)
      ldb4ppdir4pp_qidmmap_ldbmix_test0_chpegrusr_hwparerrinj => {
          -simv_args => [ 
		     
                     "+hqmproc_force_stop_enable=1",
                     "+hqmproc_force_stop_loop=2",
                     "+hqmproc_force_stop_waitnum=8000",

                     "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK",
                     "+HQM_TB_EOT_CHECK_DISABLE",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
                     "+HQM_BYPASS_SCH_CHECK",
                     "+HQM_BYPASS_CQ_CHECK",

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",

                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_histlist_chk=0",

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_hwegrusr_parerrinj.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_enqexperr_cfg.cft",		     
                     #"+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_err=0x4/0xffffffff", #Egress LUT, pptr, or sch par err
                     #"+HQM_TB_EOT_OVERRIDE=hqm_system_csr.egress_lut_err=0x800/0xffffffff", #Parity error on sched request
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0xc04a8400/0xffffffff:hqm_system_csr.alarm_err=0x4/0xffffffff:hqm_system_csr.egress_lut_err=0x800/0xffffffff",
                        ],
      }, 

      #hw error inj parity error inj issued by CHP, Egress User parity error inj +has_chp_egrhcw_parerr_inj  (sched system drops HCW)
      ldb4ppdir4pp_qidmmap_ldbmix_test0_chpegrwbo_hwerrinj => {
          -simv_args => [ 
		     
                     "+HQM_CHP_EGRESS_WBO_ERROR_INJECTION_TEST",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
                     #"+HQM_BYPASS_SCH_CHECK",
                     #"+HQM_BYPASS_CQ_CHECK",

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfg.cft",		     
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0x804e8481/0x0:hqm_system_csr.alarm_err=0x40/0x0", #no alarm_err is possible Te confirmed
                     #"+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_hw_synd=0x804e8481/0xfffffff0:hqm_system_csr.alarm_err=0x40/0xffffffff", #0x804e8482
                        ],
      }, 



      ####
      #4dir+4ldb rnd0: one VAS[0] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb4ppdir4pp_qid1map_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb4ppdir4pp_qid1map_rnd0_morecredit => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cfgrnd0_morecredit.cft",		     
                        ],
      },
      ldb4ppdir4pp_qid1map_rnd0_nowu_morecredit => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cfgrnd0_nowu_morecredit.cft",		     
                        ],
      },
      ldb4ppdir4pp_32qidmmap_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cq32qid_mmap_cfgrnd0.cft",		     
                        ],
      },
      ldb4ppdir4pp_qidmmap_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb4ppdir4pp_qid1map_ordmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_rop_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb4ppdir4pp_qid1map_ordmix_rnd0_morecredit => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_rop_cfgrnd0_morecredit.cft",		     
                        ],
      },
      
      ldb4ppdir4pp_qid1map_ordmix_rnd0_nowu_morecredit => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_rop_nowu_cfgrnd0_morecredit.cft",		     

                        ],
      },

      ldb4ppdir4pp_qid1map_ordmix_rnd0_illqid => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_rop_cfgrnd0_illqid.cft",		     
                        ],
      },  

      ldb4ppdir4pp_qidmmap_ordmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_rop_cfgrnd0.cft",		     
                        ],
      },   

      ldb4ppdir4pp_qid1map_ldbmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_ropuno_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb4ppdir4pp_qid1map_ldbmix_nowu_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_ropuno_nowu_cfgrnd0.cft",		     
                        ],
      },
      ldb4ppdir4pp_qidmmap_ldbmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfgrnd0.cft",		     
                        ],
      },       
      
      ####
      #4dir+4ldb rnd1: Four VAS[0]/[1]/[2]/[3] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb4ppdir4pp_qid1map_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb4ppdir4pp_qidmmap_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb4ppdir4pp_qid1map_ordmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_rop_cfgrnd1.cft",		     
                        ],
      },   
      ldb4ppdir4pp_qid1map_ordmix_rnd1_pcq => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_rop_cfgrnd1_pcq.cft",		     
                        ],
      },        
      ldb4ppdir4pp_qidmmap_ordmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_rop_cfgrnd1.cft",		     
                        ],
      },   
      ldb4ppdir4pp_qidmmap_ordmix_rnd1_pcq => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_rop_cfgrnd1_pcq.cft",		     
                        ],
      },  
      ldb4ppdir4pp_qid1map_ldbmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_ropuno_cfgrnd1.cft",		     
                        ],
      },   
      ldb4ppdir4pp_qid1map_ldbmix_rnd1_pcq => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_ropuno_cfgrnd1_pcq.cft",		     
                        ],
      },        
      ldb4ppdir4pp_qidmmap_ldbmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_cfgrnd1.cft",		     
                        ],
      },       
        
      
      
      ########
      #enable all 8 PPs of both DIR and LDB
      ########
      ldb8ppdir8pp_qid1map_test0 => {
          -simv_args => [

                     #"+LDB_PP0_Q0_NUM_HCW=512",
                     #"+LDB_PP1_Q0_NUM_HCW=512",
                     #"+LDB_PP2_Q0_NUM_HCW=512", 
                     #"+LDB_PP3_Q0_NUM_HCW=512", 
                     #"+LDB_PP4_Q0_NUM_HCW=512",
                     #"+LDB_PP5_Q0_NUM_HCW=512",
                     #"+LDB_PP6_Q0_NUM_HCW=512", 
                     #"+LDB_PP7_Q0_NUM_HCW=512", 		     
		     		     
                     #"+DIR_PP0_Q0_NUM_HCW=512",
                     #"+DIR_PP1_Q0_NUM_HCW=512",
                     #"+DIR_PP2_Q0_NUM_HCW=512",
                     #"+DIR_PP3_Q0_NUM_HCW=512",
                     #"+DIR_PP4_Q0_NUM_HCW=512",
                     #"+DIR_PP5_Q0_NUM_HCW=512",
                     #"+DIR_PP6_Q0_NUM_HCW=512",
                     #"+DIR_PP7_Q0_NUM_HCW=512",
		     		     		     	  
                     #"+LDB_PP0_TRF_ENA=1",
                     #"+LDB_PP1_TRF_ENA=1",
		     #"+LDB_PP2_TRF_ENA=1",  
                     #"+LDB_PP3_TRF_ENA=1",  
                     #"+LDB_PP4_TRF_ENA=1",
                     #"+LDB_PP5_TRF_ENA=1",
		     #"+LDB_PP6_TRF_ENA=1",  
                     #"+LDB_PP7_TRF_ENA=1",				      
		     		     
                     #"+DIR_PP0_TRF_ENA=1",
                     #"+DIR_PP1_TRF_ENA=1",	 
                     #"+DIR_PP2_TRF_ENA=1",
                     #"+DIR_PP3_TRF_ENA=1",
                     #"+DIR_PP4_TRF_ENA=1",
                     #"+DIR_PP5_TRF_ENA=1",	 
                     #"+DIR_PP6_TRF_ENA=1",
                     #"+DIR_PP7_TRF_ENA=1",		      
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_cfg.cft",		     
                        ],
      },   
      
      ldb8ppdir8pp_qidmmap_test0 => {
          -simv_args => [
                     #"+LDB_PP0_Q0_NUM_HCW=512",
                     #"+LDB_PP1_Q0_NUM_HCW=512",
                     #"+LDB_PP2_Q0_NUM_HCW=512", 
                     #"+LDB_PP3_Q0_NUM_HCW=512", 
                     #"+LDB_PP4_Q0_NUM_HCW=512",
                     #"+LDB_PP5_Q0_NUM_HCW=512",
                     #"+LDB_PP6_Q0_NUM_HCW=512", 
                     #"+LDB_PP7_Q0_NUM_HCW=512",		      
		        	      
                     #"+DIR_PP0_Q0_NUM_HCW=512",
                     #"+DIR_PP1_Q0_NUM_HCW=512",
                     #"+DIR_PP2_Q0_NUM_HCW=512",
                     #"+DIR_PP3_Q0_NUM_HCW=512",
                     #"+DIR_PP4_Q0_NUM_HCW=512",
                     #"+DIR_PP5_Q0_NUM_HCW=512",
                     #"+DIR_PP6_Q0_NUM_HCW=512",
                     #"+DIR_PP7_Q0_NUM_HCW=512",
		        		   
                     #"+LDB_PP0_TRF_ENA=1",
                     #"+LDB_PP1_TRF_ENA=1",
		     #"+LDB_PP2_TRF_ENA=1",  
                     #"+LDB_PP3_TRF_ENA=1",  
                     #"+LDB_PP4_TRF_ENA=1",
                     #"+LDB_PP5_TRF_ENA=1",
		     #"+LDB_PP6_TRF_ENA=1",  
                     #"+LDB_PP7_TRF_ENA=1",				      
		        	      
                     #"+DIR_PP0_TRF_ENA=1",
                     #"+DIR_PP1_TRF_ENA=1",	 
                     #"+DIR_PP2_TRF_ENA=1",
                     #"+DIR_PP3_TRF_ENA=1",
                     #"+DIR_PP4_TRF_ENA=1",
                     #"+DIR_PP5_TRF_ENA=1",	 
                     #"+DIR_PP6_TRF_ENA=1",
                     #"+DIR_PP7_TRF_ENA=1",
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_mmap_cfg.cft",		     
                        ],
      },    
      
      ###########################
      # HQMV30_PALB
      ###########################
      #QID0 only to 8 CQ
      ldb8ppdir8pp_qidmmap_palb0_test0 => {
          -simv_args => [
                     "+LDB_PP0_Q0_NUM_HCW=512",
                     "+LDB_PP1_Q0_NUM_HCW=512",
                     "+LDB_PP2_Q0_NUM_HCW=512", 
                     "+LDB_PP3_Q0_NUM_HCW=512", 
                     "+LDB_PP4_Q0_NUM_HCW=512",
                     "+LDB_PP5_Q0_NUM_HCW=512",
                     "+LDB_PP6_Q0_NUM_HCW=512", 
                     "+LDB_PP7_Q0_NUM_HCW=512",		      
		        		   
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=1",
		     "+LDB_PP2_TRF_ENA=1",  
                     "+LDB_PP3_TRF_ENA=1",  
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP5_TRF_ENA=1",
		     "+LDB_PP6_TRF_ENA=1",  
                     "+LDB_PP7_TRF_ENA=1",				      
		        		   
                     "+LDB_PP0_QID=0",
                     "+LDB_PP1_QID=0",
		     "+LDB_PP2_QID=0",  
                     "+LDB_PP3_QID=0",  
                     "+LDB_PP4_QID=0",
                     "+LDB_PP5_QID=0",
		     "+LDB_PP6_QID=0",  
                     "+LDB_PP7_QID=0",			        	      
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_mmap_palb0_cfg.cft",		     
                        ],
      },    

      #8 QIDs => 8 CQs
      ldb8ppdir8pp_qidmmap_palb0_test1 => {
          -simv_args => [
                     "+LDB_PP0_Q0_NUM_HCW=512",
                     "+LDB_PP1_Q0_NUM_HCW=512",
                     "+LDB_PP2_Q0_NUM_HCW=512", 
                     "+LDB_PP3_Q0_NUM_HCW=512", 
                     "+LDB_PP4_Q0_NUM_HCW=512",
                     "+LDB_PP5_Q0_NUM_HCW=512",
                     "+LDB_PP6_Q0_NUM_HCW=512", 
                     "+LDB_PP7_Q0_NUM_HCW=512",		      
		        		   
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=1",
		     "+LDB_PP2_TRF_ENA=1",  
                     "+LDB_PP3_TRF_ENA=1",  
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP5_TRF_ENA=1",
		     "+LDB_PP6_TRF_ENA=1",  
                     "+LDB_PP7_TRF_ENA=1",				      
		        		   
                     "+LDB_PP0_QID=0",
                     "+LDB_PP1_QID=1",
		     "+LDB_PP2_QID=2",  
                     "+LDB_PP3_QID=3",  
                     "+LDB_PP4_QID=4",
                     "+LDB_PP5_QID=5",
		     "+LDB_PP6_QID=6",  
                     "+LDB_PP7_QID=7",			        	      
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_mmap_palb0_cfg.cft",		     
                        ],
      },    

     #PALB.ENABLE=1
      #QID0 only to 8 CQ
      ldb8ppdir8pp_qidmmap_palb1_test0 => {
          -simv_args => [
                     "+LDB_PP0_Q0_NUM_HCW=512",
                     "+LDB_PP1_Q0_NUM_HCW=512",
                     "+LDB_PP2_Q0_NUM_HCW=512", 
                     "+LDB_PP3_Q0_NUM_HCW=512", 
                     "+LDB_PP4_Q0_NUM_HCW=512",
                     "+LDB_PP5_Q0_NUM_HCW=512",
                     "+LDB_PP6_Q0_NUM_HCW=512", 
                     "+LDB_PP7_Q0_NUM_HCW=512",		      
		        		   
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=1",
		     "+LDB_PP2_TRF_ENA=1",  
                     "+LDB_PP3_TRF_ENA=1",  
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP5_TRF_ENA=1",
		     "+LDB_PP6_TRF_ENA=1",  
                     "+LDB_PP7_TRF_ENA=1",				      
		        		   
                     "+LDB_PP0_QID=0",
                     "+LDB_PP1_QID=0",
		     "+LDB_PP2_QID=0",  
                     "+LDB_PP3_QID=0",  
                     "+LDB_PP4_QID=0",
                     "+LDB_PP5_QID=0",
		     "+LDB_PP6_QID=0",  
                     "+LDB_PP7_QID=0",			        	      
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_mmap_palb1_cfg.cft",		     
                        ],
      },    

      #8 QIDs => 8 CQs
      ldb8ppdir8pp_qidmmap_palb1_test1 => {
          -simv_args => [
                     "+LDB_PP0_Q0_NUM_HCW=512",
                     "+LDB_PP1_Q0_NUM_HCW=512",
                     "+LDB_PP2_Q0_NUM_HCW=512", 
                     "+LDB_PP3_Q0_NUM_HCW=512", 
                     "+LDB_PP4_Q0_NUM_HCW=512",
                     "+LDB_PP5_Q0_NUM_HCW=512",
                     "+LDB_PP6_Q0_NUM_HCW=512", 
                     "+LDB_PP7_Q0_NUM_HCW=512",		      
		        		   
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=1",
		     "+LDB_PP2_TRF_ENA=1",  
                     "+LDB_PP3_TRF_ENA=1",  
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP5_TRF_ENA=1",
		     "+LDB_PP6_TRF_ENA=1",  
                     "+LDB_PP7_TRF_ENA=1",				      
		        		   
                     "+LDB_PP0_QID=0",
                     "+LDB_PP1_QID=1",
		     "+LDB_PP2_QID=2",  
                     "+LDB_PP3_QID=3",  
                     "+LDB_PP4_QID=4",
                     "+LDB_PP5_QID=5",
		     "+LDB_PP6_QID=6",  
                     "+LDB_PP7_QID=7",			        	      
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_mmap_palb1_cfg.cft",		     
                        ],
      },    

     #PALB.ENABLE=1
      #QID0 only to 8 CQ
      ldb8ppdir8pp_qidmmap_palb1_test2 => {
          -simv_args => [
                     "+LDB_PP0_Q0_NUM_HCW=512",
                     "+LDB_PP1_Q0_NUM_HCW=512",
                     "+LDB_PP2_Q0_NUM_HCW=512", 
                     "+LDB_PP3_Q0_NUM_HCW=512", 
                     "+LDB_PP4_Q0_NUM_HCW=512",
                     "+LDB_PP5_Q0_NUM_HCW=512",
                     "+LDB_PP6_Q0_NUM_HCW=512", 
                     "+LDB_PP7_Q0_NUM_HCW=512",		      
		        		   
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=1",
		     "+LDB_PP2_TRF_ENA=1",  
                     "+LDB_PP3_TRF_ENA=1",  
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP5_TRF_ENA=1",
		     "+LDB_PP6_TRF_ENA=1",  
                     "+LDB_PP7_TRF_ENA=1",				      
		        		   
                     "+LDB_PP0_QID=0",
                     "+LDB_PP1_QID=0",
		     "+LDB_PP2_QID=0",  
                     "+LDB_PP3_QID=0",  
                     "+LDB_PP4_QID=0",
                     "+LDB_PP5_QID=0",
		     "+LDB_PP6_QID=0",  
                     "+LDB_PP7_QID=0",			        	      
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_mmap_palb1_cfg1.cft",		     
                        ],
      },    

      #8 QIDs => 8 CQs
      ldb8ppdir8pp_qidmmap_palb1_test3 => {
          -simv_args => [
                     "+LDB_PP0_Q0_NUM_HCW=512",
                     "+LDB_PP1_Q0_NUM_HCW=512",
                     "+LDB_PP2_Q0_NUM_HCW=512", 
                     "+LDB_PP3_Q0_NUM_HCW=512", 
                     "+LDB_PP4_Q0_NUM_HCW=512",
                     "+LDB_PP5_Q0_NUM_HCW=512",
                     "+LDB_PP6_Q0_NUM_HCW=512", 
                     "+LDB_PP7_Q0_NUM_HCW=512",		      
		        		   
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=1",
		     "+LDB_PP2_TRF_ENA=1",  
                     "+LDB_PP3_TRF_ENA=1",  
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP5_TRF_ENA=1",
		     "+LDB_PP6_TRF_ENA=1",  
                     "+LDB_PP7_TRF_ENA=1",				      
		        		   
                     "+LDB_PP0_QID=0",
                     "+LDB_PP1_QID=1",
		     "+LDB_PP2_QID=2",  
                     "+LDB_PP3_QID=3",  
                     "+LDB_PP4_QID=4",
                     "+LDB_PP5_QID=5",
		     "+LDB_PP6_QID=6",  
                     "+LDB_PP7_QID=7",			        	      
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_mmap_palb1_cfg1.cft",		     
                        ],
      },    


     #PALB.ENABLE=1  (hcw_enqtrf_hqmproc_8cqqid_mmap_palb1_cfg2.cft)
      #QID0 only to 8 CQ
      ldb8ppdir8pp_qidmmap_palb1_test4 => {
          -simv_args => [
                     "+LDB_PP0_Q0_NUM_HCW=512",
                     "+LDB_PP1_Q0_NUM_HCW=512",
                     "+LDB_PP2_Q0_NUM_HCW=512", 
                     "+LDB_PP3_Q0_NUM_HCW=512", 
                     "+LDB_PP4_Q0_NUM_HCW=512",
                     "+LDB_PP5_Q0_NUM_HCW=512",
                     "+LDB_PP6_Q0_NUM_HCW=512", 
                     "+LDB_PP7_Q0_NUM_HCW=512",		      
		        		   
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=1",
		     "+LDB_PP2_TRF_ENA=1",  
                     "+LDB_PP3_TRF_ENA=1",  
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP5_TRF_ENA=1",
		     "+LDB_PP6_TRF_ENA=1",  
                     "+LDB_PP7_TRF_ENA=1",				      
		        		   
                     "+LDB_PP0_QID=0",
                     "+LDB_PP1_QID=0",
		     "+LDB_PP2_QID=0",  
                     "+LDB_PP3_QID=0",  
                     "+LDB_PP4_QID=0",
                     "+LDB_PP5_QID=0",
		     "+LDB_PP6_QID=0",  
                     "+LDB_PP7_QID=0",			        	      
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_mmap_palb1_cfg2.cft",		     
                        ],
      },    

      #8 QIDs => 8 CQs hcw_enqtrf_hqmproc_8cqqid_mmap_palb1_cfg2.cft
      ldb8ppdir8pp_qidmmap_palb1_test5 => {
          -simv_args => [
                     "+LDB_PP0_Q0_NUM_HCW=512",
                     "+LDB_PP1_Q0_NUM_HCW=512",
                     "+LDB_PP2_Q0_NUM_HCW=512", 
                     "+LDB_PP3_Q0_NUM_HCW=512", 
                     "+LDB_PP4_Q0_NUM_HCW=512",
                     "+LDB_PP5_Q0_NUM_HCW=512",
                     "+LDB_PP6_Q0_NUM_HCW=512", 
                     "+LDB_PP7_Q0_NUM_HCW=512",		      
		        		   
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=1",
		     "+LDB_PP2_TRF_ENA=1",  
                     "+LDB_PP3_TRF_ENA=1",  
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP5_TRF_ENA=1",
		     "+LDB_PP6_TRF_ENA=1",  
                     "+LDB_PP7_TRF_ENA=1",				      
		        		   
                     "+LDB_PP0_QID=0",
                     "+LDB_PP1_QID=1",
		     "+LDB_PP2_QID=2",  
                     "+LDB_PP3_QID=3",  
                     "+LDB_PP4_QID=4",
                     "+LDB_PP5_QID=5",
		     "+LDB_PP6_QID=6",  
                     "+LDB_PP7_QID=7",			        	      
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_mmap_palb1_cfg2.cft",		     
                        ],
      },    



     ##################     
     ##################
     #UNIT_IDLE Direct test with 8pp/cq/qid
     ##################     
     ##################     
     #####
     #dirPP[0] 4K HCWs QID[0][1][2][3] => LDBCQ[0][1][2][3]                    
     #ldbPP[0] 1K HCWs QID[0] => DIRCQ[0]                                     
     #
     #dirPP[1] 4K HCWs QID[4][5][6][7] => LDBCQ[4][5][6][7]                    
     #####
     #unit_idle_direct_test_0 doesn't work!
     unit_idle_direct_test_0 => {
          -simv_args => [
		      "+hqmproc_sel=1",
		      "+hqmproc_alltrf_sel=1",
		      "+hqmproc_direct_test_0=1",
		      "+hqmproc_enq_hcw_num_0=5120",
		      "+hqmproc_enq_hcw_num_1=9216",
		      "+hqmproc_unitidle_trfmid_expect_idle=1",     
		      "+hqmproc_unitidle_trfmid_report=1",     
		      "+hqmproc_unitidle_poll_num=100",     
		      
                      "+DIR_PP0_TRF_ENA=1",
                      "+DIR_PP0_Q0_NUM_HCW=4096",
                      "+DIR_PP0_QTYPE=QUNO", 
                      "+DIR_PP0_TRF_QID_SELMODE=3",	#DIRPP[0] QID0/1/2/3 
                      #"+DIR_PP0_WATCHDOGCTRL_MODE=0",	 

                      "+DIR_PP1_TRF_ENA=1",
                      "+DIR_PP1_Q0_NUM_HCW=4096",
                      "+DIR_PP1_QTYPE=QUNO", 
                      "+DIR_PP1_TRF_QID_SELMODE=10",	#DIRPP[1] QID4/5/6/7 
                      #"+DIR_PP1_WATCHDOGCTRL_MODE=0",	 


                      "+LDB_PP0_TRF_ENA=1",
                      "+LDB_PP0_Q0_NUM_HCW=1024",
                      "+LDB_PP0_QTYPE=QDIR", 
                      "+LDB_PP0_QID=0",	 
                      #"+LDB_PP0_WATCHDOGCTRL_MODE=0",	 
		      
                      "+LDB_PP1_TRF_ENA=1", 
                      "+LDB_PP1_Q0_NUM_HCW=0",  
                      "+LDB_PP1_QTYPE=QATM", 
                      "+LDB_PP1_QID=1", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP1_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP1_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP2_TRF_ENA=1", 
                      "+LDB_PP2_Q0_NUM_HCW=0",  
                      "+LDB_PP2_QTYPE=QATM", 
                      "+LDB_PP2_QID=2", 
                      "+LDB_PP2_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP2_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP2_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP3_TRF_ENA=1", 
                      "+LDB_PP3_Q0_NUM_HCW=0",  
                      "+LDB_PP3_QTYPE=QATM", 
                      "+LDB_PP3_QID=3", 
                      "+LDB_PP3_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP3_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP3_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP4_TRF_ENA=1",
                      "+LDB_PP4_Q0_NUM_HCW=0",
                      "+LDB_PP4_QTYPE=QATM", 
                      "+LDB_PP4_QID=4",	 
                      "+LDB_PP4_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP4_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP3_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP5_TRF_ENA=1", 
                      "+LDB_PP5_Q0_NUM_HCW=0",  
                      "+LDB_PP5_QTYPE=QATM", 
                      "+LDB_PP5_QID=5", 
                      "+LDB_PP5_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP5_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP5_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP6_TRF_ENA=1", 
                      "+LDB_PP6_Q0_NUM_HCW=0",  
                      "+LDB_PP6_QTYPE=QATM", 
                      "+LDB_PP6_QID=1", 
                      "+LDB_PP6_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP6_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP6_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP7_TRF_ENA=1", 
                      "+LDB_PP7_Q0_NUM_HCW=0",  
                      "+LDB_PP7_QTYPE=QATM", 
                      "+LDB_PP7_QID=7", 
                      "+LDB_PP7_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP7_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP7_WATCHDOGCTRL_MODE=0",	 
		        
                      "+hqmproc_return_flow=1",
		    
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_directtest0_cfg.cft",
                        ],
      },


     #####     
     #UNIT_IDLE Direct test with 8pp/cq/qid
     #dirPP[0] 1K HCWs QID[0][1][2][3] => LDBCQ[0][1][2][3]                    
     #ldbPP[0] 1K HCWs QID[0] => DIRCQ[0]                                     
     #
     #dirPP[1] 1K HCWs QID[4][5][6][7] => LDBCQ[4][5][6][7]                    
     #####     
     unit_idle_direct_test_1 => {
          -simv_args => [
                      #"+HQM_CFG_BACKDOOR_MEM_UNDO",

		      "+hqmproc_sel=1",
		      "+hqmproc_alltrf_sel=1",
		      "+hqmproc_direct_test_0=1",
		      "+hqmproc_enq_hcw_num_0=2048",
		      "+hqmproc_enq_hcw_num_1=3072",
		      "+hqmproc_unitidle_trfmid_expect_idle=1",     
		      "+hqmproc_unitidle_trfmid_report=1",     
		      "+hqmproc_unitidle_poll_num=100",     
		      
                      "+DIR_PP0_TRF_ENA=1",
                      "+DIR_PP0_Q0_NUM_HCW=1024",
                      "+DIR_PP0_QTYPE=QUNO", 
                      "+DIR_PP0_TRF_QID_SELMODE=3",	 
                      #"+DIR_PP0_WATCHDOGCTRL_MODE=0",	 
                      "+DIR_PP0_RTNTOKCTRL_KEEPNUM_MIN=1024",
                      "+DIR_PP0_RTNTOKCTRL_KEEPNUM_MAX=1024",

                      "+DIR_PP1_TRF_ENA=1",
                      "+DIR_PP1_Q0_NUM_HCW=1024",
                      "+DIR_PP1_QTYPE=QUNO", 
                      "+DIR_PP1_TRF_QID_SELMODE=10",	#DIRPP[1] QID4/5/6/7 
                      #"+DIR_PP1_WATCHDOGCTRL_MODE=0",	 


                      "+LDB_PP0_TRF_ENA=1",
                      "+LDB_PP0_Q0_NUM_HCW=1024",
                      "+LDB_PP0_QTYPE=QDIR", 
                      "+LDB_PP0_QID=0",	 
                      #"+LDB_PP0_WATCHDOGCTRL_MODE=0",	 
                      #"+LDB_PP0_RTNTOKCTRL_KEEPNUM_MIN=256",
                      #"+LDB_PP0_RTNTOKCTRL_KEEPNUM_MAX=256",
		      
                      "+LDB_PP1_TRF_ENA=1", 
                      "+LDB_PP1_Q0_NUM_HCW=0",  
                      "+LDB_PP1_QTYPE=QATM", 
                      "+LDB_PP1_QID=1", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP1_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP1_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP2_TRF_ENA=1", 
                      "+LDB_PP2_Q0_NUM_HCW=0",  
                      "+LDB_PP2_QTYPE=QATM", 
                      "+LDB_PP2_QID=2", 
                      "+LDB_PP2_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP2_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP2_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP3_TRF_ENA=1", 
                      "+LDB_PP3_Q0_NUM_HCW=0",  
                      "+LDB_PP3_QTYPE=QATM", 
                      "+LDB_PP3_QID=3", 
                      "+LDB_PP3_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP3_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP3_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP4_TRF_ENA=1",
                      "+LDB_PP4_Q0_NUM_HCW=0",
                      "+LDB_PP4_QTYPE=QATM", 
                      "+LDB_PP4_QID=4",	 
                      "+LDB_PP4_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP4_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP3_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP5_TRF_ENA=1", 
                      "+LDB_PP5_Q0_NUM_HCW=0",  
                      "+LDB_PP5_QTYPE=QATM", 
                      "+LDB_PP5_QID=5", 
                      "+LDB_PP5_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP5_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP5_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP6_TRF_ENA=1", 
                      "+LDB_PP6_Q0_NUM_HCW=0",  
                      "+LDB_PP6_QTYPE=QATM", 
                      "+LDB_PP6_QID=1", 
                      "+LDB_PP6_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP6_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP6_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP7_TRF_ENA=1", 
                      "+LDB_PP7_Q0_NUM_HCW=0",  
                      "+LDB_PP7_QTYPE=QATM", 
                      "+LDB_PP7_QID=7", 
                      "+LDB_PP7_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP7_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP7_WATCHDOGCTRL_MODE=0",	 
		        
                      "+hqmproc_return_flow=1",
		    
                     "+hqm_eot_rd_seq_stim_config::force_frontdoor=1",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_directtest0_cfg.cft",
                        ],
      },


     ##### +hqmproc_direct_test_0=2
     #dirPP[0] 4K HCWs QID[0][1][2][3] => LDBCQ[0][1][2][3]                    
     #ldbPP[0] 1K HCWs QID[0] => DIRCQ[0]                                     
     #
     #dirPP[1] 4K HCWs QID[4][5][6][7] => LDBCQ[4][5][6][7]                    
     #####
     unit_idle_direct_test_20 => {
          -simv_args => [
		      "+hqmproc_sel=1",
		      "+hqmproc_alltrf_sel=1",
		      "+hqmproc_direct_test_0=2",
		      "+hqmproc_enq_hcw_num_0=5120",
		      "+hqmproc_enq_hcw_num_1=9216",
		      "+hqmproc_tok_hcw_num_0=1024",
		      "+hqmproc_tok_hcw_num_1=3072", #tot number of tokens from DIRCQ[0]=1024 + LDB 2048
		      "+hqmproc_cmp_hcw_num_1=8192", #tot number of completions
		      "+hqmproc_unitidle_trfmid_expect_idle=1",     
		      "+hqmproc_unitidle_trfmid_report=1",     
		      "+hqmproc_unitidle_poll_num=100",     
		      
                      "+DIR_PP0_TRF_ENA=1",
                      "+DIR_PP0_Q0_NUM_HCW=4096",
                      "+DIR_PP0_QTYPE=QUNO", 
                      "+DIR_PP0_TRF_QID_SELMODE=3",	#DIRPP[0] QID0/1/2/3  UNO => LDBCQ[0]/[1]/[2]/[3]
                      #"+DIR_PP0_WATCHDOGCTRL_MODE=0",	 

                      "+DIR_PP1_TRF_ENA=1",
                      "+DIR_PP1_Q0_NUM_HCW=4096",
                      "+DIR_PP1_QTYPE=QUNO", 
                      "+DIR_PP1_TRF_QID_SELMODE=10",	#DIRPP[1] QID4/5/6/7 UNO => LDBCQ[4]/[5]/[6]/[7]
                      #"+DIR_PP1_WATCHDOGCTRL_MODE=0",	 


                      "+LDB_PP0_TRF_ENA=1",
                      "+LDB_PP0_Q0_NUM_HCW=1024",
                      "+LDB_PP0_QTYPE=QDIR", 
                      "+LDB_PP0_QID=0",	 
                      #"+LDB_PP0_WATCHDOGCTRL_MODE=0",	 
		      
                      "+LDB_PP1_TRF_ENA=1", 
                      "+LDB_PP1_Q0_NUM_HCW=0",  
                      "+LDB_PP1_QTYPE=QATM", 
                      "+LDB_PP1_QID=1", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP1_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP1_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP2_TRF_ENA=1", 
                      "+LDB_PP2_Q0_NUM_HCW=0",  
                      "+LDB_PP2_QTYPE=QATM", 
                      "+LDB_PP2_QID=2", 
                      "+LDB_PP2_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP2_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP2_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP3_TRF_ENA=1", 
                      "+LDB_PP3_Q0_NUM_HCW=0",  
                      "+LDB_PP3_QTYPE=QATM", 
                      "+LDB_PP3_QID=3", 
                      "+LDB_PP3_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP3_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP3_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP4_TRF_ENA=1",
                      "+LDB_PP4_Q0_NUM_HCW=0",
                      "+LDB_PP4_QTYPE=QATM", 
                      "+LDB_PP4_QID=4",	 
                      "+LDB_PP4_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP4_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP3_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP5_TRF_ENA=1", 
                      "+LDB_PP5_Q0_NUM_HCW=0",  
                      "+LDB_PP5_QTYPE=QATM", 
                      "+LDB_PP5_QID=5", 
                      "+LDB_PP5_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP5_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP5_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP6_TRF_ENA=1", 
                      "+LDB_PP6_Q0_NUM_HCW=0",  
                      "+LDB_PP6_QTYPE=QATM", 
                      "+LDB_PP6_QID=1", 
                      "+LDB_PP6_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP6_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP6_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP7_TRF_ENA=1", 
                      "+LDB_PP7_Q0_NUM_HCW=0",  
                      "+LDB_PP7_QTYPE=QATM", 
                      "+LDB_PP7_QID=7", 
                      "+LDB_PP7_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP7_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP7_WATCHDOGCTRL_MODE=0",	 
		        
                      "+hqmproc_return_flow=1",
		    
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_directtest0_cfg.cft",
                        ],
      },




     unit_idle_direct_test_20_excesstok => {
          -simv_args => [
                      "+DISABLE_MSIX_COUNT_CHECK",
                      "+EXP_MSIX_ALARM_CHECK",
                      "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                      "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                      "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5020100/0xfffffffe",#0xc5020100// 0xc5020101		    


		      "+hqmproc_sel=1",
		      "+hqmproc_alltrf_sel=1",
		      "+hqmproc_direct_test_0=2",
		      "+hqmproc_enq_hcw_num_0=5120",
		      "+hqmproc_enq_hcw_num_1=9216",
		      "+hqmproc_tok_hcw_num_0=1024",
		      "+hqmproc_tok_hcw_num_1=3072", #tot number of tokens from DIRCQ[0]=1024 + LDB 2048
		      "+hqmproc_cmp_hcw_num_1=8192", #tot number of completions
		      "+hqmproc_unitidle_trfmid_expect_idle=1",     
		      "+hqmproc_unitidle_trfmid_report=1",     
		      "+hqmproc_unitidle_poll_num=100",     
		      
                      "+DIR_PP0_TRF_ENA=1",
                      "+DIR_PP0_Q0_NUM_HCW=4096",
                      "+DIR_PP0_QTYPE=QUNO", 
                      "+DIR_PP0_TRF_QID_SELMODE=3",	#DIRPP[0] QID0/1/2/3  UNO => LDBCQ[0]/[1]/[2]/[3]
                      #"+DIR_PP0_WATCHDOGCTRL_MODE=0",	 

                      "+DIR_PP1_TRF_ENA=1",
                      "+DIR_PP1_Q0_NUM_HCW=4096",
                      "+DIR_PP1_QTYPE=QUNO", 
                      "+DIR_PP1_TRF_QID_SELMODE=10",	#DIRPP[1] QID4/5/6/7 UNO => LDBCQ[4]/[5]/[6]/[7]
                      #"+DIR_PP1_WATCHDOGCTRL_MODE=0",	 


                      "+LDB_PP0_TRF_ENA=1",
                      "+LDB_PP0_Q0_NUM_HCW=1024",
                      "+LDB_PP0_QTYPE=QDIR", 
                      "+LDB_PP0_QID=0",	 
                      #"+LDB_PP0_WATCHDOGCTRL_MODE=0",	 
		      
                      "+LDB_PP1_TRF_ENA=1", 
                      "+LDB_PP1_Q0_NUM_HCW=0",  
                      "+LDB_PP1_QTYPE=QATM", 
                      "+LDB_PP1_QID=1", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP1_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP1_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP2_TRF_ENA=1", 
                      "+LDB_PP2_Q0_NUM_HCW=0",  
                      "+LDB_PP2_QTYPE=QATM", 
                      "+LDB_PP2_QID=2", 
                      "+LDB_PP2_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP2_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP2_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP3_TRF_ENA=1", 
                      "+LDB_PP3_Q0_NUM_HCW=0",  
                      "+LDB_PP3_QTYPE=QATM", 
                      "+LDB_PP3_QID=3", 
                      "+LDB_PP3_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP3_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP3_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP4_TRF_ENA=1",
                      "+LDB_PP4_Q0_NUM_HCW=0",
                      "+LDB_PP4_QTYPE=QATM", 
                      "+LDB_PP4_QID=4",	 
                      "+LDB_PP4_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP4_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP3_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP5_TRF_ENA=1", 
                      "+LDB_PP5_Q0_NUM_HCW=0",  
                      "+LDB_PP5_QTYPE=QATM", 
                      "+LDB_PP5_QID=5", 
                      "+LDB_PP5_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP5_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP5_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP6_TRF_ENA=1", 
                      "+LDB_PP6_Q0_NUM_HCW=0",  
                      "+LDB_PP6_QTYPE=QATM", 
                      "+LDB_PP6_QID=1", 
                      "+LDB_PP6_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP6_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP6_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP7_TRF_ENA=1", 
                      "+LDB_PP7_Q0_NUM_HCW=0",  
                      "+LDB_PP7_QTYPE=QATM", 
                      "+LDB_PP7_QID=7", 
                      "+LDB_PP7_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP7_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP7_WATCHDOGCTRL_MODE=0",	 
		        
                      "+hqmproc_return_flow=1",
		    
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_token_directtest0.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_directtest0_cfg.cft",
                        ],
      },


     #####  +hqmproc_direct_test_0=2    
     #UNIT_IDLE Direct test with 8pp/cq/qid
     #dirPP[0] 1K HCWs QID[0][1][2][3] => LDBCQ[0][1][2][3]                    
     #ldbPP[0] 1K HCWs QID[0] => DIRCQ[0]                                     
     #
     #dirPP[1] 1K HCWs QID[4][5][6][7] => LDBCQ[4][5][6][7]                    
     #####     
     unit_idle_direct_test_21 => {
          -simv_args => [
                      #"+HQM_CFG_BACKDOOR_MEM_UNDO",

		      "+hqmproc_sel=1",
		      "+hqmproc_alltrf_sel=1",
		      "+hqmproc_direct_test_0=2",
		      "+hqmproc_enq_hcw_num_0=2048",
		      "+hqmproc_enq_hcw_num_1=3072", #tot number of enq
		      "+hqmproc_tok_hcw_num_0=1024",
		      "+hqmproc_tok_hcw_num_1=3072", #tot number of tokens
		      "+hqmproc_cmp_hcw_num_1=2048", #tot number of completions
		      "+hqmproc_unitidle_trfmid_expect_idle=1",     
		      "+hqmproc_unitidle_trfmid_report=1",     
		      "+hqmproc_unitidle_poll_num=100",     


                      "+DIR_PP0_TRF_ENA=1",
                      "+DIR_PP0_Q0_NUM_HCW=1024",
                      "+DIR_PP0_QTYPE=QUNO", 
                      "+DIR_PP0_TRF_QID_SELMODE=3",	 
                      #"+DIR_PP0_WATCHDOGCTRL_MODE=0",	 
                      #"+DIR_PP0_RTNTOKCTRL_KEEPNUM_MIN=1024",
                      #"+DIR_PP0_RTNTOKCTRL_KEEPNUM_MAX=1024",

                      "+DIR_PP1_TRF_ENA=1",
                      "+DIR_PP1_Q0_NUM_HCW=1024",
                      "+DIR_PP1_QTYPE=QUNO", 
                      "+DIR_PP1_TRF_QID_SELMODE=10",	#DIRPP[1] QID4/5/6/7 
                      #"+DIR_PP1_WATCHDOGCTRL_MODE=0",	 


                      "+LDB_PP0_TRF_ENA=1",
                      "+LDB_PP0_Q0_NUM_HCW=1024",
                      "+LDB_PP0_QTYPE=QDIR", 
                      "+LDB_PP0_QID=0",	 
                      #"+LDB_PP0_WATCHDOGCTRL_MODE=0",	 
                      #"+LDB_PP0_RTNTOKCTRL_KEEPNUM_MIN=256",
                      #"+LDB_PP0_RTNTOKCTRL_KEEPNUM_MAX=256",
		      
                      "+LDB_PP1_TRF_ENA=1", 
                      "+LDB_PP1_Q0_NUM_HCW=0",  
                      "+LDB_PP1_QTYPE=QATM", 
                      "+LDB_PP1_QID=1", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP1_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP1_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP2_TRF_ENA=1", 
                      "+LDB_PP2_Q0_NUM_HCW=0",  
                      "+LDB_PP2_QTYPE=QATM", 
                      "+LDB_PP2_QID=2", 
                      "+LDB_PP2_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP2_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP2_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP3_TRF_ENA=1", 
                      "+LDB_PP3_Q0_NUM_HCW=0",  
                      "+LDB_PP3_QTYPE=QATM", 
                      "+LDB_PP3_QID=3", 
                      "+LDB_PP3_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP3_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP3_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP4_TRF_ENA=1",
                      "+LDB_PP4_Q0_NUM_HCW=0",
                      "+LDB_PP4_QTYPE=QATM", 
                      "+LDB_PP4_QID=4",	 
                      "+LDB_PP4_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP4_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP3_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP5_TRF_ENA=1", 
                      "+LDB_PP5_Q0_NUM_HCW=0",  
                      "+LDB_PP5_QTYPE=QATM", 
                      "+LDB_PP5_QID=5", 
                      "+LDB_PP5_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP5_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP5_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP6_TRF_ENA=1", 
                      "+LDB_PP6_Q0_NUM_HCW=0",  
                      "+LDB_PP6_QTYPE=QATM", 
                      "+LDB_PP6_QID=1", 
                      "+LDB_PP6_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP6_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP6_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP7_TRF_ENA=1", 
                      "+LDB_PP7_Q0_NUM_HCW=0",  
                      "+LDB_PP7_QTYPE=QATM", 
                      "+LDB_PP7_QID=7", 
                      "+LDB_PP7_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP7_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP7_WATCHDOGCTRL_MODE=0",	 
		        
                      "+hqmproc_return_flow=1",
		    
                     #"+hqm_eot_rd_seq_stim_config::force_frontdoor=1",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_directtest0_cfg.cft",
                        ],
      },


     unit_idle_direct_test_21_excesstok => {
          -simv_args => [
                      #"+HQM_CFG_BACKDOOR_MEM_UNDO",

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5020101/0xfffffffe",#0xc5020100// 0xc5020101		    

		      "+hqmproc_sel=1",
		      "+hqmproc_alltrf_sel=1",
		      "+hqmproc_direct_test_0=2",
		      "+hqmproc_enq_hcw_num_0=2048",
		      "+hqmproc_enq_hcw_num_1=3072", #tot number of enq
		      "+hqmproc_tok_hcw_num_0=1024",
		      "+hqmproc_tok_hcw_num_1=3072", #tot number of tokens
		      "+hqmproc_cmp_hcw_num_1=2048", #tot number of completions
		      "+hqmproc_unitidle_trfmid_expect_idle=1",     
		      "+hqmproc_unitidle_trfmid_report=1",     
		      "+hqmproc_unitidle_poll_num=100",     


                      "+DIR_PP0_TRF_ENA=1",
                      "+DIR_PP0_Q0_NUM_HCW=1024",
                      "+DIR_PP0_QTYPE=QUNO", 
                      "+DIR_PP0_TRF_QID_SELMODE=3",	 
                      #"+DIR_PP0_WATCHDOGCTRL_MODE=0",	 
                      #"+DIR_PP0_RTNTOKCTRL_KEEPNUM_MIN=1024",
                      #"+DIR_PP0_RTNTOKCTRL_KEEPNUM_MAX=1024",

                      "+DIR_PP1_TRF_ENA=1",
                      "+DIR_PP1_Q0_NUM_HCW=1024",
                      "+DIR_PP1_QTYPE=QUNO", 
                      "+DIR_PP1_TRF_QID_SELMODE=10",	#DIRPP[1] QID4/5/6/7 
                      #"+DIR_PP1_WATCHDOGCTRL_MODE=0",	 


                      "+LDB_PP0_TRF_ENA=1",
                      "+LDB_PP0_Q0_NUM_HCW=1024",
                      "+LDB_PP0_QTYPE=QDIR", 
                      "+LDB_PP0_QID=0",	 
                      #"+LDB_PP0_WATCHDOGCTRL_MODE=0",	 
                      #"+LDB_PP0_RTNTOKCTRL_KEEPNUM_MIN=256",
                      #"+LDB_PP0_RTNTOKCTRL_KEEPNUM_MAX=256",
		      
                      "+LDB_PP1_TRF_ENA=1", 
                      "+LDB_PP1_Q0_NUM_HCW=0",  
                      "+LDB_PP1_QTYPE=QATM", 
                      "+LDB_PP1_QID=1", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP1_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP1_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP2_TRF_ENA=1", 
                      "+LDB_PP2_Q0_NUM_HCW=0",  
                      "+LDB_PP2_QTYPE=QATM", 
                      "+LDB_PP2_QID=2", 
                      "+LDB_PP2_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP2_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP2_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP3_TRF_ENA=1", 
                      "+LDB_PP3_Q0_NUM_HCW=0",  
                      "+LDB_PP3_QTYPE=QATM", 
                      "+LDB_PP3_QID=3", 
                      "+LDB_PP3_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP3_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP3_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP4_TRF_ENA=1",
                      "+LDB_PP4_Q0_NUM_HCW=0",
                      "+LDB_PP4_QTYPE=QATM", 
                      "+LDB_PP4_QID=4",	 
                      "+LDB_PP4_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP4_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP3_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP5_TRF_ENA=1", 
                      "+LDB_PP5_Q0_NUM_HCW=0",  
                      "+LDB_PP5_QTYPE=QATM", 
                      "+LDB_PP5_QID=5", 
                      "+LDB_PP5_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP5_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP5_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP6_TRF_ENA=1", 
                      "+LDB_PP6_Q0_NUM_HCW=0",  
                      "+LDB_PP6_QTYPE=QATM", 
                      "+LDB_PP6_QID=1", 
                      "+LDB_PP6_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP6_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP6_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP7_TRF_ENA=1", 
                      "+LDB_PP7_Q0_NUM_HCW=0",  
                      "+LDB_PP7_QTYPE=QATM", 
                      "+LDB_PP7_QID=7", 
                      "+LDB_PP7_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP7_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP7_WATCHDOGCTRL_MODE=0",	 
		        
                      "+hqmproc_return_flow=1",
		    
                     #"+hqm_eot_rd_seq_stim_config::force_frontdoor=1",
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_token_directtest0.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_directtest0_cfg.cft",
                        ],
      },



     #####  +hqmproc_direct_test_0=2    with cq_inflight = 16 in each LDB CQ
     #UNIT_IDLE Direct test with 8pp/cq/qid
     #dirPP[0] 1K HCWs QID[0][1][2][3] => LDBCQ[0][1][2][3]                    
     #ldbPP[0] 1K HCWs QID[0] => DIRCQ[0]                                     
     #
     #dirPP[1] 1K HCWs QID[4][5][6][7] => LDBCQ[4][5][6][7]                    
     #####     
     unit_idle_direct_test_22 => {
          -simv_args => [
                      #"+HQM_CFG_BACKDOOR_MEM_UNDO",

		      "+hqmproc_sel=1",
		      "+hqmproc_alltrf_sel=1",
		      "+hqmproc_direct_test_0=2",
		      "+hqmproc_enq_hcw_num_0=2048",
		      "+hqmproc_enq_hcw_num_1=3072", #tot number of enq
		      "+hqmproc_tok_hcw_num_0=1024",
		      "+hqmproc_tok_hcw_num_1=1152", #tot number of tokens 1024+16*8= 
		      "+hqmproc_cmp_hcw_num_1=2048", #tot number of completions 
		      "+hqmproc_unitidle_trfmid_expect_idle=1",     
		      "+hqmproc_unitidle_trfmid_report=1",     
		      "+hqmproc_unitidle_poll_num=100",     


                      "+DIR_PP0_TRF_ENA=1",
                      "+DIR_PP0_Q0_NUM_HCW=1024",
                      "+DIR_PP0_QTYPE=QUNO", 
                      "+DIR_PP0_TRF_QID_SELMODE=3",	 
                      #"+DIR_PP0_WATCHDOGCTRL_MODE=0",	 
                      #"+DIR_PP0_RTNTOKCTRL_KEEPNUM_MIN=1024",
                      #"+DIR_PP0_RTNTOKCTRL_KEEPNUM_MAX=1024",

                      "+DIR_PP1_TRF_ENA=1",
                      "+DIR_PP1_Q0_NUM_HCW=1024",
                      "+DIR_PP1_QTYPE=QUNO", 
                      "+DIR_PP1_TRF_QID_SELMODE=10",	#DIRPP[1] QID4/5/6/7 
                      #"+DIR_PP1_WATCHDOGCTRL_MODE=0",	 


                      "+LDB_PP0_TRF_ENA=1",
                      "+LDB_PP0_Q0_NUM_HCW=1024",
                      "+LDB_PP0_QTYPE=QDIR", 
                      "+LDB_PP0_QID=0",	 
                      #"+LDB_PP0_WATCHDOGCTRL_MODE=0",	 
                      #"+LDB_PP0_RTNTOKCTRL_KEEPNUM_MIN=256",
                      #"+LDB_PP0_RTNTOKCTRL_KEEPNUM_MAX=256",
		      
                      "+LDB_PP1_TRF_ENA=1", 
                      "+LDB_PP1_Q0_NUM_HCW=0",  
                      "+LDB_PP1_QTYPE=QATM", 
                      "+LDB_PP1_QID=1", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP1_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP1_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP2_TRF_ENA=1", 
                      "+LDB_PP2_Q0_NUM_HCW=0",  
                      "+LDB_PP2_QTYPE=QATM", 
                      "+LDB_PP2_QID=2", 
                      "+LDB_PP2_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP2_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP2_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP3_TRF_ENA=1", 
                      "+LDB_PP3_Q0_NUM_HCW=0",  
                      "+LDB_PP3_QTYPE=QATM", 
                      "+LDB_PP3_QID=3", 
                      "+LDB_PP3_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP3_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP3_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP4_TRF_ENA=1",
                      "+LDB_PP4_Q0_NUM_HCW=0",
                      "+LDB_PP4_QTYPE=QATM", 
                      "+LDB_PP4_QID=4",	 
                      "+LDB_PP4_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP4_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP3_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP5_TRF_ENA=1", 
                      "+LDB_PP5_Q0_NUM_HCW=0",  
                      "+LDB_PP5_QTYPE=QATM", 
                      "+LDB_PP5_QID=5", 
                      "+LDB_PP5_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP5_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP5_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP6_TRF_ENA=1", 
                      "+LDB_PP6_Q0_NUM_HCW=0",  
                      "+LDB_PP6_QTYPE=QATM", 
                      "+LDB_PP6_QID=1", 
                      "+LDB_PP6_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP6_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP6_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP7_TRF_ENA=1", 
                      "+LDB_PP7_Q0_NUM_HCW=0",  
                      "+LDB_PP7_QTYPE=QATM", 
                      "+LDB_PP7_QID=7", 
                      "+LDB_PP7_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP7_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP7_WATCHDOGCTRL_MODE=0",	 
		        
                      "+hqmproc_return_flow=1",
		    
                     #"+hqm_eot_rd_seq_stim_config::force_frontdoor=1",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_directtest0_cqinflight_cfg.cft",
                        ],
      },


     #####  +hqmproc_direct_test_0=2    with qid_inflight = 16 in each LDB CQ
     #UNIT_IDLE Direct test with 8pp/cq/qid
     #dirPP[0] 1K HCWs QID[0][1][2][3] => LDBCQ[0][1][2][3]                    
     #ldbPP[0] 1K HCWs QID[0] => DIRCQ[0]                                     
     #
     #dirPP[1] 1K HCWs QID[4][5][6][7] => LDBCQ[4][5][6][7]                    
     #####     
     unit_idle_direct_test_23 => {
          -simv_args => [
                      #"+HQM_CFG_BACKDOOR_MEM_UNDO",

		      "+hqmproc_sel=1",
		      "+hqmproc_alltrf_sel=1",
		      "+hqmproc_direct_test_0=2",
		      "+hqmproc_enq_hcw_num_0=2048",
		      "+hqmproc_enq_hcw_num_1=3072", #tot number of enq
		      "+hqmproc_tok_hcw_num_0=1024",
		      "+hqmproc_tok_hcw_num_1=1152", #tot number of tokens 1024+16*8= 
		      "+hqmproc_cmp_hcw_num_1=2048", #tot number of completions 
		      "+hqmproc_unitidle_trfmid_expect_idle=1",     
		      "+hqmproc_unitidle_trfmid_report=1",     
		      "+hqmproc_unitidle_poll_num=100",     


                      "+DIR_PP0_TRF_ENA=1",
                      "+DIR_PP0_Q0_NUM_HCW=1024",
                      "+DIR_PP0_QTYPE=QUNO", 
                      "+DIR_PP0_TRF_QID_SELMODE=3",	 
                      #"+DIR_PP0_WATCHDOGCTRL_MODE=0",	 
                      #"+DIR_PP0_RTNTOKCTRL_KEEPNUM_MIN=1024",
                      #"+DIR_PP0_RTNTOKCTRL_KEEPNUM_MAX=1024",

                      "+DIR_PP1_TRF_ENA=1",
                      "+DIR_PP1_Q0_NUM_HCW=1024",
                      "+DIR_PP1_QTYPE=QUNO", 
                      "+DIR_PP1_TRF_QID_SELMODE=10",	#DIRPP[1] QID4/5/6/7 
                      #"+DIR_PP1_WATCHDOGCTRL_MODE=0",	 


                      "+LDB_PP0_TRF_ENA=1",
                      "+LDB_PP0_Q0_NUM_HCW=1024",
                      "+LDB_PP0_QTYPE=QDIR", 
                      "+LDB_PP0_QID=0",	 
                      #"+LDB_PP0_WATCHDOGCTRL_MODE=0",	 
                      #"+LDB_PP0_RTNTOKCTRL_KEEPNUM_MIN=256",
                      #"+LDB_PP0_RTNTOKCTRL_KEEPNUM_MAX=256",
		      
                      "+LDB_PP1_TRF_ENA=1", 
                      "+LDB_PP1_Q0_NUM_HCW=0",  
                      "+LDB_PP1_QTYPE=QATM", 
                      "+LDB_PP1_QID=1", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP1_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP1_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP2_TRF_ENA=1", 
                      "+LDB_PP2_Q0_NUM_HCW=0",  
                      "+LDB_PP2_QTYPE=QATM", 
                      "+LDB_PP2_QID=2", 
                      "+LDB_PP2_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP2_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP2_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP3_TRF_ENA=1", 
                      "+LDB_PP3_Q0_NUM_HCW=0",  
                      "+LDB_PP3_QTYPE=QATM", 
                      "+LDB_PP3_QID=3", 
                      "+LDB_PP3_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP3_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP3_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP4_TRF_ENA=1",
                      "+LDB_PP4_Q0_NUM_HCW=0",
                      "+LDB_PP4_QTYPE=QATM", 
                      "+LDB_PP4_QID=4",	 
                      "+LDB_PP4_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP4_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP3_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP5_TRF_ENA=1", 
                      "+LDB_PP5_Q0_NUM_HCW=0",  
                      "+LDB_PP5_QTYPE=QATM", 
                      "+LDB_PP5_QID=5", 
                      "+LDB_PP5_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP5_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP5_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP6_TRF_ENA=1", 
                      "+LDB_PP6_Q0_NUM_HCW=0",  
                      "+LDB_PP6_QTYPE=QATM", 
                      "+LDB_PP6_QID=1", 
                      "+LDB_PP6_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP6_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP6_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP7_TRF_ENA=1", 
                      "+LDB_PP7_Q0_NUM_HCW=0",  
                      "+LDB_PP7_QTYPE=QATM", 
                      "+LDB_PP7_QID=7", 
                      "+LDB_PP7_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP7_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP7_WATCHDOGCTRL_MODE=0",	 
		        
                      "+hqmproc_return_flow=1",
		    
                     #"+hqm_eot_rd_seq_stim_config::force_frontdoor=1",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_directtest0_qidinflight_cfg.cft",
                        ],
      },



     #####  +hqmproc_direct_test_0=2    set tot_inflight=<m>
     #UNIT_IDLE Direct test with 8pp/cq/qid
     #dirPP[0] 1K HCWs QID[0][1][2][3] => LDBCQ[0][1][2][3]                    
     #ldbPP[0] 1K HCWs QID[0] => DIRCQ[0]                                     
     #
     #dirPP[1] 1K HCWs QID[4][5][6][7] => LDBCQ[4][5][6][7]                    
     #####     
     unit_idle_direct_test_24 => {
          -simv_args => [
                      #"+HQM_CFG_BACKDOOR_MEM_UNDO",

		      "+hqmproc_sel=1",
		      "+hqmproc_alltrf_sel=1",
		      "+hqmproc_direct_test_0=2",
		      "+hqmproc_enq_hcw_num_0=2048",
		      "+hqmproc_enq_hcw_num_1=3072", #tot number of enq
		      "+hqmproc_tok_hcw_num_0=1024",
		      "+hqmproc_tok_hcw_num_1=1523", #tot number of tokens 1024+499
		      "+hqmproc_cmp_hcw_num_1=2048", #tot number of completions
		      "+hqmproc_unitidle_trfmid_expect_idle=1",     
		      "+hqmproc_unitidle_trfmid_report=1",     
		      "+hqmproc_unitidle_poll_num=100",     

                      "+hqmproc_tot_inflight_num=499",

                      "+DIR_PP0_TRF_ENA=1",
                      "+DIR_PP0_Q0_NUM_HCW=1024",
                      "+DIR_PP0_QTYPE=QUNO", 
                      "+DIR_PP0_TRF_QID_SELMODE=3",	 
                      #"+DIR_PP0_WATCHDOGCTRL_MODE=0",	 
                      #"+DIR_PP0_RTNTOKCTRL_KEEPNUM_MIN=1024",
                      #"+DIR_PP0_RTNTOKCTRL_KEEPNUM_MAX=1024",

                      "+DIR_PP1_TRF_ENA=1",
                      "+DIR_PP1_Q0_NUM_HCW=1024",
                      "+DIR_PP1_QTYPE=QUNO", 
                      "+DIR_PP1_TRF_QID_SELMODE=10",	#DIRPP[1] QID4/5/6/7 
                      #"+DIR_PP1_WATCHDOGCTRL_MODE=0",	 


                      "+LDB_PP0_TRF_ENA=1",
                      "+LDB_PP0_Q0_NUM_HCW=1024",
                      "+LDB_PP0_QTYPE=QDIR", 
                      "+LDB_PP0_QID=0",	 
                      #"+LDB_PP0_WATCHDOGCTRL_MODE=0",	 
                      #"+LDB_PP0_RTNTOKCTRL_KEEPNUM_MIN=256",
                      #"+LDB_PP0_RTNTOKCTRL_KEEPNUM_MAX=256",
		      
                      "+LDB_PP1_TRF_ENA=1", 
                      "+LDB_PP1_Q0_NUM_HCW=0",  
                      "+LDB_PP1_QTYPE=QATM", 
                      "+LDB_PP1_QID=1", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP1_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP1_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP2_TRF_ENA=1", 
                      "+LDB_PP2_Q0_NUM_HCW=0",  
                      "+LDB_PP2_QTYPE=QATM", 
                      "+LDB_PP2_QID=2", 
                      "+LDB_PP2_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP2_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP2_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP3_TRF_ENA=1", 
                      "+LDB_PP3_Q0_NUM_HCW=0",  
                      "+LDB_PP3_QTYPE=QATM", 
                      "+LDB_PP3_QID=3", 
                      "+LDB_PP3_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP3_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP3_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP4_TRF_ENA=1",
                      "+LDB_PP4_Q0_NUM_HCW=0",
                      "+LDB_PP4_QTYPE=QATM", 
                      "+LDB_PP4_QID=4",	 
                      "+LDB_PP4_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP4_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP3_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP5_TRF_ENA=1", 
                      "+LDB_PP5_Q0_NUM_HCW=0",  
                      "+LDB_PP5_QTYPE=QATM", 
                      "+LDB_PP5_QID=5", 
                      "+LDB_PP5_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP5_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP5_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP6_TRF_ENA=1", 
                      "+LDB_PP6_Q0_NUM_HCW=0",  
                      "+LDB_PP6_QTYPE=QATM", 
                      "+LDB_PP6_QID=1", 
                      "+LDB_PP6_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP6_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP6_WATCHDOGCTRL_MODE=0",	 

                      "+LDB_PP7_TRF_ENA=1", 
                      "+LDB_PP7_Q0_NUM_HCW=0",  
                      "+LDB_PP7_QTYPE=QATM", 
                      "+LDB_PP7_QID=7", 
                      "+LDB_PP7_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP7_TRF_NEWDELAY_MAX=800", 		      
                      #"+LDB_PP7_WATCHDOGCTRL_MODE=0",	 
		        
                      "+hqmproc_return_flow=1",
		    
                     #"+hqm_eot_rd_seq_stim_config::force_frontdoor=1",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_directtest0_cfg.cft",
                        ],
      },


     #####  +hqmproc_direct_test_0=3    
     #UNIT_IDLE Direct test with 1pp/cq/qid                
     #ldbPP[0] 1K HCWs QID[0] => DIRCQ[0]                                     
     #              
     #####     
     unit_idle_direct_test_30 => {
          -simv_args => [
                      #"+HQM_CFG_BACKDOOR_MEM_UNDO",

		      "+hqmproc_sel=1",
		      "+hqmproc_alltrf_sel=1",
		      "+hqmproc_direct_test_0=3", #=3

		      "+hqmproc_enq_hcw_num_0=1024",
		      "+hqmproc_enq_hcw_num_1=1024", #tot number of enq
		      "+hqmproc_tok_hcw_num_0=8",
		      "+hqmproc_tok_hcw_num_1=1024", #tot number of tokens 1024+499
		      "+hqmproc_cmp_hcw_num_1=0",    #tot number of completions
		      "+hqmproc_unitidle_trfmid_expect_idle=1",     
		      "+hqmproc_unitidle_trfmid_report=1",     
		      "+hqmproc_unitidle_poll_num=100",     

                      "+DIR_PP0_TRF_ENA=1",
                      "+DIR_PP0_Q0_NUM_HCW=0",
                      "+DIR_PP0_QTYPE=QUNO", 
                      "+DIR_PP0_TRF_QID_SELMODE=3",	 

                      "+LDB_PP0_TRF_ENA=1",
                      "+LDB_PP0_Q0_NUM_HCW=1024",
                      "+LDB_PP0_QTYPE=QDIR", 
                      "+LDB_PP0_QID=0",	 
                    		    
                     #"+hqm_eot_rd_seq_stim_config::force_frontdoor=1",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_directtest0_cqdepmin_cfg.cft",
                        ],
      },


     ##################
     ##################
     ##################
     ##################
     #REL smoke tests with 8pp/cq/qid
     #ldbPP[0] ATM, QID[0] => CQ[1]                                      :: (N      )HCWs
     #ldbPP[1] wait for sched QID[0], QATM, QID[1],  sending to CQ[2]    :: (N*F    )HCWs 
     #ldbPP[2] wait for sched QID[1], QATM, QID[2],  sending to CQ[3]    :: (N*F + N) HCWs if fragnum=1; otherwise, (N*F*fragnum + N ) HCWs
     #ldbPP[3] should return comp/tok 
     #
     #ldbPP[4] ATM, QID[4] => CQ[5]                                      :: (N      )HCWs
     #ldbPP[5] wait for sched QID[4], QATM, QID[5],  sending to CQ[6]    :: (N*F    )HCWs 
     #ldbPP[6] wait for sched QID[5], QATM, QID[6],  sending to CQ[7]    :: (N*F + N) HCWs if fragnum=1; otherwise, (N*F*fragnum + N ) HCWs
     #ldbPP[7] should return comp/tok      
     ##################     
     ldb8ppdir8pp_qid1map_rel_test0 => {
          -simv_args => [
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",		    
                      "+hqmproc_batch_disable=1",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_rel_cfg0.cft",
                        ],
      },
      
      #ldbpp[0]: 128
      #ldbpp[1]: 128*4 = 512
      #ldbpp[2]: 128*4*2+128=1152 
      #ldbPP[4]: 128
      #ldbPP[5]: 128*4 = 512
      #ldbPP[6]: 128*4*2+128=1152      
     ldb8ppdir8pp_qid1map_rel_test1 => {
          -simv_args => [
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",
                      "+hqmproc_batch_disable=1",
		      "+hqmproc_sel=1",
		      
                      "+LDB_PP0_TRF_ENA=1",
                      "+LDB_PP0_Q0_NUM_HCW=128",
                      "+LDB_PP0_QTYPE=QATM", 
                      "+LDB_PP0_QID=0",	 
		      
                      "+LDB_PP1_TRF_ENA=1", 
                      "+LDB_PP1_Q0_NUM_HCW=512",  
                      "+LDB_PP1_QTYPE=QATM", 
                      "+LDB_PP1_QID=1", 
                      "+LDB_PP1_RENQ_QTYPE=QATM",  
                      "+LDB_PP1_RENQ_QID=1", 
                      "+LDB_PP1_TRFFRAG_CTRL_MODE=16", 
                      "+LDB_PP1_TRFFRAG_NUM_MIN=4",  
                      "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                      "+LDB_PP1_TRFREL_QID=0", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=200", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=300", 
		          
                      "+LDB_PP2_TRF_ENA=1", 
                      "+LDB_PP2_Q0_NUM_HCW=1152",
                      "+LDB_PP2_QTYPE=QATM", 
                      "+LDB_PP2_QID=2", 
                      "+LDB_PP2_RENQ_QTYPE=QATM",  
                      "+LDB_PP2_RENQ_QID=2", 
                      "+LDB_PP2_TRFFRAG_CTRL_MODE=17", 
                      "+LDB_PP2_TRFFRAG_NUM_MIN=2",  
                      "+LDB_PP2_TRFFRAG_NUM_MAX=2", 
                      "+LDB_PP2_TRFNODEC_FRAG_NUM=4",  #--ldbPP[1] frag_num
                      "+LDB_PP2_TRFREL_QID=0",         #--ldbPP[0] qid
                      "+LDB_PP2_TRFREL_QTYPE=QATM",    #--ldbPP[0] qtype
                      "+LDB_PP2_TRF_NEWDELAY_MIN=500", 
                      "+LDB_PP2_TRF_NEWDELAY_MIN=500", 
		        
                      "+LDB_PP3_TRF_ENA=1", 
                      "+LDB_PP3_Q0_NUM_HCW=0",  
                      "+LDB_PP3_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP3_TRF_NEWDELAY_MAX=800", 
		      

                      "+LDB_PP4_TRF_ENA=1",
                      "+LDB_PP4_Q0_NUM_HCW=128",
                      "+LDB_PP4_QTYPE=QATM", 
                      "+LDB_PP4_QID=4",	 
		      
                      "+LDB_PP5_TRF_ENA=1", 
                      "+LDB_PP5_Q0_NUM_HCW=512",  
                      "+LDB_PP5_QTYPE=QATM", 
                      "+LDB_PP5_QID=5", 
                      "+LDB_PP5_RENQ_QTYPE=QATM",  
                      "+LDB_PP5_RENQ_QID=5", 
                      "+LDB_PP5_TRFFRAG_CTRL_MODE=16", 
                      "+LDB_PP5_TRFFRAG_NUM_MIN=4",  
                      "+LDB_PP5_TRFFRAG_NUM_MAX=4", 
                      "+LDB_PP5_TRFREL_QID=4", 
                      "+LDB_PP5_TRF_NEWDELAY_MIN=200", 
                      "+LDB_PP5_TRF_NEWDELAY_MIN=300", 
		          
                      "+LDB_PP6_TRF_ENA=1", 
                      "+LDB_PP6_Q0_NUM_HCW=1152",
                      "+LDB_PP6_QTYPE=QATM", 
                      "+LDB_PP6_QID=6", 
                      "+LDB_PP6_RENQ_QTYPE=QATM",  
                      "+LDB_PP6_RENQ_QID=6", 
                      "+LDB_PP6_TRFFRAG_CTRL_MODE=17", 
                      "+LDB_PP6_TRFFRAG_NUM_MIN=2",  
                      "+LDB_PP6_TRFFRAG_NUM_MAX=2", 
                      "+LDB_PP6_TRFNODEC_FRAG_NUM=4", #--ldbPP[5] frag_num
                      "+LDB_PP6_TRFREL_QID=4",        #--ldbPP[4] qid
                      "+LDB_PP6_TRFREL_QTYPE=QATM",   #--ldbPP[4] qtype
                      "+LDB_PP6_TRF_NEWDELAY_MIN=500", 
                      "+LDB_PP6_TRF_NEWDELAY_MIN=500", 
		        
                      "+LDB_PP7_TRF_ENA=1", 
                      "+LDB_PP7_Q0_NUM_HCW=0",  
                      "+LDB_PP7_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP7_TRF_NEWDELAY_MAX=800", 		      
		        
                      "+hqmproc_return_flow=1",
		    
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_rel_cfg0.cft",
                        ],
      },
      
      ldb8ppdir8pp_qid1map_rel_qtypeunoord_test1 => {
          -simv_args => [
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",
                      "+hqmproc_batch_disable=1",
		      "+hqmproc_sel=1",
		      
                      "+LDB_PP0_TRF_ENA=1",
                      "+LDB_PP0_Q0_NUM_HCW=128",
                      "+LDB_PP0_QTYPE=QATM", 
                      "+LDB_PP0_QID=0",	 
		      
                      "+LDB_PP1_TRF_ENA=1", 
                      "+LDB_PP1_Q0_NUM_HCW=512",  
                      "+LDB_PP1_QTYPE=QATM", 
                      "+LDB_PP1_QID=1", 
                      "+LDB_PP1_RENQ_QTYPE=QATM",  
                      "+LDB_PP1_RENQ_QID=1", 
                      "+LDB_PP1_TRFFRAG_CTRL_MODE=16", 
                      "+LDB_PP1_TRFFRAG_NUM_MIN=4",  
                      "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                      "+LDB_PP1_TRFREL_QID=0", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=200", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=300", 
		          
                      "+LDB_PP2_TRF_ENA=1", 
                      "+LDB_PP2_Q0_NUM_HCW=1152",
                      "+LDB_PP2_QTYPE=QATM", 
                      "+LDB_PP2_QID=2", 
                      "+LDB_PP2_RENQ_QTYPE=QATM",  
                      "+LDB_PP2_RENQ_QID=2", 
                      "+LDB_PP2_TRFFRAG_CTRL_MODE=17", 
                      "+LDB_PP2_TRFFRAG_NUM_MIN=2",  
                      "+LDB_PP2_TRFFRAG_NUM_MAX=2", 
                      "+LDB_PP2_TRFNODEC_FRAG_NUM=4",  #--ldbPP[1] frag_num
                      "+LDB_PP2_TRFREL_QID=0",         #--ldbPP[0] qid
                      "+LDB_PP2_TRFREL_QTYPE=QUNO",    #--ldbPP[0] qtype
                      "+LDB_PP2_TRF_NEWDELAY_MIN=500", 
                      "+LDB_PP2_TRF_NEWDELAY_MIN=500", 
		        
                      "+LDB_PP3_TRF_ENA=1", 
                      "+LDB_PP3_Q0_NUM_HCW=0",  
                      "+LDB_PP3_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP3_TRF_NEWDELAY_MAX=800", 
		      

                      "+LDB_PP4_TRF_ENA=1",
                      "+LDB_PP4_Q0_NUM_HCW=128",
                      "+LDB_PP4_QTYPE=QATM", 
                      "+LDB_PP4_QID=4",	 
		      
                      "+LDB_PP5_TRF_ENA=1", 
                      "+LDB_PP5_Q0_NUM_HCW=512",  
                      "+LDB_PP5_QTYPE=QATM", 
                      "+LDB_PP5_QID=5", 
                      "+LDB_PP5_RENQ_QTYPE=QATM",  
                      "+LDB_PP5_RENQ_QID=5", 
                      "+LDB_PP5_TRFFRAG_CTRL_MODE=16", 
                      "+LDB_PP5_TRFFRAG_NUM_MIN=4",  
                      "+LDB_PP5_TRFFRAG_NUM_MAX=4", 
                      "+LDB_PP5_TRFREL_QID=4", 
                      "+LDB_PP5_TRF_NEWDELAY_MIN=200", 
                      "+LDB_PP5_TRF_NEWDELAY_MIN=300", 
		          
                      "+LDB_PP6_TRF_ENA=1", 
                      "+LDB_PP6_Q0_NUM_HCW=1152",
                      "+LDB_PP6_QTYPE=QATM", 
                      "+LDB_PP6_QID=6", 
                      "+LDB_PP6_RENQ_QTYPE=QATM",  
                      "+LDB_PP6_RENQ_QID=6", 
                      "+LDB_PP6_TRFFRAG_CTRL_MODE=17", 
                      "+LDB_PP6_TRFFRAG_NUM_MIN=2",  
                      "+LDB_PP6_TRFFRAG_NUM_MAX=2", 
                      "+LDB_PP6_TRFNODEC_FRAG_NUM=4", #--ldbPP[5] frag_num
                      "+LDB_PP6_TRFREL_QID=4",        #--ldbPP[4] qid
                      "+LDB_PP6_TRFREL_QTYPE=QORD",   #--ldbPP[4] qtype
                      "+LDB_PP6_TRF_NEWDELAY_MIN=500", 
                      "+LDB_PP6_TRF_NEWDELAY_MIN=500", 
		        
                      "+LDB_PP7_TRF_ENA=1", 
                      "+LDB_PP7_Q0_NUM_HCW=0",  
                      "+LDB_PP7_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP7_TRF_NEWDELAY_MAX=800", 		      
		        
                      "+hqmproc_return_flow=1",
		    
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_rel_cfg0.cft",
                        ],
      },
      
 
      ldb8ppdir8pp_qid1map_rel_qtypernd_test1 => {
          -simv_args => [
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",
                      "+hqmproc_batch_disable=1",
		      "+hqmproc_sel=1",
		      
                      "+LDB_PP0_TRF_ENA=1",
                      "+LDB_PP0_Q0_NUM_HCW=128",
                      "+LDB_PP0_QTYPE=QATM", 
                      "+LDB_PP0_QID=0",	 
		      
                      "+LDB_PP1_TRF_ENA=1", 
                      "+LDB_PP1_Q0_NUM_HCW=512",  
                      "+LDB_PP1_QTYPE=QATM", 
                      "+LDB_PP1_QID=1", 
                      "+LDB_PP1_RENQ_QTYPE=QATM",  
                      "+LDB_PP1_RENQ_QID=1", 
                      "+LDB_PP1_TRFFRAG_CTRL_MODE=16", 
                      "+LDB_PP1_TRFFRAG_NUM_MIN=4",  
                      "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                      "+LDB_PP1_TRFREL_QID=0", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=200", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=300", 
		          
                      "+LDB_PP2_TRF_ENA=1", 
                      "+LDB_PP2_Q0_NUM_HCW=1152",
                      "+LDB_PP2_QTYPE=QATM", 
                      "+LDB_PP2_QID=2", 
                      "+LDB_PP2_RENQ_QTYPE=QATM",  
                      "+LDB_PP2_RENQ_QID=2", 
                      "+LDB_PP2_TRFFRAG_CTRL_MODE=17", 
                      "+LDB_PP2_TRFFRAG_NUM_MIN=2",  
                      "+LDB_PP2_TRFFRAG_NUM_MAX=2", 
                      "+LDB_PP2_TRFNODEC_FRAG_NUM=4",  #--ldbPP[1] frag_num
                      "+LDB_PP2_TRFREL_QID=0",         #--ldbPP[0] qid
                      "+LDB_PP2_TRFREL_QTYPE=QQQQ",    #-- qtype rnd
                      "+LDB_PP2_TRF_NEWDELAY_MIN=500", 
                      "+LDB_PP2_TRF_NEWDELAY_MIN=500", 
		        
                      "+LDB_PP3_TRF_ENA=1", 
                      "+LDB_PP3_Q0_NUM_HCW=0",  
                      "+LDB_PP3_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP3_TRF_NEWDELAY_MAX=800", 
		      

                      "+LDB_PP4_TRF_ENA=1",
                      "+LDB_PP4_Q0_NUM_HCW=128",
                      "+LDB_PP4_QTYPE=QATM", 
                      "+LDB_PP4_QID=4",	 
		      
                      "+LDB_PP5_TRF_ENA=1", 
                      "+LDB_PP5_Q0_NUM_HCW=512",  
                      "+LDB_PP5_QTYPE=QATM", 
                      "+LDB_PP5_QID=5", 
                      "+LDB_PP5_RENQ_QTYPE=QATM",  
                      "+LDB_PP5_RENQ_QID=5", 
                      "+LDB_PP5_TRFFRAG_CTRL_MODE=16", 
                      "+LDB_PP5_TRFFRAG_NUM_MIN=4",  
                      "+LDB_PP5_TRFFRAG_NUM_MAX=4", 
                      "+LDB_PP5_TRFREL_QID=4", 
                      "+LDB_PP5_TRF_NEWDELAY_MIN=200", 
                      "+LDB_PP5_TRF_NEWDELAY_MIN=300", 
		          
                      "+LDB_PP6_TRF_ENA=1", 
                      "+LDB_PP6_Q0_NUM_HCW=1152",
                      "+LDB_PP6_QTYPE=QATM", 
                      "+LDB_PP6_QID=6", 
                      "+LDB_PP6_RENQ_QTYPE=QATM",  
                      "+LDB_PP6_RENQ_QID=6", 
                      "+LDB_PP6_TRFFRAG_CTRL_MODE=17", 
                      "+LDB_PP6_TRFFRAG_NUM_MIN=2",  
                      "+LDB_PP6_TRFFRAG_NUM_MAX=2", 
                      "+LDB_PP6_TRFNODEC_FRAG_NUM=4", #--ldbPP[5] frag_num
                      "+LDB_PP6_TRFREL_QID=4",        #--ldbPP[4] qid
                      "+LDB_PP6_TRFREL_QTYPE=QQQQ",   #-- qtype rnd
                      "+LDB_PP6_TRF_NEWDELAY_MIN=500", 
                      "+LDB_PP6_TRF_NEWDELAY_MIN=500", 
		        
                      "+LDB_PP7_TRF_ENA=1", 
                      "+LDB_PP7_Q0_NUM_HCW=0",  
                      "+LDB_PP7_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP7_TRF_NEWDELAY_MAX=800", 		      
		        
                      "+hqmproc_return_flow=1",
		    
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_rel_cfg0.cft",
                        ],
      },

 
      #ldbpp[0]: 16	       
      #ldbpp[1]: 16*4 = 64     
      #ldbpp[2]: 16*4*2+16=144 
      #ldbPP[4]: 16	       
      #ldbPP[5]: 16*4 = 64     
      #ldbPP[6]: 16*4*2+16=144 
      #issue unexpected rels to ldbpp[2] 
     ldb8ppdir8pp_qid1map_rel_test1_unexprels0 => {
          -simv_args => [
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",
                      "+hqmproc_batch_disable=1",
		      "+hqmproc_sel=1",
		      
                      "+LDB_PP0_TRF_ENA=1",
                      "+LDB_PP0_Q0_NUM_HCW=16",
                      "+LDB_PP0_QTYPE=QATM", 
                      "+LDB_PP0_QID=0",	 
		      
                      "+LDB_PP1_TRF_ENA=1", 
                      "+LDB_PP1_Q0_NUM_HCW=64",  
                      "+LDB_PP1_QTYPE=QATM", 
                      "+LDB_PP1_QID=1", 
                      "+LDB_PP1_RENQ_QTYPE=QATM",  
                      "+LDB_PP1_RENQ_QID=1", 
                      "+LDB_PP1_TRFFRAG_CTRL_MODE=16", 
                      "+LDB_PP1_TRFFRAG_NUM_MIN=4",  
                      "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                      "+LDB_PP1_TRFREL_QID=0", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=200", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=300", 
		          
                      "+LDB_PP2_TRF_ENA=1", 
                      "+LDB_PP2_Q0_NUM_HCW=144",
                      "+LDB_PP2_QTYPE=QATM", 
                      "+LDB_PP2_QID=2", 
                      "+LDB_PP2_RENQ_QTYPE=QATM",  
                      "+LDB_PP2_RENQ_QID=2", 
                      "+LDB_PP2_TRFFRAG_CTRL_MODE=17", 
                      "+LDB_PP2_TRFFRAG_NUM_MIN=2",  
                      "+LDB_PP2_TRFFRAG_NUM_MAX=2", 
                      "+LDB_PP2_TRFNODEC_FRAG_NUM=4",  #--ldbPP[1] frag_num
                      "+LDB_PP2_TRFREL_QID=0",         #--ldbPP[0] qid
                      "+LDB_PP2_TRFREL_QTYPE=QATM",    #--ldbPP[0] qtype
                      "+LDB_PP2_TRF_NEWDELAY_MIN=500", 
                      "+LDB_PP2_TRF_NEWDELAY_MIN=500", 
		        
                      "+LDB_PP3_TRF_ENA=1", 
                      "+LDB_PP3_Q0_NUM_HCW=0",  
                      "+LDB_PP3_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP3_TRF_NEWDELAY_MAX=800", 
		      

                      "+LDB_PP4_TRF_ENA=1",
                      "+LDB_PP4_Q0_NUM_HCW=16",
                      "+LDB_PP4_QTYPE=QATM", 
                      "+LDB_PP4_QID=4",	 
		      
                      "+LDB_PP5_TRF_ENA=1", 
                      "+LDB_PP5_Q0_NUM_HCW=64",  
                      "+LDB_PP5_QTYPE=QATM", 
                      "+LDB_PP5_QID=5", 
                      "+LDB_PP5_RENQ_QTYPE=QATM",  
                      "+LDB_PP5_RENQ_QID=5", 
                      "+LDB_PP5_TRFFRAG_CTRL_MODE=16", 
                      "+LDB_PP5_TRFFRAG_NUM_MIN=4",  
                      "+LDB_PP5_TRFFRAG_NUM_MAX=4", 
                      "+LDB_PP5_TRFREL_QID=4", 
                      "+LDB_PP5_TRF_NEWDELAY_MIN=200", 
                      "+LDB_PP5_TRF_NEWDELAY_MIN=300", 
		          
                      "+LDB_PP6_TRF_ENA=1", 
                      "+LDB_PP6_Q0_NUM_HCW=144",
                      "+LDB_PP6_QTYPE=QATM", 
                      "+LDB_PP6_QID=6", 
                      "+LDB_PP6_RENQ_QTYPE=QATM",  
                      "+LDB_PP6_RENQ_QID=6", 
                      "+LDB_PP6_TRFFRAG_CTRL_MODE=17", 
                      "+LDB_PP6_TRFFRAG_NUM_MIN=2",  
                      "+LDB_PP6_TRFFRAG_NUM_MAX=2", 
                      "+LDB_PP6_TRFNODEC_FRAG_NUM=4", #--ldbPP[5] frag_num
                      "+LDB_PP6_TRFREL_QID=4",        #--ldbPP[4] qid
                      "+LDB_PP6_TRFREL_QTYPE=QATM",   #--ldbPP[4] qtype
                      "+LDB_PP6_TRF_NEWDELAY_MIN=500", 
                      "+LDB_PP6_TRF_NEWDELAY_MIN=500", 
		        
                      "+LDB_PP7_TRF_ENA=1", 
                      "+LDB_PP7_Q0_NUM_HCW=0",  
                      "+LDB_PP7_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP7_TRF_NEWDELAY_MAX=800", 		      
		        
                      "+hqmproc_return_flow=1",
		    
    
                     "+HQM_INGRESS_ERROR_TEST",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_unexp_rels_pp2.cft",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc6400280/0xbfffffff",		    
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_rel_cfg0.cft",
                        ],
      },
      
      #ldbpp[0]: 16	       
      #ldbpp[1]: 16*4 = 64     
      #ldbpp[2]: 16*4*2+16=144 
      #ldbPP[4]: 16	       
      #ldbPP[5]: 16*4 = 64     
      #ldbPP[6]: 16*4*2+16=144 
      #issue unexpected rels to ldbpp[6] 
     ldb8ppdir8pp_qid1map_rel_test1_unexprels1 => {
          -simv_args => [
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",
                      "+hqmproc_batch_disable=1",
		      "+hqmproc_sel=1",
                      "+has_hcw_qpri_weight1=0",
                      "+has_hcw_qpri_weight2=0",
                      "+has_hcw_qpri_weight3=0",
                      "+has_hcw_qpri_weight4=0",
                      "+has_hcw_qpri_weight5=0",
                      "+has_hcw_qpri_weight6=0",
                      "+has_hcw_qpri_weight7=0",
		      
                      "+LDB_PP0_TRF_ENA=1",
                      "+LDB_PP0_Q0_NUM_HCW=16",
                      "+LDB_PP0_QTYPE=QATM", 
                      "+LDB_PP0_QID=0",	 
		      
                      "+LDB_PP1_TRF_ENA=1", 
                      "+LDB_PP1_Q0_NUM_HCW=64",  
                      "+LDB_PP1_QTYPE=QATM", 
                      "+LDB_PP1_QID=1", 
                      "+LDB_PP1_RENQ_QTYPE=QATM",  
                      "+LDB_PP1_RENQ_QID=1", 
                      "+LDB_PP1_TRFFRAG_CTRL_MODE=16", 
                      "+LDB_PP1_TRFFRAG_NUM_MIN=4",  
                      "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                      "+LDB_PP1_TRFREL_QID=0", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=200", 
                      "+LDB_PP1_TRF_NEWDELAY_MIN=300", 
		          
                      "+LDB_PP2_TRF_ENA=1", 
                      "+LDB_PP2_Q0_NUM_HCW=144",
                      "+LDB_PP2_QTYPE=QATM", 
                      "+LDB_PP2_QID=2", 
                      "+LDB_PP2_RENQ_QTYPE=QATM",  
                      "+LDB_PP2_RENQ_QID=2", 
                      "+LDB_PP2_TRFFRAG_CTRL_MODE=17", 
                      "+LDB_PP2_TRFFRAG_NUM_MIN=2",  
                      "+LDB_PP2_TRFFRAG_NUM_MAX=2", 
                      "+LDB_PP2_TRFNODEC_FRAG_NUM=4",  #--ldbPP[1] frag_num
                      "+LDB_PP2_TRFREL_QID=0",         #--ldbPP[0] qid
                      "+LDB_PP2_TRFREL_QTYPE=QATM",    #--ldbPP[0] qtype
                      "+LDB_PP2_TRF_NEWDELAY_MIN=500", 
                      "+LDB_PP2_TRF_NEWDELAY_MIN=500", 
		        
                      "+LDB_PP3_TRF_ENA=1", 
                      "+LDB_PP3_Q0_NUM_HCW=0",  
                      "+LDB_PP3_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP3_TRF_NEWDELAY_MAX=800", 
		      

                      "+LDB_PP4_TRF_ENA=1",
                      "+LDB_PP4_Q0_NUM_HCW=16",
                      "+LDB_PP4_QTYPE=QATM", 
                      "+LDB_PP4_QID=4",	 
		      
                      "+LDB_PP5_TRF_ENA=1", 
                      "+LDB_PP5_Q0_NUM_HCW=64",  
                      "+LDB_PP5_QTYPE=QATM", 
                      "+LDB_PP5_QID=5", 
                      "+LDB_PP5_RENQ_QTYPE=QATM",  
                      "+LDB_PP5_RENQ_QID=5", 
                      "+LDB_PP5_TRFFRAG_CTRL_MODE=16", 
                      "+LDB_PP5_TRFFRAG_NUM_MIN=4",  
                      "+LDB_PP5_TRFFRAG_NUM_MAX=4", 
                      "+LDB_PP5_TRFREL_QID=4", 
                      "+LDB_PP5_TRF_NEWDELAY_MIN=200", 
                      "+LDB_PP5_TRF_NEWDELAY_MIN=300", 
		          
                      "+LDB_PP6_TRF_ENA=1", 
                      "+LDB_PP6_Q0_NUM_HCW=144",
                      "+LDB_PP6_QTYPE=QATM", 
                      "+LDB_PP6_QID=6", 
                      "+LDB_PP6_RENQ_QTYPE=QATM",  
                      "+LDB_PP6_RENQ_QID=6", 
                      "+LDB_PP6_TRFFRAG_CTRL_MODE=17", 
                      "+LDB_PP6_TRFFRAG_NUM_MIN=2",  
                      "+LDB_PP6_TRFFRAG_NUM_MAX=2", 
                      "+LDB_PP6_TRFNODEC_FRAG_NUM=4", #--ldbPP[5] frag_num
                      "+LDB_PP6_TRFREL_QID=4",        #--ldbPP[4] qid
                      "+LDB_PP6_TRFREL_QTYPE=QATM",   #--ldbPP[4] qtype
                      "+LDB_PP6_TRF_NEWDELAY_MIN=500", 
                      "+LDB_PP6_TRF_NEWDELAY_MIN=500", 
		        
                      "+LDB_PP7_TRF_ENA=1", 
                      "+LDB_PP7_Q0_NUM_HCW=0",  
                      "+LDB_PP7_TRF_NEWDELAY_MIN=800", 
                      "+LDB_PP7_TRF_NEWDELAY_MAX=800", 		      
		        
                      "+hqmproc_return_flow=1",
		    
    
                     "+HQM_INGRESS_ERROR_TEST",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_unexp_rels_pp6.cft",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc6400284/0xbfffffff",		    
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_rel_cfg0.cft",
                        ],
      },   
      
         
            
      #ORDMIX
      ldb8ppdir8pp_qid1map_ordmix_test0 => {
          -simv_args => [
 
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_rop_cfg.cft",		     
                        ],
      },   
      
      ldb8ppdir8pp_qidmmap_ordmix_test0 => {
          -simv_args => [
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_mmap_rop_cfg.cft",		     
                        ],
      },    

      ldb8ppdir8pp_qid1map_ldbmix_test0 => {
          -simv_args => [
 
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_cfg.cft",		     
                        ],
      },   
      
      ldb8ppdir8pp_qidmmap_ldbmix_test0 => {
          -simv_args => [
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_mmap_ropuno_cfg.cft",		     
                        ],
      }, 
            

      ####
      #8dir+8ldb rnd0: one VAS[0] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb8ppdir8pp_qid1map_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb8ppdir8pp_qidmmap_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_mmap_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb8ppdir8pp_qid1map_ordmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_rop_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb8ppdir8pp_qidmmap_ordmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_mmap_rop_cfgrnd0.cft",		     
                        ],
      },   

      ldb8ppdir8pp_qid1map_ldbmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb8ppdir8pp_qidmmap_ldbmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_mmap_ropuno_cfgrnd0.cft",		     
                        ],
      },       
      
      ####
      #8dir+8ldb rnd1: Four VAS[0]/[1]/[2]/[3] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb8ppdir8pp_qid1map_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb8ppdir8pp_qidmmap_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_mmap_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb8ppdir8pp_qid1map_ordmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_rop_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb8ppdir8pp_qidmmap_ordmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_mmap_rop_cfgrnd1.cft",		     
                        ],
      },   

      ldb8ppdir8pp_qid1map_ldbmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb8ppdir8pp_qidmmap_ldbmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_mmap_ropuno_cfgrnd1.cft",		     
                        ],
      },       
           	    
	    
      ####
      #8dir+8ldb rnd2: Four VAS[0]/[1]/[2]/[3] ~ [7] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb8ppdir8pp_qid1map_rnd2 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_cfgrnd2.cft",		     
                        ],
      },   
           
      ldb8ppdir8pp_qid1map_ordmix_rnd2 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_rop_cfgrnd2.cft",		     
                        ],
      },   

      ldb8ppdir8pp_qid1map_ldbmix_rnd2 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_ropuno_cfgrnd2.cft",		     
                        ],
      },   
      

      ########
      #enable all 16 PPs of both DIR and LDB
      ########
      ldb16ppdir16pp_qid1map_test0 => {
          -simv_args => [

                     #"+LDB_PP0_Q0_NUM_HCW=512",
                     #"+LDB_PP1_Q0_NUM_HCW=512",
                     #"+LDB_PP2_Q0_NUM_HCW=512", 
                     #"+LDB_PP3_Q0_NUM_HCW=512", 
                     #"+LDB_PP4_Q0_NUM_HCW=512",
                     #"+LDB_PP5_Q0_NUM_HCW=512",
                     #"+LDB_PP6_Q0_NUM_HCW=512", 
                     #"+LDB_PP7_Q0_NUM_HCW=512", 
                     #"+LDB_PP8_Q0_NUM_HCW=512",
                     #"+LDB_PP9_Q0_NUM_HCW=512",
                     #"+LDB_PP10_Q0_NUM_HCW=512", 
                     #"+LDB_PP11_Q0_NUM_HCW=512", 
                     #"+LDB_PP12_Q0_NUM_HCW=512",
                     #"+LDB_PP13_Q0_NUM_HCW=512",
                     #"+LDB_PP14_Q0_NUM_HCW=512", 
                     #"+LDB_PP15_Q0_NUM_HCW=512",				      
		     		     
                     #"+DIR_PP0_Q0_NUM_HCW=512",
                     #"+DIR_PP1_Q0_NUM_HCW=512",
                     #"+DIR_PP2_Q0_NUM_HCW=512",
                     #"+DIR_PP3_Q0_NUM_HCW=512",
                     #"+DIR_PP4_Q0_NUM_HCW=512",
                     #"+DIR_PP5_Q0_NUM_HCW=512",
                     #"+DIR_PP6_Q0_NUM_HCW=512",
                     #"+DIR_PP7_Q0_NUM_HCW=512",
                     #"+DIR_PP8_Q0_NUM_HCW=512",
                     #"+DIR_PP9_Q0_NUM_HCW=512",
                     #"+DIR_PP10_Q0_NUM_HCW=512",
                     #"+DIR_PP11_Q0_NUM_HCW=512",
                     #"+DIR_PP12_Q0_NUM_HCW=512",
                     #"+DIR_PP13_Q0_NUM_HCW=512",
                     #"+DIR_PP14_Q0_NUM_HCW=512",
                     #"+DIR_PP15_Q0_NUM_HCW=512",		      
		     		     		     	  
                     #"+LDB_PP0_TRF_ENA=1",
                     #"+LDB_PP1_TRF_ENA=1",
		     #"+LDB_PP2_TRF_ENA=1",  
                     #"+LDB_PP3_TRF_ENA=1",  
                     #"+LDB_PP4_TRF_ENA=1",
                     #"+LDB_PP5_TRF_ENA=1",
		     #"+LDB_PP6_TRF_ENA=1",  
                     #"+LDB_PP7_TRF_ENA=1",				      
                     #"+LDB_PP8_TRF_ENA=1",
                     #"+LDB_PP9_TRF_ENA=1",
		     #"+LDB_PP10_TRF_ENA=1",  
                     #"+LDB_PP11_TRF_ENA=1",  
                     #"+LDB_PP12_TRF_ENA=1",
                     #"+LDB_PP13_TRF_ENA=1",
		     #"+LDB_PP14_TRF_ENA=1",  
                     #"+LDB_PP15_TRF_ENA=1",		      
		     		     
                     #"+DIR_PP0_TRF_ENA=1",
                     #"+DIR_PP1_TRF_ENA=1",	 
                     #"+DIR_PP2_TRF_ENA=1",
                     #"+DIR_PP3_TRF_ENA=1",
                     #"+DIR_PP4_TRF_ENA=1",
                     #"+DIR_PP5_TRF_ENA=1",	 
                     #"+DIR_PP6_TRF_ENA=1",
                     #"+DIR_PP7_TRF_ENA=1",	 
                     #"+DIR_PP8_TRF_ENA=1",
                     #"+DIR_PP9_TRF_ENA=1",	 
                     #"+DIR_PP10_TRF_ENA=1",
                     #"+DIR_PP11_TRF_ENA=1",
                     #"+DIR_PP12_TRF_ENA=1",
                     #"+DIR_PP13_TRF_ENA=1",	 
                     #"+DIR_PP14_TRF_ENA=1",
                     #"+DIR_PP15_TRF_ENA=1",			      
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cfg.cft",		     
                        ],
      },   
      
      ldb16ppdir16pp_qidmmap_test0 => {
          -simv_args => [

                     #"+LDB_PP0_Q0_NUM_HCW=512",
                     #"+LDB_PP1_Q0_NUM_HCW=512",
                     #"+LDB_PP2_Q0_NUM_HCW=512", 
                     #"+LDB_PP3_Q0_NUM_HCW=512", 
                     #"+LDB_PP4_Q0_NUM_HCW=512",
                     #"+LDB_PP5_Q0_NUM_HCW=512",
                     #"+LDB_PP6_Q0_NUM_HCW=512", 
                     #"+LDB_PP7_Q0_NUM_HCW=512", 
                     #"+LDB_PP8_Q0_NUM_HCW=512",
                     #"+LDB_PP9_Q0_NUM_HCW=512",
                     #"+LDB_PP10_Q0_NUM_HCW=512", 
                     #"+LDB_PP11_Q0_NUM_HCW=512", 
                     #"+LDB_PP12_Q0_NUM_HCW=512",
                     #"+LDB_PP13_Q0_NUM_HCW=512",
                     #"+LDB_PP14_Q0_NUM_HCW=512", 
                     #"+LDB_PP15_Q0_NUM_HCW=512",				      
		     		     
                     #"+DIR_PP0_Q0_NUM_HCW=512",
                     #"+DIR_PP1_Q0_NUM_HCW=512",
                     #"+DIR_PP2_Q0_NUM_HCW=512",
                     #"+DIR_PP3_Q0_NUM_HCW=512",
                     #"+DIR_PP4_Q0_NUM_HCW=512",
                     #"+DIR_PP5_Q0_NUM_HCW=512",
                     #"+DIR_PP6_Q0_NUM_HCW=512",
                     #"+DIR_PP7_Q0_NUM_HCW=512",
                     #"+DIR_PP8_Q0_NUM_HCW=512",
                     #"+DIR_PP9_Q0_NUM_HCW=512",
                     #"+DIR_PP10_Q0_NUM_HCW=512",
                     #"+DIR_PP11_Q0_NUM_HCW=512",
                     #"+DIR_PP12_Q0_NUM_HCW=512",
                     #"+DIR_PP13_Q0_NUM_HCW=512",
                     #"+DIR_PP14_Q0_NUM_HCW=512",
                     #"+DIR_PP15_Q0_NUM_HCW=512",		      
		     		     		     	  
                     #"+LDB_PP0_TRF_ENA=1",
                     #"+LDB_PP1_TRF_ENA=1",
		     #"+LDB_PP2_TRF_ENA=1",  
                     #"+LDB_PP3_TRF_ENA=1",  
                     #"+LDB_PP4_TRF_ENA=1",
                     #"+LDB_PP5_TRF_ENA=1",
		     #"+LDB_PP6_TRF_ENA=1",  
                     #"+LDB_PP7_TRF_ENA=1",				      
                     #"+LDB_PP8_TRF_ENA=1",
                     #"+LDB_PP9_TRF_ENA=1",
		     #"+LDB_PP10_TRF_ENA=1",  
                     #"+LDB_PP11_TRF_ENA=1",  
                     #"+LDB_PP12_TRF_ENA=1",
                     #"+LDB_PP13_TRF_ENA=1",
		     #"+LDB_PP14_TRF_ENA=1",  
                     #"+LDB_PP15_TRF_ENA=1",		      
		     		     
                     #"+DIR_PP0_TRF_ENA=1",
                     #"+DIR_PP1_TRF_ENA=1",	 
                     #"+DIR_PP2_TRF_ENA=1",
                     #"+DIR_PP3_TRF_ENA=1",
                     #"+DIR_PP4_TRF_ENA=1",
                     #"+DIR_PP5_TRF_ENA=1",	 
                     #"+DIR_PP6_TRF_ENA=1",
                     #"+DIR_PP7_TRF_ENA=1",	 
                     #"+DIR_PP8_TRF_ENA=1",
                     #"+DIR_PP9_TRF_ENA=1",	 
                     #"+DIR_PP10_TRF_ENA=1",
                     #"+DIR_PP11_TRF_ENA=1",
                     #"+DIR_PP12_TRF_ENA=1",
                     #"+DIR_PP13_TRF_ENA=1",	 
                     #"+DIR_PP14_TRF_ENA=1",
                     #"+DIR_PP15_TRF_ENA=1",
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_mmap_cfg.cft",		     
                        ],
      },    


      ldb16ppdir16pp_qid1map_ordmix_test0 => {
          -simv_args => [ 		      
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_rop_cfg.cft",		     
                        ],
      },   
      
      ldb16ppdir16pp_qidmmap_ordmix_test0 => {
          -simv_args => [
 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_mmap_rop_cfg.cft",		     
                        ],
      }, 

      ldb16ppdir16pp_qid1map_ldbmix_test0 => {
          -simv_args => [ 		      
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_ropuno_cfg.cft",		     
                        ],
      },   
      
      ldb16ppdir16pp_qidmmap_ldbmix_test0 => {
          -simv_args => [
 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_mmap_ropuno_cfg.cft",		     
                        ],
      },     
      


      ####
      #16dir+16ldb rnd0: one VAS[0] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb16ppdir16pp_qid1map_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb16ppdir16pp_qidmmap_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_mmap_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb16ppdir16pp_qid1map_ordmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_rop_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb16ppdir16pp_qidmmap_ordmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_mmap_rop_cfgrnd0.cft",		     
                        ],
      },   

      ldb16ppdir16pp_qid1map_ldbmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_ropuno_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb16ppdir16pp_qidmmap_ldbmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_mmap_ropuno_cfgrnd0.cft",		     
                        ],
      },       
      
      ####
      #16dir+16ldb rnd1: Four VAS[0]/[1]/[2]/[3] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb16ppdir16pp_qid1map_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb16ppdir16pp_qidmmap_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_mmap_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb16ppdir16pp_qid1map_ordmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_rop_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb16ppdir16pp_qidmmap_ordmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_mmap_rop_cfgrnd1.cft",		     
                        ],
      },   

      ldb16ppdir16pp_qid1map_ldbmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_ropuno_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb16ppdir16pp_qidmmap_ldbmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_mmap_ropuno_cfgrnd1.cft",		     
                        ],
      },       
                
        
      ####
      #16dir+16ldb rnd2: Four VAS[0]/[1]/[2]/[3] ~[7] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb16ppdir16pp_qid1map_rnd2 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cfgrnd2.cft",		     
                        ],
      },   
      
      ldb16ppdir16pp_qid1map_ordmix_rnd2 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_rop_cfgrnd2.cft",		     
                        ],
      },   

      ldb16ppdir16pp_qid1map_ldbmix_rnd2 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_ropuno_cfgrnd2.cft",		     
                        ],
      },   
  
      ####
      #16dir+16ldb rnd3: Four VAS[0]/[1]/[2]/[3] ~[15] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb16ppdir16pp_qid1map_rnd3 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_cfgrnd3.cft",		     
                        ],
      },   
      
      ldb16ppdir16pp_qid1map_ordmix_rnd3 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_rop_cfgrnd3.cft",		     
                        ],
      },   

      ldb16ppdir16pp_qid1map_ldbmix_rnd3 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_16cqqid_1map_ropuno_cfgrnd3.cft",		     
                        ],
      },   

      ########
      #enable all 32 PPs of both DIR and LDB
      ########
      ldb32ppdir32pp_qid1map_test0 => {
          -simv_args => [


                     #"+LDB_PP0_Q0_NUM_HCW=256",
                     #"+LDB_PP1_Q0_NUM_HCW=256",
                     #"+LDB_PP2_Q0_NUM_HCW=256", 
                     #"+LDB_PP3_Q0_NUM_HCW=256", 
                     #"+LDB_PP4_Q0_NUM_HCW=256",
                     #"+LDB_PP5_Q0_NUM_HCW=256",
                     #"+LDB_PP6_Q0_NUM_HCW=256", 
                     #"+LDB_PP7_Q0_NUM_HCW=256", 
                     #"+LDB_PP8_Q0_NUM_HCW=256",
                     #"+LDB_PP9_Q0_NUM_HCW=256",
                     #"+LDB_PP10_Q0_NUM_HCW=256", 
                     #"+LDB_PP11_Q0_NUM_HCW=256", 
                     #"+LDB_PP12_Q0_NUM_HCW=256",
                     #"+LDB_PP13_Q0_NUM_HCW=256",
                     #"+LDB_PP14_Q0_NUM_HCW=256", 
                     #"+LDB_PP15_Q0_NUM_HCW=256",
                     #"+LDB_PP16_Q0_NUM_HCW=256", 
                     #"+LDB_PP17_Q0_NUM_HCW=256", 
                     #"+LDB_PP18_Q0_NUM_HCW=256",
                     #"+LDB_PP19_Q0_NUM_HCW=256",
                     #"+LDB_PP20_Q0_NUM_HCW=256", 
                     #"+LDB_PP21_Q0_NUM_HCW=256",
                     #"+LDB_PP22_Q0_NUM_HCW=256", 
                     #"+LDB_PP23_Q0_NUM_HCW=256", 
                     #"+LDB_PP24_Q0_NUM_HCW=256",
                     #"+LDB_PP25_Q0_NUM_HCW=256",
                     #"+LDB_PP26_Q0_NUM_HCW=256", 
                     #"+LDB_PP27_Q0_NUM_HCW=256",
                     #"+LDB_PP28_Q0_NUM_HCW=256", 
                     #"+LDB_PP29_Q0_NUM_HCW=256", 
                     #"+LDB_PP30_Q0_NUM_HCW=256",
                     #"+LDB_PP31_Q0_NUM_HCW=256",								      
		     		     
                     #"+DIR_PP0_Q0_NUM_HCW=256",
                     #"+DIR_PP1_Q0_NUM_HCW=256",
                     #"+DIR_PP2_Q0_NUM_HCW=256",
                     #"+DIR_PP3_Q0_NUM_HCW=256",
                     #"+DIR_PP4_Q0_NUM_HCW=256",
                     #"+DIR_PP5_Q0_NUM_HCW=256",
                     #"+DIR_PP6_Q0_NUM_HCW=256",
                     #"+DIR_PP7_Q0_NUM_HCW=256",
                     #"+DIR_PP8_Q0_NUM_HCW=256",
                     #"+DIR_PP9_Q0_NUM_HCW=256",
                     #"+DIR_PP10_Q0_NUM_HCW=256",
                     #"+DIR_PP11_Q0_NUM_HCW=256",
                     #"+DIR_PP12_Q0_NUM_HCW=256",
                     #"+DIR_PP13_Q0_NUM_HCW=256",
                     #"+DIR_PP14_Q0_NUM_HCW=256",
                     #"+DIR_PP15_Q0_NUM_HCW=256",
                     #"+DIR_PP16_Q0_NUM_HCW=256", 
                     #"+DIR_PP17_Q0_NUM_HCW=256", 
                     #"+DIR_PP18_Q0_NUM_HCW=256",
                     #"+DIR_PP19_Q0_NUM_HCW=256",
                     #"+DIR_PP20_Q0_NUM_HCW=256", 
                     #"+DIR_PP21_Q0_NUM_HCW=256",
                     #"+DIR_PP22_Q0_NUM_HCW=256", 
                     #"+DIR_PP23_Q0_NUM_HCW=256", 
                     #"+DIR_PP24_Q0_NUM_HCW=256",
                     #"+DIR_PP25_Q0_NUM_HCW=256",
                     #"+DIR_PP26_Q0_NUM_HCW=256", 
                     #"+DIR_PP27_Q0_NUM_HCW=256",
                     #"+DIR_PP28_Q0_NUM_HCW=256", 
                     #"+DIR_PP29_Q0_NUM_HCW=256", 
                     #"+DIR_PP30_Q0_NUM_HCW=256",
                     #"+DIR_PP31_Q0_NUM_HCW=256",		      
		     		     		     	  
                     #"+LDB_PP0_TRF_ENA=1",
                     #"+LDB_PP1_TRF_ENA=1",
		     #"+LDB_PP2_TRF_ENA=1",  
                     #"+LDB_PP3_TRF_ENA=1",  
                     #"+LDB_PP4_TRF_ENA=1",
                     #"+LDB_PP5_TRF_ENA=1",
		     #"+LDB_PP6_TRF_ENA=1",  
                     #"+LDB_PP7_TRF_ENA=1",				      
                     #"+LDB_PP8_TRF_ENA=1",
                     #"+LDB_PP9_TRF_ENA=1",
		     #"+LDB_PP10_TRF_ENA=1",  
                     #"+LDB_PP11_TRF_ENA=1",  
                     #"+LDB_PP12_TRF_ENA=1",
                     #"+LDB_PP13_TRF_ENA=1",
		     #"+LDB_PP14_TRF_ENA=1",  
                     #"+LDB_PP15_TRF_ENA=1",
		     #"+LDB_PP16_TRF_ENA=1",  
                     #"+LDB_PP17_TRF_ENA=1",  
                     #"+LDB_PP18_TRF_ENA=1",
                     #"+LDB_PP19_TRF_ENA=1",
		     #"+LDB_PP20_TRF_ENA=1",  
                     #"+LDB_PP21_TRF_ENA=1", 
		     #"+LDB_PP22_TRF_ENA=1",  
                     #"+LDB_PP23_TRF_ENA=1",	 
		     #"+LDB_PP24_TRF_ENA=1",  
                     #"+LDB_PP25_TRF_ENA=1", 
		     #"+LDB_PP26_TRF_ENA=1",  
                     #"+LDB_PP27_TRF_ENA=1",
		     #"+LDB_PP28_TRF_ENA=1",  
                     #"+LDB_PP29_TRF_ENA=1", 
		     #"+LDB_PP30_TRF_ENA=1",  
                     #"+LDB_PP31_TRF_ENA=1",									      
		     		     
                     #"+DIR_PP0_TRF_ENA=1",
                     #"+DIR_PP1_TRF_ENA=1",	 
                     #"+DIR_PP2_TRF_ENA=1",
                     #"+DIR_PP3_TRF_ENA=1",
                     #"+DIR_PP4_TRF_ENA=1",
                     #"+DIR_PP5_TRF_ENA=1",	 
                     #"+DIR_PP6_TRF_ENA=1",
                     #"+DIR_PP7_TRF_ENA=1",	 
                     #"+DIR_PP8_TRF_ENA=1",
                     #"+DIR_PP9_TRF_ENA=1",	 
                     #"+DIR_PP10_TRF_ENA=1",
                     #"+DIR_PP11_TRF_ENA=1",
                     #"+DIR_PP12_TRF_ENA=1",
                     #"+DIR_PP13_TRF_ENA=1",	 
                     #"+DIR_PP14_TRF_ENA=1",
                     #"+DIR_PP15_TRF_ENA=1",
		     #"+DIR_PP16_TRF_ENA=1",  
                     #"+DIR_PP17_TRF_ENA=1",  
                     #"+DIR_PP18_TRF_ENA=1",
                     #"+DIR_PP19_TRF_ENA=1",
		     #"+DIR_PP20_TRF_ENA=1",  
                     #"+DIR_PP21_TRF_ENA=1", 
		     #"+DIR_PP22_TRF_ENA=1",  
                     #"+DIR_PP23_TRF_ENA=1",	 
		     #"+DIR_PP24_TRF_ENA=1",  
                     #"+DIR_PP25_TRF_ENA=1", 
		     #"+DIR_PP26_TRF_ENA=1",  
                     #"+DIR_PP27_TRF_ENA=1",
		     #"+DIR_PP28_TRF_ENA=1",  
                     #"+DIR_PP29_TRF_ENA=1", 
		     #"+DIR_PP30_TRF_ENA=1",  
                     #"+DIR_PP31_TRF_ENA=1",				      
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_cfg.cft",		     
                        ],
      },   
      
      ldb32ppdir32pp_qidmmap_test0 => {
          -simv_args => [
                     #"+LDB_PP0_Q0_NUM_HCW=256",
                     #"+LDB_PP1_Q0_NUM_HCW=256",
                     #"+LDB_PP2_Q0_NUM_HCW=256", 
                     #"+LDB_PP3_Q0_NUM_HCW=256", 
                     #"+LDB_PP4_Q0_NUM_HCW=256",
                     #"+LDB_PP5_Q0_NUM_HCW=256",
                     #"+LDB_PP6_Q0_NUM_HCW=256", 
                     #"+LDB_PP7_Q0_NUM_HCW=256", 
                     #"+LDB_PP8_Q0_NUM_HCW=256",
                     #"+LDB_PP9_Q0_NUM_HCW=256",
                     #"+LDB_PP10_Q0_NUM_HCW=256", 
                     #"+LDB_PP11_Q0_NUM_HCW=256", 
                     #"+LDB_PP12_Q0_NUM_HCW=256",
                     #"+LDB_PP13_Q0_NUM_HCW=256",
                     #"+LDB_PP14_Q0_NUM_HCW=256", 
                     #"+LDB_PP15_Q0_NUM_HCW=256",
                     #"+LDB_PP16_Q0_NUM_HCW=256", 
                     #"+LDB_PP17_Q0_NUM_HCW=256", 
                     #"+LDB_PP18_Q0_NUM_HCW=256",
                     #"+LDB_PP19_Q0_NUM_HCW=256",
                     #"+LDB_PP20_Q0_NUM_HCW=256", 
                     #"+LDB_PP21_Q0_NUM_HCW=256",
                     #"+LDB_PP22_Q0_NUM_HCW=256", 
                     #"+LDB_PP23_Q0_NUM_HCW=256", 
                     #"+LDB_PP24_Q0_NUM_HCW=256",
                     #"+LDB_PP25_Q0_NUM_HCW=256",
                     #"+LDB_PP26_Q0_NUM_HCW=256", 
                     #"+LDB_PP27_Q0_NUM_HCW=256",
                     #"+LDB_PP28_Q0_NUM_HCW=256", 
                     #"+LDB_PP29_Q0_NUM_HCW=256", 
                     #"+LDB_PP30_Q0_NUM_HCW=256",
                     #"+LDB_PP31_Q0_NUM_HCW=256",								      
		     		     
                     #"+DIR_PP0_Q0_NUM_HCW=256",
                     #"+DIR_PP1_Q0_NUM_HCW=256",
                     #"+DIR_PP2_Q0_NUM_HCW=256",
                     #"+DIR_PP3_Q0_NUM_HCW=256",
                     #"+DIR_PP4_Q0_NUM_HCW=256",
                     #"+DIR_PP5_Q0_NUM_HCW=256",
                     #"+DIR_PP6_Q0_NUM_HCW=256",
                     #"+DIR_PP7_Q0_NUM_HCW=256",
                     #"+DIR_PP8_Q0_NUM_HCW=256",
                     #"+DIR_PP9_Q0_NUM_HCW=256",
                     #"+DIR_PP10_Q0_NUM_HCW=256",
                     #"+DIR_PP11_Q0_NUM_HCW=256",
                     #"+DIR_PP12_Q0_NUM_HCW=256",
                     #"+DIR_PP13_Q0_NUM_HCW=256",
                     #"+DIR_PP14_Q0_NUM_HCW=256",
                     #"+DIR_PP15_Q0_NUM_HCW=256",
                     #"+DIR_PP16_Q0_NUM_HCW=256", 
                     #"+DIR_PP17_Q0_NUM_HCW=256", 
                     #"+DIR_PP18_Q0_NUM_HCW=256",
                     #"+DIR_PP19_Q0_NUM_HCW=256",
                     #"+DIR_PP20_Q0_NUM_HCW=256", 
                     #"+DIR_PP21_Q0_NUM_HCW=256",
                     #"+DIR_PP22_Q0_NUM_HCW=256", 
                     #"+DIR_PP23_Q0_NUM_HCW=256", 
                     #"+DIR_PP24_Q0_NUM_HCW=256",
                     #"+DIR_PP25_Q0_NUM_HCW=256",
                     #"+DIR_PP26_Q0_NUM_HCW=256", 
                     #"+DIR_PP27_Q0_NUM_HCW=256",
                     #"+DIR_PP28_Q0_NUM_HCW=256", 
                     #"+DIR_PP29_Q0_NUM_HCW=256", 
                     #"+DIR_PP30_Q0_NUM_HCW=256",
                     #"+DIR_PP31_Q0_NUM_HCW=256",		      
		     		     		     	  
                     #"+LDB_PP0_TRF_ENA=1",
                     #"+LDB_PP1_TRF_ENA=1",
		     #"+LDB_PP2_TRF_ENA=1",  
                     #"+LDB_PP3_TRF_ENA=1",  
                     #"+LDB_PP4_TRF_ENA=1",
                     #"+LDB_PP5_TRF_ENA=1",
		     #"+LDB_PP6_TRF_ENA=1",  
                     #"+LDB_PP7_TRF_ENA=1",				      
                     #"+LDB_PP8_TRF_ENA=1",
                     #"+LDB_PP9_TRF_ENA=1",
		     #"+LDB_PP10_TRF_ENA=1",  
                     #"+LDB_PP11_TRF_ENA=1",  
                     #"+LDB_PP12_TRF_ENA=1",
                     #"+LDB_PP13_TRF_ENA=1",
		     #"+LDB_PP14_TRF_ENA=1",  
                     #"+LDB_PP15_TRF_ENA=1",
		     #"+LDB_PP16_TRF_ENA=1",  
                     #"+LDB_PP17_TRF_ENA=1",  
                     #"+LDB_PP18_TRF_ENA=1",
                     #"+LDB_PP19_TRF_ENA=1",
		     #"+LDB_PP20_TRF_ENA=1",  
                     #"+LDB_PP21_TRF_ENA=1", 
		     #"+LDB_PP22_TRF_ENA=1",  
                     #"+LDB_PP23_TRF_ENA=1",	 
		     #"+LDB_PP24_TRF_ENA=1",  
                     #"+LDB_PP25_TRF_ENA=1", 
		     #"+LDB_PP26_TRF_ENA=1",  
                     #"+LDB_PP27_TRF_ENA=1",
		     #"+LDB_PP28_TRF_ENA=1",  
                     #"+LDB_PP29_TRF_ENA=1", 
		     #"+LDB_PP30_TRF_ENA=1",  
                     #"+LDB_PP31_TRF_ENA=1",									      
		     		     
                     #"+DIR_PP0_TRF_ENA=1",
                     #"+DIR_PP1_TRF_ENA=1",	 
                     #"+DIR_PP2_TRF_ENA=1",
                     #"+DIR_PP3_TRF_ENA=1",
                     #"+DIR_PP4_TRF_ENA=1",
                     #"+DIR_PP5_TRF_ENA=1",	 
                     #"+DIR_PP6_TRF_ENA=1",
                     #"+DIR_PP7_TRF_ENA=1",	 
                     #"+DIR_PP8_TRF_ENA=1",
                     #"+DIR_PP9_TRF_ENA=1",	 
                     #"+DIR_PP10_TRF_ENA=1",
                     #"+DIR_PP11_TRF_ENA=1",
                     #"+DIR_PP12_TRF_ENA=1",
                     #"+DIR_PP13_TRF_ENA=1",	 
                     #"+DIR_PP14_TRF_ENA=1",
                     #"+DIR_PP15_TRF_ENA=1",
		     #"+DIR_PP16_TRF_ENA=1",  
                     #"+DIR_PP17_TRF_ENA=1",  
                     #"+DIR_PP18_TRF_ENA=1",
                     #"+DIR_PP19_TRF_ENA=1",
		     #"+DIR_PP20_TRF_ENA=1",  
                     #"+DIR_PP21_TRF_ENA=1", 
		     #"+DIR_PP22_TRF_ENA=1",  
                     #"+DIR_PP23_TRF_ENA=1",	 
		     #"+DIR_PP24_TRF_ENA=1",  
                     #"+DIR_PP25_TRF_ENA=1", 
		     #"+DIR_PP26_TRF_ENA=1",  
                     #"+DIR_PP27_TRF_ENA=1",
		     #"+DIR_PP28_TRF_ENA=1",  
                     #"+DIR_PP29_TRF_ENA=1", 
		     #"+DIR_PP30_TRF_ENA=1",  
                     #"+DIR_PP31_TRF_ENA=1",
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_mmap_cfg.cft",		     
                        ],
      },    
       
       
      ldb32ppdir32pp_qid1map_ordmix_test0 => {
          -simv_args => [       
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_rop_cfg.cft",		     
                        ],
      },   
      
      ldb32ppdir32pp_qidmmap_ordmix_test0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_mmap_rop_cfg.cft",		     
                        ],
      },
      
       
       
      ldb32ppdir32pp_qid1map_ldbmix_test0 => {
          -simv_args => [       
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_ropuno_cfg.cft",		     
                        ],
      },   
      
      ldb32ppdir32pp_qidmmap_ldbmix_test0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_mmap_ropuno_cfg.cft",		     
                        ],
      },          
       

      ####
      #32dir+32ldb rnd0: one VAS[0] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb32ppdir32pp_qid1map_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb32ppdir32pp_qidmmap_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_mmap_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb32ppdir32pp_qid1map_ordmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_rop_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb32ppdir32pp_qidmmap_ordmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_mmap_rop_cfgrnd0.cft",		     
                        ],
      },   

      ldb32ppdir32pp_qid1map_ldbmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_ropuno_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb32ppdir32pp_qidmmap_ldbmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_mmap_ropuno_cfgrnd0.cft",		     
                        ],
      },       
      
      ####
      #32dir+32ldb rnd1: Four VAS[0]/[1]/[2]/[3] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb32ppdir32pp_qid1map_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb32ppdir32pp_qidmmap_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_mmap_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb32ppdir32pp_qid1map_ordmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_rop_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb32ppdir32pp_qidmmap_ordmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_mmap_rop_cfgrnd1.cft",		     
                        ],
      },   

      ldb32ppdir32pp_qid1map_ldbmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_ropuno_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb32ppdir32pp_qidmmap_ldbmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_mmap_ropuno_cfgrnd1.cft",		     
                        ],
      },          

      ####
      #32dir+32ldb rnd2: Four VAS[0]/[1]/[2]/[3]~[7] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb32ppdir32pp_qid1map_rnd2 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_cfgrnd2.cft",		     
                        ],
      },   
      
      ldb32ppdir32pp_qid1map_ordmix_rnd2 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_rop_cfgrnd2.cft",		     
                        ],
      },   

      ldb32ppdir32pp_qid1map_ldbmix_rnd2 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_ropuno_cfgrnd2.cft",		     
                        ],
      },   

      ####
      #32dir+32ldb rnd3: Four VAS[0]/[1]/[2]/[3]~[15] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb32ppdir32pp_qid1map_rnd3 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_cfgrnd3.cft",		     
                        ],
      },   
      
      ldb32ppdir32pp_qid1map_ordmix_rnd3 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_rop_cfgrnd3.cft",		     
                        ],
      },   

      ldb32ppdir32pp_qid1map_ldbmix_rnd3 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_ropuno_cfgrnd3.cft",		     
                        ],
      },   

      ####
      #32dir+32ldb rnd4: Four VAS[0]/[1]/[2]/[3]~[31] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb32ppdir32pp_qid1map_rnd4 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_cfgrnd4.cft",		     
                        ],
      },   
      
      ldb32ppdir32pp_qid1map_ordmix_rnd4 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_rop_cfgrnd4.cft",		     
                        ],
      },   

      ldb32ppdir32pp_qid1map_ldbmix_rnd4 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_32cqqid_1map_ropuno_cfgrnd4.cft",		     
                        ],
      },   

      ########
      #enable all 64 PPs of both DIR and LDB
      ########
      ldb64ppdir64pp_qid1map_test0 => {
          -simv_args => [


                     #"+LDB_PP0_Q0_NUM_HCW=128",
                     #"+LDB_PP1_Q0_NUM_HCW=128",
                     #"+LDB_PP2_Q0_NUM_HCW=128", 
                     #"+LDB_PP3_Q0_NUM_HCW=128", 
                     #"+LDB_PP4_Q0_NUM_HCW=128",
                     #"+LDB_PP5_Q0_NUM_HCW=128",
                     #"+LDB_PP6_Q0_NUM_HCW=128", 
                     #"+LDB_PP7_Q0_NUM_HCW=128", 
                     #"+LDB_PP8_Q0_NUM_HCW=128",
                     #"+LDB_PP9_Q0_NUM_HCW=128",
                     #"+LDB_PP10_Q0_NUM_HCW=128", 
                     #"+LDB_PP11_Q0_NUM_HCW=128", 
                     #"+LDB_PP12_Q0_NUM_HCW=128",
                     #"+LDB_PP13_Q0_NUM_HCW=128",
                     #"+LDB_PP14_Q0_NUM_HCW=128", 
                     #"+LDB_PP15_Q0_NUM_HCW=128",
                     #"+LDB_PP16_Q0_NUM_HCW=128", 
                     #"+LDB_PP17_Q0_NUM_HCW=128", 
                     #"+LDB_PP18_Q0_NUM_HCW=128",
                     #"+LDB_PP19_Q0_NUM_HCW=128",
                     #"+LDB_PP20_Q0_NUM_HCW=128", 
                     #"+LDB_PP21_Q0_NUM_HCW=128",
                     #"+LDB_PP22_Q0_NUM_HCW=128", 
                     #"+LDB_PP23_Q0_NUM_HCW=128", 
                     #"+LDB_PP24_Q0_NUM_HCW=128",
                     #"+LDB_PP25_Q0_NUM_HCW=128",
                     #"+LDB_PP26_Q0_NUM_HCW=128", 
                     #"+LDB_PP27_Q0_NUM_HCW=128",
                     #"+LDB_PP28_Q0_NUM_HCW=128", 
                     #"+LDB_PP29_Q0_NUM_HCW=128", 
                     #"+LDB_PP30_Q0_NUM_HCW=128",
                     #"+LDB_PP31_Q0_NUM_HCW=128", 
                     #"+LDB_PP32_Q0_NUM_HCW=128", 
                     #"+LDB_PP33_Q0_NUM_HCW=128", 
                     #"+LDB_PP34_Q0_NUM_HCW=128", 
                     #"+LDB_PP35_Q0_NUM_HCW=128",
                     #"+LDB_PP36_Q0_NUM_HCW=128", 
                     #"+LDB_PP37_Q0_NUM_HCW=128", 
                     #"+LDB_PP38_Q0_NUM_HCW=128",
                     #"+LDB_PP39_Q0_NUM_HCW=128",
                     #"+LDB_PP40_Q0_NUM_HCW=128", 
                     #"+LDB_PP41_Q0_NUM_HCW=128",
                     #"+LDB_PP42_Q0_NUM_HCW=128", 
                     #"+LDB_PP43_Q0_NUM_HCW=128", 
                     #"+LDB_PP44_Q0_NUM_HCW=128",
                     #"+LDB_PP45_Q0_NUM_HCW=128",
                     #"+LDB_PP46_Q0_NUM_HCW=128", 
                     #"+LDB_PP47_Q0_NUM_HCW=128",
                     #"+LDB_PP48_Q0_NUM_HCW=128", 
                     #"+LDB_PP49_Q0_NUM_HCW=128", 
                     #"+LDB_PP50_Q0_NUM_HCW=128",
                     #"+LDB_PP51_Q0_NUM_HCW=128", 
                     #"+LDB_PP52_Q0_NUM_HCW=128", 
                     #"+LDB_PP53_Q0_NUM_HCW=128", 
                     #"+LDB_PP54_Q0_NUM_HCW=128",
                     #"+LDB_PP55_Q0_NUM_HCW=128",
                     #"+LDB_PP56_Q0_NUM_HCW=128", 
                     #"+LDB_PP57_Q0_NUM_HCW=128",
                     #"+LDB_PP58_Q0_NUM_HCW=128", 
                     #"+LDB_PP59_Q0_NUM_HCW=128", 
                     #"+LDB_PP50_Q0_NUM_HCW=128",
                     #"+LDB_PP51_Q0_NUM_HCW=128", 
                     #"+LDB_PP52_Q0_NUM_HCW=128", 
                     #"+LDB_PP53_Q0_NUM_HCW=128",												      
		     		     
                     #"+DIR_PP0_Q0_NUM_HCW=128",
                     #"+DIR_PP1_Q0_NUM_HCW=128",
                     #"+DIR_PP2_Q0_NUM_HCW=128",
                     #"+DIR_PP3_Q0_NUM_HCW=128",
                     #"+DIR_PP4_Q0_NUM_HCW=128",
                     #"+DIR_PP5_Q0_NUM_HCW=128",
                     #"+DIR_PP6_Q0_NUM_HCW=128",
                     #"+DIR_PP7_Q0_NUM_HCW=128",
                     #"+DIR_PP8_Q0_NUM_HCW=128",
                     #"+DIR_PP9_Q0_NUM_HCW=128",
                     #"+DIR_PP10_Q0_NUM_HCW=128",
                     #"+DIR_PP11_Q0_NUM_HCW=128",
                     #"+DIR_PP12_Q0_NUM_HCW=128",
                     #"+DIR_PP13_Q0_NUM_HCW=128",
                     #"+DIR_PP14_Q0_NUM_HCW=128",
                     #"+DIR_PP15_Q0_NUM_HCW=128",
                     #"+DIR_PP16_Q0_NUM_HCW=128", 
                     #"+DIR_PP17_Q0_NUM_HCW=128", 
                     #"+DIR_PP18_Q0_NUM_HCW=128",
                     #"+DIR_PP19_Q0_NUM_HCW=128",
                     #"+DIR_PP20_Q0_NUM_HCW=128", 
                     #"+DIR_PP21_Q0_NUM_HCW=128",
                     #"+DIR_PP22_Q0_NUM_HCW=128", 
                     #"+DIR_PP23_Q0_NUM_HCW=128", 
                     #"+DIR_PP24_Q0_NUM_HCW=128",
                     #"+DIR_PP25_Q0_NUM_HCW=128",
                     #"+DIR_PP26_Q0_NUM_HCW=128", 
                     #"+DIR_PP27_Q0_NUM_HCW=128",
                     #"+DIR_PP28_Q0_NUM_HCW=128", 
                     #"+DIR_PP29_Q0_NUM_HCW=128", 
                     #"+DIR_PP30_Q0_NUM_HCW=128",
                     #"+DIR_PP31_Q0_NUM_HCW=128",
                     #"+DIR_PP32_Q0_NUM_HCW=128", 
                     #"+DIR_PP33_Q0_NUM_HCW=128", 
                     #"+DIR_PP34_Q0_NUM_HCW=128", 
                     #"+DIR_PP35_Q0_NUM_HCW=128",
                     #"+DIR_PP36_Q0_NUM_HCW=128", 
                     #"+DIR_PP37_Q0_NUM_HCW=128", 
                     #"+DIR_PP38_Q0_NUM_HCW=128",
                     #"+DIR_PP39_Q0_NUM_HCW=128",
                     #"+DIR_PP40_Q0_NUM_HCW=128", 
                     #"+DIR_PP41_Q0_NUM_HCW=128",
                     #"+DIR_PP42_Q0_NUM_HCW=128", 
                     #"+DIR_PP43_Q0_NUM_HCW=128", 
                     #"+DIR_PP44_Q0_NUM_HCW=128",
                     #"+DIR_PP45_Q0_NUM_HCW=128",
                     #"+DIR_PP46_Q0_NUM_HCW=128", 
                     #"+DIR_PP47_Q0_NUM_HCW=128",
                     #"+DIR_PP48_Q0_NUM_HCW=128", 
                     #"+DIR_PP49_Q0_NUM_HCW=128", 
                     #"+DIR_PP50_Q0_NUM_HCW=128",
                     #"+DIR_PP51_Q0_NUM_HCW=128", 
                     #"+DIR_PP52_Q0_NUM_HCW=128", 
                     #"+DIR_PP53_Q0_NUM_HCW=128", 
                     #"+DIR_PP54_Q0_NUM_HCW=128",
                     #"+DIR_PP55_Q0_NUM_HCW=128",
                     #"+DIR_PP56_Q0_NUM_HCW=128", 
                     #"+DIR_PP57_Q0_NUM_HCW=128",
                     #"+DIR_PP58_Q0_NUM_HCW=128", 
                     #"+DIR_PP59_Q0_NUM_HCW=128", 
                     #"+DIR_PP50_Q0_NUM_HCW=128",
                     #"+DIR_PP51_Q0_NUM_HCW=128", 
                     #"+DIR_PP52_Q0_NUM_HCW=128", 
                     #"+DIR_PP53_Q0_NUM_HCW=128",				      
		     		     		     	  
                     #"+LDB_PP0_TRF_ENA=1",
                     #"+LDB_PP1_TRF_ENA=1",
		     #"+LDB_PP2_TRF_ENA=1",  
                     #"+LDB_PP3_TRF_ENA=1",  
                     #"+LDB_PP4_TRF_ENA=1",
                     #"+LDB_PP5_TRF_ENA=1",
		     #"+LDB_PP6_TRF_ENA=1",  
                     #"+LDB_PP7_TRF_ENA=1",				      
                     #"+LDB_PP8_TRF_ENA=1",
                     #"+LDB_PP9_TRF_ENA=1",
		     #"+LDB_PP10_TRF_ENA=1",  
                     #"+LDB_PP11_TRF_ENA=1",  
                     #"+LDB_PP12_TRF_ENA=1",
                     #"+LDB_PP13_TRF_ENA=1",
		     #"+LDB_PP14_TRF_ENA=1",  
                     #"+LDB_PP15_TRF_ENA=1",
		     #"+LDB_PP16_TRF_ENA=1",  
                     #"+LDB_PP17_TRF_ENA=1",  
                     #"+LDB_PP18_TRF_ENA=1",
                     #"+LDB_PP19_TRF_ENA=1",
		     #"+LDB_PP20_TRF_ENA=1",  
                     #"+LDB_PP21_TRF_ENA=1", 
		     #"+LDB_PP22_TRF_ENA=1",  
                     #"+LDB_PP23_TRF_ENA=1",	 
		     #"+LDB_PP24_TRF_ENA=1",  
                     #"+LDB_PP25_TRF_ENA=1", 
		     #"+LDB_PP26_TRF_ENA=1",  
                     #"+LDB_PP27_TRF_ENA=1",
		     #"+LDB_PP28_TRF_ENA=1",  
                     #"+LDB_PP29_TRF_ENA=1", 
		     #"+LDB_PP30_TRF_ENA=1",  
                     #"+LDB_PP31_TRF_ENA=1",  
                     #"+LDB_PP32_TRF_ENA=1",
                     #"+LDB_PP33_TRF_ENA=1",
		     #"+LDB_PP34_TRF_ENA=1",  
                     #"+LDB_PP35_TRF_ENA=1",
		     #"+LDB_PP36_TRF_ENA=1",  
                     #"+LDB_PP37_TRF_ENA=1",  
                     #"+LDB_PP38_TRF_ENA=1",
                     #"+LDB_PP39_TRF_ENA=1",
		     #"+LDB_PP40_TRF_ENA=1",  
                     #"+LDB_PP41_TRF_ENA=1", 
		     #"+LDB_PP42_TRF_ENA=1",  
                     #"+LDB_PP43_TRF_ENA=1",	 
		     #"+LDB_PP44_TRF_ENA=1",  
                     #"+LDB_PP45_TRF_ENA=1", 
		     #"+LDB_PP46_TRF_ENA=1",  
                     #"+LDB_PP47_TRF_ENA=1",
		     #"+LDB_PP48_TRF_ENA=1",  
                     #"+LDB_PP49_TRF_ENA=1",  
		     #"+LDB_PP50_TRF_ENA=1",  
                     #"+LDB_PP51_TRF_ENA=1",  
                     #"+LDB_PP52_TRF_ENA=1",
                     #"+LDB_PP53_TRF_ENA=1",
		     #"+LDB_PP54_TRF_ENA=1",  
                     #"+LDB_PP55_TRF_ENA=1",
		     #"+LDB_PP56_TRF_ENA=1",  
                     #"+LDB_PP57_TRF_ENA=1",  
                     #"+LDB_PP58_TRF_ENA=1",
                     #"+LDB_PP59_TRF_ENA=1",
		     #"+LDB_PP60_TRF_ENA=1",  
                     #"+LDB_PP61_TRF_ENA=1", 
		     #"+LDB_PP62_TRF_ENA=1",  
                     #"+LDB_PP63_TRF_ENA=1",									      
		     		     
                     #"+DIR_PP0_TRF_ENA=1",
                     #"+DIR_PP1_TRF_ENA=1",	 
                     #"+DIR_PP2_TRF_ENA=1",
                     #"+DIR_PP3_TRF_ENA=1",
                     #"+DIR_PP4_TRF_ENA=1",
                     #"+DIR_PP5_TRF_ENA=1",	 
                     #"+DIR_PP6_TRF_ENA=1",
                     #"+DIR_PP7_TRF_ENA=1",	 
                     #"+DIR_PP8_TRF_ENA=1",
                     #"+DIR_PP9_TRF_ENA=1",	 
                     #"+DIR_PP10_TRF_ENA=1",
                     #"+DIR_PP11_TRF_ENA=1",
                     #"+DIR_PP12_TRF_ENA=1",
                     #"+DIR_PP13_TRF_ENA=1",	 
                     #"+DIR_PP14_TRF_ENA=1",
                     #"+DIR_PP15_TRF_ENA=1",
		     #"+DIR_PP16_TRF_ENA=1",  
                     #"+DIR_PP17_TRF_ENA=1",  
                     #"+DIR_PP18_TRF_ENA=1",
                     #"+DIR_PP19_TRF_ENA=1",
		     #"+DIR_PP20_TRF_ENA=1",  
                     #"+DIR_PP21_TRF_ENA=1", 
		     #"+DIR_PP22_TRF_ENA=1",  
                     #"+DIR_PP23_TRF_ENA=1",	 
		     #"+DIR_PP24_TRF_ENA=1",  
                     #"+DIR_PP25_TRF_ENA=1", 
		     #"+DIR_PP26_TRF_ENA=1",  
                     #"+DIR_PP27_TRF_ENA=1",
		     #"+DIR_PP28_TRF_ENA=1",  
                     #"+DIR_PP29_TRF_ENA=1", 
		     #"+DIR_PP30_TRF_ENA=1",  
                     #"+DIR_PP31_TRF_ENA=1", 
                     #"+DIR_PP32_TRF_ENA=1",
                     #"+DIR_PP33_TRF_ENA=1",
		     #"+DIR_PP34_TRF_ENA=1",  
                     #"+DIR_PP35_TRF_ENA=1",
		     #"+DIR_PP36_TRF_ENA=1",  
                     #"+DIR_PP37_TRF_ENA=1",  
                     #"+DIR_PP38_TRF_ENA=1",
                     #"+DIR_PP39_TRF_ENA=1",
		     #"+DIR_PP40_TRF_ENA=1",  
                     #"+DIR_PP41_TRF_ENA=1", 
		     #"+DIR_PP42_TRF_ENA=1",  
                     #"+DIR_PP43_TRF_ENA=1",	 
		     #"+DIR_PP44_TRF_ENA=1",  
                     #"+DIR_PP45_TRF_ENA=1", 
		     #"+DIR_PP46_TRF_ENA=1",  
                     #"+DIR_PP47_TRF_ENA=1",
		     #"+DIR_PP48_TRF_ENA=1",  
                     #"+DIR_PP49_TRF_ENA=1",  
		     #"+DIR_PP50_TRF_ENA=1",  
                     #"+DIR_PP51_TRF_ENA=1",  
                     #"+DIR_PP52_TRF_ENA=1",
                     #"+DIR_PP53_TRF_ENA=1",
		     #"+DIR_PP54_TRF_ENA=1",  
                     #"+DIR_PP55_TRF_ENA=1",
		     #"+DIR_PP56_TRF_ENA=1",  
                     #"+DIR_PP57_TRF_ENA=1",  
                     #"+DIR_PP58_TRF_ENA=1",
                     #"+DIR_PP59_TRF_ENA=1",
		     #"+DIR_PP60_TRF_ENA=1",  
                     #"+DIR_PP61_TRF_ENA=1", 
		     #"+DIR_PP62_TRF_ENA=1",  
                     #"+DIR_PP63_TRF_ENA=1",									      
		     		     		     				     
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_1map_cfg.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qidmmap_test0 => {
          -simv_args => [
	  
                     #"+LDB_PP0_Q0_NUM_HCW=128",
                     #"+LDB_PP1_Q0_NUM_HCW=128",
                     #"+LDB_PP2_Q0_NUM_HCW=128", 
                     #"+LDB_PP3_Q0_NUM_HCW=128", 
                     #"+LDB_PP4_Q0_NUM_HCW=128",
                     #"+LDB_PP5_Q0_NUM_HCW=128",
                     #"+LDB_PP6_Q0_NUM_HCW=128", 
                     #"+LDB_PP7_Q0_NUM_HCW=128", 
                     #"+LDB_PP8_Q0_NUM_HCW=128",
                     #"+LDB_PP9_Q0_NUM_HCW=128",
                     #"+LDB_PP10_Q0_NUM_HCW=128", 
                     #"+LDB_PP11_Q0_NUM_HCW=128", 
                     #"+LDB_PP12_Q0_NUM_HCW=128",
                     #"+LDB_PP13_Q0_NUM_HCW=128",
                     #"+LDB_PP14_Q0_NUM_HCW=128", 
                     #"+LDB_PP15_Q0_NUM_HCW=128",
                     #"+LDB_PP16_Q0_NUM_HCW=128", 
                     #"+LDB_PP17_Q0_NUM_HCW=128", 
                     #"+LDB_PP18_Q0_NUM_HCW=128",
                     #"+LDB_PP19_Q0_NUM_HCW=128",
                     #"+LDB_PP20_Q0_NUM_HCW=128", 
                     #"+LDB_PP21_Q0_NUM_HCW=128",
                     #"+LDB_PP22_Q0_NUM_HCW=128", 
                     #"+LDB_PP23_Q0_NUM_HCW=128", 
                     #"+LDB_PP24_Q0_NUM_HCW=128",
                     #"+LDB_PP25_Q0_NUM_HCW=128",
                     #"+LDB_PP26_Q0_NUM_HCW=128", 
                     #"+LDB_PP27_Q0_NUM_HCW=128",
                     #"+LDB_PP28_Q0_NUM_HCW=128", 
                     #"+LDB_PP29_Q0_NUM_HCW=128", 
                     #"+LDB_PP30_Q0_NUM_HCW=128",
                     #"+LDB_PP31_Q0_NUM_HCW=128", 
                     #"+LDB_PP32_Q0_NUM_HCW=128", 
                     #"+LDB_PP33_Q0_NUM_HCW=128", 
                     #"+LDB_PP34_Q0_NUM_HCW=128", 
                     #"+LDB_PP35_Q0_NUM_HCW=128",
                     #"+LDB_PP36_Q0_NUM_HCW=128", 
                     #"+LDB_PP37_Q0_NUM_HCW=128", 
                     #"+LDB_PP38_Q0_NUM_HCW=128",
                     #"+LDB_PP39_Q0_NUM_HCW=128",
                     #"+LDB_PP40_Q0_NUM_HCW=128", 
                     #"+LDB_PP41_Q0_NUM_HCW=128",
                     #"+LDB_PP42_Q0_NUM_HCW=128", 
                     #"+LDB_PP43_Q0_NUM_HCW=128", 
                     #"+LDB_PP44_Q0_NUM_HCW=128",
                     #"+LDB_PP45_Q0_NUM_HCW=128",
                     #"+LDB_PP46_Q0_NUM_HCW=128", 
                     #"+LDB_PP47_Q0_NUM_HCW=128",
                     #"+LDB_PP48_Q0_NUM_HCW=128", 
                     #"+LDB_PP49_Q0_NUM_HCW=128", 
                     #"+LDB_PP50_Q0_NUM_HCW=128",
                     #"+LDB_PP51_Q0_NUM_HCW=128", 
                     #"+LDB_PP52_Q0_NUM_HCW=128", 
                     #"+LDB_PP53_Q0_NUM_HCW=128", 
                     #"+LDB_PP54_Q0_NUM_HCW=128",
                     #"+LDB_PP55_Q0_NUM_HCW=128",
                     #"+LDB_PP56_Q0_NUM_HCW=128", 
                     #"+LDB_PP57_Q0_NUM_HCW=128",
                     #"+LDB_PP58_Q0_NUM_HCW=128", 
                     #"+LDB_PP59_Q0_NUM_HCW=128", 
                     #"+LDB_PP50_Q0_NUM_HCW=128",
                     #"+LDB_PP51_Q0_NUM_HCW=128", 
                     #"+LDB_PP52_Q0_NUM_HCW=128", 
                     #"+LDB_PP53_Q0_NUM_HCW=128",												      
		     		     
                     #"+DIR_PP0_Q0_NUM_HCW=128",
                     #"+DIR_PP1_Q0_NUM_HCW=128",
                     #"+DIR_PP2_Q0_NUM_HCW=128",
                     #"+DIR_PP3_Q0_NUM_HCW=128",
                     #"+DIR_PP4_Q0_NUM_HCW=128",
                     #"+DIR_PP5_Q0_NUM_HCW=128",
                     #"+DIR_PP6_Q0_NUM_HCW=128",
                     #"+DIR_PP7_Q0_NUM_HCW=128",
                     #"+DIR_PP8_Q0_NUM_HCW=128",
                     #"+DIR_PP9_Q0_NUM_HCW=128",
                     #"+DIR_PP10_Q0_NUM_HCW=128",
                     #"+DIR_PP11_Q0_NUM_HCW=128",
                     #"+DIR_PP12_Q0_NUM_HCW=128",
                     #"+DIR_PP13_Q0_NUM_HCW=128",
                     #"+DIR_PP14_Q0_NUM_HCW=128",
                     #"+DIR_PP15_Q0_NUM_HCW=128",
                     #"+DIR_PP16_Q0_NUM_HCW=128", 
                     #"+DIR_PP17_Q0_NUM_HCW=128", 
                     #"+DIR_PP18_Q0_NUM_HCW=128",
                     #"+DIR_PP19_Q0_NUM_HCW=128",
                     #"+DIR_PP20_Q0_NUM_HCW=128", 
                     #"+DIR_PP21_Q0_NUM_HCW=128",
                     #"+DIR_PP22_Q0_NUM_HCW=128", 
                     #"+DIR_PP23_Q0_NUM_HCW=128", 
                     #"+DIR_PP24_Q0_NUM_HCW=128",
                     #"+DIR_PP25_Q0_NUM_HCW=128",
                     #"+DIR_PP26_Q0_NUM_HCW=128", 
                     #"+DIR_PP27_Q0_NUM_HCW=128",
                     #"+DIR_PP28_Q0_NUM_HCW=128", 
                     #"+DIR_PP29_Q0_NUM_HCW=128", 
                     #"+DIR_PP30_Q0_NUM_HCW=128",
                     #"+DIR_PP31_Q0_NUM_HCW=128",
                     #"+DIR_PP32_Q0_NUM_HCW=128", 
                     #"+DIR_PP33_Q0_NUM_HCW=128", 
                     #"+DIR_PP34_Q0_NUM_HCW=128", 
                     #"+DIR_PP35_Q0_NUM_HCW=128",
                     #"+DIR_PP36_Q0_NUM_HCW=128", 
                     #"+DIR_PP37_Q0_NUM_HCW=128", 
                     #"+DIR_PP38_Q0_NUM_HCW=128",
                     #"+DIR_PP39_Q0_NUM_HCW=128",
                     #"+DIR_PP40_Q0_NUM_HCW=128", 
                     #"+DIR_PP41_Q0_NUM_HCW=128",
                     #"+DIR_PP42_Q0_NUM_HCW=128", 
                     #"+DIR_PP43_Q0_NUM_HCW=128", 
                     #"+DIR_PP44_Q0_NUM_HCW=128",
                     #"+DIR_PP45_Q0_NUM_HCW=128",
                     #"+DIR_PP46_Q0_NUM_HCW=128", 
                     #"+DIR_PP47_Q0_NUM_HCW=128",
                     #"+DIR_PP48_Q0_NUM_HCW=128", 
                     #"+DIR_PP49_Q0_NUM_HCW=128", 
                     #"+DIR_PP50_Q0_NUM_HCW=128",
                     #"+DIR_PP51_Q0_NUM_HCW=128", 
                     #"+DIR_PP52_Q0_NUM_HCW=128", 
                     #"+DIR_PP53_Q0_NUM_HCW=128", 
                     #"+DIR_PP54_Q0_NUM_HCW=128",
                     #"+DIR_PP55_Q0_NUM_HCW=128",
                     #"+DIR_PP56_Q0_NUM_HCW=128", 
                     #"+DIR_PP57_Q0_NUM_HCW=128",
                     #"+DIR_PP58_Q0_NUM_HCW=128", 
                     #"+DIR_PP59_Q0_NUM_HCW=128", 
                     #"+DIR_PP50_Q0_NUM_HCW=128",
                     #"+DIR_PP51_Q0_NUM_HCW=128", 
                     #"+DIR_PP52_Q0_NUM_HCW=128", 
                     #"+DIR_PP53_Q0_NUM_HCW=128",				      
		     		     		     	  
                     #"+LDB_PP0_TRF_ENA=1",
                     #"+LDB_PP1_TRF_ENA=1",
		     #"+LDB_PP2_TRF_ENA=1",  
                     #"+LDB_PP3_TRF_ENA=1",  
                     #"+LDB_PP4_TRF_ENA=1",
                     #"+LDB_PP5_TRF_ENA=1",
		     #"+LDB_PP6_TRF_ENA=1",  
                     #"+LDB_PP7_TRF_ENA=1",				      
                     #"+LDB_PP8_TRF_ENA=1",
                     #"+LDB_PP9_TRF_ENA=1",
		     #"+LDB_PP10_TRF_ENA=1",  
                     #"+LDB_PP11_TRF_ENA=1",  
                     #"+LDB_PP12_TRF_ENA=1",
                     #"+LDB_PP13_TRF_ENA=1",
		     #"+LDB_PP14_TRF_ENA=1",  
                     #"+LDB_PP15_TRF_ENA=1",
		     #"+LDB_PP16_TRF_ENA=1",  
                     #"+LDB_PP17_TRF_ENA=1",  
                     #"+LDB_PP18_TRF_ENA=1",
                     #"+LDB_PP19_TRF_ENA=1",
		     #"+LDB_PP20_TRF_ENA=1",  
                     #"+LDB_PP21_TRF_ENA=1", 
		     #"+LDB_PP22_TRF_ENA=1",  
                     #"+LDB_PP23_TRF_ENA=1",	 
		     #"+LDB_PP24_TRF_ENA=1",  
                     #"+LDB_PP25_TRF_ENA=1", 
		     #"+LDB_PP26_TRF_ENA=1",  
                     #"+LDB_PP27_TRF_ENA=1",
		     #"+LDB_PP28_TRF_ENA=1",  
                     #"+LDB_PP29_TRF_ENA=1", 
		     #"+LDB_PP30_TRF_ENA=1",  
                     #"+LDB_PP31_TRF_ENA=1",  
                     #"+LDB_PP32_TRF_ENA=1",
                     #"+LDB_PP33_TRF_ENA=1",
		     #"+LDB_PP34_TRF_ENA=1",  
                     #"+LDB_PP35_TRF_ENA=1",
		     #"+LDB_PP36_TRF_ENA=1",  
                     #"+LDB_PP37_TRF_ENA=1",  
                     #"+LDB_PP38_TRF_ENA=1",
                     #"+LDB_PP39_TRF_ENA=1",
		     #"+LDB_PP40_TRF_ENA=1",  
                     #"+LDB_PP41_TRF_ENA=1", 
		     #"+LDB_PP42_TRF_ENA=1",  
                     #"+LDB_PP43_TRF_ENA=1",	 
		     #"+LDB_PP44_TRF_ENA=1",  
                     #"+LDB_PP45_TRF_ENA=1", 
		     #"+LDB_PP46_TRF_ENA=1",  
                     #"+LDB_PP47_TRF_ENA=1",
		     #"+LDB_PP48_TRF_ENA=1",  
                     #"+LDB_PP49_TRF_ENA=1",  
		     #"+LDB_PP50_TRF_ENA=1",  
                     #"+LDB_PP51_TRF_ENA=1",  
                     #"+LDB_PP52_TRF_ENA=1",
                     #"+LDB_PP53_TRF_ENA=1",
		     #"+LDB_PP54_TRF_ENA=1",  
                     #"+LDB_PP55_TRF_ENA=1",
		     #"+LDB_PP56_TRF_ENA=1",  
                     #"+LDB_PP57_TRF_ENA=1",  
                     #"+LDB_PP58_TRF_ENA=1",
                     #"+LDB_PP59_TRF_ENA=1",
		     #"+LDB_PP60_TRF_ENA=1",  
                     #"+LDB_PP61_TRF_ENA=1", 
		     #"+LDB_PP62_TRF_ENA=1",  
                     #"+LDB_PP63_TRF_ENA=1",									      
		     		     
                     #"+DIR_PP0_TRF_ENA=1",
                     #"+DIR_PP1_TRF_ENA=1",	 
                     #"+DIR_PP2_TRF_ENA=1",
                     #"+DIR_PP3_TRF_ENA=1",
                     #"+DIR_PP4_TRF_ENA=1",
                     #"+DIR_PP5_TRF_ENA=1",	 
                     #"+DIR_PP6_TRF_ENA=1",
                     #"+DIR_PP7_TRF_ENA=1",	 
                     #"+DIR_PP8_TRF_ENA=1",
                     #"+DIR_PP9_TRF_ENA=1",	 
                     #"+DIR_PP10_TRF_ENA=1",
                     #"+DIR_PP11_TRF_ENA=1",
                     #"+DIR_PP12_TRF_ENA=1",
                     #"+DIR_PP13_TRF_ENA=1",	 
                     #"+DIR_PP14_TRF_ENA=1",
                     #"+DIR_PP15_TRF_ENA=1",
		     #"+DIR_PP16_TRF_ENA=1",  
                     #"+DIR_PP17_TRF_ENA=1",  
                     #"+DIR_PP18_TRF_ENA=1",
                     #"+DIR_PP19_TRF_ENA=1",
		     #"+DIR_PP20_TRF_ENA=1",  
                     #"+DIR_PP21_TRF_ENA=1", 
		     #"+DIR_PP22_TRF_ENA=1",  
                     #"+DIR_PP23_TRF_ENA=1",	 
		     #"+DIR_PP24_TRF_ENA=1",  
                     #"+DIR_PP25_TRF_ENA=1", 
		     #"+DIR_PP26_TRF_ENA=1",  
                     #"+DIR_PP27_TRF_ENA=1",
		     #"+DIR_PP28_TRF_ENA=1",  
                     #"+DIR_PP29_TRF_ENA=1", 
		     #"+DIR_PP30_TRF_ENA=1",  
                     #"+DIR_PP31_TRF_ENA=1", 
                     #"+DIR_PP32_TRF_ENA=1",
                     #"+DIR_PP33_TRF_ENA=1",
		     #"+DIR_PP34_TRF_ENA=1",  
                     #"+DIR_PP35_TRF_ENA=1",
		     #"+DIR_PP36_TRF_ENA=1",  
                     #"+DIR_PP37_TRF_ENA=1",  
                     #"+DIR_PP38_TRF_ENA=1",
                     #"+DIR_PP39_TRF_ENA=1",
		     #"+DIR_PP40_TRF_ENA=1",  
                     #"+DIR_PP41_TRF_ENA=1", 
		     #"+DIR_PP42_TRF_ENA=1",  
                     #"+DIR_PP43_TRF_ENA=1",	 
		     #"+DIR_PP44_TRF_ENA=1",  
                     #"+DIR_PP45_TRF_ENA=1", 
		     #"+DIR_PP46_TRF_ENA=1",  
                     #"+DIR_PP47_TRF_ENA=1",
		     #"+DIR_PP48_TRF_ENA=1",  
                     #"+DIR_PP49_TRF_ENA=1",  
		     #"+DIR_PP50_TRF_ENA=1",  
                     #"+DIR_PP51_TRF_ENA=1",  
                     #"+DIR_PP52_TRF_ENA=1",
                     #"+DIR_PP53_TRF_ENA=1",
		     #"+DIR_PP54_TRF_ENA=1",  
                     #"+DIR_PP55_TRF_ENA=1",
		     #"+DIR_PP56_TRF_ENA=1",  
                     #"+DIR_PP57_TRF_ENA=1",  
                     #"+DIR_PP58_TRF_ENA=1",
                     #"+DIR_PP59_TRF_ENA=1",
		     #"+DIR_PP60_TRF_ENA=1",  
                     #"+DIR_PP61_TRF_ENA=1", 
		     #"+DIR_PP62_TRF_ENA=1",  
                     #"+DIR_PP63_TRF_ENA=1",	 
		     
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_mmap_cfg.cft",		     
                        ],
      },    
                   
      ldb64ppdir64pp_qid1map_ordmix_test0 => {
          -simv_args => [
	  
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_1map_rop_cfg.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qidmmap_ordmix_test0 => {
          -simv_args => [ 
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_mmap_rop_cfg.cft",		     
                        ],
      },       
                   
      ldb64ppdir64pp_qid1map_ldbmix_test0 => {
          -simv_args => [
	  
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_1map_ropuno_cfg.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qidmmap_ldbmix_test0 => {
          -simv_args => [ 
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_mmap_ropuno_cfg.cft",		     
                        ],
      },       
      
      

      ####
      #64dir+64ldb rnd0: one VAS[0] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb64ppdir64pp_qid1map_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_1map_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qidmmap_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_mmap_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qid1map_ordmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_1map_rop_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qidmmap_ordmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_mmap_rop_cfgrnd0.cft",		     
                        ],
      },   

      ldb64ppdir64pp_qid1map_ldbmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_1map_ropuno_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qidmmap_ldbmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_mmap_ropuno_cfgrnd0.cft",		     
                        ],
      },       
      
      ldb64ppdir64pp_qidmmap_ldbmix_inflightthres_rnd0 => {
          -simv_args => [ 
		     
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_CK",
                     "+HQM_BYPASS_WU_TRACE",
                     "+hqmproc_surv_lsp_ctrl_enable=1",
                     "+hqmproc_surv_lsp_control_general0_sel=30",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_mmap_ropuno_inflightthres_cfgrnd0.cft",		     
                        ],
      }, 
      ####
      #64dir+64ldb rnd1: Four VAS[0]/[1]/[2]/[3] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb64ppdir64pp_qid1map_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_1map_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qidmmap_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_mmap_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qid1map_ordmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_1map_rop_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qidmmap_ordmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_mmap_rop_cfgrnd1.cft",		     
                        ],
      },   

      ldb64ppdir64pp_qid1map_ldbmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_1map_ropuno_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qidmmap_ldbmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_mmap_ropuno_cfgrnd1.cft",		     
                        ],
      },          
      
      ####
      #64dir+64ldb rnd2: Four VAS[0]/[1]/[2]/[3] ~ [7] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb64ppdir64pp_qid1map_rnd2 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_1map_cfgrnd2.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qid1map_ordmix_rnd2 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_1map_rop_cfgrnd2.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qid1map_ldbmix_rnd2 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_1map_ropuno_cfgrnd2.cft",		     
                        ],
      },   
      
      ####
      #64dir+64ldb rnd3: Four VAS[0]/[1]/[2]/[3] ~ [15] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb64ppdir64pp_qid1map_rnd3 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_1map_cfgrnd3.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qid1map_ordmix_rnd3 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_1map_rop_cfgrnd3.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qid1map_ldbmix_rnd3 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_1map_ropuno_cfgrnd3.cft",		     
                        ],
      },   

      ####
      #64dir+64ldb rnd4: Four VAS[0]/[1]/[2]/[3] ~ [31] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb64ppdir64pp_qid1map_rnd4 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_1map_cfgrnd4.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qid1map_ordmix_rnd4 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_1map_rop_cfgrnd4.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qid1map_ldbmix_rnd4 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_1map_ropuno_cfgrnd4.cft",		     
                        ],
      },         


      #################################################################### 
      ####DIR: 96QID/CQ/PP      
      #################################################################### 
      
      ldb64ppdir64pp_qid1map_dir96qid_test0 => {
          -simv_args => [
	  
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_1map_cfg.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qidmmap_dir96qid_test0 => {
          -simv_args => [ 
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_mmap_cfg.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qid1map_dir96qid_ordmix_test0 => {
          -simv_args => [
	  
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_1map_rop_cfg.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qidmmap_dir96qid_ordmix_test0 => {
          -simv_args => [ 
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_mmap_rop_cfg.cft",		     
                        ],
      },                   
      
      ldb64ppdir64pp_qid1map_dir96qid_ldbmix_test0 => {
          -simv_args => [
	  
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_1map_ropuno_cfg.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qidmmap_dir96qid_ldbmix_test0 => {
          -simv_args => [ 
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_mmap_ropuno_cfg.cft",		     
                        ],
      },       
      

      ####
      #64dir+64ldb dir96  rnd0: one VAS[0] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb64ppdir64pp_qid1map_dir96qid_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_1map_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qidmmap_dir96qid_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_mmap_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qid1map_dir96qid_ordmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_1map_rop_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qidmmap_dir96qid_ordmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_mmap_rop_cfgrnd0.cft",		     
                        ],
      },   

      ldb64ppdir64pp_qid1map_dir96qid_ldbmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_1map_ropuno_cfgrnd0.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qidmmap_dir96qid_ldbmix_rnd0 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_mmap_ropuno_cfgrnd0.cft",		     
                        ],
      },       
      
      ####
      #64dir+64ldb dir96 rnd1: Four VAS[0]/[1]/[2]/[3] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb64ppdir64pp_qid1map_dir96qid_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_1map_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qidmmap_dir96qid_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_mmap_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qid1map_dir96qid_ordmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_1map_rop_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qidmmap_dir96qid_ordmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_mmap_rop_cfgrnd1.cft",		     
                        ],
      },   

      ldb64ppdir64pp_qid1map_dir96qid_ldbmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_1map_ropuno_cfgrnd1.cft",		     
                        ],
      },   
      
      ldb64ppdir64pp_qidmmap_dir96qid_ldbmix_rnd1 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_mmap_ropuno_cfgrnd1.cft",		     
                        ],
      },       
                     
      ####
      #64dir+64ldb dir96 rnd2: Four VAS[0]/[1]/[2]/[3]~[7] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb64ppdir64pp_qid1map_dir96qid_rnd2 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_1map_cfgrnd2.cft",		     
                        ],
      },   
           
      ldb64ppdir64pp_qid1map_dir96qid_ordmix_rnd2 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_1map_rop_cfgrnd2.cft",		     
                        ],
      },   
     
      ldb64ppdir64pp_qid1map_dir96qid_ldbmix_rnd2 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_1map_ropuno_cfgrnd2.cft",		     
                        ],
      },   

      ####
      #64dir+64ldb dir96 rnd3: Four VAS[0]/[1]/[2]/[3]~[15] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb64ppdir64pp_qid1map_dir96qid_rnd3 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_1map_cfgrnd3.cft",		     
                        ],
      },   
           
      ldb64ppdir64pp_qid1map_dir96qid_ordmix_rnd3 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_1map_rop_cfgrnd3.cft",		     
                        ],
      },   
     
      ldb64ppdir64pp_qid1map_dir96qid_ldbmix_rnd3 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_1map_ropuno_cfgrnd3.cft",		     
                        ],
      },   
 
      ####
      #64dir+64ldb dir96 rnd4: Four VAS[0]/[1]/[2]/[3]~[31] with rnd number of credits; rnd cq_depth; rnd wu_limit      
      ####
      ldb64ppdir64pp_qid1map_dir96qid_rnd4 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_1map_cfgrnd4.cft",		     
                        ],
      },   
           
      ldb64ppdir64pp_qid1map_dir96qid_ordmix_rnd4 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_1map_rop_cfgrnd4.cft",		     
                        ],
      },   
     
      ldb64ppdir64pp_qid1map_dir96qid_ldbmix_rnd4 => {
          -simv_args => [ 
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_64cqqid_dir96_1map_ropuno_cfgrnd4.cft",		     
                        ],
      },   

      #########################################################
      #########################################################
      ##Scenario 2 Test: general 8ldb+8dir set options in cmd lime  
      #########################################################
      #########################################################      
      #ldbPP[8] sends out QID 0/1/2 QATM
      #ldbPP[9] sends out QID 4/5/6 QORD
      #dirPP[4] sends out QID 0/1/2 QDIR
      #QID[0] => CQ[0]
      #QID[1] => CQ[1]
      #QID[2] => CQ[2]
      #QID[3] => CQ[3]
      #QID[4] => CQ[4]
      #QID[5] => CQ[5]
      #QID[6] => CQ[6]
      #QID[7] => CQ[7]
      
      ##################
      #scenario 2
      ##################
      ldb10pp8cqdir8pp_1map_scen2_smk00_flow => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",

                     "+LDB_PP8_TRF_ENA=1",
                     "+LDB_PP8_Q0_NUM_HCW=768",
                     "+LDB_PP8_QTYPE=QATM",
                     "+LDB_PP8_QID=0",
                     "+LDB_PP8_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP8_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP8_HCW_DELAY=0",
                     "+LDB_PP8_TRF_QID_SELMODE=9",
                     "+ldbpp8_qidin=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=256",
                     "+LDB_PP0_QTYPE=QUNO",
                     "+LDB_PP0_QID=3",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP0_HCW_DELAY=10",
                     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP0_RTNCMPCTRL_NUM=16",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP0_RTNTOKCTRL_NUM=16",
                     "+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP0_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+LDB_PP1_TRF_ENA=1",  
                     "+LDB_PP1_Q0_NUM_HCW=256",
                     "+LDB_PP1_QTYPE=QUNO",
                     "+LDB_PP1_QID=3", 
                     "+LDB_PP1_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP1_HCW_DELAY=10",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=16",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP1_RTNTOKCTRL_NUM=16", 
                     "+LDB_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=256",
                     "+LDB_PP2_QTYPE=QUNO",
                     "+LDB_PP2_QID=3",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP2_HCW_DELAY=10",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP2_RTNCMPCTRL_NUM=16",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP2_RTNTOKCTRL_NUM=16",
                     "+LDB_PP2_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support
 
                     "+LDB_PP3_TRF_ENA=1", 
                     "+LDB_PP3_Q0_NUM_HCW=0",  

                     "+ldbpp3_trf_scen2=1",  
                     "+ldbpp3_wait2st_num=3000",     


                     "+LDB_PP9_TRF_ENA=1",  
                     "+LDB_PP9_Q0_NUM_HCW=768",  
                     "+LDB_PP9_QTYPE=QORD",  
                     "+LDB_PP9_QID=4",     
                     "+LDB_PP9_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP9_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP9_HCW_DELAY=0",
                     "+LDB_PP9_TRF_QID_SELMODE=9",
                     "+ldbpp9_qidin=4",

                     "+LDB_PP4_TRF_ENA=1",  
                     "+LDB_PP4_Q0_NUM_HCW=1024",  #256*4frag for each = 1024
                     "+LDB_PP4_QTYPE=QUNO",  
                     "+LDB_PP4_QID=7",  
                     "+LDB_PP4_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP4_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP4_RTNTOKCTRL_NUM=16",  
                     "+LDB_PP4_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support
,
		     "+LDB_PP4_TRF_DELAY_MIN=10", 
		     "+LDB_PP4_TRF_DELAY_MAX=10", 
                     "+LDB_PP4_TRFFRAG_CTRL_MODE=2", #2: ended by renq/renq_t
                     "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP4_RENQ_QTYPE=QUNO",
                     "+LDB_PP4_RENQ_QID=7",		


                     "+LDB_PP5_TRF_ENA=1",  
                     "+LDB_PP5_Q0_NUM_HCW=1024",    #256*4frag for each = 1024
                     "+LDB_PP5_QTYPE=QUNO",  
                     "+LDB_PP5_QID=7",  
                     "+LDB_PP5_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP5_HCW_DELAY=10",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP5_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP5_RTNTOKCTRL_NUM=16", 
                     "+LDB_PP5_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

		     "+LDB_PP5_TRF_DELAY_MIN=10", 
		     "+LDB_PP5_TRF_DELAY_MAX=10", 
                     "+LDB_PP5_TRFFRAG_CTRL_MODE=2", #2: ended by renq/renq_t
                     "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP5_RENQ_QTYPE=QUNO",
                     "+LDB_PP5_RENQ_QID=7",	

                     "+LDB_PP6_TRF_ENA=1",  
                     "+LDB_PP6_Q0_NUM_HCW=1024",     #256*4frag for each = 1024
                     "+LDB_PP6_QTYPE=QUNO",  
                     "+LDB_PP6_QID=7",  
                     "+LDB_PP6_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP6_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP6_HCW_DELAY=10",
                     "+LDB_PP6_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP6_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP6_RTNTOKCTRL_NUM=16",  
                     "+LDB_PP6_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP6_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

		     "+LDB_PP6_TRF_DELAY_MIN=10", 
		     "+LDB_PP6_TRF_DELAY_MAX=10", 
                     "+LDB_PP6_TRFFRAG_CTRL_MODE=2", #2: ended by renq/renq_t
                     "+LDB_PP6_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP6_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP6_RENQ_QTYPE=QUNO",
                     "+LDB_PP6_RENQ_QID=7",


                     "+LDB_PP7_TRF_ENA=1",  
                     "+LDB_PP7_Q0_NUM_HCW=0",  

                     "+ldbpp7_trf_scen2=1",  
                     "+ldbpp7_wait2st_num=3000",  
          

                     "+DIR_PP4_TRF_ENA=1",  
                     "+DIR_PP4_Q0_NUM_HCW=768",  
                     "+DIR_PP4_QTYPE=QDIR",  
                     "+DIR_PP4_QID=0",     
                     "+DIR_PP4_TRF_NEWDELAY_MIN=0", 
                     "+DIR_PP4_TRF_NEWDELAY_MAX=0",   
                     "+DIR_PP4_HCW_DELAY=0",
                     "+DIR_PP4_TRF_QID_SELMODE=9",
                     "+dirpp4_qidin=0",

                     "+DIR_PP0_TRF_ENA=1",  
                     "+DIR_PP0_Q0_NUM_HCW=256", 
                     "+DIR_PP0_QTYPE=QDIR",  
                     "+DIR_PP0_QID=3",  
                     "+DIR_PP0_TRF_NEWDELAY_MIN=50", 
                     "+DIR_PP0_TRF_NEWDELAY_MAX=50",   
                     "+DIR_PP0_HCW_DELAY=10",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP0_RTNTOKCTRL_NUM=16",  
                     "+DIR_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP0_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP1_TRF_ENA=1",  
                     "+DIR_PP1_Q0_NUM_HCW=256",  
                     "+DIR_PP1_QTYPE=QDIR",  
                     "+DIR_PP1_QID=3",  
                     "+DIR_PP1_TRF_NEWDELAY_MIN=50", 
                     "+DIR_PP1_TRF_NEWDELAY_MAX=50",   
                     "+DIR_PP1_HCW_DELAY=10",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP1_RTNTOKCTRL_NUM=16", 
                     "+DIR_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP2_TRF_ENA=1",  
                     "+DIR_PP2_Q0_NUM_HCW=256",  
                     "+DIR_PP2_QTYPE=QDIR",  
                     "+DIR_PP2_QID=3",  
                     "+DIR_PP2_TRF_NEWDELAY_MIN=50", 
                     "+DIR_PP2_TRF_NEWDELAY_MAX=50",   
                     "+DIR_PP2_HCW_DELAY=10",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP2_RTNTOKCTRL_NUM=16",  
                     "+DIR_PP2_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP3_TRF_ENA=1",  
                     "+DIR_PP3_Q0_NUM_HCW=0",  

                    # "+ldbpp7_trf_scen2=1",  
                    # "+ldbpp7_wait2st_num=3000",  

                    # "+hqmproc_return_flow=1",
		     	     
                    ## "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_cfg.cft",		     
                        ],
      },     


      ldb10pp8cqdir8pp_1map_scen2_smk00_flow_ordfrag => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",

                     "+LDB_PP8_TRF_ENA=1",
                     "+LDB_PP8_Q0_NUM_HCW=768",
                     "+LDB_PP8_QTYPE=QATM",
                     "+LDB_PP8_QID=0",
                     "+LDB_PP8_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP8_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP8_HCW_DELAY=0",
                     "+LDB_PP8_TRF_QID_SELMODE=9",
                     "+ldbpp8_qidin=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=256",
                     "+LDB_PP0_QTYPE=QUNO",
                     "+LDB_PP0_QID=3",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP0_HCW_DELAY=10",
                     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP0_RTNCMPCTRL_NUM=16",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP0_RTNTOKCTRL_NUM=16",
                     "+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP0_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+LDB_PP1_TRF_ENA=1",  
                     "+LDB_PP1_Q0_NUM_HCW=256",
                     "+LDB_PP1_QTYPE=QUNO",
                     "+LDB_PP1_QID=3", 
                     "+LDB_PP1_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP1_HCW_DELAY=10",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=16",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP1_RTNTOKCTRL_NUM=16", 
                     "+LDB_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=256",
                     "+LDB_PP2_QTYPE=QUNO",
                     "+LDB_PP2_QID=3",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP2_HCW_DELAY=10",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP2_RTNCMPCTRL_NUM=16",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP2_RTNTOKCTRL_NUM=16",
                     "+LDB_PP2_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support
 
                     "+LDB_PP3_TRF_ENA=1", 
                     "+LDB_PP3_Q0_NUM_HCW=0",  

                     "+ldbpp3_trf_scen2=1",  
                     "+ldbpp3_wait2st_num=3000",     


                     "+LDB_PP9_TRF_ENA=1",  
                     "+LDB_PP9_Q0_NUM_HCW=1024",  
                     "+LDB_PP9_QTYPE=QORD",  
                     "+LDB_PP9_QID=4",     
                     "+LDB_PP9_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP9_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP9_HCW_DELAY=0",
                     "+LDB_PP9_TRF_QID_SELMODE=9",
                     "+ldbpp9_qidin=4",

                     "+LDB_PP4_TRF_ENA=1",  
                     "+LDB_PP4_Q0_NUM_HCW=1024",  #256*4frag for each = 1024
                     "+LDB_PP4_QTYPE=QUNO",  
                     "+LDB_PP4_QID=7",  
                     "+LDB_PP4_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP4_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP4_RTNTOKCTRL_NUM=16",  
                     "+LDB_PP4_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support
,
		     "+LDB_PP4_TRF_DELAY_MIN=10", 
		     "+LDB_PP4_TRF_DELAY_MAX=10", 
                     "+LDB_PP4_TRFFRAG_CTRL_MODE=2", #2: ended by renq/renq_t
                     "+LDB_PP4_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP4_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP4_RENQ_QTYPE=QUNO",
                     "+LDB_PP4_RENQ_QID=7",		


                     "+LDB_PP5_TRF_ENA=1",  
                     "+LDB_PP5_Q0_NUM_HCW=1024",    #256*4frag for each = 1024
                     "+LDB_PP5_QTYPE=QUNO",  
                     "+LDB_PP5_QID=7",  
                     "+LDB_PP5_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP5_HCW_DELAY=10",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP5_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP5_RTNTOKCTRL_NUM=16", 
                     "+LDB_PP5_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

		     "+LDB_PP5_TRF_DELAY_MIN=10", 
		     "+LDB_PP5_TRF_DELAY_MAX=10", 
                     "+LDB_PP5_TRFFRAG_CTRL_MODE=2", #2: ended by renq/renq_t
                     "+LDB_PP5_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP5_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP5_RENQ_QTYPE=QUNO",
                     "+LDB_PP5_RENQ_QID=7",	

                     "+LDB_PP6_TRF_ENA=1",  
                     "+LDB_PP6_Q0_NUM_HCW=1024",     #256*4frag for each = 1024
                     "+LDB_PP6_QTYPE=QUNO",  
                     "+LDB_PP6_QID=7",  
                     "+LDB_PP6_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP6_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP6_HCW_DELAY=10",
                     "+LDB_PP6_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP6_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP6_RTNTOKCTRL_NUM=16",  
                     "+LDB_PP6_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP6_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

		     "+LDB_PP6_TRF_DELAY_MIN=10", 
		     "+LDB_PP6_TRF_DELAY_MAX=10", 
                     "+LDB_PP6_TRFFRAG_CTRL_MODE=2", #2: ended by renq/renq_t
                     "+LDB_PP6_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP6_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP6_RENQ_QTYPE=QUNO",
                     "+LDB_PP6_RENQ_QID=7",


                     "+LDB_PP7_TRF_ENA=1",  
                     "+LDB_PP7_Q0_NUM_HCW=0",  

                     "+ldbpp7_trf_scen2=1",  
                     "+ldbpp7_wait2st_num=3000",  
          

                     "+DIR_PP4_TRF_ENA=1",  
                     "+DIR_PP4_Q0_NUM_HCW=768",  
                     "+DIR_PP4_QTYPE=QDIR",  
                     "+DIR_PP4_QID=0",     
                     "+DIR_PP4_TRF_NEWDELAY_MIN=0", 
                     "+DIR_PP4_TRF_NEWDELAY_MAX=0",   
                     "+DIR_PP4_HCW_DELAY=0",
                     "+DIR_PP4_TRF_QID_SELMODE=9",
                     "+dirpp4_qidin=0",

                     "+DIR_PP0_TRF_ENA=1",  
                     "+DIR_PP0_Q0_NUM_HCW=256", 
                     "+DIR_PP0_QTYPE=QDIR",  
                     "+DIR_PP0_QID=3",  
                     "+DIR_PP0_TRF_NEWDELAY_MIN=50", 
                     "+DIR_PP0_TRF_NEWDELAY_MAX=50",   
                     "+DIR_PP0_HCW_DELAY=10",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP0_RTNTOKCTRL_NUM=16",  
                     "+DIR_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP0_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP1_TRF_ENA=1",  
                     "+DIR_PP1_Q0_NUM_HCW=256",  
                     "+DIR_PP1_QTYPE=QDIR",  
                     "+DIR_PP1_QID=3",  
                     "+DIR_PP1_TRF_NEWDELAY_MIN=50", 
                     "+DIR_PP1_TRF_NEWDELAY_MAX=50",   
                     "+DIR_PP1_HCW_DELAY=10",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP1_RTNTOKCTRL_NUM=16", 
                     "+DIR_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP2_TRF_ENA=1",  
                     "+DIR_PP2_Q0_NUM_HCW=256",  
                     "+DIR_PP2_QTYPE=QDIR",  
                     "+DIR_PP2_QID=3",  
                     "+DIR_PP2_TRF_NEWDELAY_MIN=50", 
                     "+DIR_PP2_TRF_NEWDELAY_MAX=50",   
                     "+DIR_PP2_HCW_DELAY=10",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP2_RTNTOKCTRL_NUM=16",  
                     "+DIR_PP2_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP3_TRF_ENA=1",  
                     "+DIR_PP3_Q0_NUM_HCW=0",  

                    # "+ldbpp7_trf_scen2=1",  
                    # "+ldbpp7_wait2st_num=3000",  

                    # "+hqmproc_return_flow=1",
		     	     
                    ## "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_cfg.cft",		     
                        ],
      },     





      #############################
      #Scenario 2 
      #HQMV30 AO
      #############################
      ldb10pp8cqdir8pp_1map_scen2_smk00_flow_atmord => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",

                     "+LDB_PP8_TRF_ENA=1",
                     "+LDB_PP8_Q0_NUM_HCW=768", #192
                     "+LDB_PP8_QTYPE=QATM",
                     "+LDB_PP8_QID=0",
                     "+LDB_PP8_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP8_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP8_HCW_DELAY=0",
                     "+LDB_PP8_TRF_QID_SELMODE=9",
                     "+ldbpp8_qidin=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024", #256
                     "+LDB_PP0_QTYPE=QUNO",
                     "+LDB_PP0_QID=3",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP0_HCW_DELAY=10",
                     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP0_RTNCMPCTRL_NUM=16",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP0_RTNTOKCTRL_NUM=16",
                     "+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP0_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support
                     "+LDB_PP0_TRFFRAG_CTRL_MODE=1",
                     "+LDB_PP0_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP0_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP0_RENQ_QTYPE=QUNO",
                     "+LDB_PP0_RENQ_QID=3",	

                     "+LDB_PP1_TRF_ENA=1",  
                     "+LDB_PP1_Q0_NUM_HCW=1024", #256",
                     "+LDB_PP1_QTYPE=QUNO",
                     "+LDB_PP1_QID=3", 
                     "+LDB_PP1_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP1_HCW_DELAY=10",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=16",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP1_RTNTOKCTRL_NUM=16", 
                     "+LDB_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support
                     "+LDB_PP1_TRFFRAG_CTRL_MODE=1",
                     "+LDB_PP1_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP1_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP1_RENQ_QTYPE=QUNO",
                     "+LDB_PP1_RENQ_QID=3",	

                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=1024", #256",
                     "+LDB_PP2_QTYPE=QUNO",
                     "+LDB_PP2_QID=3",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP2_HCW_DELAY=10",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP2_RTNCMPCTRL_NUM=16",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP2_RTNTOKCTRL_NUM=16",
                     "+LDB_PP2_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support
                     "+LDB_PP2_TRFFRAG_CTRL_MODE=1",
                     "+LDB_PP2_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP2_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP2_RENQ_QTYPE=QUNO",
                     "+LDB_PP2_RENQ_QID=3",	
 
                     "+LDB_PP3_TRF_ENA=1", 
                     "+LDB_PP3_Q0_NUM_HCW=0",  

                     "+ldbpp3_trf_scen2=1",  
                     "+ldbpp3_wait2st_num=3000",     


                     "+LDB_PP9_TRF_ENA=1",  
                     "+LDB_PP9_Q0_NUM_HCW=768",  
                     "+LDB_PP9_QTYPE=QORD",  
                     "+LDB_PP9_QID=4",     
                     "+LDB_PP9_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP9_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP9_HCW_DELAY=0",
                     "+LDB_PP9_TRF_QID_SELMODE=9",
                     "+ldbpp9_qidin=4",

                     "+LDB_PP4_TRF_ENA=1",  
                     "+LDB_PP4_Q0_NUM_HCW=1024",  #256*4frag for each = 1024
                     "+LDB_PP4_QTYPE=QUNO",  
                     "+LDB_PP4_QID=7",  
                     "+LDB_PP4_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP4_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP4_RTNTOKCTRL_NUM=16",  
                     "+LDB_PP4_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support
,
		     "+LDB_PP4_TRF_DELAY_MIN=10", 
		     "+LDB_PP4_TRF_DELAY_MAX=10", 
                     "+LDB_PP4_TRFFRAG_CTRL_MODE=2", #2: ended by renq/renq_t
                     "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP4_RENQ_QTYPE=QUNO",
                     "+LDB_PP4_RENQ_QID=7",		


                     "+LDB_PP5_TRF_ENA=1",  
                     "+LDB_PP5_Q0_NUM_HCW=1024",    #256*4frag for each = 1024
                     "+LDB_PP5_QTYPE=QUNO",  
                     "+LDB_PP5_QID=7",  
                     "+LDB_PP5_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP5_HCW_DELAY=10",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP5_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP5_RTNTOKCTRL_NUM=16", 
                     "+LDB_PP5_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

		     "+LDB_PP5_TRF_DELAY_MIN=10", 
		     "+LDB_PP5_TRF_DELAY_MAX=10", 
                     "+LDB_PP5_TRFFRAG_CTRL_MODE=2", #2: ended by renq/renq_t
                     "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP5_RENQ_QTYPE=QUNO",
                     "+LDB_PP5_RENQ_QID=7",	

                     "+LDB_PP6_TRF_ENA=1",  
                     "+LDB_PP6_Q0_NUM_HCW=1024",     #256*4frag for each = 1024
                     "+LDB_PP6_QTYPE=QUNO",  
                     "+LDB_PP6_QID=7",  
                     "+LDB_PP6_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP6_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP6_HCW_DELAY=10",
                     "+LDB_PP6_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP6_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP6_RTNTOKCTRL_NUM=16",  
                     "+LDB_PP6_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP6_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

		     "+LDB_PP6_TRF_DELAY_MIN=10", 
		     "+LDB_PP6_TRF_DELAY_MAX=10", 
                     "+LDB_PP6_TRFFRAG_CTRL_MODE=2", #2: ended by renq/renq_t
                     "+LDB_PP6_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP6_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP6_RENQ_QTYPE=QUNO",
                     "+LDB_PP6_RENQ_QID=7",


                     "+LDB_PP7_TRF_ENA=1",  
                     "+LDB_PP7_Q0_NUM_HCW=0",  

                     "+ldbpp7_trf_scen2=1",  
                     "+ldbpp7_wait2st_num=3000",  
          

                     "+DIR_PP4_TRF_ENA=1",  
                     "+DIR_PP4_Q0_NUM_HCW=768",  
                     "+DIR_PP4_QTYPE=QDIR",  
                     "+DIR_PP4_QID=0",     
                     "+DIR_PP4_TRF_NEWDELAY_MIN=0", 
                     "+DIR_PP4_TRF_NEWDELAY_MAX=0",   
                     "+DIR_PP4_HCW_DELAY=0",
                     "+DIR_PP4_TRF_QID_SELMODE=9",
                     "+dirpp4_qidin=0",

                     "+DIR_PP0_TRF_ENA=1",  
                     "+DIR_PP0_Q0_NUM_HCW=256", 
                     "+DIR_PP0_QTYPE=QDIR",  
                     "+DIR_PP0_QID=3",  
                     "+DIR_PP0_TRF_NEWDELAY_MIN=50", 
                     "+DIR_PP0_TRF_NEWDELAY_MAX=50",   
                     "+DIR_PP0_HCW_DELAY=10",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP0_RTNTOKCTRL_NUM=16",  
                     "+DIR_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP0_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP1_TRF_ENA=1",  
                     "+DIR_PP1_Q0_NUM_HCW=256",  
                     "+DIR_PP1_QTYPE=QDIR",  
                     "+DIR_PP1_QID=3",  
                     "+DIR_PP1_TRF_NEWDELAY_MIN=50", 
                     "+DIR_PP1_TRF_NEWDELAY_MAX=50",   
                     "+DIR_PP1_HCW_DELAY=10",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP1_RTNTOKCTRL_NUM=16", 
                     "+DIR_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP2_TRF_ENA=1",  
                     "+DIR_PP2_Q0_NUM_HCW=256",  
                     "+DIR_PP2_QTYPE=QDIR",  
                     "+DIR_PP2_QID=3",  
                     "+DIR_PP2_TRF_NEWDELAY_MIN=50", 
                     "+DIR_PP2_TRF_NEWDELAY_MAX=50",   
                     "+DIR_PP2_HCW_DELAY=10",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP2_RTNTOKCTRL_NUM=16",  
                     "+DIR_PP2_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP3_TRF_ENA=1",  
                     "+DIR_PP3_Q0_NUM_HCW=0",  

                    # "+ldbpp7_trf_scen2=1",  
                    # "+ldbpp7_wait2st_num=3000",  

                    # "+hqmproc_return_flow=1",
		     	     
                    ## "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_cfg.cft",		     
                        ],
      },     


      ldb10pp8cqdir8pp_1map_scen2_smk00_flow_ordfrag_atmord => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",

                     "+LDB_PP8_TRF_ENA=1",
                     "+LDB_PP8_Q0_NUM_HCW=768",
                     "+LDB_PP8_QTYPE=QATM",
                     "+LDB_PP8_QID=0",
                     "+LDB_PP8_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP8_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP8_HCW_DELAY=0",
                     "+LDB_PP8_TRF_QID_SELMODE=9",
                     "+ldbpp8_qidin=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024",
                     "+LDB_PP0_QTYPE=QUNO",
                     "+LDB_PP0_QID=3",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP0_HCW_DELAY=10",
                     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP0_RTNCMPCTRL_NUM=16",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP0_RTNTOKCTRL_NUM=16",
                     "+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP0_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support
                     "+LDB_PP0_TRFFRAG_CTRL_MODE=1",
                     "+LDB_PP0_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP0_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP0_RENQ_QTYPE=QUNO",
                     "+LDB_PP0_RENQ_QID=3",	

                     "+LDB_PP1_TRF_ENA=1",  
                     "+LDB_PP1_Q0_NUM_HCW=1024",
                     "+LDB_PP1_QTYPE=QUNO",
                     "+LDB_PP1_QID=3", 
                     "+LDB_PP1_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP1_HCW_DELAY=10",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=16",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP1_RTNTOKCTRL_NUM=16", 
                     "+LDB_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support
                     "+LDB_PP1_TRFFRAG_CTRL_MODE=1",
                     "+LDB_PP1_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP1_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP1_RENQ_QTYPE=QUNO",
                     "+LDB_PP1_RENQ_QID=3",	


                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=1024",
                     "+LDB_PP2_QTYPE=QUNO",
                     "+LDB_PP2_QID=3",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP2_HCW_DELAY=10",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP2_RTNCMPCTRL_NUM=16",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP2_RTNTOKCTRL_NUM=16",
                     "+LDB_PP2_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support
                     "+LDB_PP2_TRFFRAG_CTRL_MODE=1",
                     "+LDB_PP2_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP2_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP2_RENQ_QTYPE=QUNO",
                     "+LDB_PP2_RENQ_QID=3",	


                     "+LDB_PP3_TRF_ENA=1", 
                     "+LDB_PP3_Q0_NUM_HCW=0",  

                     "+ldbpp3_trf_scen2=1",  
                     "+ldbpp3_wait2st_num=3000",     


                     "+LDB_PP9_TRF_ENA=1",  
                     "+LDB_PP9_Q0_NUM_HCW=1024",  
                     "+LDB_PP9_QTYPE=QORD",  
                     "+LDB_PP9_QID=4",     
                     "+LDB_PP9_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP9_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP9_HCW_DELAY=0",
                     "+LDB_PP9_TRF_QID_SELMODE=9",
                     "+ldbpp9_qidin=4",

                     "+LDB_PP4_TRF_ENA=1",  
                     "+LDB_PP4_Q0_NUM_HCW=1024",  #256*4frag for each = 1024
                     "+LDB_PP4_QTYPE=QUNO",  
                     "+LDB_PP4_QID=7",  
                     "+LDB_PP4_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP4_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP4_RTNTOKCTRL_NUM=16",  
                     "+LDB_PP4_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support
,
		     "+LDB_PP4_TRF_DELAY_MIN=10", 
		     "+LDB_PP4_TRF_DELAY_MAX=10", 
                     "+LDB_PP4_TRFFRAG_CTRL_MODE=2", #2: ended by renq/renq_t
                     "+LDB_PP4_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP4_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP4_RENQ_QTYPE=QUNO",
                     "+LDB_PP4_RENQ_QID=7",		


                     "+LDB_PP5_TRF_ENA=1",  
                     "+LDB_PP5_Q0_NUM_HCW=1024",    #256*4frag for each = 1024
                     "+LDB_PP5_QTYPE=QUNO",  
                     "+LDB_PP5_QID=7",  
                     "+LDB_PP5_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP5_HCW_DELAY=10",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP5_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP5_RTNTOKCTRL_NUM=16", 
                     "+LDB_PP5_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

		     "+LDB_PP5_TRF_DELAY_MIN=10", 
		     "+LDB_PP5_TRF_DELAY_MAX=10", 
                     "+LDB_PP5_TRFFRAG_CTRL_MODE=2", #2: ended by renq/renq_t
                     "+LDB_PP5_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP5_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP5_RENQ_QTYPE=QUNO",
                     "+LDB_PP5_RENQ_QID=7",	

                     "+LDB_PP6_TRF_ENA=1",  
                     "+LDB_PP6_Q0_NUM_HCW=1024",     #256*4frag for each = 1024
                     "+LDB_PP6_QTYPE=QUNO",  
                     "+LDB_PP6_QID=7",  
                     "+LDB_PP6_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP6_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP6_HCW_DELAY=10",
                     "+LDB_PP6_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP6_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP6_RTNTOKCTRL_NUM=16",  
                     "+LDB_PP6_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP6_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

		     "+LDB_PP6_TRF_DELAY_MIN=10", 
		     "+LDB_PP6_TRF_DELAY_MAX=10", 
                     "+LDB_PP6_TRFFRAG_CTRL_MODE=2", #2: ended by renq/renq_t
                     "+LDB_PP6_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP6_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP6_RENQ_QTYPE=QUNO",
                     "+LDB_PP6_RENQ_QID=7",


                     "+LDB_PP7_TRF_ENA=1",  
                     "+LDB_PP7_Q0_NUM_HCW=0",  

                     "+ldbpp7_trf_scen2=1",  
                     "+ldbpp7_wait2st_num=3000",  
          

                     "+DIR_PP4_TRF_ENA=1",  
                     "+DIR_PP4_Q0_NUM_HCW=768",  
                     "+DIR_PP4_QTYPE=QDIR",  
                     "+DIR_PP4_QID=0",     
                     "+DIR_PP4_TRF_NEWDELAY_MIN=0", 
                     "+DIR_PP4_TRF_NEWDELAY_MAX=0",   
                     "+DIR_PP4_HCW_DELAY=0",
                     "+DIR_PP4_TRF_QID_SELMODE=9",
                     "+dirpp4_qidin=0",

                     "+DIR_PP0_TRF_ENA=1",  
                     "+DIR_PP0_Q0_NUM_HCW=256", 
                     "+DIR_PP0_QTYPE=QDIR",  
                     "+DIR_PP0_QID=3",  
                     "+DIR_PP0_TRF_NEWDELAY_MIN=50", 
                     "+DIR_PP0_TRF_NEWDELAY_MAX=50",   
                     "+DIR_PP0_HCW_DELAY=10",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP0_RTNTOKCTRL_NUM=16",  
                     "+DIR_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP0_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP1_TRF_ENA=1",  
                     "+DIR_PP1_Q0_NUM_HCW=256",  
                     "+DIR_PP1_QTYPE=QDIR",  
                     "+DIR_PP1_QID=3",  
                     "+DIR_PP1_TRF_NEWDELAY_MIN=50", 
                     "+DIR_PP1_TRF_NEWDELAY_MAX=50",   
                     "+DIR_PP1_HCW_DELAY=10",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP1_RTNTOKCTRL_NUM=16", 
                     "+DIR_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP2_TRF_ENA=1",  
                     "+DIR_PP2_Q0_NUM_HCW=256",  
                     "+DIR_PP2_QTYPE=QDIR",  
                     "+DIR_PP2_QID=3",  
                     "+DIR_PP2_TRF_NEWDELAY_MIN=50", 
                     "+DIR_PP2_TRF_NEWDELAY_MAX=50",   
                     "+DIR_PP2_HCW_DELAY=10",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP2_RTNTOKCTRL_NUM=16",  
                     "+DIR_PP2_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP3_TRF_ENA=1",  
                     "+DIR_PP3_Q0_NUM_HCW=0",  

                    # "+ldbpp7_trf_scen2=1",  
                    # "+ldbpp7_wait2st_num=3000",  

                    # "+hqmproc_return_flow=1",
		     	     
                    ## "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_cfg.cft",		     
                        ],
      },     



      #run longer
      ldb10pp8cqdir8pp_1map_scen2_smk01_atmord => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",

                     "+LDB_PP8_TRF_ENA=1",
                     "+LDB_PP8_Q0_NUM_HCW=3072",
                     "+LDB_PP8_QTYPE=QATM",
                     "+LDB_PP8_QID=0",
                     "+LDB_PP8_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP8_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP8_HCW_DELAY=0",
                     "+LDB_PP8_TRF_QID_SELMODE=9",
                     "+ldbpp8_qidin=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=4096",
                     "+LDB_PP0_QTYPE=QUNO",
                     "+LDB_PP0_QID=3",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=500", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=500",   
                     "+LDB_PP0_HCW_DELAY=10",
                     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP0_RTNCMPCTRL_NUM=16",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP0_RTNTOKCTRL_NUM=16",
                     "+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP0_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support
                     "+LDB_PP0_TRFFRAG_CTRL_MODE=1",
                     "+LDB_PP0_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP0_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP0_RENQ_QTYPE=QUNO",
                     "+LDB_PP0_RENQ_QID=3",	


                     "+LDB_PP1_TRF_ENA=1",  
                     "+LDB_PP1_Q0_NUM_HCW=4096",
                     "+LDB_PP1_QTYPE=QUNO",
                     "+LDB_PP1_QID=3", 
                     "+LDB_PP1_TRF_NEWDELAY_MIN=500", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=500",   
                     "+LDB_PP1_HCW_DELAY=10",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=16",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP1_RTNTOKCTRL_NUM=16", 
                     "+LDB_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support
                     "+LDB_PP1_TRFFRAG_CTRL_MODE=1",
                     "+LDB_PP1_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP1_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP1_RENQ_QTYPE=QUNO",
                     "+LDB_PP1_RENQ_QID=3",	

                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=4096",
                     "+LDB_PP2_QTYPE=QUNO",
                     "+LDB_PP2_QID=3",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=500", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=500",   
                     "+LDB_PP2_HCW_DELAY=10",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP2_RTNCMPCTRL_NUM=16",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP2_RTNTOKCTRL_NUM=16",
                     "+LDB_PP2_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support
                     "+LDB_PP2_TRFFRAG_CTRL_MODE=1",
                     "+LDB_PP2_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP2_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP2_RENQ_QTYPE=QUNO",
                     "+LDB_PP2_RENQ_QID=3",	


                     "+LDB_PP3_TRF_ENA=1", 
                     "+LDB_PP3_Q0_NUM_HCW=0",  

                     "+ldbpp3_trf_scen2=1",  
                     "+ldbpp3_wait2st_num=3000",     


                     "+LDB_PP9_TRF_ENA=1",  
                     "+LDB_PP9_Q0_NUM_HCW=3072",  
                     "+LDB_PP9_QTYPE=QORD",  
                     "+LDB_PP9_QID=4",     
                     "+LDB_PP9_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP9_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP9_HCW_DELAY=0",
                     "+LDB_PP9_TRF_QID_SELMODE=9",
                     "+ldbpp9_qidin=4",

                     "+LDB_PP4_TRF_ENA=1",  
                     "+LDB_PP4_Q0_NUM_HCW=1024", 
                     "+LDB_PP4_QTYPE=QUNO",  
                     "+LDB_PP4_QID=7",  
                     "+LDB_PP4_TRF_NEWDELAY_MIN=500", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=500",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP4_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP4_RTNTOKCTRL_NUM=16",  
                     "+LDB_PP4_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+LDB_PP5_TRF_ENA=1",  
                     "+LDB_PP5_Q0_NUM_HCW=1024",  
                     "+LDB_PP5_QTYPE=QUNO",  
                     "+LDB_PP5_QID=7",  
                     "+LDB_PP5_TRF_NEWDELAY_MIN=500", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=500",   
                     "+LDB_PP5_HCW_DELAY=10",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP5_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP5_RTNTOKCTRL_NUM=16", 
                     "+LDB_PP5_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+LDB_PP6_TRF_ENA=1",  
                     "+LDB_PP6_Q0_NUM_HCW=1024",  
                     "+LDB_PP6_QTYPE=QUNO",  
                     "+LDB_PP6_QID=7",  
                     "+LDB_PP6_TRF_NEWDELAY_MIN=500", 
                     "+LDB_PP6_TRF_NEWDELAY_MAX=500",   
                     "+LDB_PP6_HCW_DELAY=10",
                     "+LDB_PP6_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP6_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP6_RTNTOKCTRL_NUM=16",  
                     "+LDB_PP6_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP6_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+LDB_PP7_TRF_ENA=1",  
                     "+LDB_PP7_Q0_NUM_HCW=0",  

                     "+ldbpp7_trf_scen2=1",  
                     "+ldbpp7_wait2st_num=3000",  
          

                     "+DIR_PP4_TRF_ENA=1",  
                     "+DIR_PP4_Q0_NUM_HCW=3072",  
                     "+DIR_PP4_QTYPE=QDIR",  
                     "+DIR_PP4_QID=0",     
                     "+DIR_PP4_TRF_NEWDELAY_MIN=0", 
                     "+DIR_PP4_TRF_NEWDELAY_MAX=0",   
                     "+DIR_PP4_HCW_DELAY=0",
                     "+DIR_PP4_TRF_QID_SELMODE=9",
                     "+dirpp4_qidin=0",

                     "+DIR_PP0_TRF_ENA=1",  
                     "+DIR_PP0_Q0_NUM_HCW=1024", 
                     "+DIR_PP0_QTYPE=QDIR",  
                     "+DIR_PP0_QID=3",  
                     "+DIR_PP0_TRF_NEWDELAY_MIN=0", 
                     "+DIR_PP0_TRF_NEWDELAY_MAX=0",   
                     "+DIR_PP0_HCW_DELAY=10",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP0_RTNTOKCTRL_NUM=16",  
                     "+DIR_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP0_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP1_TRF_ENA=1",  
                     "+DIR_PP1_Q0_NUM_HCW=1024",  
                     "+DIR_PP1_QTYPE=QDIR",  
                     "+DIR_PP1_QID=3",  
                     "+DIR_PP1_TRF_NEWDELAY_MIN=0", 
                     "+DIR_PP1_TRF_NEWDELAY_MAX=0",   
                     "+DIR_PP1_HCW_DELAY=10",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP1_RTNTOKCTRL_NUM=16", 
                     "+DIR_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP2_TRF_ENA=1",  
                     "+DIR_PP2_Q0_NUM_HCW=1024",  
                     "+DIR_PP2_QTYPE=QDIR",  
                     "+DIR_PP2_QID=3",  
                     "+DIR_PP2_TRF_NEWDELAY_MIN=0", 
                     "+DIR_PP2_TRF_NEWDELAY_MAX=0",   
                     "+DIR_PP2_HCW_DELAY=10",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP2_RTNTOKCTRL_NUM=16",  
                     "+DIR_PP2_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP3_TRF_ENA=1",  
                     "+DIR_PP3_Q0_NUM_HCW=0",  

                    # "+ldbpp7_trf_scen2=1",  
                    # "+ldbpp7_wait2st_num=3000",  

                     #"+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_atmord_cfg.cft",		     
                        ],
      },     


      ################################################
      ldb10pp8cqdir8pp_1map_scen2_smk00_cfg => {
          -simv_args => [
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_cfg.cft",		     
                        ],
      },     

      ldb10pp8cqdir8pp_1map_scen2_smk00_cfg_qidval_vasdis => {
          -simv_args => [
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_cfgqidval_vasdis.cft",		     
                        ],
      },
      ldb10pp8cqdir8pp_1map_scen2_smk00_cfg_qid4_ill1 => {
          -simv_args => [
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_qid4_notempty_scenario2_test1.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_cfg.cft",		     
                        ],
      },   

      ldb10pp8cqdir8pp_1map_scen2_smk00_cfg_excesstok_test0 => {
          -simv_args => [
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_token_scenario2_test0.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_cfg.cft",		     
                        ],
      },     

      ldb10pp8cqdir8pp_1map_scen2_smk00_cfg_excesstok_test1 => {
          -simv_args => [
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_token_scenario2_test1.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_cfg.cft",		     
                        ],
      },

      ldb10pp8cqdir8pp_1map_scen2_smk00_cfg_excesscomp_test0 => {
          -simv_args => [
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_comp_scenario2_test0.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_cfg.cft",		     
                        ],
      },     

      ldb10pp8cqdir8pp_1map_scen2_smk00_cfg_excesscomp_test1 => {
          -simv_args => [
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_comp_scenario2_test1.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_cfg.cft",		     
                        ],
      },


      ldb10pp8cqdir8pp_1map_scen2_smk00_cfg_vas0_limitcredit => {
          -simv_args => [
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ooc_scenario2_test0.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_vas0_limitcredit_cfg.cft",		     
                        ],
      },     


      ldb10pp8cqdir8pp_1map_scen2_smk00_cfg_vas1_limitcredit => {
          -simv_args => [
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ooc_scenario2_test1.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_vas1_limitcredit_cfg.cft",		     
                        ],
      },  

      ldb10pp8cqdir8pp_1map_scen2_smk00_cfg_vas1_excessfrag_limitcredit => {
          -simv_args => [
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ooc_excess_frag_scenario2_test1.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_vas1_limitcredit_cfg.cft",		     
                        ],
      }, 
      ldb10pp8cqdir8pp_1map_scen2_smk00_cfg_vas2_limitcredit => {
          -simv_args => [
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ooc_scenario2_test2.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_vas2_limitcredit_cfg.cft",		     
                        ],
      }, 
  

      ##################
      #HQMV30_PCQ
      ##################
     qid8_pcq_test0 => {
          -simv_args => [
                     # "+HQM_USE_CQORD_QUEUE",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8qid_mmap_pcq_cfg.cft",
                        ],
      },


      ##################
      #HQMV30_ATS: ATS response errinj : CQ-based 
      #ERRINJ by CQ dir_atsresp_errtype ldb_atsresp_errtype (1: r=0/w=0; 2: TBD; 3: data parity error; 4: EP=1; 5: completion status CA/UR/CRS); 10: controled by cb settings such as +atsresp_errinj_dpe +atsresp_errinj_ep 
      ################## 
      ldb10pp8cqdir8pp_1map_scen2_smk00_cfg_vas0_atsresp_inj => {
          -simv_args => [
                     "+HQM_MRDCB_CPLERR_CQCTRL=1",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_vas0_atsresp_errinj_cfg.cft",		     
                        ],
      }, 

    
      ##################
      ##HQMV30_ATS: VASRESET support
      ## 
      ##################
      atsinv_vasrst => {
          -simv_args => [
                     "+HQMV30_ATS_INV_TEST",
                     "+has_vasrst_rtntrf",
                     "+has_vasrst_reprogram",
                        ],
      }, 

      atsinv_vasrst_delent => {
          -simv_args => [
                     "+HQMV30_ATS_INV_TEST",
                     "++HQMV30_ATSINV_DELETE_ENTRY",
                     "+has_vasrst_rtntrf",
                     "+has_vasrst_reprogram",
                        ],
      }, 


      ##################
      #HQMV30 AO added to Scenario 1
      ##################
      ########
      # HQMV30_AO
      ########
      #Scenario2 atmord 
      ldb10pp8cqdir8pp_1map_scen2_smk00_atmord_cfg => {
          -simv_args => [
                     "+HQM_USE_CQORD_QUEUE",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_atmord_cfg.cft",		     
                        ],
      }, 

      ldb10pp8cqdir8pp_1map_scen2_smk00_cfg_excesstok_atmord_test0 => {
          -simv_args => [
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_token_scenario2_test0.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_atmord_cfg.cft",		     
                        ],
      },     

      ldb10pp8cqdir8pp_1map_scen2_smk00_cfg_excesstok_atmord_test1 => {
          -simv_args => [
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_token_scenario2_test1.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_atmord_cfg.cft",		     
                        ],
      },

      ldb10pp8cqdir8pp_1map_scen2_smk00_cfg_excesscomp_atmord_test0 => {
          -simv_args => [
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_comp_scenario2_test0.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_atmord_cfg.cft",		     
                        ],
      },     

      ldb10pp8cqdir8pp_1map_scen2_smk00_cfg_excesscomp_atmord_test1 => {
          -simv_args => [
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_comp_scenario2_test1.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_atmord_cfg.cft",		     
                        ],
      },



      ##################
      ##################
      #run longer
      ldb10pp8cqdir8pp_1map_scen2_smk01 => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",

                     "+LDB_PP8_TRF_ENA=1",
                     "+LDB_PP8_Q0_NUM_HCW=3072",
                     "+LDB_PP8_QTYPE=QATM",
                     "+LDB_PP8_QID=0",
                     "+LDB_PP8_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP8_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP8_HCW_DELAY=0",
                     "+LDB_PP8_TRF_QID_SELMODE=9",
                     "+ldbpp8_qidin=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024",
                     "+LDB_PP0_QTYPE=QUNO",
                     "+LDB_PP0_QID=3",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=500", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=500",   
                     "+LDB_PP0_HCW_DELAY=10",
                     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP0_RTNCMPCTRL_NUM=16",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP0_RTNTOKCTRL_NUM=16",
                     "+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP0_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+LDB_PP1_TRF_ENA=1",  
                     "+LDB_PP1_Q0_NUM_HCW=1024",
                     "+LDB_PP1_QTYPE=QUNO",
                     "+LDB_PP1_QID=3", 
                     "+LDB_PP1_TRF_NEWDELAY_MIN=500", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=500",   
                     "+LDB_PP1_HCW_DELAY=10",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=16",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP1_RTNTOKCTRL_NUM=16", 
                     "+LDB_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=1024",
                     "+LDB_PP2_QTYPE=QUNO",
                     "+LDB_PP2_QID=3",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=500", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=500",   
                     "+LDB_PP2_HCW_DELAY=10",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP2_RTNCMPCTRL_NUM=16",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP2_RTNTOKCTRL_NUM=16",
                     "+LDB_PP2_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support
 
                     "+LDB_PP3_TRF_ENA=1", 
                     "+LDB_PP3_Q0_NUM_HCW=0",  

                     "+ldbpp3_trf_scen2=1",  
                     "+ldbpp3_wait2st_num=3000",     


                     "+LDB_PP9_TRF_ENA=1",  
                     "+LDB_PP9_Q0_NUM_HCW=3072",  
                     "+LDB_PP9_QTYPE=QORD",  
                     "+LDB_PP9_QID=4",     
                     "+LDB_PP9_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP9_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP9_HCW_DELAY=0",
                     "+LDB_PP9_TRF_QID_SELMODE=9",
                     "+ldbpp9_qidin=4",

                     "+LDB_PP4_TRF_ENA=1",  
                     "+LDB_PP4_Q0_NUM_HCW=1024", 
                     "+LDB_PP4_QTYPE=QUNO",  
                     "+LDB_PP4_QID=7",  
                     "+LDB_PP4_TRF_NEWDELAY_MIN=500", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=500",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP4_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP4_RTNTOKCTRL_NUM=16",  
                     "+LDB_PP4_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+LDB_PP5_TRF_ENA=1",  
                     "+LDB_PP5_Q0_NUM_HCW=1024",  
                     "+LDB_PP5_QTYPE=QUNO",  
                     "+LDB_PP5_QID=7",  
                     "+LDB_PP5_TRF_NEWDELAY_MIN=500", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=500",   
                     "+LDB_PP5_HCW_DELAY=10",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP5_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP5_RTNTOKCTRL_NUM=16", 
                     "+LDB_PP5_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+LDB_PP6_TRF_ENA=1",  
                     "+LDB_PP6_Q0_NUM_HCW=1024",  
                     "+LDB_PP6_QTYPE=QUNO",  
                     "+LDB_PP6_QID=7",  
                     "+LDB_PP6_TRF_NEWDELAY_MIN=500", 
                     "+LDB_PP6_TRF_NEWDELAY_MAX=500",   
                     "+LDB_PP6_HCW_DELAY=10",
                     "+LDB_PP6_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP6_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP6_RTNTOKCTRL_NUM=16",  
                     "+LDB_PP6_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP6_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+LDB_PP7_TRF_ENA=1",  
                     "+LDB_PP7_Q0_NUM_HCW=0",  

                     "+ldbpp7_trf_scen2=1",  
                     "+ldbpp7_wait2st_num=3000",  
          

                     "+DIR_PP4_TRF_ENA=1",  
                     "+DIR_PP4_Q0_NUM_HCW=3072",  
                     "+DIR_PP4_QTYPE=QDIR",  
                     "+DIR_PP4_QID=0",     
                     "+DIR_PP4_TRF_NEWDELAY_MIN=0", 
                     "+DIR_PP4_TRF_NEWDELAY_MAX=0",   
                     "+DIR_PP4_HCW_DELAY=0",
                     "+DIR_PP4_TRF_QID_SELMODE=9",
                     "+dirpp4_qidin=0",

                     "+DIR_PP0_TRF_ENA=1",  
                     "+DIR_PP0_Q0_NUM_HCW=1024", 
                     "+DIR_PP0_QTYPE=QDIR",  
                     "+DIR_PP0_QID=3",  
                     "+DIR_PP0_TRF_NEWDELAY_MIN=0", 
                     "+DIR_PP0_TRF_NEWDELAY_MAX=0",   
                     "+DIR_PP0_HCW_DELAY=10",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP0_RTNTOKCTRL_NUM=16",  
                     "+DIR_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP0_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP1_TRF_ENA=1",  
                     "+DIR_PP1_Q0_NUM_HCW=1024",  
                     "+DIR_PP1_QTYPE=QDIR",  
                     "+DIR_PP1_QID=3",  
                     "+DIR_PP1_TRF_NEWDELAY_MIN=0", 
                     "+DIR_PP1_TRF_NEWDELAY_MAX=0",   
                     "+DIR_PP1_HCW_DELAY=10",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP1_RTNTOKCTRL_NUM=16", 
                     "+DIR_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP2_TRF_ENA=1",  
                     "+DIR_PP2_Q0_NUM_HCW=1024",  
                     "+DIR_PP2_QTYPE=QDIR",  
                     "+DIR_PP2_QID=3",  
                     "+DIR_PP2_TRF_NEWDELAY_MIN=0", 
                     "+DIR_PP2_TRF_NEWDELAY_MAX=0",   
                     "+DIR_PP2_HCW_DELAY=10",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP2_RTNTOKCTRL_NUM=16",  
                     "+DIR_PP2_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP3_TRF_ENA=1",  
                     "+DIR_PP3_Q0_NUM_HCW=0",  

                    # "+ldbpp7_trf_scen2=1",  
                    # "+ldbpp7_wait2st_num=3000",  

                     #"+hqmproc_return_flow=1",
		     	     
                     #"+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_scenario2_cfg.cft",		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_cfg.cft",		     
                        ],
      },     


      ldb10pp8cqdir8pp_1map_scen2_smk02_flow => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",

                     "+LDB_PP8_TRF_ENA=1",
                     "+LDB_PP8_Q0_NUM_HCW=768",
                     "+LDB_PP8_QTYPE=QATM",
                     "+LDB_PP8_QID=0",
                     "+LDB_PP8_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP8_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP8_HCW_DELAY=0",
                     "+LDB_PP8_TRF_QID_SELMODE=9",
                     "+ldbpp8_qidin=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=256",
                     "+LDB_PP0_QTYPE=QUNO",
                     "+LDB_PP0_QID=3",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP0_HCW_DELAY=10",
                     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP0_RTNCMPCTRL_NUM=16",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP0_RTNTOKCTRL_NUM=16",
                     "+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP0_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+LDB_PP1_TRF_ENA=1",  
                     "+LDB_PP1_Q0_NUM_HCW=256",
                     "+LDB_PP1_QTYPE=QUNO",
                     "+LDB_PP1_QID=3", 
                     "+LDB_PP1_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP1_HCW_DELAY=10",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=16",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP1_RTNTOKCTRL_NUM=16", 
                     "+LDB_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=256",
                     "+LDB_PP2_QTYPE=QUNO",
                     "+LDB_PP2_QID=3",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP2_HCW_DELAY=10",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP2_RTNCMPCTRL_NUM=16",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP2_RTNTOKCTRL_NUM=16",
                     "+LDB_PP2_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support
 
                     "+LDB_PP3_TRF_ENA=1", 
                     "+LDB_PP3_Q0_NUM_HCW=0",  

                     "+ldbpp3_trf_scen2=1",  
                     "+ldbpp3_wait2st_num=3000",     


                     "+LDB_PP9_TRF_ENA=1",  
                     "+LDB_PP9_Q0_NUM_HCW=768",  
                     "+LDB_PP9_QTYPE=QORD",  
                     "+LDB_PP9_QID=4",     
                     "+LDB_PP9_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP9_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP9_HCW_DELAY=0",
                     "+LDB_PP9_TRF_QID_SELMODE=9",
                     "+ldbpp9_qidin=4",

                     "+LDB_PP4_TRF_ENA=1",  
                     "+LDB_PP4_Q0_NUM_HCW=1024",  #256*4frag for each = 1024
                     "+LDB_PP4_QTYPE=QUNO",  
                     "+LDB_PP4_QID=7",  
                     "+LDB_PP4_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP4_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP4_RTNTOKCTRL_NUM=16",  
                     "+LDB_PP4_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support
,
		     "+LDB_PP4_TRF_DELAY_MIN=10", 
		     "+LDB_PP4_TRF_DELAY_MAX=10", 
                     "+LDB_PP4_TRFFRAG_CTRL_MODE=2", #2: ended by renq/renq_t
                     #"+LDB_PP4_TRFFRAG_NUM_MIN=4",
                     #"+LDB_PP4_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP4_RENQ_QTYPE=QUNO",
                     "+LDB_PP4_RENQ_QID=7",		


                     "+LDB_PP5_TRF_ENA=1",  
                     "+LDB_PP5_Q0_NUM_HCW=1024",    #256*4frag for each = 1024
                     "+LDB_PP5_QTYPE=QUNO",  
                     "+LDB_PP5_QID=7",  
                     "+LDB_PP5_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP5_HCW_DELAY=10",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP5_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP5_RTNTOKCTRL_NUM=16", 
                     "+LDB_PP5_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

		     "+LDB_PP5_TRF_DELAY_MIN=10", 
		     "+LDB_PP5_TRF_DELAY_MAX=10", 
                     "+LDB_PP5_TRFFRAG_CTRL_MODE=2", #2: ended by renq/renq_t
                     #"+LDB_PP5_TRFFRAG_NUM_MIN=4",
                     #"+LDB_PP5_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP5_RENQ_QTYPE=QUNO",
                     "+LDB_PP5_RENQ_QID=7",	

                     "+LDB_PP6_TRF_ENA=1",  
                     "+LDB_PP6_Q0_NUM_HCW=1024",     #256*4frag for each = 1024
                     "+LDB_PP6_QTYPE=QUNO",  
                     "+LDB_PP6_QID=7",  
                     "+LDB_PP6_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP6_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP6_HCW_DELAY=10",
                     "+LDB_PP6_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP6_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP6_RTNTOKCTRL_NUM=16",  
                     "+LDB_PP6_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP6_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

		     "+LDB_PP6_TRF_DELAY_MIN=10", 
		     "+LDB_PP6_TRF_DELAY_MAX=10", 
                     "+LDB_PP6_TRFFRAG_CTRL_MODE=2", #2: ended by renq/renq_t
                     #"+LDB_PP6_TRFFRAG_NUM_MIN=4",
                     #"+LDB_PP6_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP6_RENQ_QTYPE=QUNO",
                     "+LDB_PP6_RENQ_QID=7",


                     "+LDB_PP7_TRF_ENA=1",  
                     "+LDB_PP7_Q0_NUM_HCW=0",  

                     "+ldbpp7_trf_scen2=1",  
                     "+ldbpp7_wait2st_num=3000",  
          

                     "+DIR_PP4_TRF_ENA=1",  
                     "+DIR_PP4_Q0_NUM_HCW=768",  
                     "+DIR_PP4_QTYPE=QDIR",  
                     "+DIR_PP4_QID=0",     
                     "+DIR_PP4_TRF_NEWDELAY_MIN=0", 
                     "+DIR_PP4_TRF_NEWDELAY_MAX=0",   
                     "+DIR_PP4_HCW_DELAY=0",
                     "+DIR_PP4_TRF_QID_SELMODE=9",
                     "+dirpp4_qidin=0",

                     "+DIR_PP0_TRF_ENA=1",  
                     "+DIR_PP0_Q0_NUM_HCW=256", 
                     "+DIR_PP0_QTYPE=QDIR",  
                     "+DIR_PP0_QID=3",  
                     "+DIR_PP0_TRF_NEWDELAY_MIN=50", 
                     "+DIR_PP0_TRF_NEWDELAY_MAX=50",   
                     "+DIR_PP0_HCW_DELAY=10",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP0_RTNTOKCTRL_NUM=16",  
                     "+DIR_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP0_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP1_TRF_ENA=1",  
                     "+DIR_PP1_Q0_NUM_HCW=256",  
                     "+DIR_PP1_QTYPE=QDIR",  
                     "+DIR_PP1_QID=3",  
                     "+DIR_PP1_TRF_NEWDELAY_MIN=50", 
                     "+DIR_PP1_TRF_NEWDELAY_MAX=50",   
                     "+DIR_PP1_HCW_DELAY=10",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP1_RTNTOKCTRL_NUM=16", 
                     "+DIR_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP2_TRF_ENA=1",  
                     "+DIR_PP2_Q0_NUM_HCW=256",  
                     "+DIR_PP2_QTYPE=QDIR",  
                     "+DIR_PP2_QID=3",  
                     "+DIR_PP2_TRF_NEWDELAY_MIN=50", 
                     "+DIR_PP2_TRF_NEWDELAY_MAX=50",   
                     "+DIR_PP2_HCW_DELAY=10",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP2_RTNTOKCTRL_NUM=16",  
                     "+DIR_PP2_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP3_TRF_ENA=1",  
                     "+DIR_PP3_Q0_NUM_HCW=0",  

                    # "+ldbpp7_trf_scen2=1",  
                    # "+ldbpp7_wait2st_num=3000",  

                    # "+hqmproc_return_flow=1",
		     	     
                    ## "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_cfg.cft",		     
                        ],
      },     

     scen2_illqid96_cfg => {
          -simv_args => [
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_EP_MSIX0_CNT=1",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0030100/0xfffffff0", #0xc0030100 
                        ],
      },

     scen2_illqid64_cfg => {
          -simv_args => [
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_EP_MSIX0_CNT=1",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0032100/0xfffffff0", # 0xc0032100 0xc0032104
                        ],
      },

     scen2_excess_frag_test00 => {
          -simv_args => [
                     "+HQM_CHP_INGRESS_ERROR_EXCESS_FRAG_TEST",

                     "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK_VAS0",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     #"+EXP_EP_MSIX0_CNT=1",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_frag_qid456.cft",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010184/0xffffffff", #0xc5010184, 0xc5010185, 0xc5010186 
                        ],
      },

     scen2_excess_frag_test0 => {
          -simv_args => [
                     "+HQM_CHP_INGRESS_ERROR_EXCESS_FRAG_TEST",

                     "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK_VAS0",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     #"+EXP_EP_MSIX0_CNT=1",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_frag_qid456.cft",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010184/0xfffffff0", #0xc5010184, 0xc5010185, 0xc5010186 
                        ],
      },

     scen2_excess_token_test0 => {
          -simv_args => [

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_TOKEN_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+HQM_EXCESS_TOKEN_RETURN_OK",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5020101/0xfffffff8",#0xc5020100// 0xc5020101		    

                        ],
      },

     scen2_excess_completion_test0 => {
          -simv_args => [

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_COMP_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010180/0xfffffffe",#	0xc5010180	    

                        ],
      },

     scen2_excess_completion_test1 => {
          -simv_args => [

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_COMP_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010184/0xffffffff",#	0xc5010180	    

                        ],
      },

     scen2_ooc_test0 => {
          -simv_args => [

                     "+LDB_PP0_TRFIDLE_ENA=1",
                     "+LDB_PP0_TRFIDLE_NUM=300",
                     "+LDB_PP1_TRFIDLE_ENA=1",
                     "+LDB_PP1_TRFIDLE_NUM=300",
                     "+LDB_PP2_TRFIDLE_ENA=1",
                     "+LDB_PP2_TRFIDLE_NUM=300",
                     "+LDB_PP3_TRFIDLE_ENA=1",
                     "+LDB_PP3_TRFIDLE_NUM=300",
                     "+LDB_PP4_TRFIDLE_ENA=1",
                     "+LDB_PP4_TRFIDLE_NUM=300",
                     "+LDB_PP5_TRFIDLE_ENA=1",
                     "+LDB_PP5_TRFIDLE_NUM=300",
                     "+LDB_PP6_TRFIDLE_ENA=1",
                     "+LDB_PP6_TRFIDLE_NUM=300",
                     "+LDB_PP7_TRFIDLE_ENA=1",
                     "+LDB_PP7_TRFIDLE_NUM=300",
                     "+LDB_PP8_TRFIDLE_ENA=1",
                     "+LDB_PP8_TRFIDLE_NUM=300",
                     "+LDB_PP9_TRFIDLE_ENA=1",
                     "+LDB_PP9_TRFIDLE_NUM=300",

                     "+DIR_PP0_TRFIDLE_ENA=1",
                     "+DIR_PP0_TRFIDLE_NUM=300",
                     "+DIR_PP1_TRFIDLE_ENA=1",
                     "+DIR_PP1_TRFIDLE_NUM=300",
                     "+DIR_PP2_TRFIDLE_ENA=1",
                     "+DIR_PP2_TRFIDLE_NUM=300",
                     "+DIR_PP3_TRFIDLE_ENA=1",
                     "+DIR_PP3_TRFIDLE_NUM=300",
                     "+DIR_PP4_TRFIDLE_ENA=1",
                     "+DIR_PP4_TRFIDLE_NUM=300",

                     "+HQM_CHP_INGRESS_ERROR_OUT_OF_CREDIT_TEST",
                     #"+HQM_INGRESS_ERROR_TEST",

                     "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK_VAS0",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010188/0xfffffff0",#0xc5010188// 		    

                        ],
      },

     scen2_ooc_test1 => {
          -simv_args => [

                     "+LDB_PP0_TRFIDLE_ENA=1",
                     "+LDB_PP0_TRFIDLE_NUM=300",
                     "+LDB_PP1_TRFIDLE_ENA=1",
                     "+LDB_PP1_TRFIDLE_NUM=300",
                     "+LDB_PP2_TRFIDLE_ENA=1",
                     "+LDB_PP2_TRFIDLE_NUM=300",
                     "+LDB_PP3_TRFIDLE_ENA=1",
                     "+LDB_PP3_TRFIDLE_NUM=300",
                     "+LDB_PP4_TRFIDLE_ENA=1",
                     "+LDB_PP4_TRFIDLE_NUM=300",
                     "+LDB_PP5_TRFIDLE_ENA=1",
                     "+LDB_PP5_TRFIDLE_NUM=300",
                     "+LDB_PP6_TRFIDLE_ENA=1",
                     "+LDB_PP6_TRFIDLE_NUM=300",
                     "+LDB_PP7_TRFIDLE_ENA=1",
                     "+LDB_PP7_TRFIDLE_NUM=300",
                     "+LDB_PP8_TRFIDLE_ENA=1",
                     "+LDB_PP8_TRFIDLE_NUM=300",
                     "+LDB_PP9_TRFIDLE_ENA=1",
                     "+LDB_PP9_TRFIDLE_NUM=300",

                     "+DIR_PP0_TRFIDLE_ENA=1",
                     "+DIR_PP0_TRFIDLE_NUM=300",
                     "+DIR_PP1_TRFIDLE_ENA=1",
                     "+DIR_PP1_TRFIDLE_NUM=300",
                     "+DIR_PP2_TRFIDLE_ENA=1",
                     "+DIR_PP2_TRFIDLE_NUM=300",
                     "+DIR_PP3_TRFIDLE_ENA=1",
                     "+DIR_PP3_TRFIDLE_NUM=300",
                     "+DIR_PP4_TRFIDLE_ENA=1",
                     "+DIR_PP4_TRFIDLE_NUM=300",

                     "+HQM_CHP_INGRESS_ERROR_OUT_OF_CREDIT_TEST",
                     #"+HQM_INGRESS_ERROR_TEST",

                     "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK_VAS1",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010188/0xfffffff0",#0xc5010188// 		    

                        ],
      },

     scen2_ooc_test2 => {
          -simv_args => [

                     "+LDB_PP0_TRFIDLE_ENA=1",
                     "+LDB_PP0_TRFIDLE_NUM=300",
                     "+LDB_PP1_TRFIDLE_ENA=1",
                     "+LDB_PP1_TRFIDLE_NUM=300",
                     "+LDB_PP2_TRFIDLE_ENA=1",
                     "+LDB_PP2_TRFIDLE_NUM=300",
                     "+LDB_PP3_TRFIDLE_ENA=1",
                     "+LDB_PP3_TRFIDLE_NUM=300",
                     "+LDB_PP4_TRFIDLE_ENA=1",
                     "+LDB_PP4_TRFIDLE_NUM=300",
                     "+LDB_PP5_TRFIDLE_ENA=1",
                     "+LDB_PP5_TRFIDLE_NUM=300",
                     "+LDB_PP6_TRFIDLE_ENA=1",
                     "+LDB_PP6_TRFIDLE_NUM=300",
                     "+LDB_PP7_TRFIDLE_ENA=1",
                     "+LDB_PP7_TRFIDLE_NUM=300",
                     "+LDB_PP8_TRFIDLE_ENA=1",
                     "+LDB_PP8_TRFIDLE_NUM=300",
                     "+LDB_PP9_TRFIDLE_ENA=1",
                     "+LDB_PP9_TRFIDLE_NUM=300",

                     "+DIR_PP0_TRFIDLE_ENA=1",
                     "+DIR_PP0_TRFIDLE_NUM=300",
                     "+DIR_PP1_TRFIDLE_ENA=1",
                     "+DIR_PP1_TRFIDLE_NUM=300",
                     "+DIR_PP2_TRFIDLE_ENA=1",
                     "+DIR_PP2_TRFIDLE_NUM=300",
                     "+DIR_PP3_TRFIDLE_ENA=1",
                     "+DIR_PP3_TRFIDLE_NUM=300",
                     "+DIR_PP4_TRFIDLE_ENA=1",
                     "+DIR_PP4_TRFIDLE_NUM=300",

                     "+HQM_CHP_INGRESS_ERROR_OUT_OF_CREDIT_TEST",
                     #"+HQM_INGRESS_ERROR_TEST",

                     "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK_VAS2",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010104/0xfffffff0",#0xc5010188// 		    

                        ],
      },

      #comp/comp_t/renq/renq_t sending from dirpp  (drop whole HCW)
      scen2_dirppcmp_test0 => {
          -simv_args => [ 
		     
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_histlist_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0000100/0xfffffff0",#0xc0000100// 		    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_comp_from_dirpp_scenario2_test0.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_cfg.cft",		     
                        ],
      },

      scen2_dirppcmp_test1 => {
          -simv_args => [ 
		     
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_histlist_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc0000104/0xfffffff0",#0xc0000104// 		    

                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_comp_from_dirpp_scenario2_test1.cft",
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_cfg.cft",		     
                        ],
      },


     scen2_excess_frag_ooc_test0 => {
          -simv_args => [
                     "+HQM_CHP_INGRESS_ERROR_EXCESS_FRAG_TEST",
                     "+HQM_CHP_INGRESS_ERROR_OUT_OF_CREDIT_TEST",


                     "+LDB_PP0_TRFIDLE_ENA=1",
                     "+LDB_PP0_TRFIDLE_NUM=900",
                     "+LDB_PP1_TRFIDLE_ENA=1",
                     "+LDB_PP1_TRFIDLE_NUM=900",
                     "+LDB_PP2_TRFIDLE_ENA=1",
                     "+LDB_PP2_TRFIDLE_NUM=900",
                     "+LDB_PP3_TRFIDLE_ENA=1",
                     "+LDB_PP3_TRFIDLE_NUM=900",
                     "+LDB_PP4_TRFIDLE_ENA=1",
                     "+LDB_PP4_TRFIDLE_NUM=900",
                     "+LDB_PP5_TRFIDLE_ENA=1",
                     "+LDB_PP5_TRFIDLE_NUM=900",
                     "+LDB_PP6_TRFIDLE_ENA=1",
                     "+LDB_PP6_TRFIDLE_NUM=900",
                     "+LDB_PP7_TRFIDLE_ENA=1",
                     "+LDB_PP7_TRFIDLE_NUM=2000",
                     "+LDB_PP8_TRFIDLE_ENA=1",
                     "+LDB_PP8_TRFIDLE_NUM=900",
                     "+LDB_PP9_TRFIDLE_ENA=1",
                     "+LDB_PP9_TRFIDLE_NUM=900",

                     "+DIR_PP0_TRFIDLE_ENA=1",
                     "+DIR_PP0_TRFIDLE_NUM=900",
                     "+DIR_PP1_TRFIDLE_ENA=1",
                     "+DIR_PP1_TRFIDLE_NUM=900",
                     "+DIR_PP2_TRFIDLE_ENA=1",
                     "+DIR_PP2_TRFIDLE_NUM=900",
                     "+DIR_PP3_TRFIDLE_ENA=1",
                     "+DIR_PP3_TRFIDLE_NUM=900",
                     "+DIR_PP4_TRFIDLE_ENA=1",
                     "+DIR_PP4_TRFIDLE_NUM=900",


                     "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK_VAS1",

                     "+DISABLE_MSIX_COUNT_CHECK",
                     #"+EXP_EP_MSIX0_CNT=1",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     #"+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_frag_qid456.cft", #use ldb10pp8cqdir8pp_1map_scen2_smk00_cfg_vas1_limitcredit   "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_ooc_scenario2_test1.cft",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5010184/0xfffffff0", #0xc5010184
                        ],
      },


     scen2_vasrst_test0 => {
          -simv_args => [

                     "+LDB_PP0_TRFIDLE_ENA=1",
                     "+LDB_PP0_TRFIDLE_NUM=3000",
                     "+LDB_PP1_TRFIDLE_ENA=1",
                     "+LDB_PP1_TRFIDLE_NUM=3000",
                     "+LDB_PP2_TRFIDLE_ENA=1",
                     "+LDB_PP2_TRFIDLE_NUM=3000",
                     "+LDB_PP3_TRFIDLE_ENA=1",
                     "+LDB_PP3_TRFIDLE_NUM=3000",
                     "+LDB_PP4_TRFIDLE_ENA=1",
                     "+LDB_PP4_TRFIDLE_NUM=3000",
                     "+LDB_PP5_TRFIDLE_ENA=1",
                     "+LDB_PP5_TRFIDLE_NUM=3000",
                     "+LDB_PP6_TRFIDLE_ENA=1",
                     "+LDB_PP6_TRFIDLE_NUM=3000",
                     "+LDB_PP7_TRFIDLE_ENA=1",
                     "+LDB_PP7_TRFIDLE_NUM=3000",
                     "+LDB_PP8_TRFIDLE_ENA=1",
                     "+LDB_PP8_TRFIDLE_NUM=3000",
                     "+LDB_PP9_TRFIDLE_ENA=1",
                     "+LDB_PP9_TRFIDLE_NUM=3000",

                     "+DIR_PP0_TRFIDLE_ENA=1",
                     "+DIR_PP0_TRFIDLE_NUM=2000",
                     "+DIR_PP1_TRFIDLE_ENA=1",
                     "+DIR_PP1_TRFIDLE_NUM=2000",
                     "+DIR_PP2_TRFIDLE_ENA=1",
                     "+DIR_PP2_TRFIDLE_NUM=2000",
                     "+DIR_PP3_TRFIDLE_ENA=1",
                     "+DIR_PP3_TRFIDLE_NUM=2000",
                     "+DIR_PP4_TRFIDLE_ENA=1",
                     "+DIR_PP4_TRFIDLE_NUM=2000",


                        ],
      },



      ####
      #scenario 2 + illegal QID cases set QID options from command line to support illegal QID (vs. QTYPE) tests 
      ####
      ldb10pp8cqdir8pp_1map_scen2_smk00_flow_qid => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",

                     "+LDB_PP8_TRF_ENA=1",
                     "+LDB_PP8_Q0_NUM_HCW=768",
                     "+LDB_PP8_QTYPE=QATM",
                     "+LDB_PP8_QID=0",
                     "+LDB_PP8_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP8_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP8_HCW_DELAY=0",
                     "+LDB_PP8_TRF_QID_SELMODE=9",
                     "+ldbpp8_qidin=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=256",
                     "+LDB_PP0_QTYPE=QUNO",
                     #"+LDB_PP0_QID=3",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=500", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=500",   
                     "+LDB_PP0_HCW_DELAY=10",
                     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP0_RTNCMPCTRL_NUM=16",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP0_RTNTOKCTRL_NUM=16",
                     "+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP0_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+LDB_PP1_TRF_ENA=1",  
                     "+LDB_PP1_Q0_NUM_HCW=256",
                     "+LDB_PP1_QTYPE=QUNO",
                     #"+LDB_PP1_QID=3", 
                     "+LDB_PP1_TRF_NEWDELAY_MIN=500", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=500",   
                     "+LDB_PP1_HCW_DELAY=10",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=16",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP1_RTNTOKCTRL_NUM=16", 
                     "+LDB_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=256",
                     "+LDB_PP2_QTYPE=QUNO",
                     #"+LDB_PP2_QID=3",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=500", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=500",   
                     "+LDB_PP2_HCW_DELAY=10",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP2_RTNCMPCTRL_NUM=16",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP2_RTNTOKCTRL_NUM=16",
                     "+LDB_PP2_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support
 
                     "+LDB_PP3_TRF_ENA=1", 
                     "+LDB_PP3_Q0_NUM_HCW=0",  

                     "+ldbpp3_trf_scen2=1",  
                     "+ldbpp3_wait2st_num=3000",     


                     "+LDB_PP9_TRF_ENA=1",  
                     "+LDB_PP9_Q0_NUM_HCW=768",  
                     "+LDB_PP9_QTYPE=QORD",  
                     "+LDB_PP9_QID=4",     
                     "+LDB_PP9_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP9_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP9_HCW_DELAY=0",
                     "+LDB_PP9_TRF_QID_SELMODE=9",
                     "+ldbpp9_qidin=4",

                     "+LDB_PP4_TRF_ENA=1",  
                     "+LDB_PP4_Q0_NUM_HCW=1024",  #256*4frag for each = 1024
                     "+LDB_PP4_QTYPE=QUNO",  
                     #"+LDB_PP4_QID=7",  
                     "+LDB_PP4_TRF_NEWDELAY_MIN=500", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=500",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP4_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP4_RTNTOKCTRL_NUM=16",  
                     "+LDB_PP4_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support
,
		     "+LDB_PP4_TRF_DELAY_MIN=10", 
		     "+LDB_PP4_TRF_DELAY_MAX=10", 
                     "+LDB_PP4_TRFFRAG_CTRL_MODE=2", #2: ended by renq/renq_t
                     "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP4_RENQ_QTYPE=QUNO",
                     #"+LDB_PP4_RENQ_QID=7",		


                     "+LDB_PP5_TRF_ENA=1",  
                     "+LDB_PP5_Q0_NUM_HCW=1024",    #256*4frag for each = 1024
                     "+LDB_PP5_QTYPE=QUNO",  
                     #"+LDB_PP5_QID=7",  
                     "+LDB_PP5_TRF_NEWDELAY_MIN=500", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=500",   
                     "+LDB_PP5_HCW_DELAY=10",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP5_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP5_RTNTOKCTRL_NUM=16", 
                     "+LDB_PP5_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

		     "+LDB_PP5_TRF_DELAY_MIN=10", 
		     "+LDB_PP5_TRF_DELAY_MAX=10", 
                     "+LDB_PP5_TRFFRAG_CTRL_MODE=2", #2: ended by renq/renq_t
                     "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP5_RENQ_QTYPE=QUNO",
                     #"+LDB_PP5_RENQ_QID=7",	

                     "+LDB_PP6_TRF_ENA=1",  
                     "+LDB_PP6_Q0_NUM_HCW=1024",     #256*4frag for each = 1024
                     "+LDB_PP6_QTYPE=QUNO",  
                     #"+LDB_PP6_QID=7",  
                     "+LDB_PP6_TRF_NEWDELAY_MIN=500", 
                     "+LDB_PP6_TRF_NEWDELAY_MAX=500",   
                     "+LDB_PP6_HCW_DELAY=10",
                     "+LDB_PP6_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP6_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP6_RTNTOKCTRL_NUM=16",  
                     "+LDB_PP6_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP6_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

		     "+LDB_PP6_TRF_DELAY_MIN=10", 
		     "+LDB_PP6_TRF_DELAY_MAX=10", 
                     "+LDB_PP6_TRFFRAG_CTRL_MODE=2", #2: ended by renq/renq_t
                     "+LDB_PP6_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP6_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP6_RENQ_QTYPE=QUNO",
                     #"+LDB_PP6_RENQ_QID=7",


                     "+LDB_PP7_TRF_ENA=1",  
                     "+LDB_PP7_Q0_NUM_HCW=0",  

                     "+ldbpp7_trf_scen2=1",  
                     "+ldbpp7_wait2st_num=3000",  
          

                     "+DIR_PP4_TRF_ENA=1",  
                     "+DIR_PP4_Q0_NUM_HCW=768",  
                     "+DIR_PP4_QTYPE=QDIR",  
                     "+DIR_PP4_QID=0",     
                     "+DIR_PP4_TRF_NEWDELAY_MIN=0", 
                     "+DIR_PP4_TRF_NEWDELAY_MAX=0",   
                     "+DIR_PP4_HCW_DELAY=0",
                     "+DIR_PP4_TRF_QID_SELMODE=9",
                     "+dirpp4_qidin=0",

                     "+DIR_PP0_TRF_ENA=1",  
                     "+DIR_PP0_Q0_NUM_HCW=256", 
                     "+DIR_PP0_QTYPE=QDIR",  
                     #"+DIR_PP0_QID=3",  
                     "+DIR_PP0_TRF_NEWDELAY_MIN=500", 
                     "+DIR_PP0_TRF_NEWDELAY_MAX=500",   
                     "+DIR_PP0_HCW_DELAY=10",
                     "+DIR_PP0_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP0_RTNTOKCTRL_NUM=16",  
                     "+DIR_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP0_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP1_TRF_ENA=1",  
                     "+DIR_PP1_Q0_NUM_HCW=256",  
                     "+DIR_PP1_QTYPE=QDIR",  
                     #"+DIR_PP1_QID=3",  
                     "+DIR_PP1_TRF_NEWDELAY_MIN=500", 
                     "+DIR_PP1_TRF_NEWDELAY_MAX=500",   
                     "+DIR_PP1_HCW_DELAY=10",
                     "+DIR_PP1_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP1_RTNTOKCTRL_NUM=16", 
                     "+DIR_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP2_TRF_ENA=1",  
                     "+DIR_PP2_Q0_NUM_HCW=256",  
                     "+DIR_PP2_QTYPE=QDIR",  
                     #"+DIR_PP2_QID=3",  
                     "+DIR_PP2_TRF_NEWDELAY_MIN=500", 
                     "+DIR_PP2_TRF_NEWDELAY_MAX=500",   
                     "+DIR_PP2_HCW_DELAY=10",
                     "+DIR_PP2_RTNTOKCTRL_SELMODE=1",  
                     "+DIR_PP2_RTNTOKCTRL_NUM=16",  
                     "+DIR_PP2_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+DIR_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2 support

                     "+DIR_PP3_TRF_ENA=1",  
                     "+DIR_PP3_Q0_NUM_HCW=0",  

                    # "+ldbpp7_trf_scen2=1",  
                    # "+ldbpp7_wait2st_num=3000",  

                    # "+hqmproc_return_flow=1",
		     	     
                    ## "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_1map_mvas_scenario2_cfg.cft",		     
                        ],
      },     


     ##########################################
     #support general traffic tests with error inj
     ##########################################
     smk_excess_token_test0 => {
          -simv_args => [

                     "+HQM_CHP_INGRESS_ERROR_EXCESS_TOKEN_TEST",
                     "+HQM_INGRESS_ERROR_TEST",

                     "+HQM_EXCESS_TOKEN_RETURN_OK",
                     "+DISABLE_MSIX_COUNT_CHECK",
                     "+EXP_MSIX_ALARM_CHECK",
                     "+hqm_eot_rd_seq_stim_config::do_chp_syndrome_chk=0",
                     "+hqm_eot_rd_seq_stim_config::do_cq_depth_chk=0",
                     "+HQM_TB_EOT_OVERRIDE=hqm_system_csr.alarm_pf_synd0=0xc5020101/0xfffffffe",#0xc5020100// 0xc5020101		    

                        ],
      },
     smk_excess_token_dirldbpp0 => {
          -simv_args => [
                     "+HQM_SEQ_CFG2=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_exp_excess_token_dirldbpp0.cft",
                        ],
      },


      #QID[0] => CQ[0][1][2]
      #QID[3] => CQ[3]
      #QID[4] => CQ[4][5][6]
      #QID[7] => CQ[7]
      ldb10pp8cqdir8pp_mmap_scen2 => {
          -simv_args => [

                     "+hqmproc_batch_disable=1",
                     #"+LDB_PP0_Q0_NUM_HCW=32",
                     #"+LDB_PP1_Q0_NUM_HCW=0",
                     #"+LDB_PP2_Q0_NUM_HCW=0", 
                     #"+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     #"+DIR_PP0_Q0_NUM_HCW=0",
                     #"+DIR_PP1_Q0_NUM_HCW=0",
                     #"+DIR_PP2_Q0_NUM_HCW=0",
                     #"+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
                     #"+ldbpp0_wait2st_num=150",
                     #"+ldbpp1_wait2st_num=150",
                     #"+ldbpp2_wait2st_num=150",
                     #"+ldbpp3_wait2st_num=150",
                     "+ldbpp4_wait2st_num=150",
                     #"+ldbpp5_wait2st_num=150",
                     #"+ldbpp6_wait2st_num=150",
                     #"+ldbpp7_wait2st_num=150",
                     #"+ldbpp8_wait2st_num=0",
                     #"+ldbpp9_wait2st_num=0",
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_mmap_scenario2_cfg.cft",		     
                        ],
      },     
      
      
      #QID[0] => CQ[0][1][2]
      #QID[3] => CQ[3]
      #QID[4] => CQ[4][5][6]
      #QID[7] => CQ[7]
      ldb10pp8cqdir8pp_mmap_scen2_smk00 => {
          -simv_args => [
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",

                     "+LDB_PP8_TRF_ENA=1",
                     "+LDB_PP8_Q0_NUM_HCW=256",
                     "+LDB_PP8_QTYPE=QATM",
                     "+LDB_PP8_QID=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=256",
                     "+LDB_PP0_QTYPE=QUNO",
                     "+LDB_PP0_QID=3",
                     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP0_RTNTOKCTRL_NUM=64",
                     "+LDB_PP0_TRFCTRL_SELMODE=1",

                     "+LDB_PP1_TRF_ENA=1",  
                     "+LDB_PP1_Q0_NUM_HCW=256",
                     "+LDB_PP1_QTYPE=QUNO",
                     "+LDB_PP1_QID=3", 
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=64",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP1_RTNTOKCTRL_NUM=64", 
                     "+LDB_PP1_TRFCTRL_SELMODE=1",

                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=256",
                     "+LDB_PP2_QTYPE=QUNO",
                     "+LDB_PP2_QID=3",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP2_RTNCMPCTRL_NUM=64",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP2_RTNTOKCTRL_NUM=64",
                     "+LDB_PP2_TRFCTRL_SELMODE=1",     
 
                     "+LDB_PP3_TRF_ENA=1", 
                     "+LDB_PP3_Q0_NUM_HCW=0",  

                     "+ldbpp3_trf_scen2=1",  
                     "+ldbpp3_wait2st_num=3000",     


                     "+LDB_PP9_TRF_ENA=1",  
                     "+LDB_PP9_Q0_NUM_HCW=256",  
                     "+LDB_PP9_QTYPE=QORD",  
                     "+LDB_PP9_QID=4",     

                     "+LDB_PP4_TRF_ENA=1",  
                     "+LDB_PP4_Q0_NUM_HCW=1024", 
                     "+LDB_PP4_HCW_DELAY=10",  
                     "+LDB_PP4_QTYPE=QUNO",  
                     "+LDB_PP4_QID=7",  
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP4_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP4_RTNTOKCTRL_NUM=16",  
                     "+LDB_PP4_TRFCTRL_SELMODE=1",     

                     "+LDB_PP5_TRF_ENA=1",  
                     "+LDB_PP5_Q0_NUM_HCW=256",  
                     "+LDB_PP5_QTYPE=QUNO",  
                     "+LDB_PP5_QID=7",  
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP5_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP5_RTNTOKCTRL_NUM=16", 
                     "+LDB_PP5_TRFCTRL_SELMODE=1",      

                     "+LDB_PP6_TRF_ENA=1",  
                     "+LDB_PP6_Q0_NUM_HCW=256",  
                     "+LDB_PP6_QTYPE=QUNO",  
                     "+LDB_PP6_QID=7",  
                     "+LDB_PP6_RTNCMPCTRL_SELMODE=1",  
                     "+LDB_PP6_RTNCMPCTRL_NUM=16",   
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=1",  
                     "+LDB_PP6_RTNTOKCTRL_NUM=16",  
                     "+LDB_PP6_TRFCTRL_SELMODE=1",      

                     "+LDB_PP7_TRF_ENA=1",  
                     "+LDB_PP7_Q0_NUM_HCW=0",  

                     "+ldbpp7_trf_scen2=1",  
                     "+ldbpp7_wait2st_num=3000",  
          
                     "+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_8cqqid_mmap_scenario2_cfg.cft",		     
                        ],
      },     
      

      #########################################################
      #########################################################
      #seqnum Tests
      #########################################################
      #########################################################       
      ##################
      #scenario 4, test support ord replay test
      ##################
      #ldbPP[0]/QID0 => CQ[0].dep=8 + CQ[4].dep=1K 
      #2nd pass : +ldbPP[4] sending out 504*1frag 
      #         : then ldbPP[0] sending out 8 *1 frag
      #=> older ORD are held in ldbPP[0]
      #=> newer ORD are doing replay from ldbPP[4]
      #=> SCHED : when ldbPP[0] start replay(enq), all ldbPP[4] enq HCWs are stalled in HQM
      replay_scen4_smk00 => {
          -simv_args => [
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
 
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=0", 


                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=520",
                     "+LDB_PP0_QTYPE=QORD",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=20",
                     "+LDB_PP0_TRF_QID_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP0_RTNCMPCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     #"+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP0_ENQCTRL_SELMODE=13", #13: ENQ_NEW for 512, then change mode=11:  wait to get 8 HCWs and 504 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP0_ENQCTRL_NEWNUM=512",
                     "+LDB_PP0_ENQCTRL_ENQNUM=8",
                     "+LDB_PP0_ENQCTRL_ENQNUM_1=504",

		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10", 
                     "+LDB_PP0_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP0_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP0_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP0_RENQ_QTYPE=QDIR",
                     "+LDB_PP0_RENQ_QID=8",		


                     #LDB_PP4
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=504",
                     "+LDB_PP4_QTYPE=QUNO",
                     "+LDB_PP4_QID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP4_RTNCMPCTRL_NUM=504",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP4_RTNTOKCTRL_NUM=504",
                     #"+LDB_PP4_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP4_ENQCTRL_SELMODE=12", #12: wait to get ENQCTRL_ENQNUM=504 HCWs before starting frag; send ENQCTRL_FRAGNUM=504 FRAG only,
                     "+LDB_PP4_ENQCTRL_FRAGNUM=504",
                     "+LDB_PP4_ENQCTRL_ENQNUM=504",

		     "+LDB_PP4_TRF_DELAY_MIN=10", 
		     "+LDB_PP4_TRF_DELAY_MAX=10", 
                     "+LDB_PP4_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP4_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP4_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP4_RENQ_QTYPE=QDIR",
                     "+LDB_PP4_RENQ_QID=8",	
                      

                     #####returns only
                     "+DIR_PP8_TRF_ENA=1",  
                     "+DIR_PP8_Q0_NUM_HCW=0",   #


                    # "+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_seqnum_scenario4_cfg0.cft",		     
                        ],
      },    


      #run two flows
      replay_scen4_smk01 => {
          -simv_args => [
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
 
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=0", 

                     ######################
                     #flow 0
                     ######################
                     #LDB_PP0
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=520",
                     "+LDB_PP0_QTYPE=QORD",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=20",
                     "+LDB_PP0_TRF_QID_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP0_RTNCMPCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     #"+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP0_ENQCTRL_SELMODE=13", #13: ENQ_NEW for 512, then change mode=11:  wait to get 8 HCWs and 504 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP0_ENQCTRL_NEWNUM=512",
                     "+LDB_PP0_ENQCTRL_ENQNUM=8",
                     "+LDB_PP0_ENQCTRL_ENQNUM_1=1008", #504 * 2flow

		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10", 
                     "+LDB_PP0_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP0_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP0_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP0_RENQ_QTYPE=QDIR",
                     "+LDB_PP0_RENQ_QID=8",		


                     #LDB_PP4
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=504",
                     "+LDB_PP4_QTYPE=QUNO",
                     "+LDB_PP4_QID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP4_RTNCMPCTRL_NUM=504",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP4_RTNTOKCTRL_NUM=504",
                     #"+LDB_PP4_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP4_ENQCTRL_SELMODE=12", #12: wait to get ENQCTRL_ENQNUM=504 HCWs before starting frag; send ENQCTRL_FRAGNUM=504 FRAG only,
                     "+LDB_PP4_ENQCTRL_FRAGNUM=504",
                     "+LDB_PP4_ENQCTRL_ENQNUM=504",

		     "+LDB_PP4_TRF_DELAY_MIN=10", 
		     "+LDB_PP4_TRF_DELAY_MAX=10", 
                     "+LDB_PP4_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP4_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP4_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP4_RENQ_QTYPE=QDIR",
                     "+LDB_PP4_RENQ_QID=8",	
                      
                     ######################
                     #flow 1
                     ######################
                     #LDB_PP1
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=520",
                     "+LDB_PP1_QTYPE=QORD",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP1_HCW_DELAY=20",
                     "+LDB_PP1_TRF_QID_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP1_RTNCMPCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP1_RTNTOKCTRL_NUM=8",
                     #"+LDB_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP1_ENQCTRL_SELMODE=13", #13: ENQ_NEW for 512, then change mode=11:  wait to get 8 HCWs and 504 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP1_ENQCTRL_NEWNUM=512",
                     "+LDB_PP1_ENQCTRL_ENQNUM=8",
                     "+LDB_PP1_ENQCTRL_ENQNUM_1=1008", #504 * 2flow

		     "+LDB_PP1_TRF_DELAY_MIN=10", 
		     "+LDB_PP1_TRF_DELAY_MAX=10", 
                     "+LDB_PP1_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP1_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP1_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP1_RENQ_QTYPE=QDIR",
                     "+LDB_PP1_RENQ_QID=9",		


                     #LDB_PP5
                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=504",
                     "+LDB_PP5_QTYPE=QUNO",
                     "+LDB_PP5_QID=5",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP5_HCW_DELAY=10",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP5_RTNCMPCTRL_NUM=504",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP5_RTNTOKCTRL_NUM=504",
                     #"+LDB_PP5_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP5_ENQCTRL_SELMODE=12", #12: wait to get ENQCTRL_ENQNUM=504 HCWs before starting frag; send ENQCTRL_FRAGNUM=504 FRAG only,
                     "+LDB_PP5_ENQCTRL_FRAGNUM=504",
                     "+LDB_PP5_ENQCTRL_ENQNUM=504",

		     "+LDB_PP5_TRF_DELAY_MIN=10", 
		     "+LDB_PP5_TRF_DELAY_MAX=10", 
                     "+LDB_PP5_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP5_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP5_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP5_RENQ_QTYPE=QDIR",
                     "+LDB_PP5_RENQ_QID=9",	

                     #######################
                     #####returns only
                     "+DIR_PP8_TRF_ENA=1",  
                     "+DIR_PP8_Q0_NUM_HCW=0",   #

                     "+DIR_PP9_TRF_ENA=1",  
                     "+DIR_PP9_Q0_NUM_HCW=0",   #


                    # "+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_seqnum_scenario4_cfg0.cft",		     
                        ],
      },   


      #run two flows runs with frag=16 (exercisze 1K seqnum)
      replay_scen4_frag16_smk01 => {
          -simv_args => [
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
 
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=0", 

                     ######################
                     #flow 0
                     ######################
                     #LDB_PP0
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=640", # 512 + 8 *16frag =640
                     "+LDB_PP0_QTYPE=QORD",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=20",
                     "+LDB_PP0_TRF_QID_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP0_RTNCMPCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     #"+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP0_ENQCTRL_SELMODE=13", #13: ENQ_NEW for ENQCTRL_NEWNUM=512, then change mode=11:  wait to get ENQCTRL_ENQNUM=8 HCWs and ENQCTRL_ENQNUM_1=1008 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP0_ENQCTRL_NEWNUM=512",
                     "+LDB_PP0_ENQCTRL_ENQNUM=8",
                     "+LDB_PP0_ENQCTRL_ENQNUM_1=16128", #504 * 2flow *16

		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10", 
                     "+LDB_PP0_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP0_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP0_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP0_RENQ_QTYPE=QDIR",
                     "+LDB_PP0_RENQ_QID=8",		


                     #LDB_PP4
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=8064",  #504*16=8064
                     "+LDB_PP4_QTYPE=QUNO",
                     "+LDB_PP4_QID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP4_RTNCMPCTRL_NUM=504",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP4_RTNTOKCTRL_NUM=504",
                     #"+LDB_PP4_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP4_ENQCTRL_SELMODE=12", #12: wait to get ENQCTRL_ENQNUM=504 HCWs before starting frag; send ENQCTRL_FRAGNUM=8064 FRAG only,
                     "+LDB_PP4_ENQCTRL_FRAGNUM=8064",
                     "+LDB_PP4_ENQCTRL_ENQNUM=504",

		     "+LDB_PP4_TRF_DELAY_MIN=10", 
		     "+LDB_PP4_TRF_DELAY_MAX=10", 
                     "+LDB_PP4_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP4_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP4_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP4_RENQ_QTYPE=QDIR",
                     "+LDB_PP4_RENQ_QID=8",	
                      
                     ######################
                     #flow 1
                     ######################
                     #LDB_PP1
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=640", # 512 + 8 *16frag =640
                     "+LDB_PP1_QTYPE=QORD",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP1_HCW_DELAY=20",
                     "+LDB_PP1_TRF_QID_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP1_RTNCMPCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP1_RTNTOKCTRL_NUM=8",
                     #"+LDB_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP1_ENQCTRL_SELMODE=13", #13: ENQ_NEW for ENQCTRL_NEWNUM=512, then change mode=11:  wait to get ENQCTRL_ENQNUM=8 HCWs and ENQCTRL_ENQNUM_1=1008 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP1_ENQCTRL_NEWNUM=512",
                     "+LDB_PP1_ENQCTRL_ENQNUM=8",
                     "+LDB_PP1_ENQCTRL_ENQNUM_1=16128", #504 * 2flow *16

		     "+LDB_PP1_TRF_DELAY_MIN=10", 
		     "+LDB_PP1_TRF_DELAY_MAX=10", 
                     "+LDB_PP1_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP1_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP1_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP1_RENQ_QTYPE=QDIR",
                     "+LDB_PP1_RENQ_QID=9",		


                     #LDB_PP5
                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=8064",  #504*16=8064
                     "+LDB_PP5_QTYPE=QUNO",
                     "+LDB_PP5_QID=5",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP5_HCW_DELAY=10",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP5_RTNCMPCTRL_NUM=504",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP5_RTNTOKCTRL_NUM=504",
                     #"+LDB_PP5_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP5_ENQCTRL_SELMODE=12", #12: wait to get ENQCTRL_ENQNUM=504 HCWs before starting frag; send ENQCTRL_FRAGNUM=8064 FRAG only,
                     "+LDB_PP5_ENQCTRL_FRAGNUM=8064",
                     "+LDB_PP5_ENQCTRL_ENQNUM=504",

		     "+LDB_PP5_TRF_DELAY_MIN=10", 
		     "+LDB_PP5_TRF_DELAY_MAX=10", 
                     "+LDB_PP5_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP5_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP5_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP5_RENQ_QTYPE=QDIR",
                     "+LDB_PP5_RENQ_QID=9",	

                     #######################
                     #####returns only
                     "+DIR_PP8_TRF_ENA=1",  
                     "+DIR_PP8_Q0_NUM_HCW=0",   #

                     "+DIR_PP9_TRF_ENA=1",  
                     "+DIR_PP9_Q0_NUM_HCW=0",   #


                    # "+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_seqnum_scenario4_cfg0.cft",		     
                        ],
      },   


      #run four flows (configuration issue, hist_list.size=2K) ???
      replay_scen4_smk02 => {
          -simv_args => [
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
 
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=0", 

                     ######################
                     #flow 0
                     ######################
                     #LDB_PP0
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=520",
                     "+LDB_PP0_QTYPE=QORD",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=20",
                     "+LDB_PP0_TRF_QID_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP0_RTNCMPCTRL_NUM=8",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP0_RTNTOKCTRL_NUM=8",
                     #"+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP0_ENQCTRL_SELMODE=13", #13: ENQ_NEW for 512, then change mode=11:  wait to get 8 HCWs and 504 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP0_ENQCTRL_NEWNUM=512",
                     "+LDB_PP0_ENQCTRL_ENQNUM=8",
                     "+LDB_PP0_ENQCTRL_ENQNUM_1=2016", #504 * 4flow

		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10", 
                     "+LDB_PP0_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP0_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP0_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP0_RENQ_QTYPE=QDIR",
                     "+LDB_PP0_RENQ_QID=8",		


                     #LDB_PP4
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=504",
                     "+LDB_PP4_QTYPE=QUNO",
                     "+LDB_PP4_QID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP4_RTNCMPCTRL_NUM=504",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP4_RTNTOKCTRL_NUM=504",
                     #"+LDB_PP4_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP4_ENQCTRL_SELMODE=12", #12: wait to get ENQCTRL_ENQNUM=504 HCWs before starting frag; send ENQCTRL_FRAGNUM=504 FRAG only,
                     "+LDB_PP4_ENQCTRL_FRAGNUM=504",
                     "+LDB_PP4_ENQCTRL_ENQNUM=504",

		     "+LDB_PP4_TRF_DELAY_MIN=10", 
		     "+LDB_PP4_TRF_DELAY_MAX=10", 
                     "+LDB_PP4_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP4_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP4_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP4_RENQ_QTYPE=QDIR",
                     "+LDB_PP4_RENQ_QID=8",	
                      
                     ######################
                     #flow 1
                     ######################
                     #LDB_PP1
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=520",
                     "+LDB_PP1_QTYPE=QORD",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP1_HCW_DELAY=20",
                     "+LDB_PP1_TRF_QID_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP1_RTNCMPCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP1_RTNTOKCTRL_NUM=8",
                     #"+LDB_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP1_ENQCTRL_SELMODE=13", #13: ENQ_NEW for 512, then change mode=11:  wait to get 8 HCWs and 504 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP1_ENQCTRL_NEWNUM=512",
                     "+LDB_PP1_ENQCTRL_ENQNUM=8",
                     "+LDB_PP1_ENQCTRL_ENQNUM_1=2016", #504 * 4flow

		     "+LDB_PP1_TRF_DELAY_MIN=10", 
		     "+LDB_PP1_TRF_DELAY_MAX=10", 
                     "+LDB_PP1_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP1_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP1_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP1_RENQ_QTYPE=QDIR",
                     "+LDB_PP1_RENQ_QID=9",		


                     #LDB_PP5
                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=504",
                     "+LDB_PP5_QTYPE=QUNO",
                     "+LDB_PP5_QID=5",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP5_HCW_DELAY=10",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP5_RTNCMPCTRL_NUM=504",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP5_RTNTOKCTRL_NUM=504",
                     #"+LDB_PP5_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP5_ENQCTRL_SELMODE=12", #12: wait to get ENQCTRL_ENQNUM=504 HCWs before starting frag; send ENQCTRL_FRAGNUM=504 FRAG only,
                     "+LDB_PP5_ENQCTRL_FRAGNUM=504",
                     "+LDB_PP5_ENQCTRL_ENQNUM=504",

		     "+LDB_PP5_TRF_DELAY_MIN=10", 
		     "+LDB_PP5_TRF_DELAY_MAX=10", 
                     "+LDB_PP5_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP5_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP5_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP5_RENQ_QTYPE=QDIR",
                     "+LDB_PP5_RENQ_QID=9",	


                     ######################
                     #flow 2
                     ######################
                     #LDB_PP2
                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=520",
                     "+LDB_PP2_QTYPE=QORD",
                     "+LDB_PP2_QID=2",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP2_HCW_DELAY=20",
                     "+LDB_PP2_TRF_QID_SELMODE=0",

                     "+LDB_PP2_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP2_RTNCMPCTRL_NUM=8",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP2_RTNTOKCTRL_NUM=8",
                     #"+LDB_PP2_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP2_ENQCTRL_SELMODE=13", #13: ENQ_NEW for 512, then change mode=11:  wait to get 8 HCWs and 504 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP2_ENQCTRL_NEWNUM=512",
                     "+LDB_PP2_ENQCTRL_ENQNUM=8",
                     "+LDB_PP2_ENQCTRL_ENQNUM_1=2016", #504 * 4flow

		     "+LDB_PP2_TRF_DELAY_MIN=10", 
		     "+LDB_PP2_TRF_DELAY_MAX=10", 
                     "+LDB_PP2_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP2_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP2_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP2_RENQ_QTYPE=QDIR",
                     "+LDB_PP2_RENQ_QID=10",		


                     #LDB_PP6
                     "+LDB_PP6_TRF_ENA=1",
                     "+LDB_PP6_Q0_NUM_HCW=504",
                     "+LDB_PP6_QTYPE=QUNO",
                     "+LDB_PP6_QID=5",
                     "+LDB_PP6_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP6_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP6_HCW_DELAY=10",
                     "+LDB_PP6_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP6_RTNCMPCTRL_NUM=504",
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP6_RTNTOKCTRL_NUM=504",
                     #"+LDB_PP6_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP6_ENQCTRL_SELMODE=12", #12: wait to get ENQCTRL_ENQNUM=504 HCWs before starting frag; send ENQCTRL_FRAGNUM=504 FRAG only,
                     "+LDB_PP6_ENQCTRL_FRAGNUM=504",
                     "+LDB_PP6_ENQCTRL_ENQNUM=504",

		     "+LDB_PP6_TRF_DELAY_MIN=10", 
		     "+LDB_PP6_TRF_DELAY_MAX=10", 
                     "+LDB_PP6_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP6_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP6_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP6_RENQ_QTYPE=QDIR",
                     "+LDB_PP6_RENQ_QID=10",	


                     ######################
                     #flow 3
                     ######################
                     #LDB_PP3
                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=520",
                     "+LDB_PP3_QTYPE=QORD",
                     "+LDB_PP3_QID=3",
                     "+LDB_PP3_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP3_HCW_DELAY=20",
                     "+LDB_PP3_TRF_QID_SELMODE=0",

                     "+LDB_PP3_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP3_RTNCMPCTRL_NUM=8",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP3_RTNTOKCTRL_NUM=8",
                     #"+LDB_PP3_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP3_ENQCTRL_SELMODE=13", #13: ENQ_NEW for 512, then change mode=11:  wait to get 8 HCWs and 504 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP3_ENQCTRL_NEWNUM=512",
                     "+LDB_PP3_ENQCTRL_ENQNUM=8",
                     "+LDB_PP3_ENQCTRL_ENQNUM_1=2016", #504 * 4flow

		     "+LDB_PP3_TRF_DELAY_MIN=10", 
		     "+LDB_PP3_TRF_DELAY_MAX=10", 
                     "+LDB_PP3_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP3_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP3_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP3_RENQ_QTYPE=QDIR",
                     "+LDB_PP3_RENQ_QID=11",		


                     #LDB_PP7
                     "+LDB_PP7_TRF_ENA=1",
                     "+LDB_PP7_Q0_NUM_HCW=504",
                     "+LDB_PP7_QTYPE=QUNO",
                     "+LDB_PP7_QID=5",
                     "+LDB_PP7_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP7_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP7_HCW_DELAY=10",
                     "+LDB_PP7_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP7_RTNCMPCTRL_NUM=504",
                     "+LDB_PP7_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP7_RTNTOKCTRL_NUM=504",
                     #"+LDB_PP7_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP7_ENQCTRL_SELMODE=12", #12: wait to get ENQCTRL_ENQNUM=504 HCWs before starting frag; send ENQCTRL_FRAGNUM=504 FRAG only,
                     "+LDB_PP7_ENQCTRL_FRAGNUM=504",
                     "+LDB_PP7_ENQCTRL_ENQNUM=504",

		     "+LDB_PP7_TRF_DELAY_MIN=10", 
		     "+LDB_PP7_TRF_DELAY_MAX=10", 
                     "+LDB_PP7_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP7_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP7_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP7_RENQ_QTYPE=QDIR",
                     "+LDB_PP7_RENQ_QID=11",	



                     #######################
                     #####returns only
                     "+DIR_PP8_TRF_ENA=1",  
                     "+DIR_PP8_Q0_NUM_HCW=0",   #

                     "+DIR_PP9_TRF_ENA=1",  
                     "+DIR_PP9_Q0_NUM_HCW=0",   #

                     "+DIR_PP10_TRF_ENA=1",  
                     "+DIR_PP10_Q0_NUM_HCW=0",   #

                     "+DIR_PP11_TRF_ENA=1",  
                     "+DIR_PP11_Q0_NUM_HCW=0",   #


                    # "+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_seqnum_scenario4_cfg0.cft",		     
                        ],
      },   


      ##################
      #scenario 6, test support ord replay test : trying to hit higher fragnum counter
      ##################
      #ldbPP[0]/QID0 => CQ[0].dep=1 (use partical HQM_PARTIAL_TOKEN_RETURN) + CQ[4].dep=1K ; N=1
      #2nd pass : +ldbPP[4] sending out (1024-N)*4frag 
      #         : then ldbPP[0] sending out N *4 frag
      #=> older ORD are held in ldbPP[0]
      #=> newer ORD are doing replay from ldbPP[4]
      #=> SCHED : when ldbPP[0] start replay(enq), all ldbPP[4] enq HCWs are stalled in HQM
      replay_scen6_smk00 => {
          -simv_args => [
                     "+HQM_PARTIAL_TOKEN_RETURN",

                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
 
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=0", 


                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1028",     #1024 (1stP) + 1 (2nd) * FRAG
                     "+LDB_PP0_QTYPE=QORD",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=20",
                     "+LDB_PP0_TRF_QID_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP0_RTNCMPCTRL_NUM=1",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP0_RTNTOKCTRL_NUM=1",
                     #"+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP0_ENQCTRL_SELMODE=13", #13: ENQ_NEW for 1024, then change mode=11:  wait to get 8 HCWs and 504 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP0_ENQCTRL_NEWNUM=1024",
                     "+LDB_PP0_ENQCTRL_ENQNUM=1",
                     "+LDB_PP0_ENQCTRL_ENQNUM_1=4092", #1023*4

		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10", 
                     "+LDB_PP0_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP0_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP0_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP0_RENQ_QTYPE=QDIR",
                     "+LDB_PP0_RENQ_QID=8",		


                     #LDB_PP4
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=4092",   # 1023*Frag
                     "+LDB_PP4_QTYPE=QUNO",
                     "+LDB_PP4_QID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP4_RTNCMPCTRL_NUM=1023",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP4_RTNTOKCTRL_NUM=1023",
                     #"+LDB_PP4_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP4_ENQCTRL_SELMODE=12", #12: wait to get ENQCTRL_ENQNUM=1023 HCWs before starting frag; send ENQCTRL_FRAGNUM=1023*FRAG FRAG only,
                     "+LDB_PP4_ENQCTRL_FRAGNUM=4092",
                     "+LDB_PP4_ENQCTRL_ENQNUM=1023",

		     "+LDB_PP4_TRF_DELAY_MIN=10", 
		     "+LDB_PP4_TRF_DELAY_MAX=10", 
                     "+LDB_PP4_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP4_RENQ_QTYPE=QDIR",
                     "+LDB_PP4_RENQ_QID=8",	
                      

                     #####returns only
                     "+DIR_PP8_TRF_ENA=1",  
                     "+DIR_PP8_Q0_NUM_HCW=0",   #


                    # "+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_seqnum_scenario6_cfg0.cft",		     
                        ],
      },    

      #ldbPP[0] uses mode 16
      replay_scen6_withholdcomp_smk00 => {
          -simv_args => [
                     "+HQM_PARTIAL_TOKEN_RETURN",

                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
 
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=0", 


                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1028",     #1024 (1stP) + 1 (2nd) * FRAG
                     "+LDB_PP0_QTYPE=QORD",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=20",
                     "+LDB_PP0_TRF_QID_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP0_RTNCMPCTRL_NUM=1",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP0_RTNTOKCTRL_NUM=1",
                     #"+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     #"+LDB_PP0_ENQCTRL_SELMODE=13", #13: ENQ_NEW for 1024, then change mode=11:  wait to get 1 HCWs and 4092 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP0_ENQCTRL_SELMODE=16", #16: ENQ_NEW for 1024, then change mode=17:  wait to get 1 HCWs before sending FRAGs, withhold comp, change to mode=18: wait for  pp_cq_status.replay_oldersn_sch_cnt before starting compl return 
                     "+LDB_PP0_ENQCTRL_NEWNUM=1024",
                     "+LDB_PP0_ENQCTRL_ENQNUM=1",
                     "+LDB_PP0_ENQCTRL_FRAGNUM=4",
                     "+LDB_PP0_ENQCTRL_ENQNUM_1=4092", #1023*4

		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10", 
                     "+LDB_PP0_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP0_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP0_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP0_RENQ_QTYPE=QDIR",
                     "+LDB_PP0_RENQ_QID=8",		


                     #LDB_PP4
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=4092",   # 1023*Frag
                     "+LDB_PP4_QTYPE=QUNO",
                     "+LDB_PP4_QID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP4_RTNCMPCTRL_NUM=1023",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP4_RTNTOKCTRL_NUM=1023",
                     #"+LDB_PP4_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP4_ENQCTRL_SELMODE=12", #12: wait to get ENQCTRL_ENQNUM=1023 HCWs before starting frag; send ENQCTRL_FRAGNUM=1023*FRAG FRAG only,
                     "+LDB_PP4_ENQCTRL_FRAGNUM=4092",
                     "+LDB_PP4_ENQCTRL_ENQNUM=1023",

		     "+LDB_PP4_TRF_DELAY_MIN=10", 
		     "+LDB_PP4_TRF_DELAY_MAX=10", 
                     "+LDB_PP4_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP4_RENQ_QTYPE=QDIR",
                     "+LDB_PP4_RENQ_QID=8",	
                      

                     #####returns only
                     "+DIR_PP8_TRF_ENA=1",  
                     "+DIR_PP8_Q0_NUM_HCW=0",   #


                    # "+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_seqnum_scenario6_cfg0.cft",		     
                        ],
      }, 

      #run two flows
      replay_scen6_smk01 => {
          -simv_args => [
                     "+HQM_PARTIAL_TOKEN_RETURN",

                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
 
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=0", 

                     ###############
                     #flow0
                     ###############
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1028",     #1024 (1stP) + 1 (2nd) * FRAG
                     "+LDB_PP0_QTYPE=QORD",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=20",
                     "+LDB_PP0_TRF_QID_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP0_RTNCMPCTRL_NUM=1",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP0_RTNTOKCTRL_NUM=1",
                     #"+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP0_ENQCTRL_SELMODE=13", #13: ENQ_NEW for 1024, then change mode=11:  wait to get 8 HCWs and 504 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP0_ENQCTRL_NEWNUM=1024",
                     "+LDB_PP0_ENQCTRL_ENQNUM=1",
                     "+LDB_PP0_ENQCTRL_ENQNUM_1=8184", #1023*4 * 2 flows

		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10", 
                     "+LDB_PP0_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP0_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP0_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP0_RENQ_QTYPE=QDIR",
                     "+LDB_PP0_RENQ_QID=8",		


                     #LDB_PP4
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=4092",   # 1023*Frag
                     "+LDB_PP4_QTYPE=QUNO",
                     "+LDB_PP4_QID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP4_RTNCMPCTRL_NUM=1023",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP4_RTNTOKCTRL_NUM=1023",
                     #"+LDB_PP4_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP4_ENQCTRL_SELMODE=12", #12: wait to get ENQCTRL_ENQNUM=1023 HCWs before starting frag; send ENQCTRL_FRAGNUM=1023*FRAG FRAG only,
                     "+LDB_PP4_ENQCTRL_FRAGNUM=4092",
                     "+LDB_PP4_ENQCTRL_ENQNUM=1023",

		     "+LDB_PP4_TRF_DELAY_MIN=10", 
		     "+LDB_PP4_TRF_DELAY_MAX=10", 
                     "+LDB_PP4_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP4_RENQ_QTYPE=QDIR",
                     "+LDB_PP4_RENQ_QID=8",	
                      

                     ######################
                     #flow 1
                     ######################
                     #LDB_PP1
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=1028",     #1024 (1stP) + 1 (2nd) * FRAG
                     "+LDB_PP1_QTYPE=QORD",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP1_HCW_DELAY=20",
                     "+LDB_PP1_TRF_QID_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP1_RTNCMPCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP1_RTNTOKCTRL_NUM=1",
                     #"+LDB_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP1_ENQCTRL_SELMODE=13", #13: ENQ_NEW for 1024, then change mode=11:  wait to get 8 HCWs and 504 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP1_ENQCTRL_NEWNUM=1024",
                     "+LDB_PP1_ENQCTRL_ENQNUM=1",
                     "+LDB_PP1_ENQCTRL_ENQNUM_1=8184", #1023*4 * 2 flows

		     "+LDB_PP1_TRF_DELAY_MIN=10", 
		     "+LDB_PP1_TRF_DELAY_MAX=10", 
                     "+LDB_PP1_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP1_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP1_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP1_RENQ_QTYPE=QDIR",
                     "+LDB_PP1_RENQ_QID=9",		


                     #LDB_PP5
                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=4092",   # 1023*Frag
                     "+LDB_PP5_QTYPE=QUNO",
                     "+LDB_PP5_QID=4",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP5_HCW_DELAY=10",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP5_RTNCMPCTRL_NUM=1023",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP5_RTNTOKCTRL_NUM=1023",
                     #"+LDB_PP5_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP5_ENQCTRL_SELMODE=12", #12: wait to get ENQCTRL_ENQNUM=1023 HCWs before starting frag; send ENQCTRL_FRAGNUM=1023*FRAG FRAG only,
                     "+LDB_PP5_ENQCTRL_FRAGNUM=4092",
                     "+LDB_PP5_ENQCTRL_ENQNUM=1023",

		     "+LDB_PP5_TRF_DELAY_MIN=10", 
		     "+LDB_PP5_TRF_DELAY_MAX=10", 
                     "+LDB_PP5_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP5_RENQ_QTYPE=QDIR",
                     "+LDB_PP5_RENQ_QID=9",	

                     #####returns only
                     "+DIR_PP8_TRF_ENA=1",  
                     "+DIR_PP8_Q0_NUM_HCW=0",   #

                     "+DIR_PP9_TRF_ENA=1",  
                     "+DIR_PP9_Q0_NUM_HCW=0",   #

                    # "+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_seqnum_scenario6_cfg0.cft",		     
                        ],
      },    
                    

      replay_scen6_withholdcomp_smk01 => {
          -simv_args => [
                     "+HQM_PARTIAL_TOKEN_RETURN",

                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
 
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=0", 

                     ###############
                     #flow0
                     ###############
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1028",     #1024 (1stP) + 1 (2nd) * FRAG
                     "+LDB_PP0_QTYPE=QORD",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=20",
                     "+LDB_PP0_TRF_QID_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP0_RTNCMPCTRL_NUM=1",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP0_RTNTOKCTRL_NUM=1",
                     #"+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     #"+LDB_PP0_ENQCTRL_SELMODE=13", #13: ENQ_NEW for 1024, then change mode=11:  wait to get 1 HCWs and 4092 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP0_ENQCTRL_SELMODE=16", #16: ENQ_NEW for 1024, then change mode=17:  wait to get 1 HCWs before sending FRAGs, withhold comp, change to mode=18: wait for  pp_cq_status.replay_oldersn_sch_cnt before starting compl return 
                     "+LDB_PP0_ENQCTRL_NEWNUM=1024",
                     "+LDB_PP0_ENQCTRL_ENQNUM=1",
                     "+LDB_PP0_ENQCTRL_FRAGNUM=4",
                     "+LDB_PP0_ENQCTRL_ENQNUM_1=8184", #1023*4 * 2 flows

		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10", 
                     "+LDB_PP0_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP0_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP0_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP0_RENQ_QTYPE=QDIR",
                     "+LDB_PP0_RENQ_QID=8",		


                     #LDB_PP4
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=4092",   # 1023*Frag
                     "+LDB_PP4_QTYPE=QUNO",
                     "+LDB_PP4_QID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP4_RTNCMPCTRL_NUM=1023",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP4_RTNTOKCTRL_NUM=1023",
                     #"+LDB_PP4_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP4_ENQCTRL_SELMODE=12", #12: wait to get ENQCTRL_ENQNUM=1023 HCWs before starting frag; send ENQCTRL_FRAGNUM=1023*FRAG FRAG only,
                     "+LDB_PP4_ENQCTRL_FRAGNUM=4092",
                     "+LDB_PP4_ENQCTRL_ENQNUM=1023",

		     "+LDB_PP4_TRF_DELAY_MIN=10", 
		     "+LDB_PP4_TRF_DELAY_MAX=10", 
                     "+LDB_PP4_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP4_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP4_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP4_RENQ_QTYPE=QDIR",
                     "+LDB_PP4_RENQ_QID=8",	
                      

                     ######################
                     #flow 1
                     ######################
                     #LDB_PP1
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=1028",     #1024 (1stP) + 1 (2nd) * FRAG
                     "+LDB_PP1_QTYPE=QORD",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP1_HCW_DELAY=20",
                     "+LDB_PP1_TRF_QID_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP1_RTNCMPCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP1_RTNTOKCTRL_NUM=1",
                     #"+LDB_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     #"+LDB_PP1_ENQCTRL_SELMODE=13", #13: ENQ_NEW for 1024, then change mode=11:  wait to get 8 HCWs and 504 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP1_ENQCTRL_SELMODE=16", #16: ENQ_NEW for 1024, then change mode=17:  wait to get 1 HCWs before sending FRAGs, withhold comp, change to mode=18: wait for  pp_cq_status.replay_oldersn_sch_cnt before starting compl return 
                     "+LDB_PP1_ENQCTRL_NEWNUM=1024",
                     "+LDB_PP1_ENQCTRL_ENQNUM=1",
                     "+LDB_PP1_ENQCTRL_FRAGNUM=4",
                     "+LDB_PP1_ENQCTRL_ENQNUM_1=8184", #1023*4 * 2 flows

		     "+LDB_PP1_TRF_DELAY_MIN=10", 
		     "+LDB_PP1_TRF_DELAY_MAX=10", 
                     "+LDB_PP1_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP1_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP1_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP1_RENQ_QTYPE=QDIR",
                     "+LDB_PP1_RENQ_QID=9",		


                     #LDB_PP5
                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=4092",   # 1023*Frag
                     "+LDB_PP5_QTYPE=QUNO",
                     "+LDB_PP5_QID=4",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP5_HCW_DELAY=10",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP5_RTNCMPCTRL_NUM=1023",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP5_RTNTOKCTRL_NUM=1023",
                     #"+LDB_PP5_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP5_ENQCTRL_SELMODE=12", #12: wait to get ENQCTRL_ENQNUM=1023 HCWs before starting frag; send ENQCTRL_FRAGNUM=1023*FRAG FRAG only,
                     "+LDB_PP5_ENQCTRL_FRAGNUM=4092",
                     "+LDB_PP5_ENQCTRL_ENQNUM=1023",

		     "+LDB_PP5_TRF_DELAY_MIN=10", 
		     "+LDB_PP5_TRF_DELAY_MAX=10", 
                     "+LDB_PP5_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP5_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP5_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP5_RENQ_QTYPE=QDIR",
                     "+LDB_PP5_RENQ_QID=9",	

                     #####returns only
                     "+DIR_PP8_TRF_ENA=1",  
                     "+DIR_PP8_Q0_NUM_HCW=0",   #

                     "+DIR_PP9_TRF_ENA=1",  
                     "+DIR_PP9_Q0_NUM_HCW=0",   #

                    # "+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_seqnum_scenario6_cfg0.cft",		     
                        ],
      },    
                    


      #run two flows
      replay_scen6_frag8_smk01 => {
          -simv_args => [
                     "+HQM_PARTIAL_TOKEN_RETURN",

                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
 
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=0", 

                     ###############
                     #flow0
                     ###############
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1032",     #1024 (1stP) + 1 (2nd) * FRAG
                     "+LDB_PP0_QTYPE=QORD",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=20",
                     "+LDB_PP0_TRF_QID_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP0_RTNCMPCTRL_NUM=1",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP0_RTNTOKCTRL_NUM=1",
                     #"+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP0_ENQCTRL_SELMODE=13", #13: ENQ_NEW for 1024, then change mode=11:  wait to get 8 HCWs and 504 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP0_ENQCTRL_NEWNUM=1024",
                     "+LDB_PP0_ENQCTRL_ENQNUM=1",
                     "+LDB_PP0_ENQCTRL_ENQNUM_1=16368", #1023* 8 * 2 flows

		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10", 
                     "+LDB_PP0_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP0_TRFFRAG_NUM_MIN=8",
                     "+LDB_PP0_TRFFRAG_NUM_MAX=8",
                     "+LDB_PP0_RENQ_QTYPE=QDIR",
                     "+LDB_PP0_RENQ_QID=8",		


                     #LDB_PP4
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=8184",   # 1023*Frag
                     "+LDB_PP4_QTYPE=QUNO",
                     "+LDB_PP4_QID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP4_RTNCMPCTRL_NUM=1023",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP4_RTNTOKCTRL_NUM=1023",
                     #"+LDB_PP4_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP4_ENQCTRL_SELMODE=10", #12: wait to get ENQCTRL_ENQNUM=1023 HCWs before starting frag; send ENQCTRL_FRAGNUM=1023*FRAG FRAG only,
                     "+LDB_PP4_ENQCTRL_FRAGNUM=8184", #1023*8
                     "+LDB_PP4_ENQCTRL_ENQNUM=1023",

		     "+LDB_PP4_TRF_DELAY_MIN=10", 
		     "+LDB_PP4_TRF_DELAY_MAX=10", 
                     "+LDB_PP4_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP4_TRFFRAG_NUM_MIN=8",
                     "+LDB_PP4_TRFFRAG_NUM_MAX=8",
                     "+LDB_PP4_RENQ_QTYPE=QDIR",
                     "+LDB_PP4_RENQ_QID=8",	
                      

                     ######################
                     #flow 1
                     ######################
                     #LDB_PP1
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=1032",     #1024 (1stP) + 1 (2nd) * FRAG
                     "+LDB_PP1_QTYPE=QORD",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP1_HCW_DELAY=20",
                     "+LDB_PP1_TRF_QID_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP1_RTNCMPCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP1_RTNTOKCTRL_NUM=1",
                     #"+LDB_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP1_ENQCTRL_SELMODE=13", #13: ENQ_NEW for 1024, then change mode=11:  wait to get 8 HCWs and 504 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP1_ENQCTRL_NEWNUM=1024",
                     "+LDB_PP1_ENQCTRL_ENQNUM=1",
                     "+LDB_PP1_ENQCTRL_ENQNUM_1=16368", #1023*16* 2 flows

		     "+LDB_PP1_TRF_DELAY_MIN=10", 
		     "+LDB_PP1_TRF_DELAY_MAX=10", 
                     "+LDB_PP1_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP1_TRFFRAG_NUM_MIN=8",
                     "+LDB_PP1_TRFFRAG_NUM_MAX=8",
                     "+LDB_PP1_RENQ_QTYPE=QDIR",
                     "+LDB_PP1_RENQ_QID=9",		


                     #LDB_PP5
                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=8184",   # 1023*Frag
                     "+LDB_PP5_QTYPE=QUNO",
                     "+LDB_PP5_QID=4",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP5_HCW_DELAY=10",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP5_RTNCMPCTRL_NUM=1023",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP5_RTNTOKCTRL_NUM=1023",
                     #"+LDB_PP5_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP5_ENQCTRL_SELMODE=10", #12: wait to get ENQCTRL_ENQNUM=1023 HCWs before starting frag; send ENQCTRL_FRAGNUM=1023*FRAG FRAG only,
                     "+LDB_PP5_ENQCTRL_FRAGNUM=8184", #1023*8
                     "+LDB_PP5_ENQCTRL_ENQNUM=1023",

		     "+LDB_PP5_TRF_DELAY_MIN=10", 
		     "+LDB_PP5_TRF_DELAY_MAX=10", 
                     "+LDB_PP5_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP5_TRFFRAG_NUM_MIN=8",
                     "+LDB_PP5_TRFFRAG_NUM_MAX=8",
                     "+LDB_PP5_RENQ_QTYPE=QDIR",
                     "+LDB_PP5_RENQ_QID=9",	

                     #####returns only
                     "+DIR_PP8_TRF_ENA=1",  
                     "+DIR_PP8_Q0_NUM_HCW=0",   #

                     "+DIR_PP9_TRF_ENA=1",  
                     "+DIR_PP9_Q0_NUM_HCW=0",   #

                    # "+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_seqnum_scenario6_cfg0.cft",		     
                        ],
      },    
                    

      replay_scen6_withholdcomp_frag8_smk01 => {
          -simv_args => [
                     "+HQM_PARTIAL_TOKEN_RETURN",

                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
 
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=0", 

                     ###############
                     #flow0
                     ###############
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1032",     #1024 (1stP) + 1 (2nd) * FRAG
                     "+LDB_PP0_QTYPE=QORD",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=20",
                     "+LDB_PP0_TRF_QID_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP0_RTNCMPCTRL_NUM=1",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP0_RTNTOKCTRL_NUM=1",
                     #"+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     #"+LDB_PP0_ENQCTRL_SELMODE=13", #13: ENQ_NEW for 1024, then change mode=11:  wait to get 1 HCWs and 4092 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP0_ENQCTRL_SELMODE=16", #16: ENQ_NEW for 1024, then change mode=17:  wait to get 1 HCWs before sending FRAGs, withhold comp, change to mode=18: wait for  pp_cq_status.replay_oldersn_sch_cnt before starting compl return 
                     "+LDB_PP0_ENQCTRL_NEWNUM=1024",
                     "+LDB_PP0_ENQCTRL_ENQNUM=1",
                     "+LDB_PP0_ENQCTRL_FRAGNUM=8",
                     "+LDB_PP0_ENQCTRL_ENQNUM_1=16368", #1023* 8 * 2 flows

		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10", 
                     "+LDB_PP0_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP0_TRFFRAG_NUM_MIN=8",
                     "+LDB_PP0_TRFFRAG_NUM_MAX=8",
                     "+LDB_PP0_RENQ_QTYPE=QDIR",
                     "+LDB_PP0_RENQ_QID=8",		


                     #LDB_PP4
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=8184",   # 1023*Frag
                     "+LDB_PP4_QTYPE=QUNO",
                     "+LDB_PP4_QID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP4_RTNCMPCTRL_NUM=1023",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP4_RTNTOKCTRL_NUM=1023",
                     #"+LDB_PP4_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP4_ENQCTRL_SELMODE=10", #12: wait to get ENQCTRL_ENQNUM=1023 HCWs before starting frag; send ENQCTRL_FRAGNUM=1023*FRAG FRAG only,
                     "+LDB_PP4_ENQCTRL_FRAGNUM=8184", #1023*8
                     "+LDB_PP4_ENQCTRL_ENQNUM=1023",

		     "+LDB_PP4_TRF_DELAY_MIN=10", 
		     "+LDB_PP4_TRF_DELAY_MAX=10", 
                     "+LDB_PP4_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP4_TRFFRAG_NUM_MIN=8",
                     "+LDB_PP4_TRFFRAG_NUM_MAX=8",
                     "+LDB_PP4_RENQ_QTYPE=QDIR",
                     "+LDB_PP4_RENQ_QID=8",	
                      

                     ######################
                     #flow 1
                     ######################
                     #LDB_PP1
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=1032",     #1024 (1stP) + 1 (2nd) * FRAG
                     "+LDB_PP1_QTYPE=QORD",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP1_HCW_DELAY=20",
                     "+LDB_PP1_TRF_QID_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP1_RTNCMPCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP1_RTNTOKCTRL_NUM=1",
                     #"+LDB_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     #"+LDB_PP1_ENQCTRL_SELMODE=13", #13: ENQ_NEW for 1024, then change mode=11:  wait to get 8 HCWs and 504 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP1_ENQCTRL_SELMODE=16", #16: ENQ_NEW for 1024, then change mode=17:  wait to get 1 HCWs before sending FRAGs, withhold comp, change to mode=18: wait for  pp_cq_status.replay_oldersn_sch_cnt before starting compl return 
                     "+LDB_PP1_ENQCTRL_NEWNUM=1024",
                     "+LDB_PP1_ENQCTRL_ENQNUM=1",
                     "+LDB_PP1_ENQCTRL_FRAGNUM=8",
                     "+LDB_PP1_ENQCTRL_ENQNUM_1=16368", #1023*16* 2 flows

		     "+LDB_PP1_TRF_DELAY_MIN=10", 
		     "+LDB_PP1_TRF_DELAY_MAX=10", 
                     "+LDB_PP1_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP1_TRFFRAG_NUM_MIN=8",
                     "+LDB_PP1_TRFFRAG_NUM_MAX=8",
                     "+LDB_PP1_RENQ_QTYPE=QDIR",
                     "+LDB_PP1_RENQ_QID=9",		


                     #LDB_PP5
                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=8184",   # 1023*Frag
                     "+LDB_PP5_QTYPE=QUNO",
                     "+LDB_PP5_QID=4",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP5_HCW_DELAY=10",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP5_RTNCMPCTRL_NUM=1023",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP5_RTNTOKCTRL_NUM=1023",
                     #"+LDB_PP5_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP5_ENQCTRL_SELMODE=10", #12: wait to get ENQCTRL_ENQNUM=1023 HCWs before starting frag; send ENQCTRL_FRAGNUM=1023*FRAG FRAG only,
                     "+LDB_PP5_ENQCTRL_FRAGNUM=8184", #1023*8
                     "+LDB_PP5_ENQCTRL_ENQNUM=1023",

		     "+LDB_PP5_TRF_DELAY_MIN=10", 
		     "+LDB_PP5_TRF_DELAY_MAX=10", 
                     "+LDB_PP5_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP5_TRFFRAG_NUM_MIN=8",
                     "+LDB_PP5_TRFFRAG_NUM_MAX=8",
                     "+LDB_PP5_RENQ_QTYPE=QDIR",
                     "+LDB_PP5_RENQ_QID=9",	

                     #####returns only
                     "+DIR_PP8_TRF_ENA=1",  
                     "+DIR_PP8_Q0_NUM_HCW=0",   #

                     "+DIR_PP9_TRF_ENA=1",  
                     "+DIR_PP9_Q0_NUM_HCW=0",   #

                    # "+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_seqnum_scenario6_cfg0.cft",		     
                        ],
      },    
                    


      #run two flows this frag=16 is not valid due to OOC issue, there are 16K credits available 
      replay_scen6_frag16_smk01 => {
          -simv_args => [
                     "+HQM_PARTIAL_TOKEN_RETURN",

                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
 
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=0", 

                     ###############
                     #flow0
                     ###############
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1040",     #1024 (1stP) + 1 (2nd) * FRAG
                     "+LDB_PP0_QTYPE=QORD",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=20",
                     "+LDB_PP0_TRF_QID_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP0_RTNCMPCTRL_NUM=1",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP0_RTNTOKCTRL_NUM=1",
                     #"+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP0_ENQCTRL_SELMODE=13", #13: ENQ_NEW for 1024, then change mode=11:  wait to get 8 HCWs and 504 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP0_ENQCTRL_NEWNUM=1024",
                     "+LDB_PP0_ENQCTRL_ENQNUM=1",
                     "+LDB_PP0_ENQCTRL_ENQNUM_1=32736", #1023*16 * 2 flows

		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10", 
                     "+LDB_PP0_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP0_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP0_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP0_RENQ_QTYPE=QDIR",
                     "+LDB_PP0_RENQ_QID=8",		


                     #LDB_PP4
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=16368",   # 1023*Frag
                     "+LDB_PP4_QTYPE=QUNO",
                     "+LDB_PP4_QID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP4_RTNCMPCTRL_NUM=1023",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP4_RTNTOKCTRL_NUM=1023",
                     #"+LDB_PP4_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP4_ENQCTRL_SELMODE=10", #12: wait to get ENQCTRL_ENQNUM=1023 HCWs before starting frag; send ENQCTRL_FRAGNUM=1023*FRAG FRAG only,
                     "+LDB_PP4_ENQCTRL_FRAGNUM=16368",
                     "+LDB_PP4_ENQCTRL_ENQNUM=1023",

		     "+LDB_PP4_TRF_DELAY_MIN=10", 
		     "+LDB_PP4_TRF_DELAY_MAX=10", 
                     "+LDB_PP4_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP4_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP4_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP4_RENQ_QTYPE=QDIR",
                     "+LDB_PP4_RENQ_QID=8",	
                      

                     ######################
                     #flow 1
                     ######################
                     #LDB_PP1
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=1040",     #1024 (1stP) + 1 (2nd) * FRAG
                     "+LDB_PP1_QTYPE=QORD",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP1_HCW_DELAY=20",
                     "+LDB_PP1_TRF_QID_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP1_RTNCMPCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP1_RTNTOKCTRL_NUM=1",
                     #"+LDB_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP1_ENQCTRL_SELMODE=13", #13: ENQ_NEW for 1024, then change mode=11:  wait to get 8 HCWs and 504 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP1_ENQCTRL_NEWNUM=1024",
                     "+LDB_PP1_ENQCTRL_ENQNUM=1",
                     "+LDB_PP1_ENQCTRL_ENQNUM_1=32736", #1023*16* 2 flows

		     "+LDB_PP1_TRF_DELAY_MIN=10", 
		     "+LDB_PP1_TRF_DELAY_MAX=10", 
                     "+LDB_PP1_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP1_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP1_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP1_RENQ_QTYPE=QDIR",
                     "+LDB_PP1_RENQ_QID=9",		


                     #LDB_PP5
                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=16368",   # 1023*Frag
                     "+LDB_PP5_QTYPE=QUNO",
                     "+LDB_PP5_QID=4",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP5_HCW_DELAY=10",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP5_RTNCMPCTRL_NUM=1023",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP5_RTNTOKCTRL_NUM=1023",
                     #"+LDB_PP5_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP5_ENQCTRL_SELMODE=10", #12: wait to get ENQCTRL_ENQNUM=1023 HCWs before starting frag; send ENQCTRL_FRAGNUM=1023*FRAG FRAG only,
                     "+LDB_PP5_ENQCTRL_FRAGNUM=16368",
                     "+LDB_PP5_ENQCTRL_ENQNUM=1023",

		     "+LDB_PP5_TRF_DELAY_MIN=10", 
		     "+LDB_PP5_TRF_DELAY_MAX=10", 
                     "+LDB_PP5_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP5_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP5_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP5_RENQ_QTYPE=QDIR",
                     "+LDB_PP5_RENQ_QID=9",	

                     #####returns only
                     "+DIR_PP8_TRF_ENA=1",  
                     "+DIR_PP8_Q0_NUM_HCW=0",   #

                     "+DIR_PP9_TRF_ENA=1",  
                     "+DIR_PP9_Q0_NUM_HCW=0",   #

                    # "+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_seqnum_scenario6_cfg0.cft",		     
                        ],
      },    
           
      dist_qpri_1_highprob => {
          -simv_args => [
                     "+has_hcw_qpri_weight0=1",
                     "+has_hcw_qpri_weight1=95",
                     "+has_hcw_qpri_weight2=1",
                     "+has_hcw_qpri_weight3=1",
                     "+has_hcw_qpri_weight4=1",
                     "+has_hcw_qpri_weight5=1",
                     "+has_hcw_qpri_weight6=1",
                     "+has_hcw_qpri_weight7=1",
                        ],
      },
         
      dist_qpri_3_highprob => {
          -simv_args => [
                     "+has_hcw_qpri_weight0=1",
                     "+has_hcw_qpri_weight1=1",
                     "+has_hcw_qpri_weight2=1",
                     "+has_hcw_qpri_weight3=95",
                     "+has_hcw_qpri_weight4=1",
                     "+has_hcw_qpri_weight5=1",
                     "+has_hcw_qpri_weight6=1",
                     "+has_hcw_qpri_weight7=1",
                        ],
      },

      dist_qpri_5_highprob => {
          -simv_args => [
                     "+has_hcw_qpri_weight0=1",
                     "+has_hcw_qpri_weight1=1",
                     "+has_hcw_qpri_weight2=1",
                     "+has_hcw_qpri_weight3=1",
                     "+has_hcw_qpri_weight4=1",
                     "+has_hcw_qpri_weight5=95",
                     "+has_hcw_qpri_weight6=1",
                     "+has_hcw_qpri_weight7=1",,
                        ],
      },


      dist_qpri_7_highprob => {
          -simv_args => [
                     "+has_hcw_qpri_weight0=1",
                     "+has_hcw_qpri_weight1=1",
                     "+has_hcw_qpri_weight2=1",
                     "+has_hcw_qpri_weight3=1",
                     "+has_hcw_qpri_weight4=1",
                     "+has_hcw_qpri_weight5=1",
                     "+has_hcw_qpri_weight6=1",
                     "+has_hcw_qpri_weight7=95",
                        ],
      },


      dist_qpri_7_highprob_set0 => {
          -simv_args => [
                     "+LDB_PP0_HCW_QPRI_W0=1",
                     "+LDB_PP0_HCW_QPRI_W1=1",
                     "+LDB_PP0_HCW_QPRI_W2=1",
                     "+LDB_PP0_HCW_QPRI_W3=1",
                     "+LDB_PP0_HCW_QPRI_W4=1",
                     "+LDB_PP0_HCW_QPRI_W5=1",
                     "+LDB_PP0_HCW_QPRI_W6=1",
                     "+LDB_PP0_HCW_QPRI_W7=95",

                     "+LDB_PP1_HCW_QPRI_W0=1",
                     "+LDB_PP1_HCW_QPRI_W1=1",
                     "+LDB_PP1_HCW_QPRI_W2=1",
                     "+LDB_PP1_HCW_QPRI_W3=1",
                     "+LDB_PP1_HCW_QPRI_W4=1",
                     "+LDB_PP1_HCW_QPRI_W5=1",
                     "+LDB_PP1_HCW_QPRI_W6=1",
                     "+LDB_PP1_HCW_QPRI_W7=95",

                     "+LDB_PP2_HCW_QPRI_W0=1",
                     "+LDB_PP2_HCW_QPRI_W1=1",
                     "+LDB_PP2_HCW_QPRI_W2=1",
                     "+LDB_PP2_HCW_QPRI_W3=1",
                     "+LDB_PP2_HCW_QPRI_W4=1",
                     "+LDB_PP2_HCW_QPRI_W5=1",
                     "+LDB_PP2_HCW_QPRI_W6=1",
                     "+LDB_PP2_HCW_QPRI_W7=95",

                     "+LDB_PP3_HCW_QPRI_W0=1",
                     "+LDB_PP3_HCW_QPRI_W1=1",
                     "+LDB_PP3_HCW_QPRI_W2=1",
                     "+LDB_PP3_HCW_QPRI_W3=1",
                     "+LDB_PP3_HCW_QPRI_W4=1",
                     "+LDB_PP3_HCW_QPRI_W5=1",
                     "+LDB_PP3_HCW_QPRI_W6=1",
                     "+LDB_PP3_HCW_QPRI_W7=95",

                     "+LDB_PP4_HCW_QPRI_W0=1",
                     "+LDB_PP4_HCW_QPRI_W1=1",
                     "+LDB_PP4_HCW_QPRI_W2=1",
                     "+LDB_PP4_HCW_QPRI_W3=1",
                     "+LDB_PP4_HCW_QPRI_W4=1",
                     "+LDB_PP4_HCW_QPRI_W5=1",
                     "+LDB_PP4_HCW_QPRI_W6=1",
                     "+LDB_PP4_HCW_QPRI_W7=95",


                     "+DIR_PP0_HCW_QPRI_W0=1",
                     "+DIR_PP0_HCW_QPRI_W1=1",
                     "+DIR_PP0_HCW_QPRI_W2=1",
                     "+DIR_PP0_HCW_QPRI_W3=1",
                     "+DIR_PP0_HCW_QPRI_W4=1",
                     "+DIR_PP0_HCW_QPRI_W5=1",
                     "+DIR_PP0_HCW_QPRI_W6=1",
                     "+DIR_PP0_HCW_QPRI_W7=95",

                     "+DIR_PP1_HCW_QPRI_W0=1",
                     "+DIR_PP1_HCW_QPRI_W1=1",
                     "+DIR_PP1_HCW_QPRI_W2=1",
                     "+DIR_PP1_HCW_QPRI_W3=1",
                     "+DIR_PP1_HCW_QPRI_W4=1",
                     "+DIR_PP1_HCW_QPRI_W5=1",
                     "+DIR_PP1_HCW_QPRI_W6=1",
                     "+DIR_PP1_HCW_QPRI_W7=95",

                     "+DIR_PP2_HCW_QPRI_W0=1",
                     "+DIR_PP2_HCW_QPRI_W1=1",
                     "+DIR_PP2_HCW_QPRI_W2=1",
                     "+DIR_PP2_HCW_QPRI_W3=1",
                     "+DIR_PP2_HCW_QPRI_W4=1",
                     "+DIR_PP2_HCW_QPRI_W5=1",
                     "+DIR_PP2_HCW_QPRI_W6=1",
                     "+DIR_PP2_HCW_QPRI_W7=95",

                     "+DIR_PP3_HCW_QPRI_W0=1",
                     "+DIR_PP3_HCW_QPRI_W1=1",
                     "+DIR_PP3_HCW_QPRI_W2=1",
                     "+DIR_PP3_HCW_QPRI_W3=1",
                     "+DIR_PP3_HCW_QPRI_W4=1",
                     "+DIR_PP3_HCW_QPRI_W5=1",
                     "+DIR_PP3_HCW_QPRI_W6=1",
                     "+DIR_PP3_HCW_QPRI_W7=95",
                        ],
      },


      #########################################################
      #########################################################
      #seqnum Tests 2K seqnum
      #########################################################
      ######################################################### 
      ##################
      #scenario 5, test support ord seqnum capacity test
      ##################
      #ldbPP[0]/QID0 => CQ[0].dep=1K 
      #2nd pass : +ldbPP[0] wait to receive all 512 ORD before sending out 512*1frag 

      #run one flow
      seqnum_scen5_smk00 => {
          -simv_args => [
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
 
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=0", 

                     ######################
                     #flow 0
                     ######################
                     #LDB_PP0
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024",
                     "+LDB_PP0_QTYPE=QORD",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=20",
                     "+LDB_PP0_TRF_QID_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP0_RTNCMPCTRL_NUM=512",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP0_RTNTOKCTRL_NUM=512",
                     #"+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP0_ENQCTRL_SELMODE=14", #14: ENQ_NEW for ENQCTRL_NEWNUM=512, then change mode=10:  wait to get SCHED ENQCTRL_ENQNUM=512 HCWs  before starting frag
                     "+LDB_PP0_ENQCTRL_NEWNUM=512",
                     "+LDB_PP0_ENQCTRL_ENQNUM=512",

		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10", 
                     "+LDB_PP0_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP0_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP0_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP0_RENQ_QTYPE=QDIR",
                     "+LDB_PP0_RENQ_QID=8",		

                     	

                     #######################
                     #####returns only
                     "+DIR_PP8_TRF_ENA=1",  
                     "+DIR_PP8_Q0_NUM_HCW=0",   #


                    # "+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_seqnum_scenario5_cfg0.cft",		     
                        ],
      },   

      #two flows
      seqnum_scen5_smk01 => {
          -simv_args => [
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
 
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=0", 

                     ######################
                     #flow 0
                     ######################
                     #LDB_PP0
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024",
                     "+LDB_PP0_QTYPE=QORD",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=20",
                     "+LDB_PP0_TRF_QID_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP0_RTNCMPCTRL_NUM=512",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP0_RTNTOKCTRL_NUM=512",
                     #"+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP0_ENQCTRL_SELMODE=14", #14: ENQ_NEW for ENQCTRL_NEWNUM=512, then change mode=10:  wait to get SCHED ENQCTRL_ENQNUM=512 HCWs  before starting frag
                     "+LDB_PP0_ENQCTRL_NEWNUM=512",
                     "+LDB_PP0_ENQCTRL_ENQNUM=512",

		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10", 
                     "+LDB_PP0_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP0_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP0_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP0_RENQ_QTYPE=QDIR",
                     "+LDB_PP0_RENQ_QID=8",		

                     ######################
                     #flow 1
                     ######################
                     #LDB_PP1
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=1024",
                     "+LDB_PP1_QTYPE=QORD",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP1_HCW_DELAY=20",
                     "+LDB_PP1_TRF_QID_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP1_RTNCMPCTRL_NUM=512",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP1_RTNTOKCTRL_NUM=512",
                     #"+LDB_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP1_ENQCTRL_SELMODE=14", #14: ENQ_NEW for ENQCTRL_NEWNUM=512, then change mode=10:  wait to get SCHED ENQCTRL_ENQNUM=512 HCWs  before starting frag 
                     "+LDB_PP1_ENQCTRL_NEWNUM=512",
                     "+LDB_PP1_ENQCTRL_ENQNUM=512",

		     "+LDB_PP1_TRF_DELAY_MIN=10", 
		     "+LDB_PP1_TRF_DELAY_MAX=10", 
                     "+LDB_PP1_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP1_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP1_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP1_RENQ_QTYPE=QDIR",
                     "+LDB_PP1_RENQ_QID=9",		



                     #######################
                     #####returns only
                     "+DIR_PP8_TRF_ENA=1",  
                     "+DIR_PP8_Q0_NUM_HCW=0",   #

                     "+DIR_PP9_TRF_ENA=1",  
                     "+DIR_PP9_Q0_NUM_HCW=0",   #


                    # "+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_seqnum_scenario5_cfg0.cft",		     
                        ],
      },   

      #four flows
      seqnum_scen5_smk02 => {
          -simv_args => [
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
 
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=0", 

                     ######################
                     #flow 0
                     ######################
                     #LDB_PP0
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024",
                     "+LDB_PP0_QTYPE=QORD",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=20",
                     "+LDB_PP0_TRF_QID_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP0_RTNCMPCTRL_NUM=512",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP0_RTNTOKCTRL_NUM=512",
                     #"+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP0_ENQCTRL_SELMODE=14", #14: ENQ_NEW for ENQCTRL_NEWNUM=512, then change mode=10:  wait to get SCHED ENQCTRL_ENQNUM=512 HCWs  before starting frag
                     "+LDB_PP0_ENQCTRL_NEWNUM=512",
                     "+LDB_PP0_ENQCTRL_ENQNUM=512",

		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10", 
                     "+LDB_PP0_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP0_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP0_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP0_RENQ_QTYPE=QDIR",
                     "+LDB_PP0_RENQ_QID=8",		

                     ######################
                     #flow 1
                     ######################
                     #LDB_PP1
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=1024",
                     "+LDB_PP1_QTYPE=QORD",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP1_HCW_DELAY=20",
                     "+LDB_PP1_TRF_QID_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP1_RTNCMPCTRL_NUM=512",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP1_RTNTOKCTRL_NUM=512",
                     #"+LDB_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP1_ENQCTRL_SELMODE=14", #14: ENQ_NEW for ENQCTRL_NEWNUM=512, then change mode=10:  wait to get SCHED ENQCTRL_ENQNUM=512 HCWs  before starting frag 
                     "+LDB_PP1_ENQCTRL_NEWNUM=512",
                     "+LDB_PP1_ENQCTRL_ENQNUM=512",

		     "+LDB_PP1_TRF_DELAY_MIN=10", 
		     "+LDB_PP1_TRF_DELAY_MAX=10", 
                     "+LDB_PP1_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP1_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP1_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP1_RENQ_QTYPE=QDIR",
                     "+LDB_PP1_RENQ_QID=9",		

                     ######################
                     #flow 2
                     ######################
                     #LDB_PP2
                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=1024",
                     "+LDB_PP2_QTYPE=QORD",
                     "+LDB_PP2_QID=2",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP2_HCW_DELAY=20",
                     "+LDB_PP2_TRF_QID_SELMODE=0",

                     "+LDB_PP2_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP2_RTNCMPCTRL_NUM=512",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP2_RTNTOKCTRL_NUM=512",
                     #"+LDB_PP2_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP2_ENQCTRL_SELMODE=14", #14: ENQ_NEW for ENQCTRL_NEWNUM=512, then change mode=10:  wait to get SCHED ENQCTRL_ENQNUM=512 HCWs  before starting frag 
                     "+LDB_PP2_ENQCTRL_NEWNUM=512",
                     "+LDB_PP2_ENQCTRL_ENQNUM=512",

		     "+LDB_PP2_TRF_DELAY_MIN=10", 
		     "+LDB_PP2_TRF_DELAY_MAX=10", 
                     "+LDB_PP2_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP2_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP2_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP2_RENQ_QTYPE=QDIR",
                     "+LDB_PP2_RENQ_QID=10",		

                     ######################
                     #flow 3
                     ######################
                     #LDB_PP3
                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=1024",
                     "+LDB_PP3_QTYPE=QORD",
                     "+LDB_PP3_QID=3",
                     "+LDB_PP3_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP3_HCW_DELAY=20",
                     "+LDB_PP3_TRF_QID_SELMODE=0",

                     "+LDB_PP3_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP3_RTNCMPCTRL_NUM=512",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP3_RTNTOKCTRL_NUM=512",
                     #"+LDB_PP3_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP3_ENQCTRL_SELMODE=14", #14: ENQ_NEW for ENQCTRL_NEWNUM=512, then change mode=10:  wait to get SCHED ENQCTRL_ENQNUM=512 HCWs  before starting frag 
                     "+LDB_PP3_ENQCTRL_NEWNUM=512",
                     "+LDB_PP3_ENQCTRL_ENQNUM=512",

		     "+LDB_PP3_TRF_DELAY_MIN=10", 
		     "+LDB_PP3_TRF_DELAY_MAX=10", 
                     "+LDB_PP3_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP3_TRFFRAG_NUM_MIN=1",
                     "+LDB_PP3_TRFFRAG_NUM_MAX=1",
                     "+LDB_PP3_RENQ_QTYPE=QDIR",
                     "+LDB_PP3_RENQ_QID=11",		


                     #######################
                     #####returns only
                     "+DIR_PP8_TRF_ENA=1",  
                     "+DIR_PP8_Q0_NUM_HCW=0",   #

                     "+DIR_PP9_TRF_ENA=1",  
                     "+DIR_PP9_Q0_NUM_HCW=0",   #

                     "+DIR_PP10_TRF_ENA=1",  
                     "+DIR_PP10_Q0_NUM_HCW=0",   #

                     "+DIR_PP11_TRF_ENA=1",  
                     "+DIR_PP11_Q0_NUM_HCW=0",   #



                    # "+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_seqnum_scenario5_cfg0.cft",		     
                        ],
      },   


      seqnum_scen5_frag16_smk02 => {
          -simv_args => [
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
 
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=80", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=8",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=16",
                     "+has_pp_cq_enable=0", 

                     ######################
                     #flow 0
                     ######################
                     #LDB_PP0
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=8704",  #512+ 512*16
                     "+LDB_PP0_QTYPE=QORD",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=20",
                     "+LDB_PP0_TRF_QID_SELMODE=0",

                     "+LDB_PP0_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP0_RTNCMPCTRL_NUM=512",
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP0_RTNTOKCTRL_NUM=512",
                     #"+LDB_PP0_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP0_ENQCTRL_SELMODE=14", #14: ENQ_NEW for ENQCTRL_NEWNUM=512, then change mode=10:  wait to get SCHED ENQCTRL_ENQNUM=512 HCWs  before starting frag
                     "+LDB_PP0_ENQCTRL_NEWNUM=512",
                     "+LDB_PP0_ENQCTRL_ENQNUM=512",

		     "+LDB_PP0_TRF_DELAY_MIN=10", 
		     "+LDB_PP0_TRF_DELAY_MAX=10", 
                     "+LDB_PP0_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP0_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP0_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP0_RENQ_QTYPE=QDIR",
                     "+LDB_PP0_RENQ_QID=8",		

                     ######################
                     #flow 1
                     ######################
                     #LDB_PP1
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=8704",  #512 + 512*16
                     "+LDB_PP1_QTYPE=QORD",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP1_HCW_DELAY=20",
                     "+LDB_PP1_TRF_QID_SELMODE=0",

                     "+LDB_PP1_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP1_RTNCMPCTRL_NUM=512",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP1_RTNTOKCTRL_NUM=512",
                     #"+LDB_PP1_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP1_ENQCTRL_SELMODE=14", #14: ENQ_NEW for ENQCTRL_NEWNUM=512, then change mode=10:  wait to get SCHED ENQCTRL_ENQNUM=512 HCWs  before starting frag 
                     "+LDB_PP1_ENQCTRL_NEWNUM=512",
                     "+LDB_PP1_ENQCTRL_ENQNUM=512",

		     "+LDB_PP1_TRF_DELAY_MIN=10", 
		     "+LDB_PP1_TRF_DELAY_MAX=10", 
                     "+LDB_PP1_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP1_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP1_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP1_RENQ_QTYPE=QDIR",
                     "+LDB_PP1_RENQ_QID=9",		

                     ######################
                     #flow 2
                     ######################
                     #LDB_PP2
                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=8704",  #512 + 512*16
                     "+LDB_PP2_QTYPE=QORD",
                     "+LDB_PP2_QID=2",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP2_HCW_DELAY=20",
                     "+LDB_PP2_TRF_QID_SELMODE=0",

                     "+LDB_PP2_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP2_RTNCMPCTRL_NUM=512",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP2_RTNTOKCTRL_NUM=512",
                     #"+LDB_PP2_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP2_ENQCTRL_SELMODE=14", #14: ENQ_NEW for ENQCTRL_NEWNUM=512, then change mode=10:  wait to get SCHED ENQCTRL_ENQNUM=512 HCWs  before starting frag 
                     "+LDB_PP2_ENQCTRL_NEWNUM=512",
                     "+LDB_PP2_ENQCTRL_ENQNUM=512",

		     "+LDB_PP2_TRF_DELAY_MIN=10", 
		     "+LDB_PP2_TRF_DELAY_MAX=10", 
                     "+LDB_PP2_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP2_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP2_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP2_RENQ_QTYPE=QDIR",
                     "+LDB_PP2_RENQ_QID=10",		

                     ######################
                     #flow 3
                     ######################
                     #LDB_PP3
                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=8704",  #512 + 512*16
                     "+LDB_PP3_QTYPE=QORD",
                     "+LDB_PP3_QID=3",
                     "+LDB_PP3_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP3_HCW_DELAY=20",
                     "+LDB_PP3_TRF_QID_SELMODE=0",

                     "+LDB_PP3_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP3_RTNCMPCTRL_NUM=512",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP3_RTNTOKCTRL_NUM=512",
                     #"+LDB_PP3_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP3_ENQCTRL_SELMODE=14", #14: ENQ_NEW for ENQCTRL_NEWNUM=512, then change mode=10:  wait to get SCHED ENQCTRL_ENQNUM=512 HCWs  before starting frag 
                     "+LDB_PP3_ENQCTRL_NEWNUM=512",
                     "+LDB_PP3_ENQCTRL_ENQNUM=512",

		     "+LDB_PP3_TRF_DELAY_MIN=10", 
		     "+LDB_PP3_TRF_DELAY_MAX=10", 
                     "+LDB_PP3_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP3_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP3_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP3_RENQ_QTYPE=QDIR",
                     "+LDB_PP3_RENQ_QID=11",		


                     #######################
                     #####returns only
                     "+DIR_PP8_TRF_ENA=1",  
                     "+DIR_PP8_Q0_NUM_HCW=0",   #

                     "+DIR_PP9_TRF_ENA=1",  
                     "+DIR_PP9_Q0_NUM_HCW=0",   #

                     "+DIR_PP10_TRF_ENA=1",  
                     "+DIR_PP10_Q0_NUM_HCW=0",   #

                     "+DIR_PP11_TRF_ENA=1",  
                     "+DIR_PP11_Q0_NUM_HCW=0",   #



                    # "+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_seqnum_scenario5_cfg0.cft",		     
                        ],
      },   



      #########################################################
      #########################################################
      #seqnum Tests
      #########################################################
      #########################################################       
      ##################
      #scenario 3, test support ord replay test
      ##################
      #ldbPP[0]/QID0 => CQ[8].dep=8 + CQ[12].dep=1K 
      #2nd pass : +ldbPP[12] sending out 504*16frag 
      #         : then ldbPP[8] sending out 8 *16 frag
      #=> older ORD are held in ldbPP[8]
      #=> newer ORD are doing replay from ldbPP[12]
      #=> SCHED : when ldbPP[8] start replay(enq), all ldbPP[12] enq HCWs are stalled in HQM

      #one flow
      replay_scen3_smk00 => {
          -simv_args => [
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
 
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=20", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=20",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=0", 


                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=512",
                     "+LDB_PP0_QTYPE=QORD",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=20",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     #LDB_PP8
                     "+LDB_PP8_TRF_ENA=1",
                     "+LDB_PP8_Q0_NUM_HCW=128",
                     "+LDB_PP8_QTYPE=QUNO",
                     "+LDB_PP8_QID=8",
                     "+LDB_PP8_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP8_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP8_HCW_DELAY=10",
                     "+LDB_PP8_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP8_RTNCMPCTRL_NUM=8",
                     "+LDB_PP8_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP8_RTNTOKCTRL_NUM=8",
                     #"+LDB_PP8_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP8_ENQCTRL_SELMODE=11", #11:  wait to get 8 HCWs and 8064 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP8_ENQCTRL_ENQNUM=8",
                     "+LDB_PP8_ENQCTRL_ENQNUM_1=8064",

		     "+LDB_PP8_TRF_DELAY_MIN=10", 
		     "+LDB_PP8_TRF_DELAY_MAX=10", 
                     "+LDB_PP8_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP8_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP8_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP8_RENQ_QTYPE=QUNO",
                     "+LDB_PP8_RENQ_QID=16",		


                     #LDB_PP12
                     "+LDB_PP12_TRF_ENA=1",
                     "+LDB_PP12_Q0_NUM_HCW=8064",
                     "+LDB_PP12_QTYPE=QUNO",
                     "+LDB_PP12_QID=12",
                     "+LDB_PP12_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP12_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP12_HCW_DELAY=10",
                     "+LDB_PP12_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP12_RTNCMPCTRL_NUM=504",
                     "+LDB_PP12_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP12_RTNTOKCTRL_NUM=504",
                     #"+LDB_PP12_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP12_ENQCTRL_SELMODE=10", #10: wait to get 504 HCWs before starting frag
                     "+LDB_PP12_ENQCTRL_ENQNUM=504",

		     "+LDB_PP12_TRF_DELAY_MIN=10", 
		     "+LDB_PP12_TRF_DELAY_MAX=10", 
                     "+LDB_PP12_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP12_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP12_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP12_RENQ_QTYPE=QUNO",
                     "+LDB_PP12_RENQ_QID=16",	
                      

                     "+LDB_PP16_TRF_ENA=1",  
                     "+LDB_PP16_Q0_NUM_HCW=0",   #
                    # "+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_seqnum_scenario3_cfg0.cft",		     
                        ],
      },     

      #two flows can only exercise 1K seqnum capacity
      replay_scen3_smk01 => {
          -simv_args => [
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
 
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=20", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=20",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=0", 


                     ####################
                     #1st pass ORD
                     ####################
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=1024",
                     "+LDB_PP0_QTYPE=QORD",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=10",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=1024",
                     "+LDB_PP1_QTYPE=QORD",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP1_HCW_DELAY=10",
                     "+LDB_PP1_TRF_QID_SELMODE=0",

                    
                     ####################
                     #2nd pass replay flows
                     ####################
                     ######
                     #2nd Pass replay flow0
                     ######
                     #LDB_PP8
                     "+LDB_PP8_TRF_ENA=1",
                     "+LDB_PP8_Q0_NUM_HCW=128",
                     "+LDB_PP8_QTYPE=QUNO",
                     "+LDB_PP8_QID=8",
                     "+LDB_PP8_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP8_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP8_HCW_DELAY=10",
                     "+LDB_PP8_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP8_RTNCMPCTRL_NUM=8",
                     "+LDB_PP8_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP8_RTNTOKCTRL_NUM=8",
                     #"+LDB_PP8_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP8_ENQCTRL_SELMODE=11", #11:  wait to get 8 HCWs and 8064 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP8_ENQCTRL_ENQNUM=8",
                     "+LDB_PP8_ENQCTRL_ENQNUM_1=8128", #4064*2

		     "+LDB_PP8_TRF_DELAY_MIN=10", 
		     "+LDB_PP8_TRF_DELAY_MAX=10", 
                     "+LDB_PP8_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP8_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP8_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP8_RENQ_QTYPE=QUNO",
                     "+LDB_PP8_RENQ_QID=16",		


                     #LDB_PP12
                     "+LDB_PP12_TRF_ENA=1",
                     "+LDB_PP12_Q0_NUM_HCW=4064",  #1016* 4-frag
                     "+LDB_PP12_QTYPE=QUNO",
                     "+LDB_PP12_QID=12",
                     "+LDB_PP12_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP12_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP12_HCW_DELAY=10",
                     "+LDB_PP12_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP12_RTNCMPCTRL_NUM=1016",
                     "+LDB_PP12_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP12_RTNTOKCTRL_NUM=1016",
                     #"+LDB_PP12_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP12_ENQCTRL_SELMODE=10", #10: wait to get 1016 HCWs before starting frag
                     "+LDB_PP12_ENQCTRL_ENQNUM=1016",#1024-8

		     "+LDB_PP12_TRF_DELAY_MIN=10", 
		     "+LDB_PP12_TRF_DELAY_MAX=10", 
                     "+LDB_PP12_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP12_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP12_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP12_RENQ_QTYPE=QUNO",
                     "+LDB_PP12_RENQ_QID=16",	
                      
                     ######
                     #2nd Pass replay flow1
                     ######
                     #LDB_PP8
                     "+LDB_PP9_TRF_ENA=1",
                     "+LDB_PP9_Q0_NUM_HCW=128",
                     "+LDB_PP9_QTYPE=QUNO",
                     "+LDB_PP9_QID=17",
                     "+LDB_PP9_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP9_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP9_HCW_DELAY=10",
                     "+LDB_PP9_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP9_RTNCMPCTRL_NUM=8",
                     "+LDB_PP9_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP9_RTNTOKCTRL_NUM=8",
                     #"+LDB_PP9_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP9_ENQCTRL_SELMODE=11", #11:  wait to get 8 HCWs and 8064 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP9_ENQCTRL_ENQNUM=8",
                     "+LDB_PP9_ENQCTRL_ENQNUM_1=8128", #4064*2

		     "+LDB_PP9_TRF_DELAY_MIN=10", 
		     "+LDB_PP9_TRF_DELAY_MAX=10", 
                     "+LDB_PP9_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP9_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP9_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP9_RENQ_QTYPE=QUNO",
                     "+LDB_PP9_RENQ_QID=17",		


                     #LDB_PP12
                     "+LDB_PP13_TRF_ENA=1",
                     "+LDB_PP13_Q0_NUM_HCW=4064",  #1016* 4-frag
                     "+LDB_PP13_QTYPE=QUNO",
                     "+LDB_PP13_QID=17",
                     "+LDB_PP13_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP13_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP13_HCW_DELAY=10",
                     "+LDB_PP13_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP13_RTNCMPCTRL_NUM=1016",
                     "+LDB_PP13_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP13_RTNTOKCTRL_NUM=1016",
                     #"+LDB_PP13_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP13_ENQCTRL_SELMODE=10", #10: wait to get 1016 HCWs before starting frag
                     "+LDB_PP13_ENQCTRL_ENQNUM=1016",

		     "+LDB_PP13_TRF_DELAY_MIN=10", 
		     "+LDB_PP13_TRF_DELAY_MAX=10", 
                     "+LDB_PP13_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP13_TRFFRAG_NUM_MIN=4",
                     "+LDB_PP13_TRFFRAG_NUM_MAX=4",
                     "+LDB_PP13_RENQ_QTYPE=QUNO",
                     "+LDB_PP13_RENQ_QID=17",	
                                            



                     ####################
                     #ldbPP16/17/18/19 just to return tokens and completions
                     ####################
                     "+LDB_PP16_TRF_ENA=1",  
                     "+LDB_PP16_Q0_NUM_HCW=0",   #

                     "+LDB_PP17_TRF_ENA=1",  
                     "+LDB_PP17_Q0_NUM_HCW=0",   #


                    # "+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_seqnum_scenario3_cfg1.cft",		     
                        ],
      },     



      #all four flows to exercise 2K seqnum capacity
      replay_scen3_smk02 => {
          -simv_args => [
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
 
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=20", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=20",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=0", 


                     ####################
                     #1st pass ORD
                     ####################
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=512",
                     "+LDB_PP0_QTYPE=QORD",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=10",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=512",
                     "+LDB_PP1_QTYPE=QORD",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP1_HCW_DELAY=10",
                     "+LDB_PP1_TRF_QID_SELMODE=0",

                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=512",
                     "+LDB_PP2_QTYPE=QORD",
                     "+LDB_PP2_QID=2",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP2_HCW_DELAY=10",
                     "+LDB_PP2_TRF_QID_SELMODE=0",


                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=512",
                     "+LDB_PP3_QTYPE=QORD",
                     "+LDB_PP3_QID=3",
                     "+LDB_PP3_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP3_HCW_DELAY=10",
                     "+LDB_PP3_TRF_QID_SELMODE=0",

                     ####################
                     #2nd pass replay flows
                     ####################
                     ######
                     #2nd Pass replay flow0
                     ######
                     #LDB_PP8
                     "+LDB_PP8_TRF_ENA=1",
                     "+LDB_PP8_Q0_NUM_HCW=128",
                     "+LDB_PP8_QTYPE=QUNO",
                     "+LDB_PP8_QID=8",
                     "+LDB_PP8_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP8_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP8_HCW_DELAY=10",
                     "+LDB_PP8_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP8_RTNCMPCTRL_NUM=8",
                     "+LDB_PP8_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP8_RTNTOKCTRL_NUM=8",
                     #"+LDB_PP8_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP8_ENQCTRL_SELMODE=11", #11:  wait to get 8 HCWs and 8064 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP8_ENQCTRL_ENQNUM=8",
                     "+LDB_PP8_ENQCTRL_ENQNUM_1=32256", #8064 *4

		     "+LDB_PP8_TRF_DELAY_MIN=10", 
		     "+LDB_PP8_TRF_DELAY_MAX=10", 
                     "+LDB_PP8_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP8_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP8_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP8_RENQ_QTYPE=QUNO",
                     "+LDB_PP8_RENQ_QID=16",		


                     #LDB_PP12
                     "+LDB_PP12_TRF_ENA=1",
                     "+LDB_PP12_Q0_NUM_HCW=8064",
                     "+LDB_PP12_QTYPE=QUNO",
                     "+LDB_PP12_QID=12",
                     "+LDB_PP12_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP12_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP12_HCW_DELAY=10",
                     "+LDB_PP12_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP12_RTNCMPCTRL_NUM=504",
                     "+LDB_PP12_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP12_RTNTOKCTRL_NUM=504",
                     #"+LDB_PP12_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP12_ENQCTRL_SELMODE=10", #10: wait to get 504 HCWs before starting frag
                     "+LDB_PP12_ENQCTRL_ENQNUM=504",

		     "+LDB_PP12_TRF_DELAY_MIN=10", 
		     "+LDB_PP12_TRF_DELAY_MAX=10", 
                     "+LDB_PP12_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP12_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP12_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP12_RENQ_QTYPE=QUNO",
                     "+LDB_PP12_RENQ_QID=16",	
                      
                     ######
                     #2nd Pass replay flow1
                     ######
                     #LDB_PP8
                     "+LDB_PP9_TRF_ENA=1",
                     "+LDB_PP9_Q0_NUM_HCW=128",
                     "+LDB_PP9_QTYPE=QUNO",
                     "+LDB_PP9_QID=17",
                     "+LDB_PP9_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP9_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP9_HCW_DELAY=10",
                     "+LDB_PP9_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP9_RTNCMPCTRL_NUM=8",
                     "+LDB_PP9_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP9_RTNTOKCTRL_NUM=8",
                     #"+LDB_PP9_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP9_ENQCTRL_SELMODE=11", #11:  wait to get 8 HCWs and 8064 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP9_ENQCTRL_ENQNUM=8",
                     "+LDB_PP9_ENQCTRL_ENQNUM_1=32256", #8064 *4

		     "+LDB_PP9_TRF_DELAY_MIN=10", 
		     "+LDB_PP9_TRF_DELAY_MAX=10", 
                     "+LDB_PP9_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP9_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP9_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP9_RENQ_QTYPE=QUNO",
                     "+LDB_PP9_RENQ_QID=17",		


                     #LDB_PP12
                     "+LDB_PP13_TRF_ENA=1",
                     "+LDB_PP13_Q0_NUM_HCW=8064",
                     "+LDB_PP13_QTYPE=QUNO",
                     "+LDB_PP13_QID=17",
                     "+LDB_PP13_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP13_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP13_HCW_DELAY=10",
                     "+LDB_PP13_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP13_RTNCMPCTRL_NUM=504",
                     "+LDB_PP13_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP13_RTNTOKCTRL_NUM=504",
                     #"+LDB_PP13_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP13_ENQCTRL_SELMODE=10", #10: wait to get 504 HCWs before starting frag
                     "+LDB_PP13_ENQCTRL_ENQNUM=504",

		     "+LDB_PP13_TRF_DELAY_MIN=10", 
		     "+LDB_PP13_TRF_DELAY_MAX=10", 
                     "+LDB_PP13_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP13_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP13_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP13_RENQ_QTYPE=QUNO",
                     "+LDB_PP13_RENQ_QID=17",	
                      
                     ######
                     #2nd Pass replay flow2
                     ######
                     #LDB_PP8
                     "+LDB_PP10_TRF_ENA=1",
                     "+LDB_PP10_Q0_NUM_HCW=128",
                     "+LDB_PP10_QTYPE=QUNO",
                     "+LDB_PP10_QID=18",
                     "+LDB_PP10_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP10_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP10_HCW_DELAY=10",
                     "+LDB_PP10_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP10_RTNCMPCTRL_NUM=8",
                     "+LDB_PP10_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP10_RTNTOKCTRL_NUM=8",
                     #"+LDB_PP10_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP10_ENQCTRL_SELMODE=11", #11:  wait to get 8 HCWs and 8064 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP10_ENQCTRL_ENQNUM=8",
                     "+LDB_PP10_ENQCTRL_ENQNUM_1=32256", #8064 *4

		     "+LDB_PP10_TRF_DELAY_MIN=10", 
		     "+LDB_PP10_TRF_DELAY_MAX=10", 
                     "+LDB_PP10_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP10_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP10_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP10_RENQ_QTYPE=QUNO",
                     "+LDB_PP10_RENQ_QID=18",		


                     #LDB_PP14
                     "+LDB_PP14_TRF_ENA=1",
                     "+LDB_PP14_Q0_NUM_HCW=8064",
                     "+LDB_PP14_QTYPE=QUNO",
                     "+LDB_PP14_QID=18",
                     "+LDB_PP14_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP14_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP14_HCW_DELAY=10",
                     "+LDB_PP14_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP14_RTNCMPCTRL_NUM=504",
                     "+LDB_PP14_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP14_RTNTOKCTRL_NUM=504",
                     #"+LDB_PP14_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP14_ENQCTRL_SELMODE=10", #10: wait to get 504 HCWs before starting frag
                     "+LDB_PP14_ENQCTRL_ENQNUM=504",

		     "+LDB_PP14_TRF_DELAY_MIN=10", 
		     "+LDB_PP14_TRF_DELAY_MAX=10", 
                     "+LDB_PP14_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP14_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP14_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP14_RENQ_QTYPE=QUNO",
                     "+LDB_PP14_RENQ_QID=18",	
                      
                     ######
                     #2nd Pass replay flow3
                     ######
                     #LDB_PP11
                     "+LDB_PP11_TRF_ENA=1",
                     "+LDB_PP11_Q0_NUM_HCW=128",
                     "+LDB_PP11_QTYPE=QUNO",
                     "+LDB_PP11_QID=19",
                     "+LDB_PP11_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP11_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP11_HCW_DELAY=10",
                     "+LDB_PP11_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP11_RTNCMPCTRL_NUM=8",
                     "+LDB_PP11_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP11_RTNTOKCTRL_NUM=8",
                     #"+LDB_PP11_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP11_ENQCTRL_SELMODE=11", #11:  wait to get 8 HCWs and 8064 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP11_ENQCTRL_ENQNUM=8",
                     "+LDB_PP11_ENQCTRL_ENQNUM_1=32256", #8064 *4

		     "+LDB_PP11_TRF_DELAY_MIN=10", 
		     "+LDB_PP11_TRF_DELAY_MAX=10", 
                     "+LDB_PP11_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP11_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP11_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP11_RENQ_QTYPE=QUNO",
                     "+LDB_PP11_RENQ_QID=19",		


                     #LDB_PP15
                     "+LDB_PP15_TRF_ENA=1",
                     "+LDB_PP15_Q0_NUM_HCW=8064",
                     "+LDB_PP15_QTYPE=QUNO",
                     "+LDB_PP15_QID=19",
                     "+LDB_PP15_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP15_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP15_HCW_DELAY=10",
                     "+LDB_PP15_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP15_RTNCMPCTRL_NUM=504",
                     "+LDB_PP15_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP15_RTNTOKCTRL_NUM=504",
                     #"+LDB_PP15_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP15_ENQCTRL_SELMODE=10", #10: wait to get 504 HCWs before starting frag
                     "+LDB_PP15_ENQCTRL_ENQNUM=504",

		     "+LDB_PP15_TRF_DELAY_MIN=10", 
		     "+LDB_PP15_TRF_DELAY_MAX=10", 
                     "+LDB_PP15_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP15_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP15_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP15_RENQ_QTYPE=QUNO",
                     "+LDB_PP15_RENQ_QID=19",	
                      



                     ####################
                     #ldbPP16/17/18/19 just to return tokens and completions
                     ####################
                     "+LDB_PP16_TRF_ENA=1",  
                     "+LDB_PP16_Q0_NUM_HCW=0",   #

                     "+LDB_PP17_TRF_ENA=1",  
                     "+LDB_PP17_Q0_NUM_HCW=0",   #

                     "+LDB_PP18_TRF_ENA=1",  
                     "+LDB_PP18_Q0_NUM_HCW=0",   #

                     "+LDB_PP19_TRF_ENA=1",  
                     "+LDB_PP19_Q0_NUM_HCW=0",   #


                    # "+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_seqnum_scenario3_cfg.cft",		     
                        ],
      },     


      #all four flows to exercise 2K seqnum capacity (less frag)
      replay_scen3_smk03 => {
          -simv_args => [
                     "+HQM_CFG_HQMPROCTRFSTON",
                     "+HQM_BYPASS_WU_TRACE",
                     "+HQM_BYPASS_WU_CK",
 
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=2",
                     "+hqmproc_ppnum_min=0", 
                     "+hqmproc_ppnum_max=20", 
                     "+hqmproc_ldbppnum_min=0", 
                     "+hqmproc_ldbppnum_max=20",  
                     "+hqmproc_dirppnum_min=0",
                     "+hqmproc_dirppnum_max=0",
                     "+has_pp_cq_enable=0", 


                     ####################
                     #1st pass ORD
                     ####################
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=512",
                     "+LDB_PP0_QTYPE=QORD",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=10",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=512",
                     "+LDB_PP1_QTYPE=QORD",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP1_HCW_DELAY=10",
                     "+LDB_PP1_TRF_QID_SELMODE=0",

                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=512",
                     "+LDB_PP2_QTYPE=QORD",
                     "+LDB_PP2_QID=2",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP2_HCW_DELAY=10",
                     "+LDB_PP2_TRF_QID_SELMODE=0",


                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=512",
                     "+LDB_PP3_QTYPE=QORD",
                     "+LDB_PP3_QID=3",
                     "+LDB_PP3_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP3_HCW_DELAY=10",
                     "+LDB_PP3_TRF_QID_SELMODE=0",

                     ####################
                     #2nd pass replay flows
                     ####################
                     ######
                     #2nd Pass replay flow0
                     ######
                     #LDB_PP8
                     "+LDB_PP8_TRF_ENA=1",
                     "+LDB_PP8_Q0_NUM_HCW=128",
                     "+LDB_PP8_QTYPE=QUNO",
                     "+LDB_PP8_QID=8",
                     "+LDB_PP8_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP8_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP8_HCW_DELAY=10",
                     "+LDB_PP8_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP8_RTNCMPCTRL_NUM=8",
                     "+LDB_PP8_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP8_RTNTOKCTRL_NUM=8",
                     #"+LDB_PP8_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP8_ENQCTRL_SELMODE=11", #11:  wait to get 8 HCWs and 8064 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP8_ENQCTRL_ENQNUM=8",
                     "+LDB_PP8_ENQCTRL_ENQNUM_1=4032", #1008 *4

		     "+LDB_PP8_TRF_DELAY_MIN=10", 
		     "+LDB_PP8_TRF_DELAY_MAX=10", 
                     "+LDB_PP8_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP8_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP8_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP8_RENQ_QTYPE=QUNO",
                     "+LDB_PP8_RENQ_QID=16",		


                     #LDB_PP12
                     "+LDB_PP12_TRF_ENA=1",
                     "+LDB_PP12_Q0_NUM_HCW=1008",
                     "+LDB_PP12_QTYPE=QUNO",
                     "+LDB_PP12_QID=12",
                     "+LDB_PP12_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP12_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP12_HCW_DELAY=10",
                     "+LDB_PP12_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP12_RTNCMPCTRL_NUM=504",
                     "+LDB_PP12_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP12_RTNTOKCTRL_NUM=504",
                     #"+LDB_PP12_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP12_ENQCTRL_SELMODE=10", #10: wait to get 504 HCWs before starting frag
                     "+LDB_PP12_ENQCTRL_ENQNUM=504",

		     "+LDB_PP12_TRF_DELAY_MIN=10", 
		     "+LDB_PP12_TRF_DELAY_MAX=10", 
                     "+LDB_PP12_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP12_TRFFRAG_NUM_MIN=2",
                     "+LDB_PP12_TRFFRAG_NUM_MAX=2",
                     "+LDB_PP12_RENQ_QTYPE=QUNO",
                     "+LDB_PP12_RENQ_QID=16",	
                      
                     ######
                     #2nd Pass replay flow1
                     ######
                     #LDB_PP8
                     "+LDB_PP9_TRF_ENA=1",
                     "+LDB_PP9_Q0_NUM_HCW=128",
                     "+LDB_PP9_QTYPE=QUNO",
                     "+LDB_PP9_QID=17",
                     "+LDB_PP9_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP9_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP9_HCW_DELAY=10",
                     "+LDB_PP9_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP9_RTNCMPCTRL_NUM=8",
                     "+LDB_PP9_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP9_RTNTOKCTRL_NUM=8",
                     #"+LDB_PP9_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP9_ENQCTRL_SELMODE=11", #11:  wait to get 8 HCWs and 8064 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP9_ENQCTRL_ENQNUM=8",
                     "+LDB_PP9_ENQCTRL_ENQNUM_1=4032", #1008 *4

		     "+LDB_PP9_TRF_DELAY_MIN=10", 
		     "+LDB_PP9_TRF_DELAY_MAX=10", 
                     "+LDB_PP9_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP9_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP9_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP9_RENQ_QTYPE=QUNO",
                     "+LDB_PP9_RENQ_QID=17",		


                     #LDB_PP12
                     "+LDB_PP13_TRF_ENA=1",
                     "+LDB_PP13_Q0_NUM_HCW=1008",
                     "+LDB_PP13_QTYPE=QUNO",
                     "+LDB_PP13_QID=17",
                     "+LDB_PP13_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP13_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP13_HCW_DELAY=10",
                     "+LDB_PP13_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP13_RTNCMPCTRL_NUM=504",
                     "+LDB_PP13_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP13_RTNTOKCTRL_NUM=504",
                     #"+LDB_PP13_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP13_ENQCTRL_SELMODE=10", #10: wait to get 504 HCWs before starting frag
                     "+LDB_PP13_ENQCTRL_ENQNUM=504",

		     "+LDB_PP13_TRF_DELAY_MIN=10", 
		     "+LDB_PP13_TRF_DELAY_MAX=10", 
                     "+LDB_PP13_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP13_TRFFRAG_NUM_MIN=2",
                     "+LDB_PP13_TRFFRAG_NUM_MAX=2",
                     "+LDB_PP13_RENQ_QTYPE=QUNO",
                     "+LDB_PP13_RENQ_QID=17",	
                      
                     ######
                     #2nd Pass replay flow2
                     ######
                     #LDB_PP8
                     "+LDB_PP10_TRF_ENA=1",
                     "+LDB_PP10_Q0_NUM_HCW=128",
                     "+LDB_PP10_QTYPE=QUNO",
                     "+LDB_PP10_QID=18",
                     "+LDB_PP10_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP10_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP10_HCW_DELAY=10",
                     "+LDB_PP10_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP10_RTNCMPCTRL_NUM=8",
                     "+LDB_PP10_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP10_RTNTOKCTRL_NUM=8",
                     #"+LDB_PP10_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP10_ENQCTRL_SELMODE=11", #11:  wait to get 8 HCWs and 8064 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP10_ENQCTRL_ENQNUM=8",
                     "+LDB_PP10_ENQCTRL_ENQNUM_1=4032", #1008 *4

		     "+LDB_PP10_TRF_DELAY_MIN=10", 
		     "+LDB_PP10_TRF_DELAY_MAX=10", 
                     "+LDB_PP10_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP10_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP10_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP10_RENQ_QTYPE=QUNO",
                     "+LDB_PP10_RENQ_QID=18",		


                     #LDB_PP14
                     "+LDB_PP14_TRF_ENA=1",
                     "+LDB_PP14_Q0_NUM_HCW=1008",
                     "+LDB_PP14_QTYPE=QUNO",
                     "+LDB_PP14_QID=18",
                     "+LDB_PP14_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP14_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP14_HCW_DELAY=10",
                     "+LDB_PP14_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP14_RTNCMPCTRL_NUM=504",
                     "+LDB_PP14_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP14_RTNTOKCTRL_NUM=504",
                     #"+LDB_PP14_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP14_ENQCTRL_SELMODE=10", #10: wait to get 504 HCWs before starting frag
                     "+LDB_PP14_ENQCTRL_ENQNUM=504",

		     "+LDB_PP14_TRF_DELAY_MIN=10", 
		     "+LDB_PP14_TRF_DELAY_MAX=10", 
                     "+LDB_PP14_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP14_TRFFRAG_NUM_MIN=2",
                     "+LDB_PP14_TRFFRAG_NUM_MAX=2",
                     "+LDB_PP14_RENQ_QTYPE=QUNO",
                     "+LDB_PP14_RENQ_QID=18",	
                      
                     ######
                     #2nd Pass replay flow3
                     ######
                     #LDB_PP11
                     "+LDB_PP11_TRF_ENA=1",
                     "+LDB_PP11_Q0_NUM_HCW=128",
                     "+LDB_PP11_QTYPE=QUNO",
                     "+LDB_PP11_QID=19",
                     "+LDB_PP11_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP11_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP11_HCW_DELAY=10",
                     "+LDB_PP11_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP11_RTNCMPCTRL_NUM=8",
                     "+LDB_PP11_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP11_RTNTOKCTRL_NUM=8",
                     #"+LDB_PP11_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP11_ENQCTRL_SELMODE=11", #11:  wait to get 8 HCWs and 8064 HCWs from pp_cq_status.replay_oldersn_sch_cnt before starting frag
                     "+LDB_PP11_ENQCTRL_ENQNUM=8",
                     "+LDB_PP11_ENQCTRL_ENQNUM_1=4032", #1008 *4

		     "+LDB_PP11_TRF_DELAY_MIN=10", 
		     "+LDB_PP11_TRF_DELAY_MAX=10", 
                     "+LDB_PP11_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP11_TRFFRAG_NUM_MIN=16",
                     "+LDB_PP11_TRFFRAG_NUM_MAX=16",
                     "+LDB_PP11_RENQ_QTYPE=QUNO",
                     "+LDB_PP11_RENQ_QID=19",		


                     #LDB_PP15
                     "+LDB_PP15_TRF_ENA=1",
                     "+LDB_PP15_Q0_NUM_HCW=1008",
                     "+LDB_PP15_QTYPE=QUNO",
                     "+LDB_PP15_QID=19",
                     "+LDB_PP15_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP15_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP15_HCW_DELAY=10",
                     "+LDB_PP15_RTNCMPCTRL_SELMODE=3",
                     "+LDB_PP15_RTNCMPCTRL_NUM=504",
                     "+LDB_PP15_RTNTOKCTRL_SELMODE=4",
                     "+LDB_PP15_RTNTOKCTRL_NUM=504",
                     #"+LDB_PP15_TRFCTRL_SELMODE=1", #1 and 2: send renq/renq_t as possible;
                     "+LDB_PP15_ENQCTRL_SELMODE=10", #10: wait to get 504 HCWs before starting frag
                     "+LDB_PP15_ENQCTRL_ENQNUM=504",

		     "+LDB_PP15_TRF_DELAY_MIN=10", 
		     "+LDB_PP15_TRF_DELAY_MAX=10", 
                     "+LDB_PP15_TRFFRAG_CTRL_MODE=1", #1: last with comp/comp_t; 2: ended by renq/renq_t
                     "+LDB_PP15_TRFFRAG_NUM_MIN=2",
                     "+LDB_PP15_TRFFRAG_NUM_MAX=2",
                     "+LDB_PP15_RENQ_QTYPE=QUNO",
                     "+LDB_PP15_RENQ_QID=19",	
                      



                     ####################
                     #ldbPP16/17/18/19 just to return tokens and completions
                     ####################
                     "+LDB_PP16_TRF_ENA=1",  
                     "+LDB_PP16_Q0_NUM_HCW=0",   #

                     "+LDB_PP17_TRF_ENA=1",  
                     "+LDB_PP17_Q0_NUM_HCW=0",   #

                     "+LDB_PP18_TRF_ENA=1",  
                     "+LDB_PP18_Q0_NUM_HCW=0",   #

                     "+LDB_PP19_TRF_ENA=1",  
                     "+LDB_PP19_Q0_NUM_HCW=0",   #


                    # "+hqmproc_return_flow=1",
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_seqnum_scenario3_cfg.cft",		     
                        ],
      },     


      #########################################################
      #########################################################
      ##Scenario 7 Test: Delayed Token Algorithm  
      #########################################################
      #########################################################      
      #ldbPP[0] sends out QID 0 QATM
      #ldbPP[1] sends out QID 1 QATM (RENQ*64 + BAT_T)
      #ldbPP[2] sends out QID 2 QATM (RENQ*64 + BAT_T)
      #ldbPP[3] sends out QID 3 QATM (RENQ*64 + BAT_T)
      #ldbPP[4] sends out QID 4 QATM (RENQ*64 + BAT_T)
      #ldbPP[5] sends out COMP*64 + BAT_T 
      #QID[0] => CQ[1]
      #QID[1] => CQ[2]
      #QID[2] => CQ[3]
      #QID[3] => CQ[4]
      #QID[4] => CQ[5]
      ##########################################################
#Murali's 04/24/2020 email
#The SNR/GRR (potentially in SPR and GNR) will require use of the DTA scheme to overcome the elephant flow stickiness issues.  In general we do not test HQM this way.  So it might be worthwhile to put together stress test that does the following, in case there are issues.
#
#-	Test mimics a pipelined processing of multiple stages.  Stages = 6.
#-	Multiple worker cluster (6 LDB CQs).
#-	Small number of QIDs (6) and very small number of ATM flows per QID (1 Lockid per QID  optionally can increase this N flows per QID).
#-	Inject traffic at a rate close to what the aggregate CQs can process.
#-	CQLen=64 for all CQs.
#-	TDT threshold = CQLen-1.
#
#
#-	Traffic Flow:
#o	Producer sends LDB QID=0 ATM QEs. (N QEs at Rate r)
#o	When a CQ receives the QE, it RENQ with incoming QID + 1, until the incoming QID=5.  The next LockId = incoming LockID.
#o	When incoming QID=5, consumer terminates the flow and sends a COMP only.
#o	Each Consumer maintains a counter of number of COMPs it sends back.
#o	When this counter reaches the TDT value, a BAT_T (TDT#tokens) is generated and sent back to HQM. The counter is reset.
#-	Check to make sure that all CQs have roughly equal amount (with some tolerance) of work done, and no CQ is idle.
#
#You may have a pipelined test case already.  May need to tweak it a bit and modify the token return approach.
#
#The document that describes this is published here (same as the one I sent you while back).  Please let me know if you have any questions.
#https://sharepoint.ger.ith.intel.com/sites/HQM/HQM%20Classified/HQM%20Performance%20Tuning/HQM%20Load%20Balancing%20Atomic%20Flows.docx
 
      ##################
      #scenario 7
      ##################
      scen7_smk01_flow => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=256",
                     "+LDB_PP0_QTYPE=QATM",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=0",
		     #"+LDB_PP0_TRF_DELAY_MIN=10", 
		     #"+LDB_PP0_TRF_DELAY_MAX=10",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=256",
                     "+LDB_PP1_QTYPE=QATM",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP1_HCW_DELAY=10",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP1_RTNTOKCTRL_NUM=64",
                     "+LDB_PP1_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support
 
                     #return only
                     "+LDB_PP2_TRF_ENA=1", 
                     "+LDB_PP2_Q0_NUM_HCW=0",  
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP2_RTNTOKCTRL_NUM=64",

                     "+ldbpp2_trf_scen2=1",  
                     "+ldbpp2_wait2st_num=3000",     
                    		     	     
                        ],
      },     


      scen7_smk01_short => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
                     "+has_hcw_qpri_weight1=0",
                     "+has_hcw_qpri_weight2=0",
                     "+has_hcw_qpri_weight3=0",
                     "+has_hcw_qpri_weight4=0",
                     "+has_hcw_qpri_weight5=0",
                     "+has_hcw_qpri_weight6=0",
                     "+has_hcw_qpri_weight7=0",

                     "+LDB_PP0_DTA_CTRL=1",
                     "+LDB_PP0_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP0_DTA_SRCPP=0",
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=256",
                     "+LDB_PP0_QTYPE=QATM",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_LOCKID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=0",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     "+LDB_PP1_DTA_CTRL=1",
                     "+LDB_PP1_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=500",
                     "+LDB_PP1_QTYPE=QATM",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_LOCKID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP1_HCW_DELAY=10",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP1_RTNTOKCTRL_NUM=64",
                     "+LDB_PP1_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support
 
                     "+LDB_PP2_DTA_CTRL=1",
                     "+LDB_PP2_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=500",
                     "+LDB_PP2_QTYPE=QATM",
                     "+LDB_PP2_QID=2",
                     "+LDB_PP2_LOCKID=2",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP2_HCW_DELAY=10",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP2_RTNCMPCTRL_NUM=1",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP2_RTNTOKCTRL_NUM=64",
                     "+LDB_PP2_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP3_DTA_CTRL=1",
                     "+LDB_PP3_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=500",
                     "+LDB_PP3_QTYPE=QATM",
                     "+LDB_PP3_QID=3",
                     "+LDB_PP3_LOCKID=3",
                     "+LDB_PP3_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP3_HCW_DELAY=10",
                     "+LDB_PP3_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP3_RTNCMPCTRL_NUM=1",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP3_RTNTOKCTRL_NUM=64",
                     "+LDB_PP3_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP3_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP4_DTA_CTRL=1",
                     "+LDB_PP4_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=500",
                     "+LDB_PP4_QTYPE=QATM",
                     "+LDB_PP4_QID=4",
                     "+LDB_PP4_LOCKID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP4_RTNCMPCTRL_NUM=1",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP4_RTNTOKCTRL_NUM=64",
                     "+LDB_PP4_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     "+LDB_PP5_DTA_CTRL=1",
                     "+LDB_PP5_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=500",
                     "+LDB_PP5_QTYPE=QATM",
                     "+LDB_PP5_QID=5",
                     "+LDB_PP5_LOCKID=5",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP5_HCW_DELAY=10",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP5_RTNCMPCTRL_NUM=1",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP5_RTNTOKCTRL_NUM=64",
                     "+LDB_PP5_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     #return only
                     "+LDB_PP6_TRF_ENA=1", 
                     "+LDB_PP6_Q0_NUM_HCW=0",  
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP6_RTNTOKCTRL_NUM=64",
                     "+LDB_PP6_TRFGEN_WATCHDOG_ENA=2", #the SCHED HCWs getting on to CQ6 might not be in 64*n, change return mode after timeout
                     "+LDB_PP6_TRFGEN_WATCHDOG_NUM=5000",

                     "+ldbpp6_trf_scen2=1",  
                     "+ldbpp6_wait2st_num=3000",     
                    		     	     
                        ],
      },     

      scen7_smk01_dirpp0src_short => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
                     "+has_hcw_qpri_weight1=0",
                     "+has_hcw_qpri_weight2=0",
                     "+has_hcw_qpri_weight3=0",
                     "+has_hcw_qpri_weight4=0",
                     "+has_hcw_qpri_weight5=0",
                     "+has_hcw_qpri_weight6=0",
                     "+has_hcw_qpri_weight7=0",

                     "+DIR_PP0_DTA_CTRL=1",
                     "+DIR_PP0_DTA_WPP_IDLENUM=3000",
                     "+DIR_PP0_DTA_SRCPP=0",
                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP0_Q0_NUM_HCW=256",
                     "+DIR_PP0_QTYPE=QATM",
                     "+DIR_PP0_QID=0",
                     "+DIR_PP0_LOCKID=0",
                     "+DIR_PP0_TRF_NEWDELAY_MIN=0", 
                     "+DIR_PP0_TRF_NEWDELAY_MAX=0",   
                     "+DIR_PP0_HCW_DELAY=0",
                     "+DIR_PP0_TRF_QID_SELMODE=0",
                     "+dirpp0_qidin=0",

                     "+LDB_PP1_DTA_CTRL=1",
                     "+LDB_PP1_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=500",
                     "+LDB_PP1_QTYPE=QATM",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_LOCKID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP1_HCW_DELAY=10",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP1_RTNTOKCTRL_NUM=64",
                     "+LDB_PP1_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support
 
                     "+LDB_PP2_DTA_CTRL=1",
                     "+LDB_PP2_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=500",
                     "+LDB_PP2_QTYPE=QATM",
                     "+LDB_PP2_QID=2",
                     "+LDB_PP2_LOCKID=2",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP2_HCW_DELAY=10",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP2_RTNCMPCTRL_NUM=1",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP2_RTNTOKCTRL_NUM=64",
                     "+LDB_PP2_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP3_DTA_CTRL=1",
                     "+LDB_PP3_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=500",
                     "+LDB_PP3_QTYPE=QATM",
                     "+LDB_PP3_QID=3",
                     "+LDB_PP3_LOCKID=3",
                     "+LDB_PP3_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP3_HCW_DELAY=10",
                     "+LDB_PP3_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP3_RTNCMPCTRL_NUM=1",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP3_RTNTOKCTRL_NUM=64",
                     "+LDB_PP3_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP3_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP4_DTA_CTRL=1",
                     "+LDB_PP4_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=500",
                     "+LDB_PP4_QTYPE=QATM",
                     "+LDB_PP4_QID=4",
                     "+LDB_PP4_LOCKID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP4_RTNCMPCTRL_NUM=1",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP4_RTNTOKCTRL_NUM=64",
                     "+LDB_PP4_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     "+LDB_PP5_DTA_CTRL=1",
                     "+LDB_PP5_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=500",
                     "+LDB_PP5_QTYPE=QATM",
                     "+LDB_PP5_QID=5",
                     "+LDB_PP5_LOCKID=5",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP5_HCW_DELAY=10",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP5_RTNCMPCTRL_NUM=1",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP5_RTNTOKCTRL_NUM=64",
                     "+LDB_PP5_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     #return only
                     "+LDB_PP6_TRF_ENA=1", 
                     "+LDB_PP6_Q0_NUM_HCW=0",  
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP6_RTNTOKCTRL_NUM=64",
                     "+LDB_PP6_TRFGEN_WATCHDOG_ENA=2", #the SCHED HCWs getting on to CQ6 might not be in 64*n, change return mode after timeout
                     "+LDB_PP6_TRFGEN_WATCHDOG_NUM=5000",

                     "+ldbpp6_trf_scen2=1",  
                     "+ldbpp6_wait2st_num=3000",     
                    		     	     
                        ],
      },     


      #run longer
      scen7_smk01_mmap_lowrate_long => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
                     "+has_hcw_qpri_weight1=0",
                     "+has_hcw_qpri_weight2=0",
                     "+has_hcw_qpri_weight3=0",
                     "+has_hcw_qpri_weight4=0",
                     "+has_hcw_qpri_weight5=0",
                     "+has_hcw_qpri_weight6=0",
                     "+has_hcw_qpri_weight7=0",

                     "+LDB_PP0_DTA_CTRL=1",
                     "+LDB_PP0_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP0_DTA_SRCPP=0",
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=2048",
                     "+LDB_PP0_QTYPE=QATM",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_LOCKID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=0",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     "+LDB_PP1_DTA_CTRL=1",
                     "+LDB_PP1_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=5000",
                     "+LDB_PP1_QTYPE=QATM",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_LOCKID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP1_HCW_DELAY=10",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP1_RTNTOKCTRL_NUM=64",
                     "+LDB_PP1_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support
 
                     "+LDB_PP2_DTA_CTRL=1",
                     "+LDB_PP2_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=5000",
                     "+LDB_PP2_QTYPE=QATM",
                     "+LDB_PP2_QID=2",
                     "+LDB_PP2_LOCKID=2",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP2_HCW_DELAY=10",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP2_RTNCMPCTRL_NUM=1",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP2_RTNTOKCTRL_NUM=64",
                     "+LDB_PP2_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP3_DTA_CTRL=1",
                     "+LDB_PP3_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=5000",
                     "+LDB_PP3_QTYPE=QATM",
                     "+LDB_PP3_QID=3",
                     "+LDB_PP3_LOCKID=3",
                     "+LDB_PP3_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP3_HCW_DELAY=10",
                     "+LDB_PP3_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP3_RTNCMPCTRL_NUM=1",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP3_RTNTOKCTRL_NUM=64",
                     "+LDB_PP3_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP3_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP4_DTA_CTRL=1",
                     "+LDB_PP4_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=5000",
                     "+LDB_PP4_QTYPE=QATM",
                     "+LDB_PP4_QID=4",
                     "+LDB_PP4_LOCKID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP4_RTNCMPCTRL_NUM=1",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP4_RTNTOKCTRL_NUM=64",
                     "+LDB_PP4_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     "+LDB_PP5_DTA_CTRL=1",
                     "+LDB_PP5_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=5000",
                     "+LDB_PP5_QTYPE=QATM",
                     "+LDB_PP5_QID=5",
                     "+LDB_PP5_LOCKID=5",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP5_HCW_DELAY=10",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP5_RTNCMPCTRL_NUM=1",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP5_RTNTOKCTRL_NUM=64",
                     "+LDB_PP5_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     #return only
                     "+LDB_PP6_TRF_ENA=1", 
                     "+LDB_PP6_Q0_NUM_HCW=0",  
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP6_RTNTOKCTRL_NUM=64",
                     "+LDB_PP6_TRFGEN_WATCHDOG_ENA=2", #the SCHED HCWs getting on to CQ6 might not be in 64*n, change return mode after timeout
                     "+LDB_PP6_TRFGEN_WATCHDOG_NUM=5000",

                     "+ldbpp6_trf_scen2=1",  
                     "+ldbpp6_wait2st_num=3000",     
                    		     	     
                        ],
      },     


      scen7_smk01_long => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
                     "+has_hcw_qpri_weight1=0",
                     "+has_hcw_qpri_weight2=0",
                     "+has_hcw_qpri_weight3=0",
                     "+has_hcw_qpri_weight4=0",
                     "+has_hcw_qpri_weight5=0",
                     "+has_hcw_qpri_weight6=0",
                     "+has_hcw_qpri_weight7=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=2048",
                     "+LDB_PP0_QTYPE=QATM",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_LOCKID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=0",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=2048",
                     "+LDB_PP1_QTYPE=QATM",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_LOCKID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP1_HCW_DELAY=10",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP1_RTNTOKCTRL_NUM=64",
                     "+LDB_PP1_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support
 
                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=2048",
                     "+LDB_PP2_QTYPE=QATM",
                     "+LDB_PP2_QID=2",
                     "+LDB_PP2_LOCKID=2",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP2_HCW_DELAY=10",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP2_RTNCMPCTRL_NUM=1",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP2_RTNTOKCTRL_NUM=64",
                     "+LDB_PP2_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=2048",
                     "+LDB_PP3_QTYPE=QATM",
                     "+LDB_PP3_QID=3",
                     "+LDB_PP3_LOCKID=3",
                     "+LDB_PP3_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP3_HCW_DELAY=10",
                     "+LDB_PP3_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP3_RTNCMPCTRL_NUM=1",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP3_RTNTOKCTRL_NUM=64",
                     "+LDB_PP3_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP3_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=2048",
                     "+LDB_PP4_QTYPE=QATM",
                     "+LDB_PP4_QID=4",
                     "+LDB_PP4_LOCKID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP4_HCW_DELAY=10",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP4_RTNCMPCTRL_NUM=1",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP4_RTNTOKCTRL_NUM=64",
                     "+LDB_PP4_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=2048",
                     "+LDB_PP5_QTYPE=QATM",
                     "+LDB_PP5_QID=5",
                     "+LDB_PP5_LOCKID=5",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP5_HCW_DELAY=10",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP5_RTNCMPCTRL_NUM=1",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP5_RTNTOKCTRL_NUM=64",
                     "+LDB_PP5_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     #return only
                     "+LDB_PP6_TRF_ENA=1", 
                     "+LDB_PP6_Q0_NUM_HCW=0",  
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP6_RTNTOKCTRL_NUM=64",
                     "+LDB_PP6_TRFGEN_WATCHDOG_ENA=2", #the SCHED HCWs getting on to CQ6 might not be in 64*n, change return mode after timeout
                     "+LDB_PP6_TRFGEN_WATCHDOG_NUM=5000",

                     "+ldbpp6_trf_scen2=1",  
                     "+ldbpp6_wait2st_num=3000",     

                        ],
      },     

      #run longer with high input rate
      scen7_smk01_long_highrate => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
                     "+has_hcw_qpri_weight1=0",
                     "+has_hcw_qpri_weight2=0",
                     "+has_hcw_qpri_weight3=0",
                     "+has_hcw_qpri_weight4=0",
                     "+has_hcw_qpri_weight5=0",
                     "+has_hcw_qpri_weight6=0",
                     "+has_hcw_qpri_weight7=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=2048",
                     "+LDB_PP0_QTYPE=QATM",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_LOCKID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
		     "+LDB_PP0_TRF_DELAY_MIN=1", 
		     "+LDB_PP0_TRF_DELAY_MAX=1",
                     "+LDB_PP0_HCW_DELAY=0",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=2048",
                     "+LDB_PP1_QTYPE=QATM",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_LOCKID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP1_HCW_DELAY=1",
		     "+LDB_PP1_TRF_DELAY_MIN=1", 
		     "+LDB_PP1_TRF_DELAY_MAX=1",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP1_RTNTOKCTRL_NUM=64",
                     "+LDB_PP1_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support
 
                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=2048",
                     "+LDB_PP2_QTYPE=QATM",
                     "+LDB_PP2_QID=2",
                     "+LDB_PP2_LOCKID=2",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP2_HCW_DELAY=1",
		     "+LDB_PP2_TRF_DELAY_MIN=1", 
		     "+LDB_PP2_TRF_DELAY_MAX=1",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP2_RTNCMPCTRL_NUM=1",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP2_RTNTOKCTRL_NUM=64",
                     "+LDB_PP2_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=2048",
                     "+LDB_PP3_QTYPE=QATM",
                     "+LDB_PP3_QID=3",
                     "+LDB_PP3_LOCKID=3",
                     "+LDB_PP3_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP3_HCW_DELAY=1",
		     "+LDB_PP3_TRF_DELAY_MIN=1", 
		     "+LDB_PP3_TRF_DELAY_MAX=1",
                     "+LDB_PP3_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP3_RTNCMPCTRL_NUM=1",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP3_RTNTOKCTRL_NUM=64",
                     "+LDB_PP3_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP3_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=2048",
                     "+LDB_PP4_QTYPE=QATM",
                     "+LDB_PP4_QID=4",
                     "+LDB_PP4_LOCKID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP4_HCW_DELAY=1",
		     "+LDB_PP4_TRF_DELAY_MIN=1", 
		     "+LDB_PP4_TRF_DELAY_MAX=1",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP4_RTNCMPCTRL_NUM=1",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP4_RTNTOKCTRL_NUM=64",
                     "+LDB_PP4_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=2048",
                     "+LDB_PP5_QTYPE=QATM",
                     "+LDB_PP5_QID=5",
                     "+LDB_PP5_LOCKID=5",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP5_HCW_DELAY=1",
		     "+LDB_PP5_TRF_DELAY_MIN=1", 
		     "+LDB_PP5_TRF_DELAY_MAX=1",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP5_RTNCMPCTRL_NUM=1",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP5_RTNTOKCTRL_NUM=64",
                     "+LDB_PP5_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     #return only
                     "+LDB_PP6_TRF_ENA=1", 
                     "+LDB_PP6_Q0_NUM_HCW=0",  
		     "+LDB_PP6_TRF_DELAY_MIN=1", 
		     "+LDB_PP6_TRF_DELAY_MAX=1",
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP6_RTNTOKCTRL_NUM=64",

                     "+ldbpp6_trf_scen2=1",  
                     "+ldbpp6_wait2st_num=3000",     
                    		     	     
                        ],
      },     


      scen7_smk01_long_lowrate => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
                     "+has_hcw_qpri_weight1=0",
                     "+has_hcw_qpri_weight2=0",
                     "+has_hcw_qpri_weight3=0",
                     "+has_hcw_qpri_weight4=0",
                     "+has_hcw_qpri_weight5=0",
                     "+has_hcw_qpri_weight6=0",
                     "+has_hcw_qpri_weight7=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=2048",
                     "+LDB_PP0_QTYPE=QATM",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_LOCKID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
		     "+LDB_PP0_TRF_DELAY_MIN=0", 
		     "+LDB_PP0_TRF_DELAY_MAX=0",
                     "+LDB_PP0_HCW_DELAY=0",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=2048",
                     "+LDB_PP1_QTYPE=QATM",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_LOCKID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP1_HCW_DELAY=1",
		     "+LDB_PP1_TRF_DELAY_MIN=60", 
		     "+LDB_PP1_TRF_DELAY_MAX=60",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP1_RTNTOKCTRL_NUM=64",
                     "+LDB_PP1_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support
 
                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=2048",
                     "+LDB_PP2_QTYPE=QATM",
                     "+LDB_PP2_QID=2",
                     "+LDB_PP2_LOCKID=2",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP2_HCW_DELAY=1",
		     "+LDB_PP2_TRF_DELAY_MIN=60", 
		     "+LDB_PP2_TRF_DELAY_MAX=60",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP2_RTNCMPCTRL_NUM=1",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP2_RTNTOKCTRL_NUM=64",
                     "+LDB_PP2_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=2048",
                     "+LDB_PP3_QTYPE=QATM",
                     "+LDB_PP3_QID=3",
                     "+LDB_PP3_LOCKID=3",
                     "+LDB_PP3_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP3_HCW_DELAY=1",
		     "+LDB_PP3_TRF_DELAY_MIN=60", 
		     "+LDB_PP3_TRF_DELAY_MAX=60",
                     "+LDB_PP3_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP3_RTNCMPCTRL_NUM=1",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP3_RTNTOKCTRL_NUM=64",
                     "+LDB_PP3_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP3_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=2048",
                     "+LDB_PP4_QTYPE=QATM",
                     "+LDB_PP4_QID=4",
                     "+LDB_PP4_LOCKID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP4_HCW_DELAY=1",
		     "+LDB_PP4_TRF_DELAY_MIN=60", 
		     "+LDB_PP4_TRF_DELAY_MAX=60",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP4_RTNCMPCTRL_NUM=1",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP4_RTNTOKCTRL_NUM=64",
                     "+LDB_PP4_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=2048",
                     "+LDB_PP5_QTYPE=QATM",
                     "+LDB_PP5_QID=5",
                     "+LDB_PP5_LOCKID=5",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP5_HCW_DELAY=1",
		     "+LDB_PP5_TRF_DELAY_MIN=60", 
		     "+LDB_PP5_TRF_DELAY_MAX=60",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP5_RTNCMPCTRL_NUM=1",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP5_RTNTOKCTRL_NUM=64",
                     "+LDB_PP5_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     #return only
                     "+LDB_PP6_TRF_ENA=1", 
                     "+LDB_PP6_Q0_NUM_HCW=0",  
		     "+LDB_PP6_TRF_DELAY_MIN=1", 
		     "+LDB_PP6_TRF_DELAY_MAX=1",
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP6_RTNTOKCTRL_NUM=64",

                     "+ldbpp6_trf_scen2=1",  
                     "+ldbpp6_wait2st_num=3000",     
                    		     	     
                        ],
      },     


      ##########################
      #scen7_smk02
      ##########################
#Test1: 
#CQLen = 64, CQ inflight-64
#Baseline Keep the TDT=1 (typical case where we send a token right after CQpop occurs).  Let the CQ process the QE for x cycles (ie., send completion only after some cycles expire (say 60 clks).
#
#
#Observation: You should see some CQs idle.  (very high imbalance among CQ QE counts).
#

      scen7_smk02_flow => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
                     "+has_hcw_qpri_weight1=0",
                     "+has_hcw_qpri_weight2=0",
                     "+has_hcw_qpri_weight3=0",
                     "+has_hcw_qpri_weight4=0",
                     "+has_hcw_qpri_weight5=0",
                     "+has_hcw_qpri_weight6=0",
                     "+has_hcw_qpri_weight7=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=256",
                     "+LDB_PP0_QTYPE=QATM",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=0",
		     #"+LDB_PP0_TRF_DELAY_MIN=10", 
		     #"+LDB_PP0_TRF_DELAY_MAX=10",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=256",
                     "+LDB_PP1_QTYPE=QATM",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP1_HCW_DELAY=60",
                     "+LDB_PP1_TRF_DELAY_MIN=60", 
                     "+LDB_PP1_TRF_DELAY_MAX=60",   
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=7",   ##7: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count > hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP1_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support
 
                     #return only
                     "+LDB_PP2_TRF_ENA=1", 
                     "+LDB_PP2_Q0_NUM_HCW=0",  
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP2_RTNTOKCTRL_NUM=64",

                     "+ldbpp2_trf_scen2=1",  
                     "+ldbpp2_wait2st_num=3000",     
                    		     	     
                        ],
      },     


      scen7_smk02_short => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
                     "+has_hcw_qpri_weight1=0",
                     "+has_hcw_qpri_weight2=0",
                     "+has_hcw_qpri_weight3=0",
                     "+has_hcw_qpri_weight4=0",
                     "+has_hcw_qpri_weight5=0",
                     "+has_hcw_qpri_weight6=0",
                     "+has_hcw_qpri_weight7=0",

                     "+LDB_PP0_DTA_CTRL=1",
                     "+LDB_PP0_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP0_DTA_SRCPP=0",
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=256",
                     "+LDB_PP0_QTYPE=QATM",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=0",
		     #"+LDB_PP0_TRF_DELAY_MIN=10", 
		     #"+LDB_PP0_TRF_DELAY_MAX=10",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     "+LDB_PP1_DTA_CTRL=1",
                     "+LDB_PP1_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP1_DTA_SRCPP=0",
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=1000",
                     "+LDB_PP1_QTYPE=QATM",
                     "+LDB_PP1_QID=1",                     
                     "+LDB_PP1_LOCKID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP1_HCW_DELAY=8",
		     "+LDB_PP1_TRF_DELAY_MIN=60", 
		     "+LDB_PP1_TRF_DELAY_MAX=60",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=7",
                     "+LDB_PP1_RTNTOKCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP1_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP2_DTA_CTRL=1",
                     "+LDB_PP2_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP2_DTA_SRCPP=0",
                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=1000",
                     "+LDB_PP2_QTYPE=QATM",
                     "+LDB_PP2_QID=2",                     
                     "+LDB_PP2_LOCKID=2",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP2_HCW_DELAY=8",
		     "+LDB_PP2_TRF_DELAY_MIN=60", 
		     "+LDB_PP2_TRF_DELAY_MAX=60",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP2_RTNCMPCTRL_NUM=1",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=7",
                     "+LDB_PP2_RTNTOKCTRL_NUM=1",
                     "+LDB_PP2_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP2_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP3_DTA_CTRL=1",
                     "+LDB_PP3_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP3_DTA_SRCPP=0",
                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=256",
                     "+LDB_PP3_QTYPE=QATM",
                     "+LDB_PP3_QID=3",                     
                     "+LDB_PP3_LOCKID=3",
                     "+LDB_PP3_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP3_HCW_DELAY=8",
		     "+LDB_PP3_TRF_DELAY_MIN=60", 
		     "+LDB_PP3_TRF_DELAY_MAX=60",
                     "+LDB_PP3_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP3_RTNCMPCTRL_NUM=1",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=7",
                     "+LDB_PP3_RTNTOKCTRL_NUM=1",
                     "+LDB_PP3_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP3_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP3_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     "+LDB_PP4_DTA_CTRL=1",
                     "+LDB_PP4_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP4_DTA_SRCPP=0",
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=256",
                     "+LDB_PP4_QTYPE=QATM",
                     "+LDB_PP4_QID=4",                     
                     "+LDB_PP4_LOCKID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP4_HCW_DELAY=8",
		     "+LDB_PP4_TRF_DELAY_MIN=60", 
		     "+LDB_PP4_TRF_DELAY_MAX=60",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP4_RTNCMPCTRL_NUM=1",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=7",
                     "+LDB_PP4_RTNTOKCTRL_NUM=1",
                     "+LDB_PP4_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP4_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP5_DTA_CTRL=1",
                     "+LDB_PP5_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP5_DTA_SRCPP=0",
                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=256",
                     "+LDB_PP5_QTYPE=QATM",
                     "+LDB_PP5_QID=5",                     
                     "+LDB_PP5_LOCKID=5",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP5_HCW_DELAY=8",
		     "+LDB_PP5_TRF_DELAY_MIN=60", 
		     "+LDB_PP5_TRF_DELAY_MAX=60",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP5_RTNCMPCTRL_NUM=1",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=7",
                     "+LDB_PP5_RTNTOKCTRL_NUM=1",
                     "+LDB_PP5_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP5_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     #return only
                     "+LDB_PP6_TRF_ENA=1", 
                     "+LDB_PP6_Q0_NUM_HCW=0",  
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP6_RTNTOKCTRL_NUM=64",

                     "+ldbpp6_trf_scen2=1",  
                     "+ldbpp6_wait2st_num=10",     
                    		     	     
                        ],
      },     

      scen7_smk02_long => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
                     "+has_hcw_qpri_weight1=0",
                     "+has_hcw_qpri_weight2=0",
                     "+has_hcw_qpri_weight3=0",
                     "+has_hcw_qpri_weight4=0",
                     "+has_hcw_qpri_weight5=0",
                     "+has_hcw_qpri_weight6=0",
                     "+has_hcw_qpri_weight7=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=2048",
                     "+LDB_PP0_QTYPE=QATM",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=0",
		     #"+LDB_PP0_TRF_DELAY_MIN=10", 
		     #"+LDB_PP0_TRF_DELAY_MAX=10",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=2048",
                     "+LDB_PP1_QTYPE=QATM",
                     "+LDB_PP1_QID=1",                     
                     "+LDB_PP1_LOCKID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP1_HCW_DELAY=8",
		     "+LDB_PP1_TRF_DELAY_MIN=8", 
		     "+LDB_PP1_TRF_DELAY_MAX=8",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP1_RTNTOKCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP1_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=2048",
                     "+LDB_PP2_QTYPE=QATM",
                     "+LDB_PP2_QID=2",                     
                     "+LDB_PP2_LOCKID=2",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP2_HCW_DELAY=8",
		     "+LDB_PP2_TRF_DELAY_MIN=8", 
		     "+LDB_PP2_TRF_DELAY_MAX=8",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP2_RTNCMPCTRL_NUM=1",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP2_RTNTOKCTRL_NUM=1",
                     "+LDB_PP2_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP2_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=2048",
                     "+LDB_PP3_QTYPE=QATM",
                     "+LDB_PP3_QID=3",                     
                     "+LDB_PP3_LOCKID=3",
                     "+LDB_PP3_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP3_HCW_DELAY=8",
		     "+LDB_PP3_TRF_DELAY_MIN=8", 
		     "+LDB_PP3_TRF_DELAY_MAX=8",
                     "+LDB_PP3_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP3_RTNCMPCTRL_NUM=1",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP3_RTNTOKCTRL_NUM=1",
                     "+LDB_PP3_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP3_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP3_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=2048",
                     "+LDB_PP4_QTYPE=QATM",
                     "+LDB_PP4_QID=4",                     
                     "+LDB_PP4_LOCKID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP4_HCW_DELAY=8",
		     "+LDB_PP4_TRF_DELAY_MIN=8", 
		     "+LDB_PP4_TRF_DELAY_MAX=8",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP4_RTNCMPCTRL_NUM=1",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP4_RTNTOKCTRL_NUM=1",
                     "+LDB_PP4_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP4_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=2048",
                     "+LDB_PP5_QTYPE=QATM",
                     "+LDB_PP5_QID=5",                     
                     "+LDB_PP5_LOCKID=5",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP5_HCW_DELAY=8",
		     "+LDB_PP5_TRF_DELAY_MIN=8", 
		     "+LDB_PP5_TRF_DELAY_MAX=8",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP5_RTNCMPCTRL_NUM=1",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP5_RTNTOKCTRL_NUM=1",
                     "+LDB_PP5_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP5_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     #return only
                     "+LDB_PP6_TRF_ENA=1", 
                     "+LDB_PP6_Q0_NUM_HCW=0",  
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP6_RTNTOKCTRL_NUM=64",

                     "+ldbpp6_trf_scen2=1",  
                     "+ldbpp6_wait2st_num=3000",     
                    		     	     
                        ],
      },     

      scen7_smk02_long_highrate => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
                     "+has_hcw_qpri_weight1=0",
                     "+has_hcw_qpri_weight2=0",
                     "+has_hcw_qpri_weight3=0",
                     "+has_hcw_qpri_weight4=0",
                     "+has_hcw_qpri_weight5=0",
                     "+has_hcw_qpri_weight6=0",
                     "+has_hcw_qpri_weight7=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=2048",
                     "+LDB_PP0_QTYPE=QATM",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
		     "+LDB_PP0_TRF_DELAY_MIN=0", 
		     "+LDB_PP0_TRF_DELAY_MAX=0",
                     "+LDB_PP0_HCW_DELAY=0",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=2048",
                     "+LDB_PP1_QTYPE=QATM",
                     "+LDB_PP1_QID=1",                     
                     "+LDB_PP1_LOCKID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP1_HCW_DELAY=8",
		     "+LDB_PP1_TRF_DELAY_MIN=1", 
		     "+LDB_PP1_TRF_DELAY_MAX=1",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP1_RTNTOKCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP1_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=2048",
                     "+LDB_PP2_QTYPE=QATM",
                     "+LDB_PP2_QID=2",                     
                     "+LDB_PP2_LOCKID=2",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP2_HCW_DELAY=8",
		     "+LDB_PP2_TRF_DELAY_MIN=1", 
		     "+LDB_PP2_TRF_DELAY_MAX=1",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP2_RTNCMPCTRL_NUM=1",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP2_RTNTOKCTRL_NUM=1",
                     "+LDB_PP2_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP2_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=2048",
                     "+LDB_PP3_QTYPE=QATM",
                     "+LDB_PP3_QID=3",                     
                     "+LDB_PP3_LOCKID=3",
                     "+LDB_PP3_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP3_HCW_DELAY=8",
		     "+LDB_PP3_TRF_DELAY_MIN=1", 
		     "+LDB_PP3_TRF_DELAY_MAX=1",
                     "+LDB_PP3_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP3_RTNCMPCTRL_NUM=1",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP3_RTNTOKCTRL_NUM=1",
                     "+LDB_PP3_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP3_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP3_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=2048",
                     "+LDB_PP4_QTYPE=QATM",
                     "+LDB_PP4_QID=4",                     
                     "+LDB_PP4_LOCKID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP4_HCW_DELAY=8",
		     "+LDB_PP4_TRF_DELAY_MIN=1", 
		     "+LDB_PP4_TRF_DELAY_MAX=1",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP4_RTNCMPCTRL_NUM=1",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP4_RTNTOKCTRL_NUM=1",
                     "+LDB_PP4_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP4_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=2048",
                     "+LDB_PP5_QTYPE=QATM",
                     "+LDB_PP5_QID=5",                     
                     "+LDB_PP5_LOCKID=5",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP5_HCW_DELAY=8",
		     "+LDB_PP5_TRF_DELAY_MIN=1", 
		     "+LDB_PP5_TRF_DELAY_MAX=1",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP5_RTNCMPCTRL_NUM=1",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP5_RTNTOKCTRL_NUM=1",
                     "+LDB_PP5_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP5_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     #return only
                     "+LDB_PP6_TRF_ENA=1", 
                     "+LDB_PP6_Q0_NUM_HCW=0",  
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP6_RTNTOKCTRL_NUM=64",

                     "+ldbpp6_trf_scen2=1",  
                     "+ldbpp6_wait2st_num=3000",     
                    		     	     
                        ],
      },     




      scen7_smk02_long_lowrate => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
                     "+has_hcw_qpri_weight1=0",
                     "+has_hcw_qpri_weight2=0",
                     "+has_hcw_qpri_weight3=0",
                     "+has_hcw_qpri_weight4=0",
                     "+has_hcw_qpri_weight5=0",
                     "+has_hcw_qpri_weight6=0",
                     "+has_hcw_qpri_weight7=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=2048",
                     "+LDB_PP0_QTYPE=QATM",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
		     "+LDB_PP0_TRF_DELAY_MIN=0", 
		     "+LDB_PP0_TRF_DELAY_MAX=0",
                     "+LDB_PP0_HCW_DELAY=0",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=2048",
                     "+LDB_PP1_QTYPE=QATM",
                     "+LDB_PP1_QID=1",                     
                     "+LDB_PP1_LOCKID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP1_HCW_DELAY=8",
		     "+LDB_PP1_TRF_DELAY_MIN=60", 
		     "+LDB_PP1_TRF_DELAY_MAX=60",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=7",
                     "+LDB_PP1_RTNTOKCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP1_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=2048",
                     "+LDB_PP2_QTYPE=QATM",
                     "+LDB_PP2_QID=2",                     
                     "+LDB_PP2_LOCKID=2",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP2_HCW_DELAY=8",
		     "+LDB_PP2_TRF_DELAY_MIN=60", 
		     "+LDB_PP2_TRF_DELAY_MAX=60",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP2_RTNCMPCTRL_NUM=1",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=7",
                     "+LDB_PP2_RTNTOKCTRL_NUM=1",
                     "+LDB_PP2_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP2_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=2048",
                     "+LDB_PP3_QTYPE=QATM",
                     "+LDB_PP3_QID=3",                     
                     "+LDB_PP3_LOCKID=3",
                     "+LDB_PP3_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP3_HCW_DELAY=8",
		     "+LDB_PP3_TRF_DELAY_MIN=60", 
		     "+LDB_PP3_TRF_DELAY_MAX=60",
                     "+LDB_PP3_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP3_RTNCMPCTRL_NUM=1",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=7",
                     "+LDB_PP3_RTNTOKCTRL_NUM=1",
                     "+LDB_PP3_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP3_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP3_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=2048",
                     "+LDB_PP4_QTYPE=QATM",
                     "+LDB_PP4_QID=4",                     
                     "+LDB_PP4_LOCKID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP4_HCW_DELAY=8",
		     "+LDB_PP4_TRF_DELAY_MIN=60", 
		     "+LDB_PP4_TRF_DELAY_MAX=60",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP4_RTNCMPCTRL_NUM=1",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=7",
                     "+LDB_PP4_RTNTOKCTRL_NUM=1",
                     "+LDB_PP4_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP4_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=2048",
                     "+LDB_PP5_QTYPE=QATM",
                     "+LDB_PP5_QID=5",                     
                     "+LDB_PP5_LOCKID=5",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP5_HCW_DELAY=8",
		     "+LDB_PP5_TRF_DELAY_MIN=60", 
		     "+LDB_PP5_TRF_DELAY_MAX=60",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP5_RTNCMPCTRL_NUM=1",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=7",
                     "+LDB_PP5_RTNTOKCTRL_NUM=1",
                     "+LDB_PP5_RTNTOKCTRL_THRESHOLD=0", ## when total_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP5_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     #return only
                     "+LDB_PP6_TRF_ENA=1", 
                     "+LDB_PP6_Q0_NUM_HCW=0",  
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP6_RTNTOKCTRL_NUM=64",

                     "+ldbpp6_trf_scen2=1",  
                     "+ldbpp6_wait2st_num=3000",     
                    		     	     
                        ],
      },     

      ##########################
      #scen7_smk03
      ##########################
#Test2: 
#
#CQLen = 64, CQ inflight-64
#Keep the TDT=CQLen-1 (63). ).  Let the CQ process the QE for x cycles (ie., send completion only after some cycles expire (say 50 clks).  So BAT_T is send after processing 63 QEs.
#
#Observation: You should see all CQs with roughly equal QEs processed.  Overall throughput will be slightly lower than one would expect.
#
#In perfect world the set of 6 CQs process QEs every 60 clks (HQM 1 every 60/6 = 10 clocks).  Expected throughput = 10 clks/QE.
#
#
#With the TDT it might be slightly lower due to allowing CQs to drain to a very shallow value before refilling.
#

      scen7_smk03_flow => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
                     "+has_hcw_qpri_weight1=0",
                     "+has_hcw_qpri_weight2=0",
                     "+has_hcw_qpri_weight3=0",
                     "+has_hcw_qpri_weight4=0",
                     "+has_hcw_qpri_weight5=0",
                     "+has_hcw_qpri_weight6=0",
                     "+has_hcw_qpri_weight7=0",


                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=256",
                     "+LDB_PP0_QTYPE=QATM",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=0",
		     #"+LDB_PP0_TRF_DELAY_MIN=10", 
		     #"+LDB_PP0_TRF_DELAY_MAX=10",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=256",
                     "+LDB_PP1_QTYPE=QATM",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=50", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=50",   
                     "+LDB_PP1_HCW_DELAY=10",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP1_RTNCMPCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=64",
                     "+LDB_PP1_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP1_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support
 
                     #return only
                     "+LDB_PP2_TRF_ENA=1", 
                     "+LDB_PP2_Q0_NUM_HCW=0",  
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP2_RTNTOKCTRL_NUM=64",

                     "+ldbpp2_trf_scen2=1",  
                     "+ldbpp2_wait2st_num=3000",     
                    		     	     
                        ],
      },     


      scen7_smk03_short => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
                     "+has_hcw_qpri_weight1=0",
                     "+has_hcw_qpri_weight2=0",
                     "+has_hcw_qpri_weight3=0",
                     "+has_hcw_qpri_weight4=0",
                     "+has_hcw_qpri_weight5=0",
                     "+has_hcw_qpri_weight6=0",
                     "+has_hcw_qpri_weight7=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=256",
                     "+LDB_PP0_QTYPE=QATM",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=0",
		     #"+LDB_PP0_TRF_DELAY_MIN=10", 
		     #"+LDB_PP0_TRF_DELAY_MAX=10",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=256",
                     "+LDB_PP1_QTYPE=QATM",
                     "+LDB_PP1_QID=1",                     
                     "+LDB_PP1_LOCKID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP1_HCW_DELAY=8",
		     "+LDB_PP1_TRF_DELAY_MIN=8", 
		     "+LDB_PP1_TRF_DELAY_MAX=8",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP1_RTNCMPCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=64",
                     "+LDB_PP1_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP1_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=256",
                     "+LDB_PP2_QTYPE=QATM",
                     "+LDB_PP2_QID=2",                     
                     "+LDB_PP2_LOCKID=2",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP2_HCW_DELAY=8",
		     "+LDB_PP2_TRF_DELAY_MIN=8", 
		     "+LDB_PP2_TRF_DELAY_MAX=8",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP2_RTNCMPCTRL_NUM=8",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP2_RTNTOKCTRL_NUM=64",
                     "+LDB_PP2_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP2_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=256",
                     "+LDB_PP3_QTYPE=QATM",
                     "+LDB_PP3_QID=3",                     
                     "+LDB_PP3_LOCKID=3",
                     "+LDB_PP3_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP3_HCW_DELAY=8",
		     "+LDB_PP3_TRF_DELAY_MIN=8", 
		     "+LDB_PP3_TRF_DELAY_MAX=8",
                     "+LDB_PP3_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP3_RTNCMPCTRL_NUM=8",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP3_RTNTOKCTRL_NUM=64",
                     "+LDB_PP3_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP3_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP3_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=256",
                     "+LDB_PP4_QTYPE=QATM",
                     "+LDB_PP4_QID=4",                     
                     "+LDB_PP4_LOCKID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP4_HCW_DELAY=8",
		     "+LDB_PP4_TRF_DELAY_MIN=8", 
		     "+LDB_PP4_TRF_DELAY_MAX=8",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP4_RTNCMPCTRL_NUM=8",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP4_RTNTOKCTRL_NUM=64",
                     "+LDB_PP4_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP4_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=256",
                     "+LDB_PP5_QTYPE=QATM",
                     "+LDB_PP5_QID=5",                     
                     "+LDB_PP5_LOCKID=5",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP5_HCW_DELAY=8",
		     "+LDB_PP5_TRF_DELAY_MIN=8", 
		     "+LDB_PP5_TRF_DELAY_MAX=8",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP5_RTNCMPCTRL_NUM=8",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP5_RTNTOKCTRL_NUM=64",
                     "+LDB_PP5_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP5_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     #return only
                     "+LDB_PP6_TRF_ENA=1", 
                     "+LDB_PP6_Q0_NUM_HCW=0",  
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP6_RTNTOKCTRL_NUM=64",

                     "+ldbpp6_trf_scen2=1",  
                     "+ldbpp6_wait2st_num=3000",     
                    		     	     
                        ],
      },     

      scen7_smk03_long => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
                     "+has_hcw_qpri_weight1=0",
                     "+has_hcw_qpri_weight2=0",
                     "+has_hcw_qpri_weight3=0",
                     "+has_hcw_qpri_weight4=0",
                     "+has_hcw_qpri_weight5=0",
                     "+has_hcw_qpri_weight6=0",
                     "+has_hcw_qpri_weight7=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=2048",
                     "+LDB_PP0_QTYPE=QATM",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=0",
		     #"+LDB_PP0_TRF_DELAY_MIN=10", 
		     #"+LDB_PP0_TRF_DELAY_MAX=10",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=2048",
                     "+LDB_PP1_QTYPE=QATM",
                     "+LDB_PP1_QID=1",                     
                     "+LDB_PP1_LOCKID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP1_HCW_DELAY=8",
		     "+LDB_PP1_TRF_DELAY_MIN=8", 
		     "+LDB_PP1_TRF_DELAY_MAX=8",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP1_RTNCMPCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=64",
                     "+LDB_PP1_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP1_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=2048",
                     "+LDB_PP2_QTYPE=QATM",
                     "+LDB_PP2_QID=2",                     
                     "+LDB_PP2_LOCKID=2",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP2_HCW_DELAY=8",
		     "+LDB_PP2_TRF_DELAY_MIN=8", 
		     "+LDB_PP2_TRF_DELAY_MAX=8",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP2_RTNCMPCTRL_NUM=8",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP2_RTNTOKCTRL_NUM=64",
                     "+LDB_PP2_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP2_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=2048",
                     "+LDB_PP3_QTYPE=QATM",
                     "+LDB_PP3_QID=3",                     
                     "+LDB_PP3_LOCKID=3",
                     "+LDB_PP3_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP3_HCW_DELAY=8",
		     "+LDB_PP3_TRF_DELAY_MIN=8", 
		     "+LDB_PP3_TRF_DELAY_MAX=8",
                     "+LDB_PP3_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP3_RTNCMPCTRL_NUM=8",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP3_RTNTOKCTRL_NUM=64",
                     "+LDB_PP3_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP3_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP3_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=2048",
                     "+LDB_PP4_QTYPE=QATM",
                     "+LDB_PP4_QID=4",                     
                     "+LDB_PP4_LOCKID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP4_HCW_DELAY=8",
		     "+LDB_PP4_TRF_DELAY_MIN=8", 
		     "+LDB_PP4_TRF_DELAY_MAX=8",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP4_RTNCMPCTRL_NUM=8",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP4_RTNTOKCTRL_NUM=64",
                     "+LDB_PP4_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP4_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=2048",
                     "+LDB_PP5_QTYPE=QATM",
                     "+LDB_PP5_QID=5",                     
                     "+LDB_PP5_LOCKID=5",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP5_HCW_DELAY=8",
		     "+LDB_PP5_TRF_DELAY_MIN=8", 
		     "+LDB_PP5_TRF_DELAY_MAX=8",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP5_RTNCMPCTRL_NUM=8",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP5_RTNTOKCTRL_NUM=64",
                     "+LDB_PP5_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP5_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     #return only
                     "+LDB_PP6_TRF_ENA=1", 
                     "+LDB_PP6_Q0_NUM_HCW=0",  
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP6_RTNTOKCTRL_NUM=64",

                     "+ldbpp6_trf_scen2=1",  
                     "+ldbpp6_wait2st_num=3000",     
                    		                       
                    		     	     
                        ],
      },     

      scen7_smk03_long_highrate => {
          -simv_args => [
                                          "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
                     "+has_hcw_qpri_weight1=0",
                     "+has_hcw_qpri_weight2=0",
                     "+has_hcw_qpri_weight3=0",
                     "+has_hcw_qpri_weight4=0",
                     "+has_hcw_qpri_weight5=0",
                     "+has_hcw_qpri_weight6=0",
                     "+has_hcw_qpri_weight7=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=2048",
                     "+LDB_PP0_QTYPE=QATM",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=0",
		     "+LDB_PP0_TRF_DELAY_MIN=1", 
		     "+LDB_PP0_TRF_DELAY_MAX=1",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=2048",
                     "+LDB_PP1_QTYPE=QATM",
                     "+LDB_PP1_QID=1",                     
                     "+LDB_PP1_LOCKID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP1_HCW_DELAY=8",
		     "+LDB_PP1_TRF_DELAY_MIN=0", 
		     "+LDB_PP1_TRF_DELAY_MAX=0",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP1_RTNCMPCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=64",
                     "+LDB_PP1_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP1_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=2048",
                     "+LDB_PP2_QTYPE=QATM",
                     "+LDB_PP2_QID=2",                     
                     "+LDB_PP2_LOCKID=2",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP2_HCW_DELAY=8",
		     "+LDB_PP2_TRF_DELAY_MIN=0", 
		     "+LDB_PP2_TRF_DELAY_MAX=0",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP2_RTNCMPCTRL_NUM=8",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP2_RTNTOKCTRL_NUM=64",
                     "+LDB_PP2_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP2_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=2048",
                     "+LDB_PP3_QTYPE=QATM",
                     "+LDB_PP3_QID=3",                     
                     "+LDB_PP3_LOCKID=3",
                     "+LDB_PP3_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP3_HCW_DELAY=8",
		     "+LDB_PP3_TRF_DELAY_MIN=0", 
		     "+LDB_PP3_TRF_DELAY_MAX=0",
                     "+LDB_PP3_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP3_RTNCMPCTRL_NUM=8",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP3_RTNTOKCTRL_NUM=64",
                     "+LDB_PP3_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP3_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP3_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=2048",
                     "+LDB_PP4_QTYPE=QATM",
                     "+LDB_PP4_QID=4",                     
                     "+LDB_PP4_LOCKID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP4_HCW_DELAY=8",
		     "+LDB_PP4_TRF_DELAY_MIN=0", 
		     "+LDB_PP4_TRF_DELAY_MAX=0",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP4_RTNCMPCTRL_NUM=8",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP4_RTNTOKCTRL_NUM=64",
                     "+LDB_PP4_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP4_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=2048",
                     "+LDB_PP5_QTYPE=QATM",
                     "+LDB_PP5_QID=5",                     
                     "+LDB_PP5_LOCKID=5",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP5_HCW_DELAY=8",
		     "+LDB_PP5_TRF_DELAY_MIN=0", 
		     "+LDB_PP5_TRF_DELAY_MAX=0",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP5_RTNCMPCTRL_NUM=8",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP5_RTNTOKCTRL_NUM=64",
                     "+LDB_PP5_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP5_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     #return only
                     "+LDB_PP6_TRF_ENA=1", 
                     "+LDB_PP6_Q0_NUM_HCW=0",  
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP6_RTNTOKCTRL_NUM=64",

                     "+ldbpp6_trf_scen2=1",  
                     "+ldbpp6_wait2st_num=3000",   
                    		     	     
                        ],
      },     


      scen7_smk03_long_lowrate => {
          -simv_args => [
                                          "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
                     "+has_hcw_qpri_weight1=0",
                     "+has_hcw_qpri_weight2=0",
                     "+has_hcw_qpri_weight3=0",
                     "+has_hcw_qpri_weight4=0",
                     "+has_hcw_qpri_weight5=0",
                     "+has_hcw_qpri_weight6=0",
                     "+has_hcw_qpri_weight7=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=2048",
                     "+LDB_PP0_QTYPE=QATM",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=0",
		     "+LDB_PP0_TRF_DELAY_MIN=0", 
		     "+LDB_PP0_TRF_DELAY_MAX=0",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=2048",
                     "+LDB_PP1_QTYPE=QATM",
                     "+LDB_PP1_QID=1",                     
                     "+LDB_PP1_LOCKID=1",
                     "+LDB_PP1_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP1_HCW_DELAY=8",
		     "+LDB_PP1_TRF_DELAY_MIN=50", 
		     "+LDB_PP1_TRF_DELAY_MAX=50",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP1_RTNCMPCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP1_RTNTOKCTRL_NUM=64",
                     "+LDB_PP1_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP1_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_Q0_NUM_HCW=2048",
                     "+LDB_PP2_QTYPE=QATM",
                     "+LDB_PP2_QID=2",                     
                     "+LDB_PP2_LOCKID=2",
                     "+LDB_PP2_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP2_HCW_DELAY=8",
		     "+LDB_PP2_TRF_DELAY_MIN=50", 
		     "+LDB_PP2_TRF_DELAY_MAX=50",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP2_RTNCMPCTRL_NUM=8",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP2_RTNTOKCTRL_NUM=64",
                     "+LDB_PP2_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP2_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_Q0_NUM_HCW=2048",
                     "+LDB_PP3_QTYPE=QATM",
                     "+LDB_PP3_QID=3",                     
                     "+LDB_PP3_LOCKID=3",
                     "+LDB_PP3_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP3_HCW_DELAY=8",
		     "+LDB_PP3_TRF_DELAY_MIN=50", 
		     "+LDB_PP3_TRF_DELAY_MAX=50",
                     "+LDB_PP3_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP3_RTNCMPCTRL_NUM=8",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP3_RTNTOKCTRL_NUM=64",
                     "+LDB_PP3_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP3_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP3_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_Q0_NUM_HCW=2048",
                     "+LDB_PP4_QTYPE=QATM",
                     "+LDB_PP4_QID=4",                     
                     "+LDB_PP4_LOCKID=4",
                     "+LDB_PP4_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP4_HCW_DELAY=8",
		     "+LDB_PP4_TRF_DELAY_MIN=50", 
		     "+LDB_PP4_TRF_DELAY_MAX=50",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP4_RTNCMPCTRL_NUM=8",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP4_RTNTOKCTRL_NUM=64",
                     "+LDB_PP4_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP4_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_Q0_NUM_HCW=2048",
                     "+LDB_PP5_QTYPE=QATM",
                     "+LDB_PP5_QID=5",                     
                     "+LDB_PP5_LOCKID=5",
                     "+LDB_PP5_TRF_NEWDELAY_MIN=5", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=5",   
                     "+LDB_PP5_HCW_DELAY=8",
		     "+LDB_PP5_TRF_DELAY_MIN=50", 
		     "+LDB_PP5_TRF_DELAY_MAX=50",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=6",
                     "+LDB_PP5_RTNCMPCTRL_NUM=8",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=6", #6: if(pend_cq_token_return_size >= hqmproc_rtntokctrl_holdnum && dta_comp_return_count >= hqmproc_rtntokctrl_threshold) => return token
                     "+LDB_PP5_RTNTOKCTRL_NUM=64",
                     "+LDB_PP5_RTNTOKCTRL_THRESHOLD=63", ## when dta_comp_return_count >= hqmproc_rtntokctrl_threshold is part of condition
                     "+LDB_PP5_TRFCTRL_SELMODE=5", #5: RENQ always                               
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     #return only
                     "+LDB_PP6_TRF_ENA=1", 
                     "+LDB_PP6_Q0_NUM_HCW=0",  
                     "+LDB_PP6_RTNTOKCTRL_SELMODE=5",
                     "+LDB_PP6_RTNTOKCTRL_NUM=64",

                     "+ldbpp6_trf_scen2=1",  
                     "+ldbpp6_wait2st_num=3000",   
                    		     	     
                        ],
      },     



      ##########################
      #scen7 configurations
      ##########################
      #cqdep=64,cq.inflight=64
      scen7_set_0 => {
          -simv_args => [
                           "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_5cqqid_1map_scenario7_cfg.cft",		     
                        ],
      },     

      #cqdep=64,cq.inflight=128
      scen7_set_1 => {
          -simv_args => [
                           "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_5cqqid_1map_scenario7_cfg1.cft",		     
                        ],
      }, 

      ##########################
      #scen7 configurations mmap
      ##########################
      #cqdep=64,cq.inflight=64
      scen7_mset_0 => {
          -simv_args => [
                           "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_5cqqid_mmap_scenario7_cfg.cft",		     
                        ],
      },     

      #cqdep=64,cq.inflight=128
      scen7_mset_1 => {
          -simv_args => [
                           "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_5cqqid_mmap_scenario7_cfg1.cft",		     
                        ],
      }, 


      ##########################
      #scen8 configurations mmap
      ##########################
      #cqdep=64,cq.inflight=64
      scen8_mset_0 => {
          -simv_args => [
                           "+hqmproc_surv_lsp_ctrl_enable=1",
                           "+hqmproc_surv_lsp_control_general0_sel=30",
                           "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_5cqqid_mmap_scenario8_cfg.cft",		     
                        ],
      },     

      scen8_upcq_mset_0 => {
          -simv_args => [
                           "+hqmproc_surv_lsp_ctrl_enable=1",
                           "+hqmproc_surv_lsp_control_general0_sel=30",
                           "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_5cqqid_mmap_scenario8_upcq_cfg.cft",		     
                        ],
      },     

      scen8_mset_allprio4_0 => {
          -simv_args => [
                           "+hqmproc_surv_lsp_ctrl_enable=1",
                           "+hqmproc_surv_lsp_control_general0_sel=30",
                           "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_5cqqid_mmap_scenario8_allprio4_cfg.cft",		     
                        ],
      },    
      scen8_upcq_mset_allprio4_0 => {
          -simv_args => [
                           "+hqmproc_surv_lsp_ctrl_enable=1",
                           "+hqmproc_surv_lsp_control_general0_sel=30",
                           "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_5cqqid_mmap_scenario8_allprio4_upcq_cfg.cft",		     
                        ],
      },    


      #cqdep=64,cq.inflight=128
      scen8_mset_1 => {
          -simv_args => [
                           "+hqmproc_surv_lsp_ctrl_enable=1",
                           "+hqmproc_surv_lsp_control_general0_sel=30",
                           "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_5cqqid_mmap_scenario8_cfg1.cft",		     
                        ],
      }, 

      #########################################################
      #########################################################
      #scenario 8 (based on scenario 7) but doing RENQ_T instead of RENQ*64+BAT_T
      #########################################################
      #########################################################
      ##################
      #scenario 8
      ##################
      scen8_smk01_flow => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",

                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_Q0_NUM_HCW=256",
                     "+LDB_PP0_QTYPE=QATM",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",

                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_Q0_NUM_HCW=256",
                     "+LDB_PP1_QTYPE=QATM",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=8",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP1_RTNTOKCTRL_NUM=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=6", #1: RENQ_T always ; try 6                               
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support
 
                     #return only
                     "+LDB_PP2_TRF_ENA=1", 
                     "+LDB_PP2_Q0_NUM_HCW=0",  
                     #"+LDB_PP2_RTNTOKCTRL_SELMODE=1",
                     #"+LDB_PP2_RTNTOKCTRL_NUM=1",

                     "+ldbpp2_trf_scen2=1",  
                     "+ldbpp2_wait2st_num=3000",     
                    		     	     
                        ],
      },     

      ############################################
      ####scen8 traffic pattern (src ldbpp0 or dirpp0)
      ############################################
      scen8_srcldbpp0_trf_smk01 => {
          -simv_args => [
                     "+LDB_PP0_DTA_CTRL=1",
                     "+LDB_PP0_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP0_DTA_SRCPP=0",
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP0_QTYPE=QATM",
                     "+LDB_PP0_QID=0",
                     "+LDB_PP0_LOCKID=0",
                     "+LDB_PP0_TRF_QID_SELMODE=0",
                     "+ldbpp0_qidin=0",
                        ],
      },     

      scen8_srcdirpp0_trf_smk01 => {
          -simv_args => [
                     "+DIR_PP0_DTA_CTRL=1",
                     "+DIR_PP0_DTA_WPP_IDLENUM=3000",
                     "+DIR_PP0_DTA_SRCPP=0",
                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP0_QTYPE=QATM",
                     "+DIR_PP0_QID=0",
                     "+DIR_PP0_LOCKID=0",
                     "+DIR_PP0_TRF_QID_SELMODE=0",
                     "+dirpp0_qidin=0",

                        ],
      },  

      ############################################
      ####scen8 traffic pattern (workers ldbpp1/2/3/4/5/6)
      ############################################
      scen8_worker_trf_smk01 => {
          -simv_args => [
                     
                     "+hqmproc_batch_disable=1",
                     "+hqmproc_sel=1",
		     "+hqmproc_alltrf_sel=0",
                     "+has_hcw_qpri_weight1=0",
                     "+has_hcw_qpri_weight2=0",
                     "+has_hcw_qpri_weight3=0",
                     "+has_hcw_qpri_weight4=0",
                     "+has_hcw_qpri_weight5=0",
                     "+has_hcw_qpri_weight6=0",
                     "+has_hcw_qpri_weight7=0",

                     #"+LDB_PP0_DTA_CTRL=1",
                     #"+LDB_PP0_DTA_WPP_IDLENUM=3000",
                     #"+LDB_PP0_DTA_SRCPP=0",
                     #"+LDB_PP0_TRF_ENA=1",
                     #"+LDB_PP0_QTYPE=QATM",
                     #"+LDB_PP0_QID=0",
                     #"+LDB_PP0_LOCKID=0",
                     #"+LDB_PP0_TRF_QID_SELMODE=0",
                     #"+ldbpp0_qidin=0",

                     "+LDB_PP1_DTA_CTRL=1",
                     "+LDB_PP1_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP1_QTYPE=QATM",
                     "+LDB_PP1_QID=1",
                     "+LDB_PP1_LOCKID=1",
                     "+LDB_PP1_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP1_RTNCMPCTRL_NUM=1",
                     "+LDB_PP1_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP1_RTNTOKCTRL_NUM=1",
                     "+LDB_PP1_TRFCTRL_SELMODE=6", #6: RENQ_T always                               
                     "+LDB_PP1_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support
 
                     "+LDB_PP2_DTA_CTRL=1",
                     "+LDB_PP2_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP2_TRF_ENA=1",
                     "+LDB_PP2_QTYPE=QATM",
                     "+LDB_PP2_QID=2",
                     "+LDB_PP2_LOCKID=2",
                     "+LDB_PP2_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP2_RTNCMPCTRL_NUM=1",
                     "+LDB_PP2_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP2_RTNTOKCTRL_NUM=1",
                     "+LDB_PP2_TRFCTRL_SELMODE=6", #6: RENQ_T always                               
                     "+LDB_PP2_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP3_DTA_CTRL=1",
                     "+LDB_PP3_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP3_TRF_ENA=1",
                     "+LDB_PP3_QTYPE=QATM",
                     "+LDB_PP3_QID=3",
                     "+LDB_PP3_LOCKID=3",
                     "+LDB_PP3_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP3_RTNCMPCTRL_NUM=1",
                     "+LDB_PP3_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP3_RTNTOKCTRL_NUM=1",
                     "+LDB_PP3_TRFCTRL_SELMODE=6", #6: RENQ_T always                               
                     "+LDB_PP3_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP4_DTA_CTRL=1",
                     "+LDB_PP4_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP4_TRF_ENA=1",
                     "+LDB_PP4_QTYPE=QATM",
                     "+LDB_PP4_QID=4",
                     "+LDB_PP4_LOCKID=4",
                     "+LDB_PP4_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP4_RTNCMPCTRL_NUM=1",
                     "+LDB_PP4_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP4_RTNTOKCTRL_NUM=1",
                     "+LDB_PP4_TRFCTRL_SELMODE=6", #6: RENQ_T always                               
                     "+LDB_PP4_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     "+LDB_PP5_DTA_CTRL=1",
                     "+LDB_PP5_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP5_TRF_ENA=1",
                     "+LDB_PP5_QTYPE=QATM",
                     "+LDB_PP5_QID=5",
                     "+LDB_PP5_LOCKID=5",
                     "+LDB_PP5_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP5_RTNCMPCTRL_NUM=1",
                     "+LDB_PP5_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP5_RTNTOKCTRL_NUM=1",
                     "+LDB_PP5_TRFCTRL_SELMODE=6", #6: RENQ_T always                               
                     "+LDB_PP5_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     #return only
                     "+LDB_PP6_TRF_ENA=1", 
                     "+LDB_PP6_Q0_NUM_HCW=0",  

                     "+ldbpp6_trf_scen2=1",  
                     "+ldbpp6_wait2st_num=3000",     
                    		     	     
                        ],
      },     


      ############################################
      ####scen8 traffic pattern (workers ldbpp58/59/60/61/62/63)
      ############################################
      scen8_worker_trf_smkupcq => {
          -simv_args => [

                   "+hqmproc_sel=1",
		   "+hqmproc_alltrf_sel=2", 
                   "+hqmproc_batch_disable=1",
		   "+hqmproc_ppnum_min=0",
		   "+hqmproc_ppnum_max=73",
		   "+hqmproc_ldbppnum_min=56", 
		   "+hqmproc_ldbppnum_max=64", 
		   "+hqmproc_dirppnum_min=0", 
		   "+hqmproc_dirppnum_max=1",
		   "+has_qid_sel_mode=0", 
                     
                     "+has_hcw_qpri_weight1=0",
                     "+has_hcw_qpri_weight2=0",
                     "+has_hcw_qpri_weight3=0",
                     "+has_hcw_qpri_weight4=0",
                     "+has_hcw_qpri_weight5=0",
                     "+has_hcw_qpri_weight6=0",
                     "+has_hcw_qpri_weight7=0",


                     "+LDB_PP58_DTA_CTRL=1",
                     "+LDB_PP58_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP58_TRF_ENA=1",
                     "+LDB_PP58_QTYPE=QATM",
                     "+LDB_PP58_QID=1",
                     "+LDB_PP58_LOCKID=1",
                     "+LDB_PP58_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP58_RTNCMPCTRL_NUM=1",
                     "+LDB_PP58_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP58_RTNTOKCTRL_NUM=1",
                     "+LDB_PP58_TRFCTRL_SELMODE=6", #6: RENQ_T always                               
                     "+LDB_PP58_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP59_DTA_CTRL=1",
                     "+LDB_PP59_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP59_TRF_ENA=1",
                     "+LDB_PP59_QTYPE=QATM",
                     "+LDB_PP59_QID=2",
                     "+LDB_PP59_LOCKID=2",
                     "+LDB_PP59_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP59_RTNCMPCTRL_NUM=1",
                     "+LDB_PP59_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP59_RTNTOKCTRL_NUM=1",
                     "+LDB_PP59_TRFCTRL_SELMODE=6", #6: RENQ_T always                               
                     "+LDB_PP59_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support
 
                     "+LDB_PP60_DTA_CTRL=1",
                     "+LDB_PP60_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP60_TRF_ENA=1",
                     "+LDB_PP60_QTYPE=QATM",
                     "+LDB_PP60_QID=3",
                     "+LDB_PP60_LOCKID=3",
                     "+LDB_PP60_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP60_RTNCMPCTRL_NUM=1",
                     "+LDB_PP60_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP60_RTNTOKCTRL_NUM=1",
                     "+LDB_PP60_TRFCTRL_SELMODE=6", #6: RENQ_T always                               
                     "+LDB_PP60_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP61_DTA_CTRL=1",
                     "+LDB_PP61_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP61_TRF_ENA=1",
                     "+LDB_PP61_QTYPE=QATM",
                     "+LDB_PP61_QID=4",
                     "+LDB_PP61_LOCKID=4",
                     "+LDB_PP61_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP61_RTNCMPCTRL_NUM=1",
                     "+LDB_PP61_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP61_RTNTOKCTRL_NUM=1",
                     "+LDB_PP61_TRFCTRL_SELMODE=6", #6: RENQ_T always                               
                     "+LDB_PP61_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     "+LDB_PP62_DTA_CTRL=1",
                     "+LDB_PP62_DTA_WPP_IDLENUM=3000",
                     "+LDB_PP62_TRF_ENA=1",
                     "+LDB_PP62_QTYPE=QATM",
                     "+LDB_PP62_QID=5",
                     "+LDB_PP62_LOCKID=5",
                     "+LDB_PP62_RTNCMPCTRL_SELMODE=1",
                     "+LDB_PP62_RTNCMPCTRL_NUM=1",
                     "+LDB_PP62_RTNTOKCTRL_SELMODE=1",
                     "+LDB_PP62_RTNTOKCTRL_NUM=1",
                     "+LDB_PP62_TRFCTRL_SELMODE=6", #6: RENQ_T always                               
                     "+LDB_PP62_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support


                     #"+LDB_PP63_DTA_CTRL=1",
                     #"+LDB_PP63_DTA_WPP_IDLENUM=3000",
                     #"+LDB_PP63_TRF_ENA=1",
                     #"+LDB_PP63_QTYPE=QATM",
                     #"+LDB_PP63_QID=5",
                     #"+LDB_PP63_LOCKID=5",
                     #"+LDB_PP63_RTNCMPCTRL_SELMODE=1",
                     #"+LDB_PP63_RTNCMPCTRL_NUM=1",
                     #"+LDB_PP63_RTNTOKCTRL_SELMODE=1",
                     #"+LDB_PP63_RTNTOKCTRL_NUM=1",
                     #"+LDB_PP63_TRFCTRL_SELMODE=6", #6: RENQ_T always                               
                     #"+LDB_PP63_ENQCTRL_SELMODE=3", #3: streaming scenario 2/7 support

                     #return only
                     "+ldb_pp_cq_trf_scen2=1",
                     "+ldb_cqrtn_min=63",
                     "+ldb_cqrtn_min=64",
                     "+LDB_PP63_TRF_ENA=1", 
                     "+LDB_PP63_Q0_NUM_HCW=0",  

                     "+ldbpp_wait2rtn_num=3000",     
                    		     	     
                        ],
      },     

      ############################################
      ####scen8 num of trf (src ldbpp0/dirpp0) (workers ldbpp1/2/3/4/5/6)
      ############################################
      ###numoftrf
      scen8_short => {
          -simv_args => [
                     "+DIR_PP0_Q0_NUM_HCW=256",
                     "+LDB_PP0_Q0_NUM_HCW=256",

                     "+LDB_PP1_Q0_NUM_HCW=1000",
                     "+LDB_PP2_Q0_NUM_HCW=1000",
                     "+LDB_PP3_Q0_NUM_HCW=1000",
                     "+LDB_PP4_Q0_NUM_HCW=1000",
                     "+LDB_PP5_Q0_NUM_HCW=1000",

                     "+LDB_PP58_Q0_NUM_HCW=1000",
                     "+LDB_PP59_Q0_NUM_HCW=1000",
                     "+LDB_PP60_Q0_NUM_HCW=1000",
                     "+LDB_PP61_Q0_NUM_HCW=1000",
                     "+LDB_PP62_Q0_NUM_HCW=1000",
                        ],
      },     

      scen8_long => {
          -simv_args => [
                     "+DIR_PP0_Q0_NUM_HCW=2048",
                     "+LDB_PP0_Q0_NUM_HCW=2048",

                     "+LDB_PP1_Q0_NUM_HCW=6000",
                     "+LDB_PP2_Q0_NUM_HCW=6000",
                     "+LDB_PP3_Q0_NUM_HCW=6000",
                     "+LDB_PP4_Q0_NUM_HCW=6000",
                     "+LDB_PP5_Q0_NUM_HCW=6000",

                     "+LDB_PP58_Q0_NUM_HCW=6000",
                     "+LDB_PP59_Q0_NUM_HCW=6000",
                     "+LDB_PP60_Q0_NUM_HCW=6000",
                     "+LDB_PP61_Q0_NUM_HCW=6000",
                     "+LDB_PP62_Q0_NUM_HCW=6000",
                        ],
      },  

      ############################################
      ####scen8 linerate (src ldbpp0/dirpp0) (workers ldbpp1/2/3/4/5/6)
      ############################################
      ###linerate
      scen8_100pct => {
          -simv_args => [
                     "+DIR_PP0_TRF_NEWDELAY_MIN=0", 
                     "+DIR_PP0_TRF_NEWDELAY_MAX=0",   
                     "+DIR_PP0_HCW_DELAY=8",
		     "+DIR_PP0_TRF_DELAY_MIN=8", 
		     "+DIR_PP0_TRF_DELAY_MAX=8",

                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=8",
		     "+LDB_PP0_TRF_DELAY_MIN=8", 
		     "+LDB_PP0_TRF_DELAY_MAX=8",

                     "+LDB_PP1_TRF_NEWDELAY_MIN=10", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=10",   
                     "+LDB_PP1_HCW_DELAY=8",
		     "+LDB_PP1_TRF_DELAY_MIN=8", 
		     "+LDB_PP1_TRF_DELAY_MAX=8",
 
                     "+LDB_PP2_TRF_NEWDELAY_MIN=10", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=10",   
                     "+LDB_PP2_HCW_DELAY=8",
		     "+LDB_PP2_TRF_DELAY_MIN=8", 
		     "+LDB_PP2_TRF_DELAY_MAX=8",

                     "+LDB_PP3_TRF_NEWDELAY_MIN=10", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=10",   
                     "+LDB_PP3_HCW_DELAY=8",
		     "+LDB_PP3_TRF_DELAY_MIN=8", 
		     "+LDB_PP3_TRF_DELAY_MAX=8",

                     "+LDB_PP4_TRF_NEWDELAY_MIN=10", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=10",   
                     "+LDB_PP4_HCW_DELAY=8",
		     "+LDB_PP4_TRF_DELAY_MIN=8", 
		     "+LDB_PP4_TRF_DELAY_MAX=8",

                     "+LDB_PP5_TRF_NEWDELAY_MIN=10", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=10",   
                     "+LDB_PP5_HCW_DELAY=8",
		     "+LDB_PP5_TRF_DELAY_MIN=8", 
		     "+LDB_PP5_TRF_DELAY_MAX=8",
                    		     	     

                     "+LDB_PP58_TRF_NEWDELAY_MIN=10", 
                     "+LDB_PP58_TRF_NEWDELAY_MAX=10",   
                     "+LDB_PP58_HCW_DELAY=8",
		     "+LDB_PP58_TRF_DELAY_MIN=8", 
		     "+LDB_PP58_TRF_DELAY_MAX=8",

                     "+LDB_PP59_TRF_NEWDELAY_MIN=10", 
                     "+LDB_PP59_TRF_NEWDELAY_MAX=10",   
                     "+LDB_PP59_HCW_DELAY=8",
		     "+LDB_PP59_TRF_DELAY_MIN=8", 
		     "+LDB_PP59_TRF_DELAY_MAX=8",

                     "+LDB_PP60_TRF_NEWDELAY_MIN=10", 
                     "+LDB_PP60_TRF_NEWDELAY_MAX=10",   
                     "+LDB_PP60_HCW_DELAY=8",
		     "+LDB_PP60_TRF_DELAY_MIN=8", 
		     "+LDB_PP60_TRF_DELAY_MAX=8",

                     "+LDB_PP61_TRF_NEWDELAY_MIN=10", 
                     "+LDB_PP61_TRF_NEWDELAY_MAX=10",   
                     "+LDB_PP61_HCW_DELAY=8",
		     "+LDB_PP61_TRF_DELAY_MIN=8", 
		     "+LDB_PP61_TRF_DELAY_MAX=8",

                     "+LDB_PP62_TRF_NEWDELAY_MIN=10", 
                     "+LDB_PP62_TRF_NEWDELAY_MAX=10",   
                     "+LDB_PP62_HCW_DELAY=8",
		     "+LDB_PP62_TRF_DELAY_MIN=8", 
		     "+LDB_PP62_TRF_DELAY_MAX=8",

                        ],
      },  

      scen8_200pct => {
          -simv_args => [
                     "+DIR_PP0_TRF_NEWDELAY_MIN=0", 
                     "+DIR_PP0_TRF_NEWDELAY_MAX=0",   
                     "+DIR_PP0_HCW_DELAY=4",
		     "+DIR_PP0_TRF_DELAY_MIN=4", 
		     "+DIR_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP0_TRF_NEWDELAY_MIN=0", 
                     "+LDB_PP0_TRF_NEWDELAY_MAX=0",   
                     "+LDB_PP0_HCW_DELAY=4",
		     "+LDB_PP0_TRF_DELAY_MIN=4", 
		     "+LDB_PP0_TRF_DELAY_MAX=4",

                     "+LDB_PP1_TRF_NEWDELAY_MIN=10", 
                     "+LDB_PP1_TRF_NEWDELAY_MAX=10",   
                     "+LDB_PP1_HCW_DELAY=50",
		     "+LDB_PP1_TRF_DELAY_MIN=50", 
		     "+LDB_PP1_TRF_DELAY_MAX=50",
 
                     "+LDB_PP2_TRF_NEWDELAY_MIN=10", 
                     "+LDB_PP2_TRF_NEWDELAY_MAX=10",   
                     "+LDB_PP2_HCW_DELAY=50",
		     "+LDB_PP2_TRF_DELAY_MIN=50", 
		     "+LDB_PP2_TRF_DELAY_MAX=50",

                     "+LDB_PP3_TRF_NEWDELAY_MIN=10", 
                     "+LDB_PP3_TRF_NEWDELAY_MAX=10",   
                     "+LDB_PP3_HCW_DELAY=50",
		     "+LDB_PP3_TRF_DELAY_MIN=50", 
		     "+LDB_PP3_TRF_DELAY_MAX=50",

                     "+LDB_PP4_TRF_NEWDELAY_MIN=10", 
                     "+LDB_PP4_TRF_NEWDELAY_MAX=10",   
                     "+LDB_PP4_HCW_DELAY=50",
		     "+LDB_PP4_TRF_DELAY_MIN=50", 
		     "+LDB_PP4_TRF_DELAY_MAX=50",

                     "+LDB_PP5_TRF_NEWDELAY_MIN=10", 
                     "+LDB_PP5_TRF_NEWDELAY_MAX=10",   
                     "+LDB_PP5_HCW_DELAY=50",
		     "+LDB_PP5_TRF_DELAY_MIN=50", 
		     "+LDB_PP5_TRF_DELAY_MAX=50",
                    		     	     
                     "+LDB_PP58_TRF_NEWDELAY_MIN=10", 
                     "+LDB_PP58_TRF_NEWDELAY_MAX=10",   
                     "+LDB_PP58_HCW_DELAY=50",
		     "+LDB_PP58_TRF_DELAY_MIN=50", 
		     "+LDB_PP58_TRF_DELAY_MAX=50",

                     "+LDB_PP59_TRF_NEWDELAY_MIN=10", 
                     "+LDB_PP59_TRF_NEWDELAY_MAX=10",   
                     "+LDB_PP59_HCW_DELAY=50",
		     "+LDB_PP59_TRF_DELAY_MIN=50", 
		     "+LDB_PP59_TRF_DELAY_MAX=50",

                     "+LDB_PP60_TRF_NEWDELAY_MIN=10", 
                     "+LDB_PP60_TRF_NEWDELAY_MAX=10",   
                     "+LDB_PP60_HCW_DELAY=50",
		     "+LDB_PP60_TRF_DELAY_MIN=50", 
		     "+LDB_PP60_TRF_DELAY_MAX=50",

                     "+LDB_PP61_TRF_NEWDELAY_MIN=10", 
                     "+LDB_PP61_TRF_NEWDELAY_MAX=10",   
                     "+LDB_PP61_HCW_DELAY=50",
		     "+LDB_PP61_TRF_DELAY_MIN=50", 
		     "+LDB_PP61_TRF_DELAY_MAX=50",

                     "+LDB_PP62_TRF_NEWDELAY_MIN=10", 
                     "+LDB_PP62_TRF_NEWDELAY_MAX=10",   
                     "+LDB_PP62_HCW_DELAY=50",
		     "+LDB_PP62_TRF_DELAY_MIN=50", 
		     "+LDB_PP62_TRF_DELAY_MAX=50",

                        ],
      },  

      #########################################################
      #########################################################
      #WU Tests
      #########################################################
      #########################################################       
      #QID[0] => CQ[0][1][2][3] 
      ldbqid0_4cq_wu_test0 => {
          -simv_args => [

                     #"+LDB_PP0_Q0_NUM_HCW=32",
                     #"+LDB_PP1_Q0_NUM_HCW=0",
                     #"+LDB_PP2_Q0_NUM_HCW=0", 
                     #"+LDB_PP3_Q0_NUM_HCW=0", 
		     	
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP1_TRF_ENA=0",	 
                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP3_TRF_ENA=0",				     
                     "+DIR_PP0_Q0_NUM_HCW=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cq1qid_mmap_wu_test0_cfg.cft",		     
                        ],
      },     

      #QID[0] => CQ[0][1][2][3] 
      ldbqid0_4cq_wu_test1 => {
          -simv_args => [
                     "+has_hcw_qpri_weight1=0",
                     "+has_hcw_qpri_weight2=0",
                     "+has_hcw_qpri_weight3=0",
                     "+has_hcw_qpri_weight4=0",
                     "+has_hcw_qpri_weight5=0",
                     "+has_hcw_qpri_weight6=0",
                     "+has_hcw_qpri_weight7=0",

                     #"+LDB_PP0_Q0_NUM_HCW=32",
                     #"+LDB_PP1_Q0_NUM_HCW=0",
                     #"+LDB_PP2_Q0_NUM_HCW=0", 
                     #"+LDB_PP3_Q0_NUM_HCW=0", 
		     	
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP1_TRF_ENA=0",	 
                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP3_TRF_ENA=0",				     
                     "+DIR_PP0_Q0_NUM_HCW=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cq1qid_mmap_wu_test1_cfg.cft",		     
                        ],
      },    
            
      #QID[0] => CQ[0][1][2][3] 
      ldbqid0_4cq_wu_test2 => {
          -simv_args => [
                     "+has_hcw_qpri_weight1=0",
                     "+has_hcw_qpri_weight2=0",
                     "+has_hcw_qpri_weight3=0",
                     "+has_hcw_qpri_weight4=0",
                     "+has_hcw_qpri_weight5=0",
                     "+has_hcw_qpri_weight6=0",
                     "+has_hcw_qpri_weight7=0",

                     #"+LDB_PP0_Q0_NUM_HCW=32",
                     #"+LDB_PP1_Q0_NUM_HCW=0",
                     #"+LDB_PP2_Q0_NUM_HCW=0", 
                     #"+LDB_PP3_Q0_NUM_HCW=0", 
		     	
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP1_TRF_ENA=0",	 
                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP3_TRF_ENA=0",				     
                     "+DIR_PP0_Q0_NUM_HCW=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cq1qid_mmap_wu_test2_cfg.cft",		     
                        ],
      },    
            

      #QID[0] => CQ[0][1][2][3] 
      #QID[1] => CQ[0][1][2][3] 
      #QID[2] => CQ[0][1][2][3] 
      #QID[3] => CQ[0][1][2][3] 
      ldbqid4_4cq_wu_test0 => {
          -simv_args => [

                     #"+LDB_PP0_Q0_NUM_HCW=32",
                     #"+LDB_PP1_Q0_NUM_HCW=0",
                     #"+LDB_PP2_Q0_NUM_HCW=0", 
                     #"+LDB_PP3_Q0_NUM_HCW=0", 
		     	
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP1_TRF_ENA=0",	 
                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP3_TRF_ENA=0",				     
                     "+DIR_PP0_Q0_NUM_HCW=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cq4qid_mmap_wu_test0_cfg.cft",		     
                        ],
      },     
      
      ldbqid4_4cq_wu_test1 => {
          -simv_args => [

                     #"+LDB_PP0_Q0_NUM_HCW=32",
                     #"+LDB_PP1_Q0_NUM_HCW=0",
                     #"+LDB_PP2_Q0_NUM_HCW=0", 
                     #"+LDB_PP3_Q0_NUM_HCW=0", 
		     	
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP1_TRF_ENA=0",	 
                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP3_TRF_ENA=0",				     
                     "+DIR_PP0_Q0_NUM_HCW=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cq4qid_mmap_wu_test1_cfg.cft",		     
                        ],
      },              
      
      ######################################################################
      ######################################################################
      #Other Basic tests to test trf flow controls 
            
      
      ######################################################################
      ######################################################################
      #Other Basic tests to test trf flow controls 
      ######################################################################
      ######################################################################	  
      ###################      
      ###################                             
      ###################
      ##Test: 1 ldbPPCQ  
      ################### 
      ldbdirpp0_testrtntok_test0 => {
          -simv_args => [
                     "+LDB_PP0_Q0_NUM_HCW=256",
                     "+LDB_PP1_Q0_NUM_HCW=0",
                     "+LDB_PP2_Q0_NUM_HCW=0", 
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_Q0_NUM_HCW=256",
                     "+DIR_PP1_Q0_NUM_HCW=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP2_TRF_ENA=0",  
                     "+LDB_PP3_TRF_ENA=0",  		     
		     		     
                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP1_TRF_ENA=0",	
                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP3_TRF_ENA=0",
		     
                     "+LDB_PP0_RTNTOKCTRL_SELMODE=1",	
                     "+LDB_PP0_RTNTOKCTRL_NUM=64",		     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_test0_cfg.cft",		     
                        ],
      },
      
      ldbpp0_testrtncmp_test0 => {
          -simv_args => [

                     "+LDB_PP0_Q0_NUM_HCW=256",
                     "+LDB_PP1_Q0_NUM_HCW=0",
                     "+LDB_PP2_Q0_NUM_HCW=0", 
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_Q0_NUM_HCW=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP2_TRF_ENA=0",  
                     "+LDB_PP3_TRF_ENA=0",  		     
		     		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP1_TRF_ENA=0",	
                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP3_TRF_ENA=0",
		     
                     "+LDB_PP0_RTNCMPCTRL_SELMODE=1",	
                     "+LDB_PP0_RTNCMPCTRL_NUM=64",		     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_test0_cfg.cft",		     
                        ],
      },
      
      ldbpp0_test0 => {
          -simv_args => [

                     "+LDB_PP0_Q0_NUM_HCW=32",
                     "+LDB_PP1_Q0_NUM_HCW=0",
                     "+LDB_PP2_Q0_NUM_HCW=0", 
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_Q0_NUM_HCW=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP2_TRF_ENA=0",  
                     "+LDB_PP3_TRF_ENA=0",  		     
		     		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP1_TRF_ENA=0",	
                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP3_TRF_ENA=0",
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_test0_cfg.cft",		     
                        ],
      },
            
      ###################
      ##Test: 1 ldbPPCQ + 1 dirPPCQ 
      ################### 	    
      ldbpp0_dirpp0_test0 => {
          -simv_args => [

                     "+LDB_PP0_Q0_NUM_HCW=256",
                     "+LDB_PP1_Q0_NUM_HCW=0",
                     "+LDB_PP2_Q0_NUM_HCW=0", 
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_Q0_NUM_HCW=256",
                     "+DIR_PP1_Q0_NUM_HCW=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP2_TRF_ENA=0",  
                     "+LDB_PP3_TRF_ENA=0",  		     
		     		     
                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP1_TRF_ENA=0",	
                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP3_TRF_ENA=0",
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_test0_cfg.cft",		     
                        ],
      },
      
            ##dirPP doesn't send trf
      ldbpp0_dirpp0_test1 => {
          -simv_args => [

                     "+LDB_PP0_Q0_NUM_HCW=256",
                     "+LDB_PP1_Q0_NUM_HCW=0",
                     "+LDB_PP2_Q0_NUM_HCW=0", 
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_Q0_NUM_HCW=128",
                     "+DIR_PP1_Q0_NUM_HCW=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP2_TRF_ENA=0",  
                     "+LDB_PP3_TRF_ENA=0",  		     
		     		     
                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP1_TRF_ENA=0",	
                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP3_TRF_ENA=0",
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_test0_cfg.cft",		     
                        ],
      },            
      ###################
      ##Test: 2 ldbPPCQ + 2 dirPPCQ 
      ################### 
      ldb2pp_dir2pp_test0 => {
          -simv_args => [


                     "+LDB_PP0_Q0_NUM_HCW=64",
                     "+LDB_PP1_Q0_NUM_HCW=64",
                     "+LDB_PP2_Q0_NUM_HCW=0", 
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_Q0_NUM_HCW=64",
                     "+DIR_PP1_Q0_NUM_HCW=64",
                     "+DIR_PP2_Q0_NUM_HCW=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP2_TRF_ENA=0",  
                     "+LDB_PP3_TRF_ENA=0",  		     
		     		     
                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP1_TRF_ENA=1",	
                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP3_TRF_ENA=0",	
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_test0_cfg.cft",		     
                        ],
      },
      
  
      
      ###################
      ##Test: 4ldbPPCQ + 4 dirPPCQ  
      ###################             
      ldb4pp_dir4pp_test0 => {
          -simv_args => [

                     "+LDB_PP0_Q0_NUM_HCW=64",
                     "+LDB_PP1_Q0_NUM_HCW=64",
                     "+LDB_PP2_Q0_NUM_HCW=64", 
                     "+LDB_PP3_Q0_NUM_HCW=64", 		     
                     "+DIR_PP0_Q0_NUM_HCW=64",
                     "+DIR_PP1_Q0_NUM_HCW=64",
                     "+DIR_PP2_Q0_NUM_HCW=64",
                     "+DIR_PP3_Q0_NUM_HCW=64",
		     		     	  
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP2_TRF_ENA=1",  
                     "+LDB_PP3_TRF_ENA=1",  		     
		     		     
                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP1_TRF_ENA=1",	
                     "+DIR_PP2_TRF_ENA=1",
                     "+DIR_PP3_TRF_ENA=1",		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_test0_cfg.cft",		     
                        ],
      },
      
         ##two CQs have ENQ   
      ldb4pp_dir4pp_test1 => {
          -simv_args => [


                     "+LDB_PP0_Q0_NUM_HCW=64",
                     "+LDB_PP1_Q0_NUM_HCW=64",
                     "+LDB_PP2_Q0_NUM_HCW=0", 
                     "+LDB_PP3_Q0_NUM_HCW=0", 
		     		     
                     "+DIR_PP0_Q0_NUM_HCW=64",
                     "+DIR_PP1_Q0_NUM_HCW=64",
                     "+DIR_PP2_Q0_NUM_HCW=64",
                     "+DIR_PP3_Q0_NUM_HCW=64",
		     		     	  
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP2_TRF_ENA=1",  
                     "+LDB_PP3_TRF_ENA=1",  		     
		     		     
                     "+DIR_PP0_TRF_ENA=1",
                     "+DIR_PP1_TRF_ENA=1",	
                     "+DIR_PP2_TRF_ENA=1",
                     "+DIR_PP3_TRF_ENA=1",	
		     
                    # "+LDB_PP0_TRF_QTYPE_SELMODE=1",	 	     	     
		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_test0_cfg.cft",		     
                        ],
      }, 
            

      
      ###################
      ##Test: 4ldbPPCQ  try ORD
      ###################             
      ldb4pp_test0 => {
          -simv_args => [

                     "+LDB_PP0_Q0_NUM_HCW=16",
                     "+LDB_PP1_Q0_NUM_HCW=16",
                     "+LDB_PP2_Q0_NUM_HCW=16", 
                     "+LDB_PP3_Q0_NUM_HCW=0", 		     
                     "+DIR_PP0_Q0_NUM_HCW=0",
                     "+DIR_PP1_Q0_NUM_HCW=0",
                     "+DIR_PP2_Q0_NUM_HCW=0",
                     "+DIR_PP3_Q0_NUM_HCW=0",
		     		     	  
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP2_TRF_ENA=1",  
                     "+LDB_PP3_TRF_ENA=1",  		     
		     		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP1_TRF_ENA=0",	
                     "+DIR_PP2_TRF_ENA=0",
                     "+DIR_PP3_TRF_ENA=0",		     	     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_ord_test0_cfg.cft",		     
                        ],
      },      
     
      
      #############################      
                        
      ldbpp0_mqidqtype_test0 => {
          -simv_args => [
                     "+LDB_PP0_Q0_NUM_HCW=32",
                     "+LDB_PP1_Q0_NUM_HCW=32",
                     "+LDB_PP2_Q0_NUM_HCW=32", 
                     "+DIR_PP0_Q0_NUM_HCW=64",
                     "+DIR_PP1_Q0_NUM_HCW=64", 
		     
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=0",
                     "+LDB_PP2_TRF_ENA=0",
		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP1_TRF_ENA=0",
		     
	             "+LDB_PP0_TRF_MULPQIDQTYPE=1",
		     		     		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_test0_cfg.cft",		     
                        ],
      },    
      ldbpp01_mqidqtype_test0 => {
          -simv_args => [
                     "+LDB_PP0_Q0_NUM_HCW=32",	#ldbPP[0] send QID[0]/QID[1], return token/comp from CQ[0]
                     "+LDB_PP1_Q0_NUM_HCW=32",	#ldbPP[1] send QID[1],  and returns the token/comp from CQ[1] , some trf from ldbPP[0]
                     "+LDB_PP2_Q0_NUM_HCW=32", 
                     "+DIR_PP0_Q0_NUM_HCW=64",
                     "+DIR_PP1_Q0_NUM_HCW=64",
		     
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP2_TRF_ENA=0",
		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP1_TRF_ENA=0",
		     
	             "+LDB_PP0_TRF_MULPQIDQTYPE=1",
		     		     		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_test0_cfg.cft",		     
                        ],
      },         
      
      ldbpp012_mqidqtype_test0 => {
          -simv_args => [
                     "+LDB_PP0_Q0_NUM_HCW=32", #ldbPP[0] send QID[0]/QID[1]
                     "+LDB_PP1_Q0_NUM_HCW=32", #ldbPP[1] send QID[1]/QID[2]
                     "+LDB_PP2_Q0_NUM_HCW=0",  #ldbPP[2] is trying to do returns only
                     "+DIR_PP0_Q0_NUM_HCW=64",
                     "+DIR_PP1_Q0_NUM_HCW=64",
		     
                     "+LDB_PP0_TRF_ENA=1",
                     "+LDB_PP1_TRF_ENA=1",
                     "+LDB_PP2_TRF_ENA=1",
		     
                     "+DIR_PP0_TRF_ENA=0",
                     "+DIR_PP1_TRF_ENA=0",
		     
	             "+LDB_PP0_TRF_MULPQIDQTYPE=1",
	             "+LDB_PP1_TRF_MULPQIDQTYPE=1",		     
		     		     		     
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_test0_cfg.cft",		     
                        ],
      },           
        
     
     
     
     
      
      q8_short => {
          -simv_args => [
                     "+LSP_CONTINUE_ON_ERROR",
                     ## "+LDB_PP0_DIR_CREDIT=16",
                     ## "+LDB_PP0_LDB_CREDIT=0",
                     "+LDB_PP0_DSI=256",
                     "+LDB_PP0_ILLEGAL_PROB=50",

                     "+LDB_PP1_HCW_DELAY=96",
                     "+LDB_PP1_CQ_POLL=0",
                     ## "+LDB_PP1_DIR_CREDIT=16",
                     ## "+LDB_PP1_LDB_CREDIT=0",
                     "+LDB_PP1_DSI=257",

                     "+LDB_PP2_HCW_DELAY=96",
                     "+LDB_PP2_CQ_POLL=0",
                     ## "+LDB_PP2_DIR_CREDIT=16",
                     ## "+LDB_PP2_LDB_CREDIT=0",
                     "+LDB_PP2_DSI=258",

                     "+LDB_PP3_HCW_DELAY=96",
                     "+LDB_PP3_CQ_POLL=0",
                     ## "+LDB_PP3_DIR_CREDIT=16",
                     ## "+LDB_PP3_LDB_CREDIT=0",
                     "+LDB_PP3_DSI=259",

                     "+LDB_PP4_HCW_DELAY=96",
                     "+LDB_PP4_CQ_POLL=0",
                     ## "+LDB_PP4_DIR_CREDIT=16",
                     ## "+LDB_PP4_LDB_CREDIT=0",
                     "+LDB_PP4_DSI=260",

                     "+LDB_PP5_HCW_DELAY=96",
                     "+LDB_PP5_CQ_POLL=0",
                     ## "+LDB_PP5_DIR_CREDIT=16",
                     ## "+LDB_PP5_LDB_CREDIT=0",
                     "+LDB_PP5_DSI=261",

                     "+LDB_PP6_HCW_DELAY=96",
                     "+LDB_PP6_CQ_POLL=0",
                     ## "+LDB_PP6_DIR_CREDIT=16",
                     ## "+LDB_PP6_LDB_CREDIT=0",
                     "+LDB_PP6_DSI=262",

                     "+LDB_PP7_HCW_DELAY=96",
                     "+LDB_PP7_CQ_POLL=0",
                     ## "+LDB_PP7_DIR_CREDIT=16",
                     ## "+LDB_PP7_LDB_CREDIT=0",
                     "+LDB_PP7_DSI=263",

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hcw_ingress_check_test1_cfg.cft",
                     "+HQM_SEQ_CFG_EOT=aceroot/verif/tb/hqm/tests/hqm_system_eot.cft",
                        ],
      },



     ##################################################
     ##################################################
     #ATMORD Random Tests
     ##################################################
     ##################################################
     ##return A_COMP completion control 
     acomp_ctrl2 => {
          -simv_args => [
                     "+has_acomp_ctrl=2",	     		     		     
                     "+HQM_BYPASS_WU_CK", ###TMP
                     "+HQM_SCH_REORD_RELAXEDCHECK",	 ###There is an issue in SB/seq dealing with tbcnt     		     		     
                        ],
     },

     ##return A_COMP completion control (when sel_a_cmp=1, 1/3 override to sel_a_cmp=0) 
     acomp_ctrl3 => {
          -simv_args => [
                     "+has_acomp_ctrl=3",	     		     		     
                     "+HQM_SCH_REORD_RELAXEDCHECK",	 ###There is an issue in SB/seq dealing with tbcnt     		     		     
                     "+HQM_BYPASS_WU_CK", ###TMP
                        ],
     },

     ###############
     ##Control +has_sys_aocfg_ctrl for AO_CFG_V reprogramming based on the settings in cft files, if cft supports sn_v=1 and fid_v=1, then program ao_cfg_v=1 or randomly set to 1
     ###############
     atmord_opt => {
          -simv_args => [ 
                     "+HQM_USE_CQORD_QUEUE",
                     "+HQM_BYPASS_WU_CK", ###TMP
                        ],
     },  

     atmordmix_aocfg => {
          -simv_args => [ 
                     "+hqmproc_sys_aocfg_ctrl=1",
                     "+HQM_USE_CQORD_QUEUE",
                     "+HQM_BYPASS_WU_CK", ###TMP
                        ],
     },  
     atmordmix_aocfgrnd => {
          -simv_args => [ 
                     "+hqmproc_sys_aocfg_ctrl=2",
                     "+HQM_USE_CQORD_QUEUE",
                     "+HQM_BYPASS_WU_CK", ###TMP
                        ],
     }, 




     ###############
     ## qType controls
     ###############
     atmordmix_qtypectl20 => {
          -simv_args => [ 
                     "+has_qtype_sel_mode=20",
                     "+has_renq_qtype_sel_mode=20",
                     "+HQM_USE_CQORD_QUEUE",
                        ],
     },

     atmordmix_qtypectl21 => {
          -simv_args => [ 
                     "+has_qtype_sel_mode=21",
                     "+has_renq_qtype_sel_mode=21",
                     "+HQM_USE_CQORD_QUEUE",
                        ],
     },

     atmordmix_qtypectl22 => {
          -simv_args => [ 
                     "+has_qtype_sel_mode=22",
                     "+has_renq_qtype_sel_mode=22",
                     "+HQM_USE_CQORD_QUEUE",
                        ],
     },




     ###############
     ## qpri controls
     ###############
     atmordmix_qprictl => {
          -simv_args => [ 
                     "+has_qpri_sel_mode=10", ##when the same QID supports to run ORD and COMB, turn on this option to set qpri0 to COMB and qpri7 to ORD avoid conflits//
                     "+HQM_USE_CQORD_QUEUE",
                        ],
     },  


     ###############
     # atmordmix_aocfgrnd+atmordmix_qtypectl22+atmordmix_qprictl+acomp_ctrl2
     ###############
     atmordmix_set1 => {
          -simv_args => [ 
                     "+hqmproc_sys_aocfg_ctrl=2",
                     "+HQM_USE_CQORD_QUEUE",
                     "+HQM_BYPASS_WU_CK", ###TMP

                     "+has_qtype_sel_mode=22",
                     "+has_renq_qtype_sel_mode=22",
                     "+HQM_USE_CQORD_QUEUE",

                     "+has_qpri_sel_mode=10", ##when the same QID supports to run ORD and COMB, turn on this option to set qpri0 to COMB and qpri7 to ORD avoid conflits//
                     "+HQM_USE_CQORD_QUEUE",

                     "+has_acomp_ctrl=2",	     		     		     
                     "+HQM_BYPASS_WU_CK", ###TMP
                     "+HQM_SCH_REORD_RELAXEDCHECK",	 ###There is an issue in SB/seq dealing with tbcnt 
                        ],
     }, 



     ##################################################
     ##################################################
     ##################################################
     #When the same QID supports both ATMORD (COMB) and ORD (regular) traffics:  it has to run with +has_qpri_sel_mode=10  => ATMORD(COMB) qpri=0; ORD (regular) qpri=7 => to separate two flows in 2nd PASS ordering checking
     #Option +HQM_USE_CQORD_QUEUE must be turned on to support AO cases
      ldb4ppdir4pp_qid1map_atmordmix_rnd0 => {
          -simv_args => [ 
                     "+has_qpri_sel_mode=10",
                     "+HQM_USE_CQORD_QUEUE",
                     "+HQM_BYPASS_WU_CK", ###TMP
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_rop_atmord_cfgrnd0.cft",		     
                        ],
      },  

      ldb4ppdir4pp_qidmmap_atmordmix_rnd0 => {
          -simv_args => [ 
                     "+has_qpri_sel_mode=10",
                     "+HQM_USE_CQORD_QUEUE",
                     "+HQM_BYPASS_WU_CK", ###TMP
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_rop_atmord_cfgrnd0.cft",		     
                        ],
      },


      ldb4ppdir4pp_qid1map_atmordldbmix_rnd0 => {
          -simv_args => [ 
                     "+has_qpri_sel_mode=10",
                     "+HQM_USE_CQORD_QUEUE",
                     "+HQM_BYPASS_WU_CK", ###TMP
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_1map_ropuno_atmord_cfgrnd0.cft",		     
                        ],
      },   

      ldb4ppdir4pp_qidmmap_atmordldbmix_rnd0 => {
          -simv_args => [ 
                     "+has_qpri_sel_mode=10",
                     "+HQM_USE_CQORD_QUEUE",
                     "+HQM_BYPASS_WU_CK", ###TMP
                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_4cqqid_mmap_ropuno_atmord_cfgrnd0.cft",		     
                        ],
      },    



      ########################################################################
      ########################################################################
      ##------------------------------------------------------------##
      ##  HQMV30 Cheetah2 Support:  Convert hqmproc.trf.errinj.list options to the following option-groups
      ##------------------------------------------------------------##
      ########################################################################
      ########################################################################
      ################
      #HQMV30 Cheetah2 Support: Convert hqmproc.trf.errinj.list options to the following option-groups
      #Error Injection tests
      ################
      errinj_t001  => {
          -simv_args => [
                      "+hqmproc_sel=1",
                      "+LDB_PP0_TRF_ENA=1",
                      "+LDB_PP0_Q0_NUM_HCW=32",
                      "+LDB_PP0_QTYPE=QORD",
                      "+LDB_PP1_TRF_ENA=1",
                      "+LDB_PP1_Q0_NUM_HCW=1250",
                      "+LDB_PP1_QTYPE=QATM",
                      "+ldbpp1_wait2st_num=100",
                      "+LDB_PP1_TRFFRAG_CTRL_MODE=3",
                      "+LDB_PP1_TRFFRAG_NUM_MIN=10",
                      "+LDB_PP1_TRFFRAG_NUM_MAX=20",
                      "+LDB_PP2_TRF_ENA=0",
                      "+LDB_PP2_Q0_NUM_HCW=0",
                      "+LDB_PP3_TRF_ENA=0",
                      "+LDB_PP3_Q0_NUM_HCW=0",
                      "+HQM_CHP_INGRESS_ERROR_EXCESS_FRAG_TEST",
                      "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK ",
                      "+hqmproc_return_flow=0",
                   ],
      },

        errinj_t002   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=32", 
                       "+LDB_PP0_QTYPE=QORD", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=1032", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=100", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=3", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=15", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=20", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_CHP_INGRESS_ERROR_EXCESS_FRAG_TEST", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+hqmproc_return_flow=0",
                    ],
       },

      errinj_t003     => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=32", 
                       "+LDB_PP0_QTYPE=QORD", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=1501", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+ldbpp1_wait2st_num=100", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=3", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=10", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=30", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_CHP_INGRESS_ERROR_EXCESS_FRAG_TEST", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+hqmproc_return_flow=0",
                    ],
       },

       errinj_t002_1    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=32", 
                       "+LDB_PP0_QTYPE=QORD", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=1209", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=100", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=15", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=20", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_CHP_INGRESS_ERROR_EXCESS_FRAG_TEST", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+hqmproc_return_flow=0",
                    ],
       },

       errinj_t003_1    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=32", 
                       "+LDB_PP0_QTYPE=QORD", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=1001", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+ldbpp1_wait2st_num=100", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=10", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=20", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_CHP_INGRESS_ERROR_EXCESS_FRAG_TEST", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+hqmproc_return_flow=0",
                    ],
       },

       errinj_t002_2    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=32", 
                       "+LDB_PP0_QTYPE=QORD", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=1209", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=100", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=15", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=20", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_CHP_INGRESS_ERROR_EXCESS_FRAG_TEST", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+hqmproc_return_flow=0",
                    ],
       },

       errinj_t003_2    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=32", 
                       "+LDB_PP0_QTYPE=QORD", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=1001", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+ldbpp1_wait2st_num=100", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=10", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=20", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_CHP_INGRESS_ERROR_EXCESS_FRAG_TEST", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+hqmproc_return_flow=0",
                    ],
       },

        surv_t0000   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_delayclkoff_enable=1",
                    ],
       },

        errinj_t0000   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_dqed_parerr_inj", 
                       "+has_chp_qed_parerr_inj", 
                       "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST",
                    ],
       },

       errinj_t0001  => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_dqed_parerr_inj", 
                       "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST",
                    ],
       },

        errinj_t0002   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=2000", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_qed_parerr_inj", 
                       "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST",
                    ],
       },

        errinj_t0003   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=2500", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=10", 
                       "+hqmproc_hwerrinj_loopnum=200", 
                       "+has_chp_enqflid_parerr_inj", 
                       "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST",
                    ],
       },

       errinj_t0004   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=900", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_aqed_parerr_inj_2", 
                       "+has_hw_parerrinj_aon", 
                       "+HQM_AQED_FLID_PARITY_ERROR_INJECTION_TEST",
                    ],
       },

       errinj_t0005    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=900", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_aqed_parerr_inj_0", 
                       "+HQM_AQED_FLID_PARITY_ERROR_INJECTION_TEST", 
                       "+HQM_DISABLE_PROCHOT_DRIVE", 
                       "+HQM_DISABLE_BACKGROUND_CFG_GEN_SEQ", 
                       "+HQM_SKIP_AGITATE_SEQ",
                    ],
       },

       errinj_t0006    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=100", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_onoff", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=60", 
                       "+has_aqed_parerr_inj_1", 
                       "+HQM_AQED_FLID_PARITY_ERROR_INJECTION_TEST",
                    ],
       },

       errinj_t0007    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=900", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_aqed_parerr_inj_2", 
                       "+HQM_AQED_FLID_PARITY_ERROR_INJECTION_TEST",
                    ],
       },

       errinj_t0008    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=900", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_aqed_parerr_inj_3", 
                       "+HQM_AQED_FLID_PARITY_ERROR_INJECTION_TEST", 
                       "+HQM_AQED_QED_PARITY_ERROR_INJECTION_TEST",
                    ],
       },

       errinj_t0009    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=900", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_aqed_parerr_inj_4", 
                       "+HQM_AQED_FLID_PARITY_ERROR_INJECTION_TEST",
                    ],
       },

       errinj_t0010    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=200", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=30", 
                       "+has_aqed_parerr_inj_4", 
                       "+HQM_AQED_FLID_PARITY_ERROR_INJECTION_TEST", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_LSP_ERROR_INJECTION_TEST",
                    ],
       },

       errinj_t0011    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=900", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_aqed_parerr_inj", 
                       "+HQM_AQED_FLID_PARITY_ERROR_INJECTION_TEST",
                    ],
       },

       errinj_t0012    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_egrhcw_parerr_inj", 
                       "+hqmproc_hwerrinj_scherr_check=1", 
                       "+HQM_CHP_EGRESS_HCW_DATA_PARITY_ERROR_INJECTION_TEST",
                    ],
       },

       errinj_t0013    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=300", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_egrusr_parerr_inj", 
                       "+HQM_CHP_EGRESS_HCW_USER_PARITY_ERROR_INJECTION_TEST",
                    ],
       },

       errinj_t0014    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_inghcw_parerr_inj", 
                       "+hqmproc_hwerrinj_scherr_check=1", 
                       "+HQM_CHP_HCW_ENQ_DATA_PARITY_ERROR_INJECTION_TEST",
                    ],
       },

       errinj_t0015    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_ingusr_parerr_inj", 
                       "+hqmproc_force_stop_enable=1", 
                       "+HQM_CHP_HCW_ENQ_USER_PARITY_ERROR_INJECTION_TEST", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+HQM_TB_EOT_CHECK_DISABLE",
                    ],
       },

       errinj_t0016   => {
           -simv_args => [
                       "+HQM_DISABLE_BACKGROUND_CFG_GEN_SEQ", 
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=500", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=30", 
                       "+has_chp_egr_wbo_errinj_0",
                    ],
       },

        errinj_t0017   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=500", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_egr_wbo_errinj_1",
                    ],
       },

       errinj_t0018    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=500", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_egr_wbo_errinj_1",
                    ],
       },

       errinj_t0019    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=500", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_egr_wbo_errinj_2",
                    ],
       },

       errinj_t0020    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=500", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_egr_wbo_errinj_3",
                    ],
       },

       errinj_t0021    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=64", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_enqsbe_inj0",
                    ],
       },

       errinj_t0022  => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=64", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_enqsbe_inj1",
                    ],
       },

       errinj_t0023    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=64", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_schsbe_inj0", 
                       "+HQM_CHP_SCHPIPE_HCW_SB_INJECTION_TEST",
                    ],
       },

        errinj_t0024   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=64", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_schsbe_inj1", 
                       "+HQM_CHP_SCHPIPE_HCW_SB_INJECTION_TEST",
                    ],
       },

        errinj_t0025   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=64", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_enqsbe_inj0", 
                       "+has_chp_schsbe_inj0", 
                       "+HQM_CHP_SCHPIPE_HCW_SB_INJECTION_TEST",
                    ],
       },

       errinj_t0026    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=64", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_enqsbe_inj1", 
                       "+has_chp_schsbe_inj1", 
                       "+HQM_CHP_ENQPIPE_HCW_SB_INJECTION_TEST", 
                       "+HQM_CHP_SCHPIPE_HCW_SB_INJECTION_TEST",
                    ],
       },

       errinj_t0027    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=64", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_enqsbe_inj0", 
                       "+has_chp_enqsbe_inj1", 
                       "+HQM_CHP_ENQPIPE_HCW_MB_INJECTION_TEST",
                    ],
       },

      errinj_t0028     => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=64", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_schsbe_inj0", 
                       "+has_chp_schsbe_inj1",
                    ],
       },

        errinj_t0029   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_sys_enqsbe_all",
                    ],
       },

       errinj_t0030    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=3", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=20", 
                       "+has_nalb_parerr_inj_1", 
                       "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST", 
                       "+HQM_INGRESS_ERROR_TEST",
                    ],
       },

       errinj_t0031    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=20", 
                       "+has_nalb_parerr_inj_0", 
                       "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST", 
                       "+HQM_INGRESS_ERROR_TEST",
                    ],
       },

       errinj_t0032    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=64", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=20", 
                       "+has_dp_parerr_inj_1", 
                       "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST", 
                       "+HQM_INGRESS_ERROR_TEST",
                    ],
       },

       errinj_t0033    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=20", 
                       "+has_dp_parerr_inj_0", 
                       "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST", 
                       "+HQM_INGRESS_ERROR_TEST",
                    ],
       },

       errinj_t0034    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_atm_parerr_inj_1", 
                       "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST", 
                       "+HQM_INGRESS_ERROR_TEST",
                    ],
       },

       errinj_t0035    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=20", 
                       "+has_atm_parerr_inj_0", 
                       "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST", 
                       "+HQM_INGRESS_ERROR_TEST",
                    ],
       },

       errinj_t0036    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=20", 
                       "+has_lsp_parerr_inj_14", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_LSP_ERROR_INJECTION_TEST", 
                       "+HQM_TB_HQMCORE_LSP_EOT_CHECK_DISABLE",
                    ],
       },

      errinj_t0037     => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=20", 
                       "+has_lsp_parerr_inj_13", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_LSP_ERROR_INJECTION_TEST", 
                       "+HQM_TB_HQMCORE_LSP_EOT_CHECK_DISABLE",
                    ],
       },

       errinj_t0038    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=20", 
                       "+has_lsp_parerr_inj_12", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_LSP_ERROR_INJECTION_TEST", 
                       "+HQM_TB_HQMCORE_LSP_EOT_CHECK_DISABLE",
                    ],
       },

       errinj_t0039    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=20", 
                       "+has_lsp_parerr_inj_11", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_LSP_ERROR_INJECTION_TEST", 
                       "+HQM_TB_HQMCORE_LSP_EOT_CHECK_DISABLE",
                    ],
       },

        errinj_t0040   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=20", 
                       "+has_lsp_parerr_inj_10", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_LSP_ERROR_INJECTION_TEST", 
                       "+HQM_TB_HQMCORE_LSP_EOT_CHECK_DISABLE",
                    ],
       },

        errinj_t0041   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_onoff", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=19", 
                       "+has_lsp_parerr_inj_9", 
                       "+HQM_BYPASS_CQ_CHECK", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_LSP_ERROR_INJECTION_TEST", 
                       "+HQM_TB_HQMCORE_LSP_EOT_CHECK_DISABLE",
                    ],
       },

        errinj_t0042   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=20", 
                       "+has_lsp_parerr_inj_8", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_LSP_ERROR_INJECTION_TEST", 
                       "+HQM_TB_HQMCORE_LSP_EOT_CHECK_DISABLE",
                    ],
       },

       errinj_t0043    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=1", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=20", 
                       "+has_lsp_parerr_inj_7", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_LSP_ERROR_INJECTION_TEST", 
                       "+HQM_TB_HQMCORE_LSP_EOT_CHECK_DISABLE",
                    ],
       },

       errinj_t0044    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_onoff", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=19", 
                       "+has_lsp_parerr_inj_6", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_LSP_ERROR_INJECTION_TEST", 
                       "+HQM_TB_HQMCORE_LSP_EOT_CHECK_DISABLE",
                    ],
       },

       errinj_t0045    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=1", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=20", 
                       "+has_lsp_parerr_inj_5", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_LSP_ERROR_INJECTION_TEST", 
                       "+HQM_TB_HQMCORE_LSP_EOT_CHECK_DISABLE",
                    ],
       },

       errinj_t0046    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=20", 
                       "+has_lsp_parerr_inj_4", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_LSP_ERROR_INJECTION_TEST", 
                       "+HQM_TB_HQMCORE_LSP_EOT_CHECK_DISABLE",
                    ],
       },

       errinj_t0047    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=20", 
                       "+has_lsp_parerr_inj_3", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_LSP_ERROR_INJECTION_TEST", 
                       "+HQM_TB_HQMCORE_LSP_EOT_CHECK_DISABLE",
                    ],
       },

         errinj_t0048  => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=1", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=20", 
                       "+has_lsp_parerr_inj_2", 
                       "+has_tok_return_delay_mode=1", 
                       "+has_tok_return_delay_min=1500", 
                       "+has_tok_return_delay_max=2000", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_LSP_ERROR_INJECTION_TEST", 
                       "+HQM_TB_HQMCORE_LSP_EOT_CHECK_DISABLE",
                    ],
       },

       errinj_t0049    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=20", 
                       "+has_lsp_parerr_inj_1", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_LSP_ERROR_INJECTION_TEST", 
                       "+HQM_TB_HQMCORE_LSP_EOT_CHECK_DISABLE",
                    ],
       },

       errinj_t0050    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+has_hw_parerrinj_aon", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=20", 
                       "+has_lsp_parerr_inj_0", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_LSP_ERROR_INJECTION_TEST", 
                       "+HQM_TB_HQMCORE_LSP_EOT_CHECK_DISABLE",
                    ],
       },

        errinj_t0060   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+DIR_PP0_INGERRINJ_EXCTOK_CTRL=1", 
                       "+DIR_PP0_INGERRINJ_EXCTOK_NUM=128", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_CTRL=1", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP1_INGERRINJ_EXCTOK_CTRL=1", 
                       "+LDB_PP1_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP2_INGERRINJ_EXCTOK_CTRL=1", 
                       "+LDB_PP2_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP3_INGERRINJ_EXCTOK_CTRL=1", 
                       "+LDB_PP3_INGERRINJ_EXCTOK_NUM=8", 
                       "+HQM_EXCESS_TOKEN_RETURN_OK", 
                       "+HQM_CHP_INGRESS_ERROR_EXCESS_TOKEN_TEST", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_DISABLE_PROCHOT_DRIVE", 
                       "+HQM_DISABLE_BACKGROUND_CFG_GEN_SEQ", 
                       "+HQM_SKIP_AGITATE_SEQ",
                    ],
       },

        errinj_t0061   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+DIR_PP0_INGERRINJ_EXCTOK_CTRL=2", 
                       "+DIR_PP0_INGERRINJ_EXCTOK_NUM=128", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_CTRL=2", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP1_INGERRINJ_EXCTOK_CTRL=2", 
                       "+LDB_PP1_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP2_INGERRINJ_EXCTOK_CTRL=2", 
                       "+LDB_PP2_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP3_INGERRINJ_EXCTOK_CTRL=2", 
                       "+LDB_PP3_INGERRINJ_EXCTOK_NUM=8", 
                       "+HQM_EXCESS_TOKEN_RETURN_OK", 
                       "+HQM_CHP_INGRESS_ERROR_EXCESS_TOKEN_TEST", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_DISABLE_PROCHOT_DRIVE", 
                       "+HQM_DISABLE_BACKGROUND_CFG_GEN_SEQ", 
                       "+HQM_SKIP_AGITATE_SEQ",
                    ],
       },

       errinj_t0062    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+DIR_PP0_INGERRINJ_EXCTOK_CTRL=1", 
                       "+DIR_PP0_INGERRINJ_EXCTOK_NUM=128", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_CTRL=1", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP1_INGERRINJ_EXCTOK_CTRL=1", 
                       "+LDB_PP1_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP2_INGERRINJ_EXCTOK_CTRL=1", 
                       "+LDB_PP2_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP3_INGERRINJ_EXCTOK_CTRL=1", 
                       "+LDB_PP3_INGERRINJ_EXCTOK_NUM=8", 
                       "+HQM_EXCESS_TOKEN_RETURN_OK", 
                       "+HQM_CHP_INGRESS_ERROR_EXCESS_TOKEN_TEST", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_DISABLE_PROCHOT_DRIVE", 
                       "+HQM_DISABLE_BACKGROUND_CFG_GEN_SEQ", 
                       "+HQM_SKIP_AGITATE_SEQ",
                    ],
       },

        errinj_t0063   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+DIR_PP0_INGERRINJ_EXCTOK_CTRL=2", 
                       "+DIR_PP0_INGERRINJ_EXCTOK_NUM=128", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_CTRL=2", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP1_INGERRINJ_EXCTOK_CTRL=2", 
                       "+LDB_PP1_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP2_INGERRINJ_EXCTOK_CTRL=2", 
                       "+LDB_PP2_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP3_INGERRINJ_EXCTOK_CTRL=2", 
                       "+LDB_PP3_INGERRINJ_EXCTOK_NUM=8", 
                       "+HQM_EXCESS_TOKEN_RETURN_OK", 
                       "+HQM_CHP_INGRESS_ERROR_EXCESS_TOKEN_TEST", 
                       "+HQM_INGRESS_ERROR_TEST", 
                       "+HQM_DISABLE_PROCHOT_DRIVE", 
                       "+HQM_DISABLE_BACKGROUND_CFG_GEN_SEQ", 
                       "+HQM_SKIP_AGITATE_SEQ",
                    ],
       },

       errinj_t0100    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_CTRL=5", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_NUM=2", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_RATE=100", 
                       "+DIR_PP0_INGERRINJ_EXCTOK_CTRL=5", 
                       "+DIR_PP0_INGERRINJ_EXCTOK_NUM=8", 
                       "+DIR_PP0_INGERRINJ_EXCTOK_RATE=100",
                    ],
       },

       errinj_t0101    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP4_INGERRINJ_EXCTOK_CTRL=5", 
                       "+LDB_PP4_INGERRINJ_EXCTOK_NUM=2", 
                       "+LDB_PP4_INGERRINJ_EXCTOK_RATE=100", 
                       "+DIR_PP1_INGERRINJ_EXCTOK_CTRL=5", 
                       "+DIR_PP1_INGERRINJ_EXCTOK_NUM=8", 
                       "+DIR_PP1_INGERRINJ_EXCTOK_RATE=100",
                    ],
       },

       errinj_t0102    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_CTRL=5", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

        errinj_t0103   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_CTRL=5", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },
   
       errinj_t0104    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_cmpid_cqnum_min=0", 
                       "+hqmproc_cmpid_cqnum_max=1", 
                       "+LDB_PP0_INGERRINJ_CMPID_RAND=1", 
                       "+LDB_PP0_INGERRINJ_CMPID_RATE=100", 
                       "+LDB_PP0_INGERRINJ_CMPID_NUM=3",
                    ],
       },

       errinj_t0105    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_cmpid_cqnum_min=4", 
                       "+hqmproc_cmpid_cqnum_max=5", 
                       "+LDB_PP4_INGERRINJ_CMPID_RAND=1", 
                       "+LDB_PP4_INGERRINJ_CMPID_RATE=100", 
                       "+LDB_PP4_INGERRINJ_CMPID_NUM=1", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

       errinj_t0106    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP0_INGERRINJ_CMPDIRPP_RAND=1", 
                       "+LDB_PP0_INGERRINJ_CMPDIRPP_RATE=100", 
                       "+hqmproc_cmpid_cqnum_min=0", 
                       "+hqmproc_cmpid_cqnum_max=0", 
                       "+hqmsys_ingalenable", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+HQM_TB_EOT_CHECK_DISABLE",
                    ],
       },

        errinj_t0107   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP4_INGERRINJ_CMPDIRPP_RAND=1", 
                       "+LDB_PP4_INGERRINJ_CMPDIRPP_RATE=100", 
                       "+hqmproc_cmpid_cqnum_min=0", 
                       "+hqmproc_cmpid_cqnum_max=0", 
                       "+hqmsys_ingalenable", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+HQM_TB_EOT_CHECK_DISABLE",
                    ],
       },

       errinj_t0108    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP8_INGERRINJ_OOC_CTRL=1", 
                       "+LDB_PP8_INGERRINJ_OOC_RATE=100", 
                       "+LDB_PP0_INGERRINJ_OOC_CTRL=1", 
                       "+LDB_PP0_INGERRINJ_OOC_RATE=100", 
                       "+LDB_PP1_INGERRINJ_OOC_CTRL=1", 
                       "+LDB_PP1_INGERRINJ_OOC_RATE=100", 
                       "+LDB_PP2_INGERRINJ_OOC_CTRL=1", 
                       "+LDB_PP2_INGERRINJ_OOC_RATE=100",
                    ],
       },

       errinj_t0109    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP9_INGERRINJ_OOC_CTRL=1", 
                       "+LDB_PP9_INGERRINJ_OOC_RATE=100", 
                       "+LDB_PP4_INGERRINJ_OOC_CTRL=1", 
                       "+LDB_PP4_INGERRINJ_OOC_RATE=100", 
                       "+LDB_PP5_INGERRINJ_OOC_CTRL=1", 
                       "+LDB_PP5_INGERRINJ_OOC_RATE=100", 
                       "+LDB_PP6_INGERRINJ_OOC_CTRL=1", 
                       "+LDB_PP6_INGERRINJ_OOC_RATE=100",
                    ],
       },

       errinj_t0110    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+DIR_PP4_INGERRINJ_OOC_CTRL=1", 
                       "+DIR_PP4_INGERRINJ_OOC_RATE=100", 
                       "+DIR_PP0_INGERRINJ_OOC_CTRL=1", 
                       "+DIR_PP0_INGERRINJ_OOC_RATE=100", 
                       "+DIR_PP1_INGERRINJ_OOC_CTRL=1", 
                       "+DIR_PP1_INGERRINJ_OOC_RATE=100", 
                       "+DIR_PP2_INGERRINJ_OOC_CTRL=1", 
                       "+DIR_PP2_INGERRINJ_OOC_RATE=100",
                    ],
       },

        errinj_t0111   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP4_TRFFRAG_NUM_MIN=17", 
                       "+LDB_PP4_TRFFRAG_NUM_MAX=30", 
                       "+LDB_PP5_TRFFRAG_NUM_MIN=1", 
                       "+LDB_PP5_TRFFRAG_NUM_MAX=16", 
                       "+LDB_PP6_TRFFRAG_NUM_MIN=1", 
                       "+LDB_PP6_TRFFRAG_NUM_MAX=16", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

        errinj_t0112   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP4_TRFFRAG_NUM_MIN=17", 
                       "+LDB_PP4_TRFFRAG_NUM_MAX=30", 
                       "+LDB_PP5_TRFFRAG_NUM_MIN=17", 
                       "+LDB_PP5_TRFFRAG_NUM_MAX=20", 
                       "+LDB_PP6_TRFFRAG_NUM_MIN=17", 
                       "+LDB_PP6_TRFFRAG_NUM_MAX=20", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

       errinj_t0113    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP4_TRFFRAG_NUM_MIN=17", 
                       "+LDB_PP4_TRFFRAG_NUM_MAX=20", 
                       "+LDB_PP5_TRFFRAG_NUM_MIN=17", 
                       "+LDB_PP5_TRFFRAG_NUM_MAX=20", 
                       "+LDB_PP6_TRFFRAG_NUM_MIN=17", 
                       "+LDB_PP6_TRFFRAG_NUM_MAX=20", 
                       "+LDB_PP9_INGERRINJ_OOC_CTRL=1", 
                       "+LDB_PP9_INGERRINJ_OOC_RATE=100", 
                       "+LDB_PP4_INGERRINJ_OOC_CTRL=1", 
                       "+LDB_PP4_INGERRINJ_OOC_RATE=100", 
                       "+LDB_PP5_INGERRINJ_OOC_CTRL=1", 
                       "+LDB_PP5_INGERRINJ_OOC_RATE=100", 
                       "+LDB_PP6_INGERRINJ_OOC_CTRL=1", 
                       "+LDB_PP6_INGERRINJ_OOC_RATE=100", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

        et_4dir4ldb_t000   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },

        errinj_normaltrf_t0000   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_RAND=1", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_RATE=50", 
                       "+DIR_PP0_INGERRINJ_EXCTOK_RAND=1", 
                       "+DIR_PP0_INGERRINJ_EXCTOK_RATE=50", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0001    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_RAND=1", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_RATE=50", 
                       "+DIR_PP0_INGERRINJ_EXCTOK_RAND=1", 
                       "+DIR_PP0_TRF_DELAY_MIN=0", 
                       "+DIR_PP0_TRF_DELAY_MAX=0", 
                       "+HQMPROC_CQBUF_POLLFAST", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0002    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_RAND=1", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_RATE=50", 
                       "+DIR_PP0_INGERRINJ_EXCTOK_RAND=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_t0200    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP0_INGERRINJ_QIDILL_RAND=0", 
                       "+LDB_PP0_INGERRINJ_QIDILL_CTRL=1", 
                       "+LDB_PP0_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalena_illegal_hcw", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

       errinj_t0201    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP4_INGERRINJ_QIDILL_RAND=0", 
                       "+LDB_PP4_INGERRINJ_QIDILL_CTRL=1", 
                       "+LDB_PP4_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalena_illegal_hcw", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

       errinj_t0202    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+DIR_PP0_INGERRINJ_QIDILL_RAND=0", 
                       "+DIR_PP0_INGERRINJ_QIDILL_CTRL=1", 
                       "+DIR_PP0_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalena_illegal_hcw", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

       errinj_t0203    => {
           -simv_args => [
                       "+LDB_PP0_INGERRINJ_QIDILL_RAND=0", 
                       "+LDB_PP0_INGERRINJ_QIDILL_CTRL=1", 
                       "+LDB_PP0_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalena_illegal_qid", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

       errinj_t0204    => {
           -simv_args => [
                       "+LDB_PP4_INGERRINJ_QIDILL_RAND=0", 
                       "+LDB_PP4_INGERRINJ_QIDILL_CTRL=1", 
                       "+LDB_PP4_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalena_illegal_qid", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

      errinj_t0205     => {
           -simv_args => [
                       "+DIR_PP0_INGERRINJ_QIDILL_RAND=0", 
                       "+DIR_PP0_INGERRINJ_QIDILL_CTRL=1", 
                       "+DIR_PP0_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalena_illegal_qid", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

       errinj_t0206    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP2_INGERRINJ_QIDILL_MIN=8", 
                       "+LDB_PP2_INGERRINJ_QIDILL_MAX=8", 
                       "+LDB_PP2_INGERRINJ_QIDILL_RAND=0", 
                       "+LDB_PP2_INGERRINJ_QIDILL_CTRL=2", 
                       "+LDB_PP2_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalenable", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

       errinj_t0207    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP5_INGERRINJ_QIDILL_MIN=8", 
                       "+LDB_PP5_INGERRINJ_QIDILL_MAX=8", 
                       "+LDB_PP5_INGERRINJ_QIDILL_RAND=0", 
                       "+LDB_PP5_INGERRINJ_QIDILL_CTRL=2", 
                       "+LDB_PP5_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalenable", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

      errinj_t0208     => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+DIR_PP1_INGERRINJ_QIDILL_MIN=9", 
                       "+DIR_PP1_INGERRINJ_QIDILL_MAX=9", 
                       "+DIR_PP1_INGERRINJ_QIDILL_RAND=0", 
                       "+DIR_PP1_INGERRINJ_QIDILL_CTRL=2", 
                       "+DIR_PP1_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalenable", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

       errinj_t0209    => {
           -simv_args => [
                       "+LDB_PP2_INGERRINJ_QIDILL_MIN=8", 
                       "+LDB_PP2_INGERRINJ_QIDILL_MAX=8", 
                       "+LDB_PP2_INGERRINJ_QIDILL_RAND=0", 
                       "+LDB_PP2_INGERRINJ_QIDILL_CTRL=2", 
                       "+LDB_PP2_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalena_dis_qid", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

       errinj_t0210    => {
           -simv_args => [
                       "+LDB_PP5_INGERRINJ_QIDILL_MIN=8", 
                       "+LDB_PP5_INGERRINJ_QIDILL_MAX=8", 
                       "+LDB_PP5_INGERRINJ_QIDILL_RAND=0", 
                       "+LDB_PP5_INGERRINJ_QIDILL_CTRL=2", 
                       "+LDB_PP5_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalena_dis_qid", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

       errinj_t0211    => {
           -simv_args => [
                       "+DIR_PP1_INGERRINJ_QIDILL_MIN=9", 
                       "+DIR_PP1_INGERRINJ_QIDILL_MAX=9", 
                       "+DIR_PP1_INGERRINJ_QIDILL_RAND=0", 
                       "+DIR_PP1_INGERRINJ_QIDILL_CTRL=2", 
                       "+DIR_PP1_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalena_dis_qid", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

       errinj_t0212    => {
           -simv_args => [
                       "+LDB_PP2_INGERRINJ_QIDILL_MIN=8", 
                       "+LDB_PP2_INGERRINJ_QIDILL_MAX=8", 
                       "+LDB_PP2_INGERRINJ_QIDILL_RAND=0", 
                       "+LDB_PP2_INGERRINJ_QIDILL_CTRL=2", 
                       "+LDB_PP2_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalena_illegal_qid", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

       errinj_t0213    => {
           -simv_args => [
                       "+LDB_PP5_INGERRINJ_QIDILL_MIN=8", 
                       "+LDB_PP5_INGERRINJ_QIDILL_MAX=8", 
                       "+LDB_PP5_INGERRINJ_QIDILL_RAND=0", 
                       "+LDB_PP5_INGERRINJ_QIDILL_CTRL=2", 
                       "+LDB_PP5_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalena_illegal_qid", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

        errinj_t0214   => {
           -simv_args => [
                       "+DIR_PP1_INGERRINJ_QIDILL_MIN=9", 
                       "+DIR_PP1_INGERRINJ_QIDILL_MAX=9", 
                       "+DIR_PP1_INGERRINJ_QIDILL_RAND=0", 
                       "+DIR_PP1_INGERRINJ_QIDILL_CTRL=2", 
                       "+DIR_PP1_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalena_illegal_qid", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

       errinj_normaltrf_t0010    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+LDB_PP3_INGERRINJ_QIDILL_RAND=0", 
                       "+LDB_PP3_INGERRINJ_QIDILL_CTRL=1", 
                       "+LDB_PP3_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalena_illegal_hcw", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+HQM_BYPASS_WU_CK", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0011    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+DIR_PP1_INGERRINJ_QIDILL_RAND=0", 
                       "+DIR_PP1_INGERRINJ_QIDILL_CTRL=1", 
                       "+DIR_PP1_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalena_illegal_hcw", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0012    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+LDB_PP3_TRF_QID_SELMODE=5", 
                       "+LDB_PP3_INGERRINJ_QIDILL_MIN=4", 
                       "+LDB_PP3_INGERRINJ_QIDILL_MAX=31", 
                       "+LDB_PP3_INGERRINJ_QIDILL_RAND=0", 
                       "+LDB_PP3_INGERRINJ_QIDILL_CTRL=2", 
                       "+LDB_PP3_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalenable", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0013    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+DIR_PP1_TRF_QID_SELMODE=5", 
                       "+DIR_PP1_INGERRINJ_QIDILL_MIN=4", 
                       "+DIR_PP1_INGERRINJ_QIDILL_MAX=31", 
                       "+DIR_PP1_INGERRINJ_QIDILL_RAND=0", 
                       "+DIR_PP1_INGERRINJ_QIDILL_CTRL=2", 
                       "+DIR_PP1_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalenable", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0014    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+LDB_PP1_TRF_QTYPE_SELMODE=12", 
                       "+LDB_PP1_INGERRINJ_QIDILL_MIN=4", 
                       "+LDB_PP1_INGERRINJ_QIDILL_MAX=7", 
                       "+LDB_PP1_INGERRINJ_QIDILL_RAND=0", 
                       "+LDB_PP1_INGERRINJ_QIDILL_CTRL=3", 
                       "+LDB_PP1_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalenable", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0015    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+LDB_PP1_TRF_QTYPE_SELMODE=13", 
                       "+LDB_PP1_INGERRINJ_QIDILL_MIN=0", 
                       "+LDB_PP1_INGERRINJ_QIDILL_MAX=3", 
                       "+LDB_PP1_INGERRINJ_QIDILL_RAND=0", 
                       "+LDB_PP1_INGERRINJ_QIDILL_CTRL=4", 
                       "+LDB_PP1_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalenable", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1", 
                       "+HQM_BYPASS_WU_CK",
                    ],
       },

       errinj_normaltrf_t0016    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+LDB_PP2_TRF_QTYPE_SELMODE=14", 
                       "+LDB_PP2_INGERRINJ_QIDILL_MIN=0", 
                       "+LDB_PP2_INGERRINJ_QIDILL_MAX=3", 
                       "+LDB_PP2_INGERRINJ_QIDILL_RAND=0", 
                       "+LDB_PP2_INGERRINJ_QIDILL_CTRL=5", 
                       "+LDB_PP2_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalenable", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0017    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+LDB_PP1_TRF_QTYPE_SELMODE=12", 
                       "+LDB_PP1_INGERRINJ_QIDILL_MIN=4", 
                       "+LDB_PP1_INGERRINJ_QIDILL_MAX=7", 
                       "+LDB_PP1_INGERRINJ_QIDILL_RAND=0", 
                       "+LDB_PP1_INGERRINJ_QIDILL_CTRL=3", 
                       "+LDB_PP1_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalena_illegal_ldbqid", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0018    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+LDB_PP1_TRF_QTYPE_SELMODE=13", 
                       "+LDB_PP1_INGERRINJ_QIDILL_MIN=0", 
                       "+LDB_PP1_INGERRINJ_QIDILL_MAX=3", 
                       "+LDB_PP1_INGERRINJ_QIDILL_RAND=0", 
                       "+LDB_PP1_INGERRINJ_QIDILL_CTRL=4", 
                       "+LDB_PP1_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalena_illegal_ldbqid", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

        errinj_normaltrf_t0019   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+LDB_PP2_TRF_QTYPE_SELMODE=14", 
                       "+LDB_PP2_INGERRINJ_QIDILL_MIN=0", 
                       "+LDB_PP2_INGERRINJ_QIDILL_MAX=3", 
                       "+LDB_PP2_INGERRINJ_QIDILL_RAND=0", 
                       "+LDB_PP2_INGERRINJ_QIDILL_CTRL=5", 
                       "+LDB_PP2_INGERRINJ_QIDILL_RATE=100", 
                       "+hqmsys_ingalena_illegal_ldbqid", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0020    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+LDB_PP2_TRF_QTYPE_SELMODE=14", 
                       "+LDB_PP2_INGERRINJ_PPILL_MIN=5", 
                       "+LDB_PP2_INGERRINJ_PPILL_MAX=9", 
                       "+LDB_PP2_INGERRINJ_PPILL_RAND=0", 
                       "+LDB_PP2_INGERRINJ_PPILL_CTRL=1", 
                       "+LDB_PP2_INGERRINJ_PPILL_RATE=100", 
                       "+hqmsys_ingalenable", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0021    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+LDB_PP2_TRF_QTYPE_SELMODE=14", 
                       "+DIR_PP2_INGERRINJ_PPILL_MIN=5", 
                       "+DIR_PP2_INGERRINJ_PPILL_MAX=9", 
                       "+DIR_PP2_INGERRINJ_PPILL_RAND=0", 
                       "+DIR_PP2_INGERRINJ_PPILL_CTRL=1", 
                       "+DIR_PP2_INGERRINJ_PPILL_RATE=100", 
                       "+hqmsys_ingalenable", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0022    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+LDB_PP2_INGERRINJ_PPILL_MIN=5", 
                       "+LDB_PP2_INGERRINJ_PPILL_MAX=9", 
                       "+LDB_PP2_INGERRINJ_PPILL_RAND=0", 
                       "+LDB_PP2_INGERRINJ_PPILL_CTRL=3", 
                       "+LDB_PP2_INGERRINJ_PPILL_RATE=100", 
                       "+hqmsys_ingalena_illegal_pp", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0023    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+LDB_PP2_INGERRINJ_PPILL_MIN=5", 
                       "+LDB_PP2_INGERRINJ_PPILL_MAX=9", 
                       "+LDB_PP2_INGERRINJ_PPILL_RAND=0", 
                       "+LDB_PP2_INGERRINJ_PPILL_CTRL=6", 
                       "+LDB_PP2_INGERRINJ_PPILL_RATE=100", 
                       "+hqmsys_ingalena_illegal_pp", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0024    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+LDB_PP2_INGERRINJ_PPILL_MIN=5", 
                       "+LDB_PP2_INGERRINJ_PPILL_MAX=9", 
                       "+LDB_PP2_INGERRINJ_PPILL_RAND=0", 
                       "+LDB_PP2_INGERRINJ_PPILL_CTRL=7", 
                       "+LDB_PP2_INGERRINJ_PPILL_RATE=100", 
                       "+hqmsys_ingalena_illegal_pp", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

        errinj_normaltrf_t0025   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+LDB_PP2_INGERRINJ_PPILL_MIN=5", 
                       "+LDB_PP2_INGERRINJ_PPILL_MAX=9", 
                       "+LDB_PP2_INGERRINJ_PPILL_RAND=0", 
                       "+LDB_PP2_INGERRINJ_PPILL_CTRL=8", 
                       "+LDB_PP2_INGERRINJ_PPILL_RATE=100", 
                       "+hqmsys_ingalena_illegal_pp", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0026    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+DIR_PP2_INGERRINJ_PPILL_MIN=5", 
                       "+DIR_PP2_INGERRINJ_PPILL_MAX=9", 
                       "+DIR_PP2_INGERRINJ_PPILL_RAND=0", 
                       "+DIR_PP2_INGERRINJ_PPILL_CTRL=1", 
                       "+DIR_PP2_INGERRINJ_PPILL_RATE=100", 
                       "+hqmsys_ingalena_illegal_pp", 
                       "+HQM_EOT_RD_SEQ_BYPASS_CREDIT_CHECK", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0030    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+LDB_PP0_Q0_ILLEGAL_NUM_HCW=128", 
                       "+LDB_PP0_ILLEGAL_PROB=50", 
                       "+LDB_PP0_ILLEGAL_HCW_TYPE=illegal_pp_num", 
                       "+hqmsys_ingalenable", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0031    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+DIR_PP0_Q0_ILLEGAL_NUM_HCW=128", 
                       "+DIR_PP0_ILLEGAL_PROB=50", 
                       "+DIR_PP0_ILLEGAL_HCW_TYPE=illegal_pp_num", 
                       "+hqmsys_ingalenable", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0032    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+LDB_PP0_Q0_ILLEGAL_NUM_HCW=128", 
                       "+LDB_PP0_ILLEGAL_PROB=50", 
                       "+LDB_PP0_ILLEGAL_HCW_TYPE=illegal_hcw_cmd", 
                       "+hqmsys_ingalenable", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0033    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+DIR_PP0_Q0_ILLEGAL_NUM_HCW=128", 
                       "+DIR_PP0_ILLEGAL_PROB=50", 
                       "+DIR_PP0_ILLEGAL_HCW_TYPE=illegal_hcw_cmd", 
                       "+hqmsys_ingalenable", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0034    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+LDB_PP0_Q0_ILLEGAL_NUM_HCW=128", 
                       "+LDB_PP0_ILLEGAL_PROB=50", 
                       "+LDB_PP0_ILLEGAL_HCW_TYPE=illegal_dirpp_rels", 
                       "+hqmsys_ingalenable", 
                       "+has_trfgen_watchdog_ena_in=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_normaltrf_t0040    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=8", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_QID=0", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=32", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_QID=1", 
                       "+LDB_PP1_RENQ_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QID=1", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=16", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP1_TRFREL_QID=0", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=200", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=300", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=40", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP2_RENQ_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QID=2", 
                       "+LDB_PP2_TRFFRAG_CTRL_MODE=17", 
                       "+LDB_PP2_TRFFRAG_NUM_MIN=1", 
                       "+LDB_PP2_TRFFRAG_NUM_MAX=1", 
                       "+LDB_PP2_TRFNODEC_FRAG_NUM=4", 
                       "+LDB_PP2_TRFREL_QID=0", 
                       "+LDB_PP2_TRFREL_QTYPE_DIR=1", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+DIR_PP3_TRF_NEWDELAY_MIN=800", 
                       "+DIR_PP3_TRF_NEWDELAY_MAX=800", 
                       "+hqmsys_ingalena_illegal_qid", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       errinj_t0300    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP4_INGERRINJ_OOC_CTRL=1", 
                       "+LDB_PP4_INGERRINJ_OOC_RATE=100", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

       errinj_t0301    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP4_INGERRINJ_OOC_CTRL=1", 
                       "+LDB_PP4_INGERRINJ_OOC_RATE=100", 
                       "+has_trfgen_watchdog_ena_in=1",
                    ],
       },

       errinj_t0302    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+DIR_PP6_INGERRINJ_EXCTOK_CTRL=5", 
                       "+DIR_PP6_INGERRINJ_EXCTOK_NUM=8", 
                       "+DIR_PP6_INGERRINJ_EXCTOK_RATE=100",
                    ],
       },

        errinj_t0303   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+DIR_PP6_INGERRINJ_EXCTOK_RAND=1", 
                       "+DIR_PP6_INGERRINJ_EXCTOK_NUM=8", 
                       "+DIR_PP6_INGERRINJ_EXCTOK_RATE=100",
                    ],
       },

       errinj_t0304    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+DIR_PP6_INGERRINJ_EXCTOK_RAND=2", 
                       "+DIR_PP6_INGERRINJ_EXCTOK_NUM=8", 
                       "+DIR_PP6_INGERRINJ_EXCTOK_RATE=100",
                    ],
       },

        errinj_t0305   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+DIR_PP6_INGERRINJ_EXCTOK_RAND=3", 
                       "+DIR_PP6_INGERRINJ_EXCTOK_NUM=8", 
                       "+DIR_PP6_INGERRINJ_EXCTOK_RATE=100",
                    ],
       },

       errinj_t0310    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_CTRL=5", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_RATE=100",
                    ],
       },

       errinj_t0311    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_RAND=1", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_RATE=100",
                    ],
       },

       errinj_t0312    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_RAND=2", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_RATE=100",
                    ],
       },

        errinj_t0313   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_RAND=3", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP0_INGERRINJ_EXCTOK_RATE=100",
                    ],
       },

       errinj_t0314    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP2_INGERRINJ_EXCTOK_CTRL=5", 
                       "+LDB_PP2_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP2_INGERRINJ_EXCTOK_RATE=100",
                    ],
       },

       errinj_t0315    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP2_INGERRINJ_EXCTOK_RAND=1", 
                       "+LDB_PP2_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP2_INGERRINJ_EXCTOK_RATE=100", 
                       "+has_illegal_comp",
                    ],
       },

       errinj_t0316    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP2_INGERRINJ_EXCTOK_RAND=1", 
                       "+LDB_PP2_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP2_INGERRINJ_EXCTOK_RATE=100", 
                       "+has_illegal_comp",
                    ],
       },

       errinj_t0317    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP2_INGERRINJ_EXCTOK_RAND=3", 
                       "+LDB_PP2_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP2_INGERRINJ_EXCTOK_RATE=100", 
                       "+has_illegal_comp",
                    ],
       },

        errinj_t0318   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP4_INGERRINJ_EXCTOK_CTRL=5", 
                       "+LDB_PP4_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP4_INGERRINJ_EXCTOK_RATE=100",
                    ],
       },

       errinj_t0319    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP4_INGERRINJ_EXCTOK_RAND=1", 
                       "+LDB_PP4_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP4_INGERRINJ_EXCTOK_RATE=100", 
                       "+has_illegal_comp",
                    ],
       },

      errinj_t0320     => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP4_INGERRINJ_EXCTOK_RAND=2", 
                       "+LDB_PP4_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP4_INGERRINJ_EXCTOK_RATE=100", 
                       "+has_illegal_comp",
                    ],
       },

        errinj_t0321   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP4_INGERRINJ_EXCTOK_RAND=3", 
                       "+LDB_PP4_INGERRINJ_EXCTOK_NUM=8", 
                       "+LDB_PP4_INGERRINJ_EXCTOK_RATE=100", 
                       "+has_illegal_comp",
                    ],
       },

       errinj_t0322    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_CTRL=5", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_RATE=100", 
                       "+HQM_BYPASS_WU_CK",
                    ],
       },

       errinj_t0323    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_RAND=3", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_RATE=100", 
                       "+HQM_BYPASS_WU_CK",
                    ],
       },

       errinj_t0324    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_RAND=3", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_RATE=100", 
                       "+HQM_BYPASS_WU_CK", 
                       "+HQM_BYPASS_WU_CK",
                    ],
       },

        errinj_t0325   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_RAND=3", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_RATE=100", 
                       "+HQM_BYPASS_WU_CK", 
                       "+HQM_BYPASS_WU_CK",
                    ],
       },

       errinj_t0326    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_CTRL=5", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_RATE=100", 
                       "+HQM_BYPASS_WU_CK",
                    ],
       },

       errinj_t0327    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_RAND=3", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_RATE=100", 
                       "+HQM_BYPASS_WU_CK",
                    ],
       },

       errinj_t0328    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_RAND=3", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_RATE=100", 
                       "+HQM_BYPASS_WU_CK",
                    ],
       },

        errinj_t0329   => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_RAND=3", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_RATE=100", 
                       "+HQM_BYPASS_WU_CK",
                    ],
       },

       errinj_t0330    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_CTRL=5", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_RATE=100", 
                       "+HQM_BYPASS_WU_CK",
                    ],
       },

       errinj_t0331    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_RAND=1", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_RATE=100", 
                       "+HQM_BYPASS_WU_CK",
                    ],
       },

      errinj_t0332     => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_RAND=2", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_RATE=100", 
                       "+HQM_BYPASS_WU_CK",
                    ],
       },

       errinj_t0333    => {
           -simv_args => [
                       "+HQM_BYPASS_WU_TRACE", 
                       "+HQM_BYPASS_WU_CK", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_RAND=3", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_RATE=100", 
                       "+HQM_BYPASS_WU_CK",
                    ],
       },

  


       errinj_t0400    => {
           -simv_args => [
                       "+LDB_PP0_INGERRINJ_EXCCMP_CTRL=18", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },


       errinj_t0401      => {
           -simv_args => [
                       "+LDB_PP0_INGERRINJ_EXCCMP_CTRL=19", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

      errinj_t0402     => {
           -simv_args => [
                       "+LDB_PP0_INGERRINJ_EXCCMP_CTRL=10", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

      errinj_t0403     => {
           -simv_args => [
                       "+LDB_PP0_INGERRINJ_EXCCMP_CTRL=11", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

       errinj_t0404    => {
           -simv_args => [
                       "+LDB_PP0_INGERRINJ_EXCCMP_CTRL=12", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_NUM=3", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

      errinj_t0405     => {
           -simv_args => [
                       "+LDB_PP0_INGERRINJ_EXCCMP_CTRL=13", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_NUM=3", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

       errinj_t0406    => {
           -simv_args => [
                       "+LDB_PP2_INGERRINJ_EXCCMP_CTRL=18", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

        errinj_t0407   => {
           -simv_args => [
                       "+LDB_PP2_INGERRINJ_EXCCMP_CTRL=19", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

       errinj_t0408    => {
           -simv_args => [
                       "+LDB_PP2_INGERRINJ_EXCCMP_CTRL=10", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

       errinj_t0409    => {
           -simv_args => [
                       "+LDB_PP2_INGERRINJ_EXCCMP_CTRL=11", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

      errinj_t0410     => {
           -simv_args => [
                       "+LDB_PP2_INGERRINJ_EXCCMP_CTRL=12", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_NUM=3", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

       errinj_t0411    => {
           -simv_args => [
                       "+LDB_PP2_INGERRINJ_EXCCMP_CTRL=13", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_NUM=3", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

       errinj_t0412    => {
           -simv_args => [
                       "+LDB_PP4_INGERRINJ_EXCCMP_CTRL=18", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

        errinj_t0413   => {
           -simv_args => [
                       "+LDB_PP4_INGERRINJ_EXCCMP_CTRL=19", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

        errinj_t0414   => {
           -simv_args => [
                       "+LDB_PP4_INGERRINJ_EXCCMP_CTRL=10", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

       errinj_t0415    => {
           -simv_args => [
                       "+LDB_PP4_INGERRINJ_EXCCMP_CTRL=11", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

       errinj_t0416   => {
           -simv_args => [
                       "+LDB_PP4_INGERRINJ_EXCCMP_CTRL=12", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_NUM=3", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

       errinj_t0417    => {
           -simv_args => [
                       "+LDB_PP4_INGERRINJ_EXCCMP_CTRL=13", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_NUM=3", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

       errinj_t0420   => {
           -simv_args => [
                       "+DIR_PP6_INGERRINJ_EXCTOK_CTRL=3", 
                       "+DIR_PP6_INGERRINJ_EXCTOK_NUM=8", 
                       "+DIR_PP6_INGERRINJ_EXCTOK_RATE=100",
                    ],
       },

       errinj_t0500    => {
           -simv_args => [
                       "+LDB_PP0_INGERRINJ_EXCCMP_CTRL=18", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_RATE=50",
                    ],
       },

        errinj_t0501   => {
           -simv_args => [
                       "+LDB_PP0_INGERRINJ_EXCCMP_CTRL=19", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

        errinj_t0502   => {
           -simv_args => [
                       "+LDB_PP0_INGERRINJ_EXCCMP_CTRL=10", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

       errinj_t0503    => {
           -simv_args => [
                       "+LDB_PP0_INGERRINJ_EXCCMP_CTRL=11", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

        errinj_t0504   => {
           -simv_args => [
                       "+LDB_PP0_INGERRINJ_EXCCMP_CTRL=12", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_NUM=3", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

       errinj_t0505    => {
           -simv_args => [
                       "+LDB_PP0_INGERRINJ_EXCCMP_CTRL=13", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_NUM=3", 
                       "+LDB_PP0_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

       errinj_t0506    => {
           -simv_args => [
                       "+LDB_PP2_INGERRINJ_EXCCMP_CTRL=18", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

       errinj_t0507    => {
           -simv_args => [
                       "+LDB_PP2_INGERRINJ_EXCCMP_CTRL=19", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

      errinj_t0508     => {
           -simv_args => [
                       "+LDB_PP2_INGERRINJ_EXCCMP_CTRL=10", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

      errinj_t0509     => {
           -simv_args => [
                       "+LDB_PP2_INGERRINJ_EXCCMP_CTRL=11", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },
 
      errinj_t0510     => {
           -simv_args => [
                       "+LDB_PP2_INGERRINJ_EXCCMP_CTRL=12", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_NUM=3", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

       errinj_t0511    => {
           -simv_args => [
                       "+LDB_PP2_INGERRINJ_EXCCMP_CTRL=13", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_NUM=3", 
                       "+LDB_PP2_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

       errinj_t0512    => {
           -simv_args => [
                       "+LDB_PP4_INGERRINJ_EXCCMP_CTRL=18", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

       errinj_t0513    => {
           -simv_args => [
                       "+LDB_PP4_INGERRINJ_EXCCMP_CTRL=19", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

        errinj_t0514   => {
           -simv_args => [
                       "+LDB_PP4_INGERRINJ_EXCCMP_CTRL=10", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

       errinj_t0515    => {
           -simv_args => [
                       "+LDB_PP4_INGERRINJ_EXCCMP_CTRL=11", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_NUM=2", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

       errinj_t0516    => {
           -simv_args => [
                       "+LDB_PP4_INGERRINJ_EXCCMP_CTRL=12", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_NUM=3", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

       errinj_t0517    => {
           -simv_args => [
                       "+LDB_PP4_INGERRINJ_EXCCMP_CTRL=13", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_NUM=3", 
                       "+LDB_PP4_INGERRINJ_EXCCMP_RATE=100",
                    ],
       },

        errinj_t0518   => {
           -simv_args => [
                       "+DIR_PP6_INGERRINJ_EXCTOK_CTRL=3", 
                       "+DIR_PP6_INGERRINJ_EXCTOK_NUM=8", 
                       "+DIR_PP6_INGERRINJ_EXCTOK_RATE=100",
                    ],
       },

        errinj_t0600   => {
           -simv_args => [
                       "+cwintr_b2b_ck", 
                       "+pp_wait2st_num_max=0", 
                       "+hqmsys_ingalenable", 
                       "+hqmproc_return_flow=0",
                    ],
       },

        errinj_t0601   => {
           -simv_args => [
                       "+cwintr_b2b_ck", 
                       "+pp_wait2st_num_max=0", 
                       "+hqmsys_ingalenable", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_dqed_parerr_inj", 
                       "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST", 
                       "+hqmproc_return_flow=0",
                    ],
       },

      ########################################################################
      ########################################################################
      ##------------------------------------------------------------##
      ##  HQMV30 Cheetah2 Support:  Convert hqmproc.trf.cial.list  options to the following option-groups
      ##------------------------------------------------------------##
      ########################################################################
      ########################################################################
      g_msix_passthrough   => {
           -simv_args => [
                       "+hqmsys_msix_passthrough", 
                    ],
       },


      g_intr_cwintr_noclr   => {
           -simv_args => [
                       "+cwintr_noclr", 
                    ],
       },
      g_intr_cwintr_noreena   => {
           -simv_args => [
                       "+cwintr_noreena", 
                    ],
       },
      g_intr_cwintr_interval_ck   => {
           -simv_args => [
                       "+cwintr_interval_ck", 
                    ],
       },
      g_intr_cwintr_b2b_ck   => {
           -simv_args => [
                       "+cwintr_b2b_ck", 
                    ],
       },
      g_intr_cwintr_arm_ck_4   => {
           -simv_args => [
                       "+HQM_CIAL_INT_ARM_CK_4", 
                    ],
       },

      g_intr_cwintr_maskunmask_lp1   => {
           -simv_args => [
                       "+hqmproc_cqirq_mask_unmask_loop=", 
                    ],
       },
      g_intr_cwintr_maskunmask_lp2   => {
           -simv_args => [
                       "+hqmproc_cqirq_mask_unmask_loop=2", 
                    ],
       },
      g_intr_cwintr_maskunmask_lp3   => {
           -simv_args => [
                       "+hqmproc_cqirq_mask_unmask_loop=3", 
                    ],
       },

      g_intr_cwintr_maskunmask_lp4   => {
           -simv_args => [
                       "+hqmproc_cqirq_mask_unmask_loop=4", 
                    ],
       },

        cwintr_normaltrf_t000   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       cwintr_normaltrf_t001    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=4", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=4", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       cwintr_normaltrf_t002    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=80", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=16", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=16", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=5", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_renq_qid_sel_mode=5", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       cwintr_normaltrf_t003    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=96", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=32", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=32", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=6", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_renq_qid_sel_mode=6", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       cwintr_normaltrf_t004    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=13", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_renq_qid_sel_mode=6", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },


      ########################################################################
      ########################################################################
      ##------------------------------------------------------------##
      ##  HQMV30 Cheetah2 Support:  Convert hqmproc.trfsmk.ordmixfrag.rob.list  options to the following option-groups
      ##------------------------------------------------------------##
      ########################################################################
      ########################################################################
       trf_4ldb4dir_multiqtype5_fragrnd    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   



       trf_4ldb4dir_multiqtype7_fragrnd    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

       trf_8ldb8dir_multiqtype5_fragrnd    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=4", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=4", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

        trf_8ldb8dir_multiqtype7_fragrnd   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=4", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=4", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
 
       trf_16ldb16dir_multiqtype5_fragrnd    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=80", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=16", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=16", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=5", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_renq_qid_sel_mode=5", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
 
        trf_16ldb16dir_multiqtype7_fragrnd   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=80", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=16", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=16", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=5", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_renq_qid_sel_mode=5", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

        trf_32ldb32dir_multiqtype5_fragrnd   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=96", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=32", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=32", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=6", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_renq_qid_sel_mode=6", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

       trf_32ldb32dir_multiqtype7_fragrnd    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=96", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=32", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=32", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=6", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_renq_qid_sel_mode=6", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

       trf_64ldb64dir_multiqtype5_fragrnd    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=13", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_renq_qid_sel_mode=6", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1  ",
                    ],
       },   

       trf_64ldb64dir_multiqtype7_fragrnd    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=64", 
                       "+has_qid_sel_mode=13", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_renq_qid_sel_mode=6", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1  ",
                    ],
       }, 

       trf_4ldb4dir_multiqtype5_fragctrl11    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

       trf_4ldb4dir_multiqtype7_fragctrl11    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

       trf_8ldb8dir_multiqtype4_fragctrl11  => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=4", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

      trf_8ldb8dir_multiqtype5_fragctrl11     => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

       trf_8ldb8dir_multiqtype7_fragctrl11    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   


       trf_16ldb16dir_multiqtype5_fragctrl11    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=80", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=16", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=16", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   


       trf_16ldb16dir_multiqtype7_fragctrl11    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=80", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=16", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=16", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

       trf_32ldb32dir_multiqtype5_fragctrl11    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=96", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=32", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=32", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

       trf_32ldb32dir_multiqtype7_fragctrl11    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=96", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=32", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=32", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       }, 


       trf_64ldb64dir_multiqtype5_fragctrl11    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1  ",
                    ],
       },   

       trf_64ldb64dir_multiqtype4_fragctrl11    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=4", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1  ",
                    ],
       },  
       trf_64ldb64dir_multiqtype7_fragctrl11    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1  ",
                    ],
       },  




      ########################################################################
      ########################################################################
      ##------------------------------------------------------------##
      ##  HQMV30 Cheetah2 Support:  Convert hqmproc.trfsmk.short.list  options to the following option-groups
      ##------------------------------------------------------------##
      ########################################################################
      ########################################################################
       trf_4ldb4dir_multiqtype5    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

       trf_4ldb4dir_multiqtype5_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1",
                    ],
       },  

       trf_4ldb4dir_multiqtype7    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

       trf_4ldb4dir_multiqtype7_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1",
                    ],
       },   


       trf_8ldb8dir_multiqtype5    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=4", 
                       "+has_qtype_sel_mode=5", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       trf_8ldb8dir_multiqtype5_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=4", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=4", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1",
                    ],
       }, 
        trf_8ldb8dir_multiqtype7   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=4", 
                       "+has_qtype_sel_mode=7", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
        trf_8ldb8dir_multiqtype7_renq   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=4", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=4", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1",
                    ],
       },  


       trf_16ldb16dir_multiqtype5    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=80", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=16", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=16", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=5", 
                       "+has_qtype_sel_mode=5", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       trf_16ldb16dir_multiqtype5_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=80", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=16", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=16", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=5", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_renq_qid_sel_mode=5", 
                       "+hqmproc_return_flow=1",
                    ],
       },  
        trf_16ldb16dir_multiqtype7   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=80", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=16", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=16", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=5", 
                       "+has_qtype_sel_mode=7", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
        trf_16ldb16dir_multiqtype7_renq   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=80", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=16", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=16", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=5", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_renq_qid_sel_mode=5", 
                       "+hqmproc_return_flow=1",
                    ],
       },  
        trf_32ldb32dir_multiqtype5   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=96", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=32", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=32", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=6", 
                       "+has_qtype_sel_mode=5", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
        trf_32ldb32dir_multiqtype5_renq   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=96", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=32", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=32", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=6", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_renq_qid_sel_mode=6", 
                       "+hqmproc_return_flow=1",
                    ],
       },  
       trf_32ldb32dir_multiqtype7    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=96", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=32", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=32", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=6", 
                       "+has_qtype_sel_mode=7", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       trf_32ldb32dir_multiqtype7_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=96", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=32", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=32", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=6", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_renq_qid_sel_mode=6", 
                       "+hqmproc_return_flow=1",
                    ],
       }, 

       trf_64ldb64dir_multiqtype5    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=13", 
                       "+has_qtype_sel_mode=5", 
                       "+hqmproc_return_flow=1  ",
                    ],
       },   
       trf_64ldb64dir_multiqtype5_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=13", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_renq_qid_sel_mode=6", 
                       "+hqmproc_return_flow=1  ",
                    ],
       },   

       trf_64ldb64dir_multiqtype7    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=64", 
                       "+has_qid_sel_mode=13", 
                       "+has_qtype_sel_mode=7", 
                       "+hqmproc_return_flow=1  ",
                    ],
       }, 
       trf_64ldb64dir_multiqtype7_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=64", 
                       "+has_qid_sel_mode=13", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_renq_qid_sel_mode=6", 
                       "+hqmproc_return_flow=1  ",
                    ],
       },

       ####
       trf_4ldb4dir_qidmod0_multiqtype5    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=5", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       trf_4ldb4dir_qidmod0_multiqtype5_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=64", ##512 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1",
                    ],
       },  
       trf_4ldb4dir_qidmod0_multiqtype7    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=7", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       trf_4ldb4dir_qidmod0_multiqtype7_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       trf_8ldb8dir_qidmod0_multiqtype4  => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=4", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       trf_8ldb8dir_qidmod0_multiqtype4_renq  => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=4", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

      trf_8ldb8dir_qidmod0_multiqtype5     => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=5", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
      trf_8ldb8dir_qidmod0_multiqtype5_renq     => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

       trf_8ldb8dir_qidmod0_multiqtype7    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=7", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       trf_8ldb8dir_qidmod0_multiqtype7_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1",
                    ],
       }, 

       trf_16ldb16dir_qidmod0_multiqtype5    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=80", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=16", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=16", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=5", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       trf_16ldb16dir_qidmod0_multiqtype5_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=80", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=16", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=16", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1",
                    ],
       },  

       trf_16ldb16dir_qidmod0_multiqtype7    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=80", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=16", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=16", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=7", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       trf_16ldb16dir_qidmod0_multiqtype7_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=80", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=16", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=16", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1",
                    ],
       },

       trf_32ldb32dir_qidmod0_multiqtype5    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=96", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=32", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=32", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=5", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       trf_32ldb32dir_qidmod0_multiqtype5_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=96", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=32", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=32", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1",
                    ],
       },  

       trf_32ldb32dir_qidmod0_multiqtype7    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=96", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=32", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=32", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=7", 
                       "+hqmproc_return_flow=1",
                    ],
       }, 
       trf_32ldb32dir_qidmod0_multiqtype7_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=96", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=32", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=32", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1",
                    ],
       }, 



       trf_64ldb64dir_qidmod0_multiqtype5    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=5", 
                       "+hqmproc_return_flow=1  ",
                    ],
       },   
       trf_64ldb64dir_qidmod0_multiqtype5_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1  ",
                    ],
       },

       trf_64ldb64dir_qidmod0_multiqtype4    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=4", 
                       "+hqmproc_return_flow=1  ",
                    ],
       },  

       trf_64ldb64dir_qidmod0_multiqtype4_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=4", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1  ",
                    ],
       }, 

       trf_64ldb64dir_qidmod0_multiqtype7    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=7", 
                       "+hqmproc_return_flow=1  ",
                    ],
       },  
       trf_64ldb64dir_qidmod0_multiqtype7_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1  ",
                    ],
       },


      ########################################################################
      ########################################################################
      ##------------------------------------------------------------##
      ##  HQMV30 Cheetah2 Support:  Convert hqmproc.trfsmk.mixfragm11.renqtypem2.atmordmixed.list  options to the following option-groups
      ##------------------------------------------------------------##
      ########################################################################
      ########################################################################
      ####
       trf_4ldb4dir_ao_multiqtype22_fragrnd    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=22", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=22", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   


       trf_8ldb8dir_ao_multiqtype22_fragrnd    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=4", 
                       "+has_qtype_sel_mode=22", 
                       "+has_renq_qid_sel_mode=4", 
                       "+has_renq_qtype_sel_mode=22", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

       trf_16ldb16dir_ao_multiqtype22_fragrnd    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=80", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=16", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=16", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=5", 
                       "+has_qtype_sel_mode=22", 
                       "+has_renq_qtype_sel_mode=22", 
                       "+has_renq_qid_sel_mode=5", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
 
        trf_32ldb32dir_ao_multiqtype22_fragrnd   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=96", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=32", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=32", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=6", 
                       "+has_qtype_sel_mode=22", 
                       "+has_renq_qtype_sel_mode=22", 
                       "+has_renq_qid_sel_mode=6", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

       trf_64ldb64dir_ao_multiqtype22_fragrnd    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=13", 
                       "+has_qtype_sel_mode=22", 
                       "+has_renq_qtype_sel_mode=22", 
                       "+has_renq_qid_sel_mode=6", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1  ",
                    ],
       },   

       ####
       trf_4ldb4dir_ao_qidmod0_multiqtype22_fragrnd    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=22", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=22", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   


       trf_8ldb8dir_ao_qidmod0_multiqtype22_fragrnd    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=22", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=22", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

       trf_16ldb16dir_ao_qidmod0_multiqtype22_fragrnd    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=80", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=16", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=16", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=22", 
                       "+has_renq_qtype_sel_mode=22", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
 
        trf_32ldb32dir_ao_qidmod0_multiqtype22_fragrnd   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=96", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=32", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=32", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=22", 
                       "+has_renq_qtype_sel_mode=22", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

       trf_64ldb64dir_ao_qidmod0_multiqtype22_fragrnd    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=22", 
                       "+has_renq_qtype_sel_mode=22", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1  ",
                    ],
       },   
 
       #08092022 Direct test of ATMORD COMB
       #ENQ (qtype ATOMIC, qid 31) -> SCH CQ 31 -> A_COMP
       #                                                                     +-> FRAG (qtype ATOMIC, qid 0) -> CQ 0
       #                                                                     +-> FRAG(qtype UNO, qid 1) -> CQ 1
       #                                                                     +-> FRAG(qtype DIR, qid 2) -> CQ 2
       #                                                                     +-> FRAG(qytpe ATOMIC, qid 3) -> CQ 3
       #                                                                     +-> FRAG(qtype ATOMIC, qid 4) -> CQ 4
       #                                                                     +-> FRAG(qtype UNO, qid 5) -> CQ 5
       #                                                                     COMP
       # I just need 1 hcw, 6 frags, A_COMP, COMP, PCM for CQ 0,1 CQ 2,3, CQ 4,5
       #
       trf_64ldb64dir_ao_qidmod0_multiqtype30_fragrnd    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=32", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=3", 
                       "+has_pp_cq_enable=1", 

                       "+has_num_hcw_gen=0", 

                       "+DIR_PP2_Q0_NUM_HCW=16",

                       "+LDB_PP0_Q0_NUM_HCW=16",
                       "+LDB_PP1_Q0_NUM_HCW=16",
                       "+LDB_PP2_Q0_NUM_HCW=16",
                       "+LDB_PP3_Q0_NUM_HCW=16",
                       "+LDB_PP4_Q0_NUM_HCW=16",
                       "+LDB_PP5_Q0_NUM_HCW=16",
                       "+LDB_PP31_Q0_NUM_HCW=128",

                       "+has_qid_sel_mode=0", 

                       #"+has_qtype_sel_mode=20", 
                       "+LDB_PP0_TRF_QTYPE_SELMODE=12", #ATM
                       "+LDB_PP1_TRF_QTYPE_SELMODE=13", #UNO
                       "+LDB_PP2_TRF_QTYPE_SELMODE=13", #UNO
                       "+LDB_PP3_TRF_QTYPE_SELMODE=12", #ATM
                       "+LDB_PP4_TRF_QTYPE_SELMODE=12", #ATM
                       "+LDB_PP5_TRF_QTYPE_SELMODE=13", #UNO
                       "+DIR_PP2_TRF_QTYPE_SELMODE=15", #DIR
                       "+LDB_PP31_TRF_QTYPE_SELMODE=20",

                       "+has_renq_qtype_sel_mode=30", 
                       "+has_renq_qid_sel_mode=30", 
                       "+has_frag_ctrl=1", 
                       "+has_frag_num_min=6", 
                       "+has_frag_num_max=6", 
                       "+hqmproc_return_flow=1",

                       "+DIR_PP0_TRF_NEWDELAY_MIN=1000",
                       "+LDB_PP0_TRF_NEWDELAY_MAX=1000",
                       "+LDB_PP0_TRF_NEWDELAY_MIN=1000",
                       "+LDB_PP0_TRF_NEWDELAY_MAX=1000",
                       "+LDB_PP1_TRF_NEWDELAY_MIN=1000",
                       "+LDB_PP1_TRF_NEWDELAY_MAX=1000",
                       "+LDB_PP2_TRF_NEWDELAY_MIN=1000",
                       "+LDB_PP2_TRF_NEWDELAY_MAX=1000",
                       "+LDB_PP3_TRF_NEWDELAY_MIN=1000",
                       "+LDB_PP3_TRF_NEWDELAY_MAX=1000",
                       "+LDB_PP4_TRF_NEWDELAY_MIN=1000",
                       "+LDB_PP4_TRF_NEWDELAY_MAX=1000",
                       "+LDB_PP5_TRF_NEWDELAY_MIN=1000",
                       "+LDB_PP5_TRF_NEWDELAY_MAX=1000",
                       "+LDB_PP31_TRF_NEWDELAY_MIN=1",
                       "+LDB_PP31_TRF_NEWDELAY_MAX=1",

                       "+has_acomp_frag_ctrl=0",

                     #atmordmix_aocfgrnd
                     ###remove this "+hqmproc_sys_aocfg_ctrl=2",
                     "+HQM_BYPASS_WU_CK", 
                     #atmordmix_qprictl
                     "+has_qpri_sel_mode=10", ##when the same QID supports to run ORD and COMB, turn on this option to set qpri0 to COMB and qpri7 to ORD avoid conflits//
                     "+HQM_USE_CQORD_QUEUE",

                     "+HQM_SEQ_CFG=aceroot/verif/tb/hqm/tests/hqm_hqmproc_functional/hcw_enqtrf_hqmproc_comb_pcq_t0.cft",		     
                    ],
       },   

		     	     

      ####
      ####
       trf_4ldb4dir_ao_multiqtype22    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=22", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       trf_4ldb4dir_ao_multiqtype22_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=22", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=22", 
                       "+hqmproc_return_flow=1",
                    ],
       },  

       trf_8ldb8dir_ao_multiqtype22    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=4", 
                       "+has_qtype_sel_mode=22", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       trf_8ldb8dir_ao_multiqtype22_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=4", 
                       "+has_qtype_sel_mode=22", 
                       "+has_renq_qid_sel_mode=4", 
                       "+has_renq_qtype_sel_mode=22", 
                       "+hqmproc_return_flow=1",
                    ],
       }, 
       trf_16ldb16dir_ao_multiqtype22    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=80", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=16", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=16", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=5", 
                       "+has_qtype_sel_mode=22", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
        trf_16ldb16dir_ao_multiqtype22_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=80", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=16", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=16", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=5", 
                       "+has_qtype_sel_mode=22", 
                       "+has_renq_qtype_sel_mode=22", 
                       "+has_renq_qid_sel_mode=5", 
                       "+hqmproc_return_flow=1",
                    ],
       }, 
        trf_32ldb32dir_ao_multiqtype22   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=96", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=32", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=32", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=6", 
                       "+has_qtype_sel_mode=22", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
        trf_32ldb32dir_ao_multiqtype22_renq   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=96", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=32", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=32", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=6", 
                       "+has_qtype_sel_mode=22", 
                       "+has_renq_qtype_sel_mode=22", 
                       "+has_renq_qid_sel_mode=6", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       trf_64ldb64dir_ao_multiqtype22    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=13", 
                       "+has_qtype_sel_mode=22", 
                       "+hqmproc_return_flow=1  ",
                    ],
       },   
       trf_64ldb64dir_ao_multiqtype22_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=13", 
                       "+has_qtype_sel_mode=22", 
                       "+has_renq_qtype_sel_mode=22", 
                       "+has_renq_qid_sel_mode=6", 
                       "+hqmproc_return_flow=1  ",
                    ],
       },   


      ####
      ####
       trf_4ldb4dir_ao_qidmod0_multiqtype22    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=22", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       trf_4ldb4dir_ao_qidmod0_multiqtype22_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=22", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=22", 
                       "+hqmproc_return_flow=1",
                    ],
       },  

       trf_8ldb8dir_ao_qidmod0_multiqtype22    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=22", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       trf_8ldb8dir_ao_qidmod0_multiqtype22_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=72", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=8", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=22", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=22", 
                       "+hqmproc_return_flow=1",
                    ],
       }, 
       trf_16ldb16dir_ao_qidmod0_multiqtype22    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=80", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=16", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=16", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=22", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
        trf_16ldb16dir_ao_qidmod0_multiqtype22_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=80", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=16", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=16", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=22", 
                       "+has_renq_qtype_sel_mode=22", 
                       "+has_renq_qid_sel_mode=0", 
                       "+hqmproc_return_flow=1",
                    ],
       }, 
        trf_32ldb32dir_ao_qidmod0_multiqtype22   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=96", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=32", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=32", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=22", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
        trf_32ldb32dir_ao_qidmod0_multiqtype22_renq   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=96", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=32", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=32", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=22", 
                       "+has_renq_qtype_sel_mode=22", 
                       "+has_renq_qid_sel_mode=0", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       trf_64ldb64dir_ao_qidmod0_multiqtype22    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=22", 
                       "+hqmproc_return_flow=1  ",
                    ],
       },   
       trf_64ldb64dir_ao_qidmod0_multiqtype22_renq    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=22", 
                       "+has_renq_qtype_sel_mode=22", 
                       "+has_renq_qid_sel_mode=0", 
                       "+hqmproc_return_flow=1  ",
                    ],
       },   




      ########################################################################
      ########################################################################
      ##------------------------------------------------------------##
      ##  HQMV30 Cheetah2 Support:  Convert hqmproc.atmord.smoke.list  options to the following option-groups
      ##------------------------------------------------------------##
      ########################################################################
      ########################################################################
       ####
        atmord_test_1_t000   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=500", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=5000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=1500", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+HQMPROC_EOT_HIST_A_CHECK", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_1_t001   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=500", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=5000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=1500", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+HQMPROC_EOT_HIST_A_CHECK", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_1_t002   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=500", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=5000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=1500", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+HQMPROC_EOT_HIST_A_CHECK", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_1_t003   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=500", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=5000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=1500", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+HQMPROC_EOT_HIST_A_CHECK", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_1_t004   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=500", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=5000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=1500", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+HQMPROC_EOT_HIST_A_CHECK", 
                       "+hqmproc_return_flow=0",
                    ],
       },  


       atmord_test_1_t005    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=500", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=5000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=1500", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+HQMPROC_EOT_HIST_A_CHECK", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_1_t006   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=500", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=5000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=1500", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+HQMPROC_EOT_HIST_A_CHECK", 
                       "+hqmproc_return_flow=0",
                    ],
       },   


       atmord_test_1_t007    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=500", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=5000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=1500", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+HQMPROC_EOT_HIST_A_CHECK", 
                       "+hqmproc_return_flow=0",
                    ],
       },   


        atmord_test_1_t008   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=500", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=5000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=1500", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+HQMPROC_EOT_HIST_A_CHECK", 
                       "+hqmproc_return_flow=0",
                    ],
       },   

       ####
        atmord_test_2_t000   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=2048", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_RENQ_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=500", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


       atmord_test_2_t001    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=2048", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_RENQ_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=500", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


       atmord_test_2_t002    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=2048", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_RENQ_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=500", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


       atmord_test_2_t003    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=2048", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_RENQ_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=500", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_2_t004   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=2048", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_RENQ_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=500", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


       atmord_test_2_t005    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=2048", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_RENQ_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=500", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


       atmord_test_2_t006    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=2048", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_RENQ_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=500", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


       atmord_test_2_t007    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=2048", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_RENQ_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=500", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 

       ####
        atmord_test_3_t000   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=512", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_QID=0", 
                       "+LDB_PP1_TRF_QPRI_SELMODE=10", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=100", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=200", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=9000", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+ldbpp2_wait2st_num=1", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP2_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP2_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP2_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP2_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=9000", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_QID=2", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_3_t001   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=512", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_QID=0", 
                       "+LDB_PP1_TRF_QPRI_SELMODE=10", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=100", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=200", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=9000", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QTYPE=QUNO", 
                       "+LDB_PP2_QID=2", 
                       "+ldbpp2_wait2st_num=1", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP2_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP2_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP2_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP2_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=9000", 
                       "+LDB_PP3_QTYPE=QUNO", 
                       "+LDB_PP3_QID=2", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_3_t002   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=512", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_QID=0", 
                       "+LDB_PP1_TRF_QPRI_SELMODE=10", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=100", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=200", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=9000", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+ldbpp2_wait2st_num=1", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP2_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP2_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP2_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP2_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=9000", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_QID=2", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_3_t003   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=512", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_QID=0", 
                       "+LDB_PP1_TRF_QPRI_SELMODE=10", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=100", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=200", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=9000", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QTYPE=QUNO", 
                       "+LDB_PP2_QID=2", 
                       "+ldbpp2_wait2st_num=1", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP2_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP2_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP2_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP2_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=9000", 
                       "+LDB_PP3_QTYPE=QUNO", 
                       "+LDB_PP3_QID=2", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


       atmord_test_3_t004    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=512", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_QID=0", 
                       "+LDB_PP1_TRF_QPRI_SELMODE=10", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=100", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=200", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=9000", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+ldbpp2_wait2st_num=1", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP2_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP2_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP2_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP2_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=9000", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_QID=2", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


       atmord_test_3_t005    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=512", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_QID=0", 
                       "+LDB_PP1_TRF_QPRI_SELMODE=10", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=100", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=200", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=9000", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QTYPE=QUNO", 
                       "+LDB_PP2_QID=2", 
                       "+ldbpp2_wait2st_num=1", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP2_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP2_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP2_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP2_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=9000", 
                       "+LDB_PP3_QTYPE=QUNO", 
                       "+LDB_PP3_QID=2", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_3_t006   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=512", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_QID=0", 
                       "+LDB_PP1_TRF_QPRI_SELMODE=10", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=100", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=200", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=9000", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+ldbpp2_wait2st_num=1", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP2_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP2_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP2_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP2_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=9000", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_QID=2", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


       atmord_test_3_t007    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=512", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_QID=0", 
                       "+LDB_PP1_TRF_QPRI_SELMODE=10", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=100", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=200", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=9000", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QTYPE=QUNO", 
                       "+LDB_PP2_QID=2", 
                       "+ldbpp2_wait2st_num=1", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP2_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP2_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP2_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP2_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=9000", 
                       "+LDB_PP3_QTYPE=QUNO", 
                       "+LDB_PP3_QID=2", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_3_t008   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=256", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_QID=0", 
                       "+LDB_PP1_TRF_QPRI_SELMODE=10", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=100", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=200", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=4000", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+ldbpp2_wait2st_num=1", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP2_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP2_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP2_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP2_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP2_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=4000", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_QID=2", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


       atmord_test_3_t009    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=256", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_QID=0", 
                       "+LDB_PP1_TRF_QPRI_SELMODE=10", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=100", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=200", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=4000", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QTYPE=QUNO", 
                       "+LDB_PP2_QID=2", 
                       "+ldbpp2_wait2st_num=1", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP2_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP2_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP2_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP2_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP2_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=4000", 
                       "+LDB_PP3_QTYPE=QUNO", 
                       "+LDB_PP3_QID=2", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_3_t010   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=256", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_QID=0", 
                       "+LDB_PP1_TRF_QPRI_SELMODE=10", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=100", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=200", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=4000", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+ldbpp2_wait2st_num=1", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP2_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP2_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP2_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP2_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP2_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=4000", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_QID=2", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


       atmord_test_3_t011    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=256", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_QID=0", 
                       "+LDB_PP1_TRF_QPRI_SELMODE=10", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=100", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=200", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=4000", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QTYPE=QUNO", 
                       "+LDB_PP2_QID=2", 
                       "+ldbpp2_wait2st_num=1", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP2_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP2_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP2_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP2_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP2_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=4000", 
                       "+LDB_PP3_QTYPE=QUNO", 
                       "+LDB_PP3_QID=2", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_3_t012   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=256", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_QID=0", 
                       "+LDB_PP1_TRF_QPRI_SELMODE=10", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=100", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=200", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=4000", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+ldbpp2_wait2st_num=1", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP2_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP2_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP2_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP2_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP2_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=4000", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_QID=2", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_3_t013   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=256", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_QID=0", 
                       "+LDB_PP1_TRF_QPRI_SELMODE=10", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=100", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=200", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=4000", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QTYPE=QUNO", 
                       "+LDB_PP2_QID=2", 
                       "+ldbpp2_wait2st_num=1", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP2_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP2_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP2_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP2_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP2_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=4000", 
                       "+LDB_PP3_QTYPE=QUNO", 
                       "+LDB_PP3_QID=2", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


       atmord_test_3_t014    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=256", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_QID=0", 
                       "+LDB_PP1_TRF_QPRI_SELMODE=10", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=100", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=200", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=4000", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+ldbpp2_wait2st_num=1", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP2_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP2_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP2_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP2_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP2_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=4000", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_QID=2", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_3_t015   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=256", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP1_QID=0", 
                       "+LDB_PP1_TRF_QPRI_SELMODE=10", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=100", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=200", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=4000", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QTYPE=QUNO", 
                       "+LDB_PP2_QID=2", 
                       "+ldbpp2_wait2st_num=1", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP2_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP2_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP2_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP2_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP2_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=4000", 
                       "+LDB_PP3_QTYPE=QUNO", 
                       "+LDB_PP3_QID=2", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 

       ####
       atmord_test_4_t000    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_TRF_QTYPE_SELMODE=16", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=9000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=1024", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=1024", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_QID=3", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


       atmord_test_4_t001    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_TRF_QTYPE_SELMODE=16", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=9000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=1024", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=1024", 
                       "+LDB_PP3_QTYPE=QUNO", 
                       "+LDB_PP3_QID=3", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_4_t002   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_TRF_QTYPE_SELMODE=16", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=9000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=1024", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=1024", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_QID=3", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


       atmord_test_4_t003    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_TRF_QTYPE_SELMODE=16", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=9000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=1024", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=1024", 
                       "+LDB_PP3_QTYPE=QUNO", 
                       "+LDB_PP3_QID=3", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_4_t004   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_TRF_QTYPE_SELMODE=16", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=9000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=1024", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=1024", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_QID=3", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


       atmord_test_4_t005    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_TRF_QTYPE_SELMODE=16", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=9000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=1024", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=1024", 
                       "+LDB_PP3_QTYPE=QUNO", 
                       "+LDB_PP3_QID=3", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_4_t006   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_TRF_QTYPE_SELMODE=16", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=9000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=1024", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=1024", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_QID=3", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_4_t007   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP0_TRF_QTYPE_SELMODE=16", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=9000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=1024", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=1024", 
                       "+LDB_PP3_QTYPE=QUNO", 
                       "+LDB_PP3_QID=3", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_4_t008   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_TRF_QTYPE_SELMODE=16", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=4000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=1024", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=1024", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_QID=3", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_4_t009   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_TRF_QTYPE_SELMODE=16", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=4000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=1024", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=1024", 
                       "+LDB_PP3_QTYPE=QUNO", 
                       "+LDB_PP3_QID=3", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_4_t010   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_TRF_QTYPE_SELMODE=16", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=4000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=1024", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=1024", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_QID=3", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_4_t011   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_TRF_QTYPE_SELMODE=16", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=4000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=1024", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=1024", 
                       "+LDB_PP3_QTYPE=QUNO", 
                       "+LDB_PP3_QID=3", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_4_t012   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_TRF_QTYPE_SELMODE=16", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=4000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=1024", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=1024", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_QID=3", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_4_t013   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_TRF_QTYPE_SELMODE=16", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=4000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=1024", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=1024", 
                       "+LDB_PP3_QTYPE=QUNO", 
                       "+LDB_PP3_QID=3", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_4_t014   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_TRF_QTYPE_SELMODE=16", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=4000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=1024", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=1024", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_QID=3", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_4_t015   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_TRF_QTYPE_SELMODE=16", 
                       "+LDB_PP0_TRF_QPRI_SELMODE=10", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=4000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=1024", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=1024", 
                       "+LDB_PP3_QTYPE=QUNO", 
                       "+LDB_PP3_QID=3", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 

       ####
        atmord_test_5_t000   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_QID=0", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=3000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+LDB_PP1_QID=1", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=1000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=1000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=256", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=3000", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_RENQ_QTYPE=QUNO", 
                       "+LDB_PP3_QID=3", 
                       "+LDB_PP3_RENQ_QID=3", 
                       "+ldbpp3_wait2st_num=1", 
                       "+LDB_PP3_TRF_NEWDELAY_MIN=1000", 
                       "+LDB_PP3_TRF_NEWDELAY_MAX=1000", 
                       "+LDB_PP3_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP3_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP3_TRFFRAG_NUM_MAX=4", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_5_t001   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_QID=0", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=3000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+LDB_PP1_QID=1", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=1000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=1000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=256", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=3000", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_RENQ_QTYPE=QUNO", 
                       "+LDB_PP3_QID=3", 
                       "+LDB_PP3_RENQ_QID=3", 
                       "+ldbpp3_wait2st_num=1", 
                       "+LDB_PP3_TRF_NEWDELAY_MIN=1000", 
                       "+LDB_PP3_TRF_NEWDELAY_MAX=1000", 
                       "+LDB_PP3_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP3_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP3_TRFFRAG_NUM_MAX=4", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_5_t002   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_QID=0", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=3000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+LDB_PP1_QID=1", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=1000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=1000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=256", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=3000", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_RENQ_QTYPE=QUNO", 
                       "+LDB_PP3_QID=3", 
                       "+ldbpp3_wait2st_num=1", 
                       "+LDB_PP3_TRF_NEWDELAY_MIN=1000", 
                       "+LDB_PP3_TRF_NEWDELAY_MAX=1000", 
                       "+LDB_PP3_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP3_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP3_TRFFRAG_NUM_MAX=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_5_t003   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_QID=0", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=3000", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+LDB_PP1_QID=1", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=1000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=1000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=256", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=3000", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_RENQ_QTYPE=QUNO", 
                       "+LDB_PP3_QID=3", 
                       "+ldbpp3_wait2st_num=1", 
                       "+LDB_PP3_TRF_NEWDELAY_MIN=1000", 
                       "+LDB_PP3_TRF_NEWDELAY_MAX=1000", 
                       "+LDB_PP3_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP3_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP3_TRFFRAG_NUM_MAX=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


       atmord_test_5_t004    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=64", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_QID=0", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=512", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+LDB_PP1_QID=1", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=1000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=1000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=64", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=512", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_RENQ_QTYPE=QUNO", 
                       "+LDB_PP3_QID=3", 
                       "+LDB_PP3_RENQ_QID=3", 
                       "+ldbpp3_wait2st_num=1", 
                       "+LDB_PP3_TRF_NEWDELAY_MIN=1000", 
                       "+LDB_PP3_TRF_NEWDELAY_MAX=1000", 
                       "+LDB_PP3_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP3_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP3_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP3_ACOMP_CTRL_MODE=1", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_5_t005   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=64", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_QID=0", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=512", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+LDB_PP1_QID=1", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=1000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=1000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=64", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=512", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_RENQ_QTYPE=QUNO", 
                       "+LDB_PP3_QID=3", 
                       "+LDB_PP3_RENQ_QID=3", 
                       "+ldbpp3_wait2st_num=1", 
                       "+LDB_PP3_TRF_NEWDELAY_MIN=1000", 
                       "+LDB_PP3_TRF_NEWDELAY_MAX=1000", 
                       "+LDB_PP3_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP3_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP3_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP3_ACOMP_CTRL_MODE=1", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_5_t006   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=64", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_QID=0", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=512", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+LDB_PP1_QID=1", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=1000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=1000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=64", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=512", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_RENQ_QTYPE=QUNO", 
                       "+LDB_PP3_QID=3", 
                       "+ldbpp3_wait2st_num=1", 
                       "+LDB_PP3_TRF_NEWDELAY_MIN=1000", 
                       "+LDB_PP3_TRF_NEWDELAY_MAX=1000", 
                       "+LDB_PP3_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP3_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP3_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP3_ACOMP_CTRL_MODE=1", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_5_t007   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=64", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_QID=0", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=512", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QTYPE=QUNO", 
                       "+LDB_PP1_QID=1", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=1000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=1000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=2", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=64", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=512", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_RENQ_QTYPE=QUNO", 
                       "+LDB_PP3_QID=3", 
                       "+ldbpp3_wait2st_num=1", 
                       "+LDB_PP3_TRF_NEWDELAY_MIN=1000", 
                       "+LDB_PP3_TRF_NEWDELAY_MAX=1000", 
                       "+LDB_PP3_TRFFRAG_CTRL_MODE=1", 
                       "+LDB_PP3_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP3_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP3_ACOMP_CTRL_MODE=1", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


        atmord_test_5_t008   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=2048", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_QID=1", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=2048", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_QID=0", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=3", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+hqmproc_return_flow=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+HQMPROC_EOT_HIST_A_CHECK",
                    ],
       }, 


        atmord_test_5_t009   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=2048", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_QID=1", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=2048", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_QID=0", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=3", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+hqmproc_return_flow=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+HQMPROC_EOT_HIST_A_CHECK",
                    ],
       }, 

        atmord_test_5_t010   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=2048", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_QID=0", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=2048", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_QID=1", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=3", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+hqmproc_return_flow=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+HQMPROC_EOT_HIST_A_CHECK",
                    ],
       }, 


        atmord_test_5_t011   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=2048", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_QID=0", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=2048", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_QID=1", 
                       "+ldbpp1_wait2st_num=1", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=2000", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=2000", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=3", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=0", 
                       "+LDB_PP1_ACOMP_CTRL_MODE=1", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+hqmproc_return_flow=0", 
                       "+HQM_USE_CQORD_QUEUE", 
                       "+HQMPROC_EOT_HIST_A_CHECK",
                    ],
       }, 

       ####
       trf_4ldb4dir_multiqtype5_t00    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=4", 
                       "+has_frag_num_max=4", 
                       "+hqmproc_return_flow=1",
                    ],
       },  


        trf_4ldb4dir_multiqtype5_t01   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=4", 
                       "+has_frag_num_max=4", 
                       "+HQM_DIRPP_QDIR", 
                       "+hqmproc_return_flow=1",
                    ],
       },  

        trf_4ldb4dir_multiqtype5_t02   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=4", 
                       "+has_frag_num_max=4", 
                       "+hqmproc_return_flow=1",
                    ],
       },      


       trf_4ldb4dir_multiqtype5_t03    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=4", 
                       "+has_frag_num_max=4", 
                       "+hqmproc_return_flow=1",
                    ],
       },     

        trf_4ldb4dir_multiqtype5_t04   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1",
                    ],
       },      



      ########################################################################
      ########################################################################
      ##------------------------------------------------------------##
      ##  HQMV30 Cheetah2 Support:  Convert hqmproc.trf.golden.list  options to the following option-groups
      ##------------------------------------------------------------##
      ########################################################################
      ########################################################################

########################################
########################################
#HQMV30_PALB
########################################
########################################
###################
##########
#PALB.ENABLE=0
##########
#1QID => 8CQs
     dtrf_palb_t00      => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=8", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qtype_sel_mode=13", 
                       "+has_qid_sel_mode=0", 
                       "+has_qpri_sel_mode=20", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
#8QIDs => 8CQs
      dtrf_palb_t01     => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=8", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qtype_sel_mode=13", 
                       "+has_qid_sel_mode=0", 
                       "+has_qpri_sel_mode=20", 
                       "+hqmproc_return_flow=1",
                    ],
       },   


##########
#PALB.ENABLE=1
##########
#############
###### PALB Enabled with hcw_enqtrf_hqmproc_8cqqid_mmap_palb1_cfg.cft Only CQ[7] gets SCHED HCWs
#############
#test0
#1QID => 8CQs
#test1
#8QIDs => 8CQs
      dtrf_palb_t10     => {
           -simv_args => [
                       "+HQM_PALB_SET_0", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=8", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qtype_sel_mode=13", 
                       "+has_qid_sel_mode=0", 
                       "+has_qpri_sel_mode=20", 
                       "+hqmproc_return_flow=1",
                    ],
       },

#############
#############
###### PALB Enabled with hcw_enqtrf_hqmproc_8cqqid_mmap_palb1_cfg1.cft : CQ0/CQ2/CQ4/CQ6/CQ7 get traffics
#############
#############
#test2
#1QID => 8CQs
#test3
#8QIDs => 8CQs
     dtrf_palb_t20      => {
           -simv_args => [
                       "+HQM_PALB_SET_1", 
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=8", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=8", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_qtype_sel_mode=13", 
                       "+has_qid_sel_mode=0", 
                       "+has_qpri_sel_mode=20", 
                       "+hqmproc_return_flow=1",
                    ],
       },


#############################################################################################
###########
###########
##### 1DIR QID, fixed prio (whitebox coverage)
      dtrf_dirqid1_fixedprio     => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+DIR_PP1_TRF_ENA=1", 
                       "+DIR_PP1_Q0_NUM_HCW=512", 
                       "+DIR_PP1_QID=1", 
                       "+hqmproc_return_flow=0",
                    ],
       },

###########
###########
#####smoke test  running with system.INGRESS_CTL bit1/2/3/4/
       dtrf_1dir1ldb_dt0000    => {
           -simv_args => [
                       "+HQM_PRIM_CLK_800_MHZ", 
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=512", 
                       "+LDB_PP1_TRF_ENA=0", 
                       "+LDB_PP1_Q0_NUM_HCW=0", 
                       "+LDB_PP2_TRF_ENA=0", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP3_TRF_ENA=0", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+DIR_PP0_TRF_ENA=1", 
                       "+DIR_PP0_Q0_NUM_HCW=512", 
                       "+DIR_PP1_TRF_ENA=0", 
                       "+DIR_PP1_Q0_NUM_HCW=0", 
                       "+DIR_PP2_TRF_ENA=0", 
                       "+DIR_PP2_Q0_NUM_HCW=0", 
                       "+DIR_PP3_TRF_ENA=0", 
                       "+DIR_PP3_Q0_NUM_HCW=0", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 
       surv_ingress_holdhcw_w    => {
           -simv_args => [
                       "+hqmproc_sys_ingress_holdhcw_w=1", 
                    ],
       }, 
       surv_ingress_single_step_enq    => {
           -simv_args => [
                       "+hqmproc_sys_ingress_single_step_enq=1", 
                    ],
       }, 
       surv_ingress_single_step_hcw_w    => {
           -simv_args => [
                       "+hqmproc_sys_ingress_single_step_hcw_w=1", 
                    ],
       }, 
       surv_ingress_enable_debug    => {
           -simv_args => [
                       "+hqmproc_sys_ingress_enable_debug=1", 
                    ],
       }, 


####################################################
####################################################
#64ldbPP/CQ
      dtrf_64dir64ldb_dt0000     => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=128", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=64", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=13", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_renq_qid_sel_mode=6", 
                       "+hqmproc_return_flow=1",
                    ],
       }, 


####################################################
####################################################
####################################################
####################################################
#WU Test
####################################################
####################################################
####################################################
####################################################
     dtrf_wu_t000      => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_wuctl_schcnt_check=1", 
                       "+hqmproc_wuctl_schcnt_diff=0  has_comp_weight=0", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=1024", 
                       "+LDB_PP0_QTYPE=QUNO", 
                       "+LDB_PP0_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP0_COMP_RETURN_DELAY=60000", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=0", 
                       "+LDB_PP1_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP1_COMP_RETURN_DELAY=60000", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP2_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP2_COMP_RETURN_DELAY=60000", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+LDB_PP3_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP3_COMP_RETURN_DELAY=60000", 
                       "+hqmproc_return_flow=0",
                    ],
       },   
       dtrf_wu_t001    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_wuctl_schcnt_check=1", 
                       "+hqmproc_wuctl_schcnt_diff=0    has_comp_weight=0", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=1024", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_TRF_LOCKID_SELMODE=7", 
                       "+LDB_PP0_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP0_COMP_RETURN_DELAY=60000", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=0", 
                       "+LDB_PP1_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP1_COMP_RETURN_DELAY=60000", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP2_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP2_COMP_RETURN_DELAY=60000", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+LDB_PP3_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP3_COMP_RETURN_DELAY=60000", 
                       "+hqmproc_return_flow=0",
                    ],
       },   
       dtrf_wu_t002    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_wuctl_schcnt_check=2", 
                       "+hqmproc_wuctl_schcnt_diff=0   has_comp_weight=0", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=1024", 
                       "+LDB_PP0_QTYPE=QUNO", 
                       "+LDB_PP0_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP0_COMP_RETURN_DELAY=60000", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=0", 
                       "+LDB_PP1_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP1_COMP_RETURN_DELAY=60000", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP2_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP2_COMP_RETURN_DELAY=60000", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+LDB_PP3_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP3_COMP_RETURN_DELAY=60000", 
                       "+hqmproc_return_flow=0",
                    ],
       },   
        dtrf_wu_t003   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_wuctl_schcnt_check=3", 
                       "+hqmproc_wuctl_schcnt_diff=0   has_comp_weight=0", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=1024", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP0_COMP_RETURN_DELAY=60000", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=0", 
                       "+LDB_PP1_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP1_COMP_RETURN_DELAY=60000", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP2_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP2_COMP_RETURN_DELAY=60000", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+LDB_PP3_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP3_COMP_RETURN_DELAY=60000", 
                       "+hqmproc_return_flow=0",
                    ],
       },   
       dtrf_wu_t004    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_wuctl_schcnt_check=2", 
                       "+hqmproc_wuctl_schcnt_diff=0   has_comp_weight=0", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=1024", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_TRF_LOCKID_SELMODE=17", 
                       "+LDB_PP0_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP0_COMP_RETURN_DELAY=60000", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=0", 
                       "+LDB_PP1_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP1_COMP_RETURN_DELAY=60000", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=0", 
                       "+LDB_PP2_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP2_COMP_RETURN_DELAY=60000", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+LDB_PP3_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP3_COMP_RETURN_DELAY=60000", 
                       "+hqmproc_return_flow=0",
                    ],
       },   
      dtrf_wu_t005     => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_wuctl_schcnt_check=1", 
                       "+hqmproc_wuctl_schcnt_diff=0 has_comp_weight=0", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_QTYPE=QUNO", 
                       "+LDB_PP0_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP0_COMP_RETURN_DELAY=80000", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=256", 
                       "+LDB_PP1_QTYPE=QUNO", 
                       "+LDB_PP1_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP1_COMP_RETURN_DELAY=80000", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=256", 
                       "+LDB_PP2_QTYPE=QUNO", 
                       "+LDB_PP2_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP2_COMP_RETURN_DELAY=80000", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=256", 
                       "+LDB_PP3_QTYPE=QUNO", 
                       "+LDB_PP3_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP3_COMP_RETURN_DELAY=80000", 
                       "+hqmproc_return_flow=0",
                    ],
       },   
       dtrf_wu_t006    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_wuctl_schcnt_check=1", 
                       "+hqmproc_wuctl_schcnt_diff=0   has_comp_weight=0", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP0_COMP_RETURN_DELAY=80000", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=256", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP1_COMP_RETURN_DELAY=80000", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=256", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP2_COMP_RETURN_DELAY=80000", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=256", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP3_COMP_RETURN_DELAY=80000", 
                       "+hqmproc_return_flow=0",
                    ],
       },   
      dtrf_wu_t007     => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_wuctl_schcnt_check=1", 
                       "+hqmproc_wuctl_schcnt_diff=0   has_comp_weight=0", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_TRF_LOCKID_SELMODE=4", 
                       "+LDB_PP0_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP0_COMP_RETURN_DELAY=80000", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=256", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_TRF_LOCKID_SELMODE=4", 
                       "+LDB_PP1_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP1_COMP_RETURN_DELAY=80000", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=256", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_TRF_LOCKID_SELMODE=4", 
                       "+LDB_PP2_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP2_COMP_RETURN_DELAY=80000", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=256", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_TRF_LOCKID_SELMODE=4", 
                       "+LDB_PP3_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP3_COMP_RETURN_DELAY=80000", 
                       "+hqmproc_return_flow=0",
                    ],
       },   
        dtrf_wu_t008   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_wuctl_schcnt_check=2", 
                       "+hqmproc_wuctl_schcnt_diff=0   has_comp_weight=0", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_QTYPE=QUNO", 
                       "+LDB_PP0_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP0_COMP_RETURN_DELAY=80000", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=256", 
                       "+LDB_PP1_QTYPE=QUNO", 
                       "+LDB_PP1_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP1_COMP_RETURN_DELAY=80000", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=256", 
                       "+LDB_PP2_QTYPE=QUNO", 
                       "+LDB_PP2_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP2_COMP_RETURN_DELAY=80000", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=256", 
                       "+LDB_PP3_QTYPE=QUNO", 
                       "+LDB_PP3_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP3_COMP_RETURN_DELAY=80000", 
                       "+hqmproc_return_flow=0",
                    ],
       },   
        dtrf_wu_t009   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_wuctl_schcnt_check=2", 
                       "+hqmproc_wuctl_schcnt_diff=0   has_comp_weight=0", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP0_COMP_RETURN_DELAY=80000", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=256", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP1_COMP_RETURN_DELAY=80000", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=256", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP2_COMP_RETURN_DELAY=80000", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=256", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP3_COMP_RETURN_DELAY=80000", 
                       "+hqmproc_return_flow=0",
                    ],
       },   
       dtrf_wu_t010    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_wuctl_schcnt_check=2", 
                       "+hqmproc_wuctl_schcnt_diff=0   has_comp_weight=0", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=256", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_TRF_LOCKID_SELMODE=4", 
                       "+LDB_PP0_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP0_COMP_RETURN_DELAY=80000", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=256", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_TRF_LOCKID_SELMODE=4", 
                       "+LDB_PP1_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP1_COMP_RETURN_DELAY=80000", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=256", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_TRF_LOCKID_SELMODE=4", 
                       "+LDB_PP2_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP2_COMP_RETURN_DELAY=80000", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=256", 
                       "+LDB_PP3_QTYPE=QATM", 
                       "+LDB_PP3_TRF_LOCKID_SELMODE=4", 
                       "+LDB_PP3_COMP_RETURN_DELAY_MODE=0", 
                       "+LDB_PP3_COMP_RETURN_DELAY=80000", 
                       "+hqmproc_return_flow=0",
                    ],
       },   


####################################################
####################################################
####################################################
####################################################
#cmd=RELEASE Test
####################################################
####################################################
####################################################
####################################################
###############################
###############################
#RELEASE Flow with 4pp
###############################
###############################
       dtrf_rels_t000    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=8", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_QID=0", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=32", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_QID=1", 
                       "+LDB_PP1_RENQ_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QID=1", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=16", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP1_TRFREL_QID=0", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=200", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=300", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=40", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP2_RENQ_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QID=2", 
                       "+LDB_PP2_TRFFRAG_CTRL_MODE=17", 
                       "+LDB_PP2_TRFFRAG_NUM_MIN=1", 
                       "+LDB_PP2_TRFFRAG_NUM_MAX=1", 
                       "+LDB_PP2_TRFNODEC_FRAG_NUM=4", 
                       "+LDB_PP2_TRFREL_QID=0", 
                       "+LDB_PP2_TRFREL_QTYPE=QATM", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+DIR_PP3_TRF_NEWDELAY_MIN=800", 
                       "+DIR_PP3_TRF_NEWDELAY_MAX=800", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
        dtrf_rels_t001   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=8", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP0_QID=0", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=32", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_QID=1", 
                       "+LDB_PP1_RENQ_QTYPE=QATM", 
                       "+LDB_PP1_RENQ_QID=1", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=16", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=4", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=4", 
                       "+LDB_PP1_TRFREL_QID=0", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=200", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=300", 
                       "+LDB_PP2_TRF_ENA=1", 
                       "+LDB_PP2_Q0_NUM_HCW=232", 
                       "+LDB_PP2_QTYPE=QATM", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP2_RENQ_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QID=2", 
                       "+LDB_PP2_TRFFRAG_CTRL_MODE=17", 
                       "+LDB_PP2_TRFFRAG_NUM_MIN=7", 
                       "+LDB_PP2_TRFFRAG_NUM_MAX=7", 
                       "+LDB_PP2_TRFNODEC_FRAG_NUM=4", 
                       "+LDB_PP2_TRFREL_QID=0", 
                       "+LDB_PP2_TRFREL_QTYPE=QATM", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP2_TRF_NEWDELAY_MIN=500", 
                       "+LDB_PP3_TRF_ENA=1", 
                       "+LDB_PP3_Q0_NUM_HCW=0", 
                       "+DIR_PP3_TRF_NEWDELAY_MIN=800", 
                       "+DIR_PP3_TRF_NEWDELAY_MAX=800", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

####################################################
#Try Scenario4 ord replay test 
##################
#scenario 4, test support ord replay test
##################
      surv_bgcfg_ena2     => {
           -simv_args => [
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_bgcfg_enable=2", 
                       "+hqmproc_bgcfg_waitnum=100", 
                       "+hqmproc_bgcfg_loopnum=100", 
                       "+hqmproc_bgcfg_sel=20", 
                       "+hqmproc_bgcfg_grprnd_sel=0",
                    ],
       },


####################################################
####################################################
#qType=ATM/UNO, sending FRAG/FRAG_T Test
####################################################
####################################################
     dtrf_frag2new_t000      => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
      dtrf_frag2new_t001     => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+LDB_PP0_TRFFRAG_NEW_CTRL=1", 
                       "+LDB_PP0_TRFFRAG_NEW_PROB=100", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
        dtrf_frag2new_t002   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_frag_new_ctrl=1", 
                       "+has_frag_new_prob=100", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

       dtrf_frag2new_t003    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+has_frag_new_ctrl=1", 
                       "+has_frag_new_prob=100", 
                       "+hqmproc_return_flow=1",
                    ],
       },   

       dtrf_frag2new_t004    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_frag_new_ctrl=1", 
                       "+has_frag_new_prob=100", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       dtrf_frag2new_t005    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+has_frag_new_ctrl=1", 
                       "+has_frag_new_prob=100", 
                       "+hqmproc_return_flow=1",
                    ],
       }, 
        dtrf_frag2new_t006   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=0", 
                       "+LDB_PP0_QID=0", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_QID=1", 
                       "+LDB_PP1_QTYPE=QUNO", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP2_QTYPE=QORD", 
                       "+LDB_PP3_QID=3", 
                       "+LDB_PP3_QTYPE=QDIR", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=0", 
                       "+LDB_PP2_RENQ_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QID=3", 
                       "+has_frag_ctrl=0", 
                       "+LDB_PP2_TRFFRAG_NEW_CTRL=1", 
                       "+LDB_PP2_TRFFRAG_NEW_PROB=100", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
        dtrf_frag2new_t007   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=0", 
                       "+LDB_PP0_QID=0", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_QID=1", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP2_QTYPE=QORD", 
                       "+LDB_PP3_QID=3", 
                       "+LDB_PP3_QTYPE=QDIR", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=0", 
                       "+LDB_PP2_RENQ_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QID=2", 
                       "+has_frag_ctrl=0", 
                       "+LDB_PP0_TRFFRAG_NEW_CTRL=1", 
                       "+LDB_PP0_TRFFRAG_NEW_PROB=50", 
                       "+LDB_PP3_TRFFRAG_NEW_CTRL=1", 
                       "+LDB_PP3_TRFFRAG_NEW_PROB=50", 
                       "+hqmproc_return_flow=1",
                    ],
       },  
        dtrf_frag2new_t007_0   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=0", 
                       "+LDB_PP0_QID=0", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_QID=1", 
                       "+LDB_PP1_QTYPE=QORD", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP2_QTYPE=QORD", 
                       "+LDB_PP3_QID=3", 
                       "+LDB_PP3_QTYPE=QDIR", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=0", 
                       "+LDB_PP2_RENQ_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QID=2", 
                       "+has_frag_ctrl=0", 
                       "+LDB_PP0_TRFFRAG_NEW_CTRL=1", 
                       "+LDB_PP0_TRFFRAG_NEW_PROB=50", 
                       "+LDB_PP3_TRFFRAG_NEW_CTRL=1", 
                       "+LDB_PP3_TRFFRAG_NEW_PROB=50", 
                       "+hqmproc_return_flow=1",
                    ],
       },  

        dtrf_frag2new_t008   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=0", 
                       "+LDB_PP0_QID=0", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_QID=1", 
                       "+LDB_PP1_QTYPE=QUNO", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP2_QTYPE=QORD", 
                       "+LDB_PP3_QID=3", 
                       "+LDB_PP3_QTYPE=QDIR", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=0", 
                       "+LDB_PP2_RENQ_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QID=2", 
                       "+has_frag_ctrl=0", 
                       "+LDB_PP0_TRFFRAG_NEW_CTRL=1", 
                       "+LDB_PP0_TRFFRAG_NEW_PROB=50", 
                       "+LDB_PP1_TRFFRAG_NEW_CTRL=1", 
                       "+LDB_PP1_TRFFRAG_NEW_PROB=50", 
                       "+LDB_PP3_TRFFRAG_NEW_CTRL=1", 
                       "+LDB_PP3_TRFFRAG_NEW_PROB=50", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
        dtrf_frag2new_t008_0   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=0", 
                       "+has_qtype_sel_mode=0", 
                       "+LDB_PP0_QID=0", 
                       "+LDB_PP0_QTYPE=QATM", 
                       "+LDB_PP1_QID=1", 
                       "+LDB_PP1_QTYPE=QUNO", 
                       "+LDB_PP2_QID=2", 
                       "+LDB_PP2_QTYPE=QORD", 
                       "+LDB_PP3_QID=3", 
                       "+LDB_PP3_QTYPE=QDIR", 
                       "+has_renq_qid_sel_mode=0", 
                       "+has_renq_qtype_sel_mode=0", 
                       "+LDB_PP2_RENQ_QTYPE=QATM", 
                       "+LDB_PP2_RENQ_QID=2", 
                       "+has_frag_ctrl=0", 
                       "+LDB_PP0_TRFFRAG_NEW_CTRL=1", 
                       "+LDB_PP0_TRFFRAG_NEW_PROB=50", 
                       "+LDB_PP1_TRFFRAG_NEW_CTRL=1", 
                       "+LDB_PP1_TRFFRAG_NEW_PROB=50", 
                       "+LDB_PP3_TRFFRAG_NEW_CTRL=1", 
                       "+LDB_PP3_TRFFRAG_NEW_PROB=50", 
                       "+hqmproc_return_flow=1",
                    ],
       }, 
        dtrf_frag2new_t009   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+LDB_PP0_TRF_ENA=1", 
                       "+LDB_PP0_Q0_NUM_HCW=64", 
                       "+LDB_PP0_QTYPE=QORD", 
                       "+LDB_PP0_QID=0", 
                       "+LDB_PP0_TRFFRAG_NEW_CTRL=1", 
                       "+LDB_PP0_TRFFRAG_NEW_PROB=100", 
                       "+LDB_PP1_TRF_ENA=1", 
                       "+LDB_PP1_Q0_NUM_HCW=1024", 
                       "+LDB_PP1_QTYPE=QATM", 
                       "+LDB_PP1_QID=1", 
                       "+LDB_PP1_RENQ_QTYPE=QDIR", 
                       "+LDB_PP1_RENQ_QID=2", 
                       "+LDB_PP1_TRF_NEWDELAY_MIN=200", 
                       "+LDB_PP1_TRF_NEWDELAY_MAX=300", 
                       "+LDB_PP1_TRFFRAG_CTRL_MODE=11", 
                       "+LDB_PP1_TRFFRAG_NUM_MIN=0", 
                       "+LDB_PP1_TRFFRAG_NUM_MAX=16", 
                       "+DIR_PP2_TRF_ENA=1", 
                       "+DIR_PP2_Q0_NUM_HCW=0", 
                       "+DIR_PP2_TRF_NEWDELAY_MIN=500", 
                       "+DIR_PP2_TRF_NEWDELAY_MAX=500", 
                       "+hqmproc_return_flow=1",
                    ],
       },   




###############################
#surv_delay_clockoff 0
###############################
        dtrf_surv_delay_clockoff_t000   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_delayclkoff_enable=1",
                    ],
       }, 

       dtrf_4dir4ldb_dt0001    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1025", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1",
                    ],
       },  

        dtrf_4dir4ldb_dt0002   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1025", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=15", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+hqmproc_return_flow=1",
                    ],
       },  

       dtrf_4dir4ldb_dt0003    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1025", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+hqmproc_return_flow=1",
                    ],
       },  


############################################################################################################
############################################################################################################
#Congestion tests using enqtrf seq
############################################################################################################
############################################################################################################
       dtrf_congestion_4dir4ldb_dt00    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=4", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_lsp_qidthreshold_enable=1", 
                       "+hqm_lsp_qid_depthres_rnd", 
                       "+hqm_lsp_qid_depth_thresh_qidmax=4",
                    ],
       },  
       dtrf_congestion_4dir4ldb_dt01    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_lsp_qidthreshold_enable=1", 
                       "+hqm_lsp_qid_depthres_rnd", 
                       "+hqm_lsp_qid_depth_thresh_qidmax=32",
                    ],
       },   
       dtrf_congestion_4dir4ldb_dt02    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_lsp_qidthreshold_enable=1", 
                       "+hqm_lsp_qid_depthres_rnd", 
                       "+hqm_lsp_qid_depth_thresh_qidmax=32", 
                       "+has_qpri_sel_mode=9",
                    ],
       },   

        dtrf_congestion_4dir4ldb_dt03   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_lsp_qidthreshold_enable=1", 
                       "+hqm_lsp_qid_depthres_rnd", 
                       "+hqm_lsp_qid_depth_thresh_qidmax=32",
                    ],
       },   
       dtrf_congestion_4dir4ldb_dt04    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=8", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_lsp_qidthreshold_enable=1", 
                       "+hqm_lsp_qid_depthres_rnd", 
                       "+hqm_lsp_qid_depth_thresh_qidmax=32", 
                       "+has_qpri_sel_mode=9",
                    ],
       },   


############################################################################################################
############################################################################################################
#COS test using enqtrf seq
############################################################################################################
############################################################################################################
      dtrf_cos_ldb64_dt000     => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=64", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+perfck_sel=10", 
                       "+perfck_tolerance_0=2800", 
                       "+perfck_tolerance_1=2000", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
       dtrf_cos_ldb64_dt001    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=64", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+hqm_lsp_range_cos_0_val=60", 
                       "+hqm_lsp_range_cos_1_val=60", 
                       "+hqm_lsp_range_cos_2_val=20", 
                       "+hqm_lsp_range_cos_3_val=20", 
                       "+perfck_sel=11", 
                       "+perfck_tolerance_0=2800", 
                       "+perfck_tolerance_1=2000", 
                       "+perfck_tolerance_2=3000", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
       dtrf_cos_ldb64_dt002    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=64", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+hqm_lsp_range_cos_0_val=20", 
                       "+hqm_lsp_range_cos_1_val=20", 
                       "+hqm_lsp_range_cos_2_val=60", 
                       "+hqm_lsp_range_cos_3_val=60", 
                       "+perfck_sel=12", 
                       "+perfck_tolerance_0=2800", 
                       "+perfck_tolerance_1=2000", 
                       "+perfck_tolerance_2=3000", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
 
       dtrf_cos_ldb64_dt003    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=64", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+hqm_lsp_range_cos_0_val=20", 
                       "+hqm_lsp_range_cos_1_val=20", 
                       "+hqm_lsp_range_cos_2_val=20", 
                       "+hqm_lsp_range_cos_3_val=a0", 
                       "+perfck_sel=13", 
                       "+perfck_tolerance_0=2800", 
                       "+perfck_tolerance_1=2000", 
                       "+perfck_tolerance_2=3000", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
       dtrf_cos_ldb64_dt004    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=64", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+hqm_lsp_range_cos_0_val=a0", 
                       "+hqm_lsp_range_cos_1_val=20", 
                       "+hqm_lsp_range_cos_2_val=20", 
                       "+hqm_lsp_range_cos_3_val=20", 
                       "+perfck_sel=14", 
                       "+perfck_tolerance_0=2800", 
                       "+perfck_tolerance_1=2000", 
                       "+perfck_tolerance_2=3000", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
       dtrf_cos_ldb64_dt005    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=64", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+hqm_lsp_range_cos_0_val=70", 
                       "+hqm_lsp_range_cos_1_val=50", 
                       "+hqm_lsp_range_cos_2_val=30", 
                       "+hqm_lsp_range_cos_3_val=10", 
                       "+perfck_sel=15", 
                       "+perfck_tolerance_0=2800", 
                       "+perfck_tolerance_1=2000", 
                       "+perfck_tolerance_2=3000", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
       dtrf_cos_ldb64_dt006    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=64", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+hqm_lsp_range_cos_0_val=10", 
                       "+hqm_lsp_range_cos_1_val=30", 
                       "+hqm_lsp_range_cos_2_val=50", 
                       "+hqm_lsp_range_cos_3_val=70", 
                       "+perfck_sel=16", 
                       "+perfck_tolerance_0=2800", 
                       "+perfck_tolerance_1=2000", 
                       "+perfck_tolerance_2=3000", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
#################
#DynamicCfg#
#################
        dtrf_cos_ldb64_dt010   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=64", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+hqm_lsp_range_cos_0_val=60", 
                       "+hqm_lsp_range_cos_1_val=60", 
                       "+hqm_lsp_range_cos_2_val=20", 
                       "+hqm_lsp_range_cos_3_val=20", 
                       "+perfck_sel=11", 
                       "+perfck_tolerance_0=2800", 
                       "+perfck_tolerance_1=2000", 
                       "+perfck_tolerance_2=3000", 
                       "+hqmproc_lsp_coscfg_enable=1", 
                       "+hqmproc_lsp_cosrecfg_waitnum=100", 
                       "+hqmproc_lsp_cosrecfg_hcwnum=2048", 
                       "+hqm_lsp_range_cosrecfg_0_val=60", 
                       "+hqm_lsp_range_cosrecfg_1_val=60", 
                       "+hqm_lsp_range_cosrecfg_2_val=20", 
                       "+hqm_lsp_range_cosrecfg_3_val=20", 
                       "+hqmproc_return_flow=1",
                    ],
       },     

       dtrf_cos_ldb64_dt011    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=64", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+hqm_lsp_range_cos_0_val=60", 
                       "+hqm_lsp_range_cos_1_val=60", 
                       "+hqm_lsp_range_cos_2_val=20", 
                       "+hqm_lsp_range_cos_3_val=20", 
                       "+perfck_sel=10", 
                       "+perfck_tolerance_0=2800", 
                       "+perfck_tolerance_1=2000", 
                       "+perfck_tolerance_2=3000", 
                       "+hqmproc_lsp_coscfg_enable=1", 
                       "+hqmproc_lsp_cosrecfg_waitnum=10", 
                       "+hqmproc_lsp_cosrecfg_hcwnum=2500", 
                       "+hqm_lsp_range_cosrecfg_0_val=20", 
                       "+hqm_lsp_range_cosrecfg_1_val=20", 
                       "+hqm_lsp_range_cosrecfg_2_val=60", 
                       "+hqm_lsp_range_cosrecfg_3_val=60", 
                       "+hqmproc_return_flow=1",
                    ],
       },     

        dtrf_cos_ldb64_dt012   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=64", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+hqm_lsp_range_cos_0_val=20", 
                       "+hqm_lsp_range_cos_1_val=20", 
                       "+hqm_lsp_range_cos_2_val=60", 
                       "+hqm_lsp_range_cos_3_val=60", 
                       "+perfck_sel=12", 
                       "+perfck_tolerance_0=2800", 
                       "+perfck_tolerance_1=2000", 
                       "+perfck_tolerance_2=3000", 
                       "+hqmproc_lsp_coscfg_enable=1", 
                       "+hqmproc_lsp_cosrecfg_waitnum=100", 
                       "+hqmproc_lsp_cosrecfg_hcwnum=2048", 
                       "+hqm_lsp_range_cosrecfg_0_val=20", 
                       "+hqm_lsp_range_cosrecfg_1_val=20", 
                       "+hqm_lsp_range_cosrecfg_2_val=60", 
                       "+hqm_lsp_range_cosrecfg_3_val=60", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
  
       dtrf_cos_ldb64_dt013    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=64", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+hqm_lsp_range_cos_0_val=20", 
                       "+hqm_lsp_range_cos_1_val=20", 
                       "+hqm_lsp_range_cos_2_val=60", 
                       "+hqm_lsp_range_cos_3_val=60", 
                       "+perfck_sel=10", 
                       "+perfck_tolerance_0=2800", 
                       "+perfck_tolerance_1=2000", 
                       "+perfck_tolerance_2=3000", 
                       "+hqmproc_lsp_coscfg_enable=1", 
                       "+hqmproc_lsp_cosrecfg_waitnum=10", 
                       "+hqmproc_lsp_cosrecfg_hcwnum=2500", 
                       "+hqm_lsp_range_cosrecfg_0_val=60", 
                       "+hqm_lsp_range_cosrecfg_1_val=60", 
                       "+hqm_lsp_range_cosrecfg_2_val=20", 
                       "+hqm_lsp_range_cosrecfg_3_val=20", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_cos_ldb64_dt014   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=64", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+hqm_lsp_range_cos_0_val=20", 
                       "+hqm_lsp_range_cos_1_val=20", 
                       "+hqm_lsp_range_cos_2_val=20", 
                       "+hqm_lsp_range_cos_3_val=a0", 
                       "+perfck_sel=13", 
                       "+perfck_tolerance_0=2800", 
                       "+perfck_tolerance_1=2000", 
                       "+perfck_tolerance_2=3000", 
                       "+hqmproc_lsp_coscfg_enable=1", 
                       "+hqmproc_lsp_cosrecfg_waitnum=100", 
                       "+hqmproc_lsp_cosrecfg_hcwnum=2048", 
                       "+hqm_lsp_range_cosrecfg_0_val=20", 
                       "+hqm_lsp_range_cosrecfg_1_val=20", 
                       "+hqm_lsp_range_cosrecfg_2_val=20", 
                       "+hqm_lsp_range_cosrecfg_3_val=a0", 
                       "+hqmproc_return_flow=1",
                    ],
       }, 
        dtrf_cos_ldb64_dt015   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=64", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+hqm_lsp_range_cos_0_val=20", 
                       "+hqm_lsp_range_cos_1_val=20", 
                       "+hqm_lsp_range_cos_2_val=20", 
                       "+hqm_lsp_range_cos_3_val=a0", 
                       "+perfck_sel=17", 
                       "+perfck_tolerance_0=2800", 
                       "+perfck_tolerance_1=2000", 
                       "+perfck_tolerance_2=3000", 
                       "+hqmproc_lsp_coscfg_enable=1", 
                       "+hqmproc_lsp_cosrecfg_waitnum=10", 
                       "+hqmproc_lsp_cosrecfg_hcwnum=2500", 
                       "+hqm_lsp_range_cosrecfg_0_val=a0", 
                       "+hqm_lsp_range_cosrecfg_1_val=20", 
                       "+hqm_lsp_range_cosrecfg_2_val=20", 
                       "+hqm_lsp_range_cosrecfg_3_val=20", 
                       "+hqmproc_return_flow=1",
                    ],
       }, 
        dtrf_cos_ldb64_dt016    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=64", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+hqm_lsp_range_cos_0_val=a0", 
                       "+hqm_lsp_range_cos_1_val=20", 
                       "+hqm_lsp_range_cos_2_val=20", 
                       "+hqm_lsp_range_cos_3_val=20", 
                       "+perfck_sel=14", 
                       "+perfck_tolerance_0=2800", 
                       "+perfck_tolerance_1=2000", 
                       "+perfck_tolerance_2=3000", 
                       "+hqmproc_lsp_coscfg_enable=1", 
                       "+hqmproc_lsp_cosrecfg_waitnum=100", 
                       "+hqmproc_lsp_cosrecfg_hcwnum=2048", 
                       "+hqm_lsp_range_cosrecfg_0_val=a0", 
                       "+hqm_lsp_range_cosrecfg_1_val=20", 
                       "+hqm_lsp_range_cosrecfg_2_val=20", 
                       "+hqm_lsp_range_cosrecfg_3_val=20", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
       dtrf_cos_ldb64_dt017    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=64", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+hqm_lsp_range_cos_0_val=a0", 
                       "+hqm_lsp_range_cos_1_val=20", 
                       "+hqm_lsp_range_cos_2_val=20", 
                       "+hqm_lsp_range_cos_3_val=20", 
                       "+perfck_sel=17", 
                       "+perfck_tolerance_0=2800", 
                       "+perfck_tolerance_1=2000", 
                       "+perfck_tolerance_2=3000", 
                       "+hqmproc_lsp_coscfg_enable=1", 
                       "+hqmproc_lsp_cosrecfg_waitnum=10", 
                       "+hqmproc_lsp_cosrecfg_hcwnum=2500", 
                       "+hqm_lsp_range_cosrecfg_0_val=20", 
                       "+hqm_lsp_range_cosrecfg_1_val=20", 
                       "+hqm_lsp_range_cosrecfg_2_val=20", 
                       "+hqm_lsp_range_cosrecfg_3_val=a0", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_cos_ldb64_dt018   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=64", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+hqm_lsp_range_cos_0_val=70", 
                       "+hqm_lsp_range_cos_1_val=50", 
                       "+hqm_lsp_range_cos_2_val=30", 
                       "+hqm_lsp_range_cos_3_val=10", 
                       "+perfck_sel=15", 
                       "+perfck_tolerance_0=2800", 
                       "+perfck_tolerance_1=2000", 
                       "+perfck_tolerance_2=3000", 
                       "+hqmproc_lsp_coscfg_enable=1", 
                       "+hqmproc_lsp_cosrecfg_waitnum=100", 
                       "+hqmproc_lsp_cosrecfg_hcwnum=2048", 
                       "+hqm_lsp_range_cosrecfg_0_val=70", 
                       "+hqm_lsp_range_cosrecfg_1_val=50", 
                       "+hqm_lsp_range_cosrecfg_2_val=30", 
                       "+hqm_lsp_range_cosrecfg_3_val=10", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_cos_ldb64_dt019   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=64", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=64", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=0", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=128", 
                       "+hqm_lsp_range_cos_0_val=10", 
                       "+hqm_lsp_range_cos_1_val=30", 
                       "+hqm_lsp_range_cos_2_val=50", 
                       "+hqm_lsp_range_cos_3_val=70", 
                       "+perfck_sel=16", 
                       "+perfck_tolerance_0=2800", 
                       "+perfck_tolerance_1=2000", 
                       "+perfck_tolerance_2=3000", 
                       "+hqmproc_lsp_coscfg_enable=1", 
                       "+hqmproc_lsp_cosrecfg_waitnum=100", 
                       "+hqmproc_lsp_cosrecfg_hcwnum=2048", 
                       "+hqm_lsp_range_cosrecfg_0_val=10", 
                       "+hqm_lsp_range_cosrecfg_1_val=30", 
                       "+hqm_lsp_range_cosrecfg_2_val=50", 
                       "+hqm_lsp_range_cosrecfg_3_val=70", 
                       "+hqmproc_return_flow=1",
                    ],
       },     


###############################################
#bgcfg2
###############################################
        dtrf_bgcfg_4dir4ldb_dt020   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_sel=10", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt021   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_sel=11", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt022   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_sel=12", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt023   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt024   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=2", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt025   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=3", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt026   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=4", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
       dtrf_bgcfg_4dir4ldb_dt027    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=5", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt028   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
       dtrf_bgcfg_4dir4ldb_dt029    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=2", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
       dtrf_bgcfg_4dir4ldb_dt030    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=3", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
       dtrf_bgcfg_4dir4ldb_dt031    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=4", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt032   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=5", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt033   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt034   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=2", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
       dtrf_bgcfg_4dir4ldb_dt035    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=3", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
       dtrf_bgcfg_4dir4ldb_dt036    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=4", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
       dtrf_bgcfg_4dir4ldb_dt037    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=5", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt038   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
         dtrf_bgcfg_4dir4ldb_dt039  => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=2", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt040   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=3", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
       dtrf_bgcfg_4dir4ldb_dt041    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=4", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt042   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=5", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
       dtrf_bgcfg_4dir4ldb_dt043    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt044   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=2", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt045   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=3", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
       dtrf_bgcfg_4dir4ldb_dt046    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=4", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
       dtrf_bgcfg_4dir4ldb_dt047    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=5", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
#group run6
        dtrf_bgcfg_4dir4ldb_dt048   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt049   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=2", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt050   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=3", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt051   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=4", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
       dtrf_bgcfg_4dir4ldb_dt052    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_bgcfg_grp_sel=5", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
##rnd
         dtrf_bgcfg_4dir4ldb_dt053  => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt054   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt055   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },     

        dtrf_bgcfg_4dir4ldb_dt056   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt057   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
       dtrf_bgcfg_4dir4ldb_dt058    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt059   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt060   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt061   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
        dtrf_bgcfg_4dir4ldb_dt062   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },     
       dtrf_bgcfg_4dir4ldb_dt063    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },     


#############################
#############################
#MEAS
#############################
#############################
     dtrf_meas_4dir4ldb_dt000      => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },    
        dtrf_meas_4dir4ldb_dt001   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+DIR_PP0_MEAS_ENB=1", 
                       "+DIR_PP0_MEAS_RAND=1", 
                       "+DIR_PP0_IDSI_CTRL=0", 
                       "+DIR_PP1_MEAS_ENB=1", 
                       "+DIR_PP1_MEAS_RAND=1", 
                       "+DIR_PP1_IDSI_CTRL=0", 
                       "+DIR_PP2_MEAS_ENB=1", 
                       "+DIR_PP2_MEAS_RAND=1", 
                       "+DIR_PP2_IDSI_CTRL=0", 
                       "+DIR_PP3_MEAS_ENB=1", 
                       "+DIR_PP3_MEAS_RAND=1", 
                       "+DIR_PP3_IDSI_CTRL=0", 
                       "+LDB_PP0_MEAS_ENB=1", 
                       "+LDB_PP0_MEAS_RAND=1", 
                       "+LDB_PP0_IDSI_CTRL=0", 
                       "+LDB_PP1_MEAS_ENB=1", 
                       "+LDB_PP1_MEAS_RAND=1", 
                       "+LDB_PP1_IDSI_CTRL=0", 
                       "+LDB_PP2_MEAS_ENB=1", 
                       "+LDB_PP2_MEAS_RAND=1", 
                       "+LDB_PP2_IDSI_CTRL=0", 
                       "+LDB_PP3_MEAS_ENB=1", 
                       "+LDB_PP3_MEAS_RAND=1", 
                       "+LDB_PP3_IDSI_CTRL=0", 
                       "+hqmproc_sys_qidits_enable=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },    
       dtrf_meas_4dir4ldb_dt002    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+DIR_PP0_MEAS_ENB=1", 
                       "+DIR_PP0_MEAS_RAND=1", 
                       "+DIR_PP0_IDSI_CTRL=1", 
                       "+DIR_PP1_MEAS_ENB=1", 
                       "+DIR_PP1_MEAS_RAND=1", 
                       "+DIR_PP1_IDSI_CTRL=1", 
                       "+DIR_PP2_MEAS_ENB=1", 
                       "+DIR_PP2_MEAS_RAND=1", 
                       "+DIR_PP2_IDSI_CTRL=1", 
                       "+DIR_PP3_MEAS_ENB=1", 
                       "+DIR_PP3_MEAS_RAND=1", 
                       "+DIR_PP3_IDSI_CTRL=1", 
                       "+LDB_PP0_MEAS_ENB=1", 
                       "+LDB_PP0_MEAS_RAND=1", 
                       "+LDB_PP0_IDSI_CTRL=1", 
                       "+LDB_PP1_MEAS_ENB=1", 
                       "+LDB_PP1_MEAS_RAND=1", 
                       "+LDB_PP1_IDSI_CTRL=1", 
                       "+LDB_PP2_MEAS_ENB=1", 
                       "+LDB_PP2_MEAS_RAND=1", 
                       "+LDB_PP2_IDSI_CTRL=1", 
                       "+LDB_PP3_MEAS_ENB=1", 
                       "+LDB_PP3_MEAS_RAND=1", 
                       "+LDB_PP3_IDSI_CTRL=1", 
                       "+hqmproc_sys_qidits_enable=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },  
       dtrf_meas_4dir4ldb_dt003    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+DIR_PP0_MEAS_ENB=1", 
                       "+DIR_PP0_MEAS_RAND=1", 
                       "+DIR_PP0_IDSI_CTRL=2", 
                       "+DIR_PP1_MEAS_ENB=1", 
                       "+DIR_PP1_MEAS_RAND=1", 
                       "+DIR_PP1_IDSI_CTRL=2", 
                       "+DIR_PP2_MEAS_ENB=1", 
                       "+DIR_PP2_MEAS_RAND=1", 
                       "+DIR_PP2_IDSI_CTRL=2", 
                       "+DIR_PP3_MEAS_ENB=1", 
                       "+DIR_PP3_MEAS_RAND=1", 
                       "+DIR_PP3_IDSI_CTRL=2", 
                       "+LDB_PP0_MEAS_ENB=1", 
                       "+LDB_PP0_MEAS_RAND=1", 
                       "+LDB_PP0_IDSI_CTRL=2", 
                       "+LDB_PP1_MEAS_ENB=1", 
                       "+LDB_PP1_MEAS_RAND=1", 
                       "+LDB_PP1_IDSI_CTRL=2", 
                       "+LDB_PP2_MEAS_ENB=1", 
                       "+LDB_PP2_MEAS_RAND=1", 
                       "+LDB_PP2_IDSI_CTRL=2", 
                       "+LDB_PP3_MEAS_ENB=1", 
                       "+LDB_PP3_MEAS_RAND=1", 
                       "+LDB_PP3_IDSI_CTRL=2", 
                       "+hqmproc_sys_qidits_enable=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },  
     dtrf_meas_4dir4ldb_dt004      => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=256", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+DIR_PP0_MEAS_ENB=1", 
                       "+DIR_PP0_MEAS_RAND=1", 
                       "+DIR_PP0_IDSI_CTRL=3", 
                       "+DIR_PP1_MEAS_ENB=1", 
                       "+DIR_PP1_MEAS_RAND=1", 
                       "+DIR_PP1_IDSI_CTRL=3", 
                       "+DIR_PP2_MEAS_ENB=1", 
                       "+DIR_PP2_MEAS_RAND=1", 
                       "+DIR_PP2_IDSI_CTRL=3", 
                       "+DIR_PP3_MEAS_ENB=1", 
                       "+DIR_PP3_MEAS_RAND=1", 
                       "+DIR_PP3_IDSI_CTRL=3", 
                       "+LDB_PP0_MEAS_ENB=1", 
                       "+LDB_PP0_MEAS_RAND=1", 
                       "+LDB_PP0_IDSI_CTRL=3", 
                       "+LDB_PP1_MEAS_ENB=1", 
                       "+LDB_PP1_MEAS_RAND=1", 
                       "+LDB_PP1_IDSI_CTRL=3", 
                       "+LDB_PP2_MEAS_ENB=1", 
                       "+LDB_PP2_MEAS_RAND=1", 
                       "+LDB_PP2_IDSI_CTRL=3", 
                       "+LDB_PP3_MEAS_ENB=1", 
                       "+LDB_PP3_MEAS_RAND=1", 
                       "+LDB_PP3_IDSI_CTRL=3", 
                       "+hqmproc_sys_qidits_enable=1", 
                       "+hqmproc_return_flow=1",
                    ],
       },  


#############################
#############################
#QE.prio
#############################
#############################
     dtrf_qeprio_4dir4ldb_dt000      => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+has_qpri_sel_mode=1", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       dtrf_qeprio_4dir4ldb_dt001    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+has_qpri_sel_mode=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       dtrf_qeprio_4dir4ldb_dt002    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+has_qpri_sel_mode=3", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       dtrf_qeprio_4dir4ldb_dt003    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+has_qpri_sel_mode=4", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       dtrf_qeprio_4dir4ldb_dt004    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+has_qpri_sel_mode=5", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       dtrf_qeprio_4dir4ldb_dt005    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+has_qpri_sel_mode=6", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
        dtrf_qeprio_4dir4ldb_dt006   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+has_qpri_sel_mode=7", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
       dtrf_qeprio_4dir4ldb_dt007    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+has_qpri_sel_mode=8", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },   
        dtrf_qeprio_4dir4ldb_dt008   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+has_qpri_sel_mode=9", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=1024", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=7", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=2", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1",
                    ],
       },  




########################
#######Alarm tests
# CWDT alarm
# ingress alarm (ORD programming)
# hw alarm (AQED parity error)
########################
       dtrf_cwdt_dt000    => {
           -simv_args => [
                       "+cwintr_b2b_ck", 
                       "+pp_wait2st_num_max=0", 
                       "+hqmsys_ingalenable", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 

       dtrf_dqed_parerr_dt000   => {
           -simv_args => [
                       "+cwintr_b2b_ck", 
                       "+pp_wait2st_num_max=0", 
                       "+hqmsys_ingalenable", 
                       "+hqmproc_hwerrinj_enable=1", 
                       "+hqmproc_hwerrinj_waitnum=100", 
                       "+hqmproc_hwerrinj_loopnum=100", 
                       "+has_chp_dqed_parerr_inj", 
                       "+HQM_CHP_FLID_PARITY_ERROR_INJECTION_TEST", 
                       "+hqmproc_return_flow=0",
                    ],
       }, 


#########################################################################################
      survrop_dtrf_4dir4ldb_dt000     => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=10", 
                       "+hqmproc_surv_rop_sel=0",
                    ],
       },   




       survrop_dtrf_4dir4ldb_dt001    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=10", 
                       "+hqmproc_surv_rop_sel=1",
                    ],
       },   

       survrop_dtrf_4dir4ldb_dt002    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=10", 
                       "+hqmproc_surv_rop_sel=2",
                    ],
       },   
        survrop_dtrf_4dir4ldb_dt003   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=10", 
                       "+hqmproc_surv_rop_sel=3",
                    ],
       },   
       survrop_dtrf_4dir4ldb_dt004    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=10", 
                       "+hqmproc_surv_rop_sel=4",
                    ],
       },   
       survrop_dtrf_4dir4ldb_dt005    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=10", 
                       "+hqmproc_surv_rop_sel=5",
                    ],
       },   
       survrop_dtrf_4dir4ldb_dt006    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=10", 
                       "+hqmproc_surv_rop_sel=6",
                    ],
       },   
       survrop_dtrf_4dir4ldb_dt007    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=10", 
                       "+hqmproc_surv_rop_sel=7",
                    ],
       },   
       survrop_dtrf_4dir4ldb_dt008    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=10", 
                       "+hqmproc_surv_rop_sel=8",
                    ],
       },   
       survrop_dtrf_4dir4ldb_dt009    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=10", 
                       "+hqmproc_surv_rop_sel=9",
                    ],
       },   
       survrop_dtrf_4dir4ldb_dt010    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=10", 
                       "+hqmproc_surv_rop_sel=10",
                    ],
       },   
        survrop_dtrf_4dir4ldb_dt011   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=10", 
                       "+hqmproc_surv_rop_sel=11",
                    ],
       },   
       survrop_dtrf_4dir4ldb_dt012    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=10", 
                       "+hqmproc_surv_rop_sel=12",
                    ],
       },   
        survrop_dtrf_4dir4ldb_dt013   => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=10", 
                       "+hqmproc_surv_rop_sel=13",
                    ],
       },   
       survrop_dtrf_4dir4ldb_dt014    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=10", 
                       "+hqmproc_surv_rop_sel=14",
                    ],
       },   
       survrop_dtrf_4dir4ldb_dt015    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=10", 
                       "+hqmproc_surv_rop_sel=15",
                    ],
       },   
       survrop_dtrf_4dir4ldb_dt016    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=10", 
                       "+hqmproc_surv_rop_sel=16",
                    ],
       },   
       survrop_dtrf_4dir4ldb_dt017    => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=10", 
                       "+hqmproc_surv_rop_sel=17",
                    ],
       },   

######surv chp", 
      survchp_dtrf_4dir4ldb_dt000     => {
           -simv_args => [
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=7", 
                       "+hqmproc_surv_chp_sel=1", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_return_flow=0",
                    ],
       },     
       survchp_dtrf_4dir4ldb_dt001   => {
           -simv_args => [
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=7", 
                       "+hqmproc_surv_chp_sel=0", 
                       "+HQM_BYPASS_WU_CK", 
                       "+hqmproc_return_flow=0",
                    ],
       },     


######################################################################################### 11162020 try lsp surv controls
#########################################################################################
     survlsp_dtrf_4dir4ldb_dt000      => {
           -simv_args => [
                       "+hqmproc_sel=1", 
                       "+hqmproc_alltrf_sel=2", 
                       "+hqmproc_ppnum_min=0", 
                       "+hqmproc_ppnum_max=68", 
                       "+hqmproc_ldbppnum_min=0", 
                       "+hqmproc_ldbppnum_max=4", 
                       "+hqmproc_dirppnum_min=0", 
                       "+hqmproc_dirppnum_max=4", 
                       "+has_pp_cq_enable=1", 
                       "+has_num_hcw_gen=512", 
                       "+has_qid_sel_mode=3", 
                       "+has_qtype_sel_mode=5", 
                       "+has_renq_qid_sel_mode=3", 
                       "+has_renq_qtype_sel_mode=15", 
                       "+has_frag_ctrl=11", 
                       "+has_frag_num_min=0", 
                       "+has_frag_num_max=16", 
                       "+hqmproc_return_flow=1", 
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=3", 
                       "+hqmproc_surv_pipeline_credit_sel=22",
                    ],
       },



       survlsp_selt00    => {
           -simv_args => [
                       "+hqmproc_surv_enable=1", 
                       "+hqmproc_surv_ctrl_sel=3", 
                       "+hqmproc_surv_pipeline_credit_sel=22", 
                       "+hqmproc_return_flow=0",
                    ],
       },
  



      ########################################################################
      ########################################################################
      ##------------------------------------------------------------##
      ##  HQMV30 Cheetah2 Support:  Convert   options to the following option-groups
      ##------------------------------------------------------------##
      ########################################################################
      ########################################################################
      ##------------------------------------------------------------##
      ##  WRR_CQ_Count
      ##------------------------------------------------------------##
      wrrcnt_cq0  => {
          -simv_args => [
                     "+LDB_WRR_COUNT_CQ=0",
                        ],
      },
      wrrcnt_cq1  => {
          -simv_args => [
                     "+LDB_WRR_COUNT_CQ=1",
                        ],
      },
      wrrcnt_cq2  => {
          -simv_args => [
                     "+LDB_WRR_COUNT_CQ=2",
                        ],
      },
      wrrcnt_cq3  => {
          -simv_args => [
                     "+LDB_WRR_COUNT_CQ=3",
                        ],
      },
      wrrcnt_cq4  => {
          -simv_args => [
                     "+LDB_WRR_COUNT_CQ=4",
                        ],
      },
      wrrcnt_cq5  => {
          -simv_args => [
                     "+LDB_WRR_COUNT_CQ=5",
                        ],
      },
      wrrcnt_cq6  => {
          -simv_args => [
                     "+LDB_WRR_COUNT_CQ=6",
                        ],
      },
      wrrcnt_cq7  => {
          -simv_args => [
                     "+LDB_WRR_COUNT_CQ=7",
                        ],
      },

      wrrcnt_cq16  => {
          -simv_args => [
                     "+LDB_WRR_COUNT_CQ=16",
                        ],
      },

      ########
      # HQMV30_AO
      ########
      #When return COMP or A_COMP, send rand qid {0:0xff}
      acmpcmp_rnd_qid => {
          -simv_args => [
                     "+HQM_ENQ_COMPACOMP_QID_RND",
                        ],
      },
              
      #always return ACOMP before FRAG: ACOMP + FRAG*n +COMP/COMP_T       
      acmpfrag => {
          -simv_args => [
                     "+has_acomp_frag_ctrl=1",
                        ],
      },

      #always return ACOMP before or in the middle or after FRAG       
      acmpfragrnd => {
          -simv_args => [
                     "+has_acomp_frag_ctrl=17",
                        ],
      },

      ########################################################################
      ########################################################################
      ##------------------------------------------------------------##
      ##  HQMV30 Cheetah2 Support:  Convert   options to the following option-groups
      ##------------------------------------------------------------##
      ########################################################################
      ########################################################################




   );
   import_runmodes (
         -dest_hash => \%runModes,
   );
}

