# Generator_fifo_project
This project is a rtl module that works as a data generator to write to a FIFO memory, information that will later feed the input data of another module.

![image](https://github.com/user-attachments/assets/9f46981e-5a6c-4039-a0cc-8526d90276a5)
