
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109738                       # Number of seconds simulated
sim_ticks                                109738142838                       # Number of ticks simulated
final_tick                               639375860148                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148792                       # Simulator instruction rate (inst/s)
host_op_rate                                   195405                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7752529                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901312                       # Number of bytes of host memory used
host_seconds                                 14155.14                       # Real time elapsed on the host
sim_insts                                  2106169852                       # Number of instructions simulated
sim_ops                                    2765979352                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     12188544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5947392                       # Number of bytes read from this memory
system.physmem.bytes_read::total             18139008                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1464448                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1464448                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        95223                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        46464                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                141711                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11441                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11441                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    111069348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16330                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54196215                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               165293557                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11664                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16330                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27994                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13344932                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13344932                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13344932                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11664                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    111069348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16330                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54196215                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              178638489                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               263161015                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21392655                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17428894                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1906222                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8438482                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8105557                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230677                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86271                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192971163                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120314224                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21392655                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10336234                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25426162                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5677540                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      16024979                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11800550                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1903628                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    238165522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.611070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.971892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       212739360     89.32%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2724089      1.14%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2132996      0.90%     91.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2294598      0.96%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1959679      0.82%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1088912      0.46%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          745240      0.31%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1937968      0.81%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12542680      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    238165522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081291                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.457189                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190695042                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     18340266                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25276786                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       116739                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3736685                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3642787                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6533                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145253171                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51743                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3736685                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190954609                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       14988783                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2223122                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25141113                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1121198                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145040164                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1514                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        431882                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       557439                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         8513                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202938287                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675928883                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675928883                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34487581                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32607                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16527                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3597959                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13963404                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7841908                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       293544                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1744825                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144521509                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32606                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137153628                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80980                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20068711                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41564377                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          446                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    238165522                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.575875                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.283597                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    180311607     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24376940     10.24%     85.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12318484      5.17%     91.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7985992      3.35%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6580977      2.76%     97.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2577491      1.08%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3181228      1.34%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779411      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53392      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    238165522                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962972     75.34%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145709     11.40%     86.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169565     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113720003     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2006632      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13608284      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7802629      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137153628                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.521178                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278246                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009320                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513832004                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164623553                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133347904                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138431874                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       146665                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1811804                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          728                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       132342                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          556                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3736685                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       14247839                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       304962                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144554115                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1655                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13963404                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7841908                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16526                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        239679                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12491                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          728                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1135544                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064312                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2199856                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134573049                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13480066                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2580579                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21282319                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19210067                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7802253                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.511372                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133351179                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133347904                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79198411                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213468595                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.506716                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371007                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22096880                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1927236                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    234428837                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.522403                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.373951                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    184651873     78.77%     78.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23331931      9.95%     88.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10816530      4.61%     93.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4820563      2.06%     95.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3652751      1.56%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1545825      0.66%     97.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1538036      0.66%     98.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1099286      0.47%     98.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2972042      1.27%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    234428837                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2972042                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           376020038                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292863251                       # The number of ROB writes
system.switch_cpus0.timesIdled                2838284                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24995493                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.631610                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.631610                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.379995                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.379995                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608362975                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183741210                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137918897                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               263161015                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19383680                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17210324                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1667043                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10157293                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9910492                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1233157                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        48352                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    208690094                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             109699250                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19383680                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11143649                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22185503                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5121784                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2930246                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12761933                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1660655                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    237251809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.521144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.770654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       215066306     90.65%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1008093      0.42%     91.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1870520      0.79%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1624392      0.68%     92.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3286055      1.39%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3957448      1.67%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          950832      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          521616      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8966547      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    237251809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073657                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.416852                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       206765565                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4869701                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22151525                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23532                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3441485                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1900789                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4470                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     123577360                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1316                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3441485                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       207033484                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2764093                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1214600                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21901869                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       896270                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     123432853                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          176                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         82079                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       607803                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    163037059                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    558186504                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    558186504                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    134652816                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        28384211                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        17056                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8553                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2592357                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21442418                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3814122                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        68955                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       860059                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         122967772                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        17057                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        116793806                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        75052                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18683504                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38894383                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    237251809                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.492278                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.175073                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    187216806     78.91%     78.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21021928      8.86%     87.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10772166      4.54%     92.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6157810      2.60%     94.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6874382      2.90%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3438812      1.45%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1388450      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       319812      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        61643      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    237251809                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         216460     47.66%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     47.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        168943     37.20%     84.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        68756     15.14%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     91724271     78.54%     78.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       926957      0.79%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8503      0.01%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20339783     17.42%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3794292      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     116793806                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.443811                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             454159                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003889                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    471368628                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    141668617                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    114105140                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     117247965                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       207857                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3602103                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          239                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          284                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       103590                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3441485                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1999147                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        71029                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    122984831                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5913                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21442418                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3814122                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8553                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         34347                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          742                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          284                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       752150                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1005647                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1757797                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    115761266                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20086101                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1032536                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23880355                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17885293                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3794254                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.439888                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             114134808                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            114105140                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         65245654                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        150771105                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.433594                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432746                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91658831                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    103325018                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19664042                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        17008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1671140                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    233810324                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.441918                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.291722                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    195084388     83.44%     83.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14696933      6.29%     89.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11446826      4.90%     94.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2267248      0.97%     95.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2869110      1.23%     96.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       972288      0.42%     97.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4138694      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       916051      0.39%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1418786      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    233810324                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91658831                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     103325018                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21550844                       # Number of memory references committed
system.switch_cpus1.commit.loads             17840315                       # Number of loads committed
system.switch_cpus1.commit.membars               8504                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16292078                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         89896398                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1309687                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1418786                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           355380598                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          249419680                       # The number of ROB writes
system.switch_cpus1.timesIdled                5539544                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               25909206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91658831                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            103325018                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91658831                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.871093                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.871093                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.348299                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.348299                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       535991886                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      148901556                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      130626284                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         17008                       # number of misc regfile writes
system.l2.replacements                         153702                       # number of replacements
system.l2.tagsinuse                               128                       # Cycle average of tags in use
system.l2.total_refs                              584                       # Total number of references to valid blocks.
system.l2.sampled_refs                         153830                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.003796                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            10.303032                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.010458                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     76.797426                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.014668                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     40.830179                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.023995                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.020241                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.080492                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000082                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.599980                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000115                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.318986                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.000187                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.000158                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          372                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          195                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     567                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12008                       # number of Writeback hits
system.l2.Writeback_hits::total                 12008                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data          372                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          195                       # number of demand (read+write) hits
system.l2.demand_hits::total                      567                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          372                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          195                       # number of overall hits
system.l2.overall_hits::total                     567                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        95223                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        46464                       # number of ReadReq misses
system.l2.ReadReq_misses::total                141711                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        95223                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        46464                       # number of demand (read+write) misses
system.l2.demand_misses::total                 141711                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        95223                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        46464                       # number of overall misses
system.l2.overall_misses::total                141711                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1437240                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  16054694614                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2111884                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   7636113471                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     23694357209                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1437240                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  16054694614                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2111884                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   7636113471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23694357209                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1437240                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  16054694614                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2111884                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   7636113471                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23694357209                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95595                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        46659                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              142278                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12008                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12008                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95595                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        46659                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               142278                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95595                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        46659                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              142278                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.996109                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.995821                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.996015                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.996109                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.995821                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996015                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.996109                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.995821                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996015                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       143724                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168601.016708                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150848.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164344.728629                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 167201.961803                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       143724                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168601.016708                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150848.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164344.728629                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167201.961803                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       143724                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168601.016708                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150848.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164344.728629                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167201.961803                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11441                       # number of writebacks
system.l2.writebacks::total                     11441                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        95223                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        46464                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           141711                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        95223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        46464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            141711                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        95223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        46464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           141711                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       855649                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data  10513654836                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1296183                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   4929570109                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  15445376777                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       855649                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  10513654836                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1296183                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   4929570109                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15445376777                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       855649                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  10513654836                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1296183                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   4929570109                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15445376777                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.996109                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.995821                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.996015                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.996109                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.995821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996015                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.996109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.995821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996015                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 85564.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110410.875902                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92584.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106094.398007                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 108992.080904                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 85564.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 110410.875902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92584.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106094.398007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108992.080904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 85564.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 110410.875902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92584.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106094.398007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108992.080904                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.881762                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011808190                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849740.749543                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.881762                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015836                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876413                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11800540                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11800540                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11800540                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11800540                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11800540                       # number of overall hits
system.cpu0.icache.overall_hits::total       11800540                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1625240                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1625240                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1625240                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1625240                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1625240                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1625240                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11800550                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11800550                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11800550                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11800550                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11800550                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11800550                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       162524                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       162524                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       162524                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       162524                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       162524                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       162524                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1520240                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1520240                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1520240                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1520240                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1520240                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1520240                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       152024                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       152024                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       152024                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       152024                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       152024                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       152024                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95595                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190966392                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95851                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1992.325505                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.610403                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.389597                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916447                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083553                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10382230                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10382230                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677222                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677222                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16367                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16367                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18059452                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18059452                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18059452                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18059452                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399658                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399658                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399748                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399748                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399748                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399748                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  73229372191                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  73229372191                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8636828                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8636828                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  73238009019                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  73238009019                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  73238009019                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  73238009019                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10781888                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10781888                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18459200                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18459200                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18459200                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18459200                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037068                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037068                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021656                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021656                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021656                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021656                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 183230.092206                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 183230.092206                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 95964.755556                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 95964.755556                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 183210.445128                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 183210.445128                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 183210.445128                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 183210.445128                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7899                       # number of writebacks
system.cpu0.dcache.writebacks::total             7899                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304063                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304063                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304153                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304153                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304153                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304153                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95595                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95595                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95595                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95595                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95595                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95595                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  16880399982                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16880399982                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16880399982                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16880399982                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16880399982                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16880399982                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008866                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008866                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005179                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005179                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005179                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005179                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 176582.457053                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 176582.457053                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 176582.457053                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 176582.457053                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 176582.457053                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 176582.457053                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.988985                       # Cycle average of tags in use
system.cpu1.icache.total_refs               927305050                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714057.393715                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.988985                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022418                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866970                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12761916                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12761916                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12761916                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12761916                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12761916                       # number of overall hits
system.cpu1.icache.overall_hits::total       12761916                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2721785                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2721785                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2721785                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2721785                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2721785                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2721785                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12761933                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12761933                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12761933                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12761933                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12761933                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12761933                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       160105                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       160105                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       160105                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       160105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       160105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       160105                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2228484                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2228484                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2228484                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2228484                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2228484                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2228484                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159177.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159177.428571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159177.428571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159177.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159177.428571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159177.428571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46659                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               228348319                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46915                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4867.277395                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.003296                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.996704                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.816419                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.183581                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18309017                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18309017                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3693473                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3693473                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8557                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8557                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8504                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8504                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22002490                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22002490                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22002490                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22002490                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       191324                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       191324                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       191324                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        191324                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       191324                       # number of overall misses
system.cpu1.dcache.overall_misses::total       191324                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  30326744487                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  30326744487                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  30326744487                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  30326744487                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  30326744487                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  30326744487                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18500341                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18500341                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3693473                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3693473                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8504                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8504                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22193814                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22193814                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22193814                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22193814                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010342                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010342                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008621                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008621                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008621                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008621                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 158509.881076                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 158509.881076                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 158509.881076                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 158509.881076                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 158509.881076                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 158509.881076                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4109                       # number of writebacks
system.cpu1.dcache.writebacks::total             4109                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       144665                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       144665                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       144665                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       144665                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       144665                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       144665                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46659                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46659                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46659                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46659                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46659                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46659                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8037242392                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8037242392                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8037242392                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8037242392                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8037242392                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8037242392                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002102                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002102                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002102                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002102                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 172254.921709                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 172254.921709                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 172254.921709                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 172254.921709                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 172254.921709                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 172254.921709                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
