# 1 "arch/arm/dts/.rk3308-evb.dtb.pre.tmp"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "././include/linux/kconfig.h" 1



# 1 "include/generated/autoconf.h" 1
# 5 "././include/linux/kconfig.h" 2
# 1 "<command-line>" 2
# 1 "arch/arm/dts/.rk3308-evb.dtb.pre.tmp"






/dts-v1/;
# 1 "arch/arm/dts/rk3308.dtsi" 1






# 1 "./arch/arm/dts/include/dt-bindings/gpio/gpio.h" 1
# 8 "arch/arm/dts/rk3308.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 9 "arch/arm/dts/rk3308.dtsi" 2

# 1 "./arch/arm/dts/include/dt-bindings/pinctrl/rockchip.h" 1
# 11 "arch/arm/dts/rk3308.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/clock/rk3308-cru.h" 1
# 12 "arch/arm/dts/rk3308.dtsi" 2

/ {
 compatible = "rockchip,rk3308";

 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  serial3 = &uart3;
  serial4 = &uart4;
  mmc0 = &emmc;
  mmc1 = &sdmmc;
  spi0 = &spi0;
  spi1 = &spi1;
  spi2 = &spi2;
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a35", "arm,armv8";
   reg = <0x0 0x0>;
   enable-method = "psci";
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a35", "arm,armv8";
   reg = <0x0 0x1>;
   enable-method = "psci";
  };

  cpu2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a35", "arm,armv8";
   reg = <0x0 0x2>;
   enable-method = "psci";
  };

  cpu3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a35", "arm,armv8";
   reg = <0x0 0x3>;
   enable-method = "psci";
  };
 };

 arm-pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <0 83 4>,
        <0 84 4>,
        <0 85 4>,
        <0 86 4>;
  interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
 };

 mac_clkin: external-mac-clock {
  compatible = "fixed-clock";
  clock-frequency = <50000000>;
  clock-output-names = "mac_clkin";
  #clock-cells = <0>;
 };

 display_subsystem: display-subsystem {
  compatible = "rockchip,display-subsystem";
  ports = <&vop_out>;
  status = "disabled";

  route {
   route_rgb: route-rgb {
    status = "okay";
    logo,uboot = "logo.bmp";
    logo,kernel = "logo_kernel.bmp";
    logo,mode = "center";
    charge_logo,mode = "center";
    connect = <&vop_out_rgb>;
   };
  };
 };

 dmc: dmc@20004000 {
  compatible = "rockchip,rk3308-dmc";
  reg = <0x0 0xff010000 0x0 0x10000>;
 };

 psci: psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 4)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 4)>;
  clock-frequency = <24000000>;
 };

 clocks {
  xin24m: xin24m {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <24000000>;
   clock-output-names = "xin24m";
  };
 };

 grf: grf@ff000000 {
  compatible = "rockchip,rk3308-grf", "syscon", "simple-mfd";
  reg = <0x0 0xff000000 0x0 0x10000>;
 };

 usb2phy_grf: syscon@ff008000 {
  compatible = "rockchip,rk3308-usb2phy-grf", "syscon",
        "simple-mfd";
  reg = <0x0 0xff008000 0x0 0x4000>;
  #address-cells = <1>;
  #size-cells = <1>;

  u2phy: usb2-phy@100 {
   compatible = "rockchip,rk3308-usb2phy",
         "rockchip,rk3328-usb2phy";
   reg = <0x100 0x10>;
   clocks = <&cru 72>;
   clock-names = "phyclk";
   #clock-cells = <0>;
   assigned-clocks = <&cru 14>;
   assigned-clock-parents = <&u2phy>;
   clock-output-names = "usb480m_phy";
   status = "disabled";

   u2phy_host: host-port {
    #phy-cells = <0>;
    interrupts = <0 74 4>;
    interrupt-names = "linestate";
    status = "disabled";
   };

   u2phy_otg: otg-port {
    #phy-cells = <0>;
    interrupts = <0 67 4>,
          <0 68 4>,
          <0 69 4>;
    interrupt-names = "otg-bvalid", "otg-id",
        "linestate";
    status = "disabled";
   };
  };
 };

 uart0: serial@ff0a0000 {
  compatible = "rockchip,rk3308-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff0a0000 0x0 0x100>;
  interrupts = <0 18 4>;
  clocks = <&cru 17>, <&cru 197>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  status = "disabled";
 };

 uart1: serial@ff0b0000 {
  compatible = "rockchip,rk3308-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff0b0000 0x0 0x100>;
  interrupts = <0 19 4>;
  clocks = <&cru 18>, <&cru 198>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  status = "disabled";
 };

 uart2: serial@ff0c0000 {
  compatible = "rockchip,rk3308-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff0c0000 0x0 0x100>;
  interrupts = <0 20 4>;
  clocks = <&cru 19>, <&cru 199>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  status = "disabled";
 };

 uart3: serial@ff0d0000 {
  compatible = "rockchip,rk3308-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff0d0000 0x0 0x100>;
  interrupts = <0 21 4>;
  clocks = <&cru 20>, <&cru 200>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  status = "disabled";
 };

 uart4: serial@ff0e0000 {
  compatible = "rockchip,rk3308-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff0e0000 0x0 0x100>;
  interrupts = <0 22 4>;
  clocks = <&cru 21>, <&cru 201>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  status = "disabled";
 };

 spi0: spi@ff120000 {
  compatible = "rockchip,rk3308-spi", "rockchip,rk3066-spi";
  reg = <0x0 0xff120000 0x0 0x1000>;
  interrupts = <0 15 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 27>, <&cru 207>;
  clock-names = "spiclk", "apb_pclk";
  pinctrl-names = "default", "high_speed";
  pinctrl-0 = <&spi0_clk &spi0_csn0 &spi0_miso &spi0_mosi>;
  pinctrl-1 = <&spi0_clk_hs &spi0_csn0 &spi0_miso_hs &spi0_mosi_hs>;
  status = "disabled";
 };

 spi1: spi@ff130000 {
  compatible = "rockchip,rk3308-spi", "rockchip,rk3066-spi";
  reg = <0x0 0xff130000 0x0 0x1000>;
  interrupts = <0 16 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 28>, <&cru 208>;
  clock-names = "spiclk", "apb_pclk";
  pinctrl-names = "default", "high_speed";
  pinctrl-0 = <&spi1_clk &spi1_csn0 &spi1_miso &spi1_mosi>;
  pinctrl-1 = <&spi2_clk_hs &spi2_csn0 &spi2_miso_hs &spi2_mosi_hs>;
  status = "disabled";
 };

 spi2: spi@ff140000 {
  compatible = "rockchip,rk3308-spi", "rockchip,rk3066-spi";
  reg = <0x0 0xff140000 0x0 0x1000>;
  interrupts = <0 17 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 29>, <&cru 209>;
  clock-names = "spiclk", "apb_pclk";
  pinctrl-names = "default", "high_speed";
  pinctrl-0 = <&spi2_clk &spi2_csn0 &spi2_miso &spi2_mosi>;
  pinctrl-1 = <&spi2_clk_hs &spi2_csn0 &spi2_miso_hs &spi2_mosi_hs>;
  status = "disabled";
 };

 vop: vop@ff2e0000 {
  compatible = "rockchip,rk3308-vop";
  reg = <0x0 0xff2e0000 0x0 0x1fc>, <0x0 0xff2e0a00 0x0 0x400>;
  reg-names = "regs", "gamma_lut";
  interrupts = <0 46 4>;
  clocks = <&cru 136>, <&cru 125>,
    <&cru 172>;
  clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
  status = "disabled";

  vop_out: port {
   #address-cells = <1>;
   #size-cells = <0>;

   vop_out_rgb: endpoint@0 {
    reg = <0>;
    remote-endpoint = <&rgb_in_vop>;
   };
  };
 };

 crypto: crypto@ff2f0000 {
  compatible = "rockchip,rk3308-crypto";
  reg = <0x0 0xff2f0000 0x0 0x4000>;
  clock-names = "sclk_crypto", "apkclk_crypto";
  clocks = <&cru 41>, <&cru 42>;
  clock-frequency = <200000000>, <300000000>;
  status = "disabled";
 };

 pwm0: pwm@ff180000 {
  compatible = "rockchip,rk3308-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff180000 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm0_pin>;
  clocks = <&cru 26>, <&cru 206>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm1: pwm@ff180010 {
  compatible = "rockchip,rk3308-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff180010 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm1_pin>;
  clocks = <&cru 26>, <&cru 206>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm2: pwm@ff180020 {
  compatible = "rockchip,rk3308-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff180020 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm2_pin>;
  clocks = <&cru 26>, <&cru 206>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 pwm3: pwm@ff180030 {
  compatible = "rockchip,rk3308-pwm", "rockchip,rk3328-pwm";
  reg = <0x0 0xff180030 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm3_pin>;
  clocks = <&cru 26>, <&cru 206>;
  clock-names = "pwm", "pclk";
  status = "disabled";
 };

 rgb: rgb {
  compatible = "rockchip,rk3308-rgb";
  status = "disabled";
  pinctrl-names = "default";
  pinctrl-0 = <&lcdc_ctl>;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;

    #address-cells = <1>;
    #size-cells = <0>;

    rgb_in_vop: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vop_out_rgb>;
    };
   };

  };
 };

 saradc: saradc@ff1e0000 {
  compatible = "rockchip,rk3308-saradc", "rockchip,rk3399-saradc";
  reg = <0x0 0xff1e0000 0x0 0x100>;
  interrupts = <0 37 4>;
  #io-channel-cells = <1>;
  clocks = <&cru 37>, <&cru 210>;
  clock-names = "saradc", "apb_pclk";
  resets = <&cru 70>;
  reset-names = "saradc-apb";
  status = "disabled";
 };

 i2s0: i2s@ff300000 {
  compatible = "rockchip,rk3308-i2s", "rockchip,rk3066-i2s";
  reg = <0x0 0xff300000 0x0 0x10000>;
 };

 i2s1: i2s@ff310000 {
  compatible = "rockchip,rk3308-i2s", "rockchip,rk3066-i2s";
  reg = <0x0 0xff100000 0x0 0x10000>;
 };

 i2s2: i2s@ff320000 {
  compatible = "rockchip,rk3308-i2s", "rockchip,rk3066-i2s";
  reg = <0x0 0xff320000 0x0 0x10000>;
 };

 i2s3: i2s@ff330000 {
  compatible = "rockchip,rk3308-i2s", "rockchip,rk3066-i2s";
  reg = <0x0 0xff330000 0x0 0x10000>;
 };

 vad: vad@ff3c0000 {
  compatible = "rockchip,rk3308-vad", "rockchip,vad";
  reg = <0x0 0xff3c0000 0x0 0x10000>, <0x0 0xfff88000 0x0 0x38000>;
  reg-names = "vad", "vad-memory";
  interrupts = <0 57 4>;
  rockchip,audio-src = <0>;
  rockchip,audio-chnl-num = <8>;
  rockchip,audio-chnl = <0>;
  rockchip,mode = <0>;
 };

 usb20_otg: usb@ff400000 {
  compatible = "rockchip,rk3308-usb", "rockchip,rk3066-usb",
        "snps,dwc2";
  reg = <0x0 0xff400000 0x0 0x40000>;
  interrupts = <0 66 4>;
  clocks = <&cru 158>;
  clock-names = "otg";
  dr_mode = "otg";
  g-np-tx-fifo-size = <16>;
  g-rx-fifo-size = <275>;
  g-tx-fifo-size = <256 128 128 64 64 32>;
  g-use-dma;
  phys = <&u2phy_otg>;
  phy-names = "usb2-phy";
  status = "disabled";
 };

 usb_host0_ehci: usb@ff440000 {
  compatible = "generic-ehci";
  reg = <0x0 0xff440000 0x0 0x10000>;
  interrupts = <0 71 4>;
  clocks = <&cru 159>, <&cru 160>,
    <&u2phy>;
  clock-names = "usbhost", "arbiter", "utmi";
  phys = <&u2phy_host>;
  phy-names = "usb";
  status = "disabled";
 };

 usb_host0_ohci: usb@ff450000 {
  compatible = "generic-ohci";
  reg = <0x0 0xff450000 0x0 0x10000>;
  interrupts = <0 72 4>;
  clocks = <&cru 159>, <&cru 160>,
    <&u2phy>;
  clock-names = "usbhost", "arbiter", "utmi";
  phys = <&u2phy_host>;
  phy-names = "usb";
 };

 sdmmc: dwmmc@ff480000 {
  compatible = "rockchip,rk3308-dw-mshc", "rockchip,rk3288-dw-mshc";
  reg = <0x0 0xff480000 0x0 0x4000>;
  max-frequency = <150000000>;
  bus-width = <4>;
  clocks = <&cru 154>, <&cru 48>,
    <&cru 49>, <&cru 50>;
  clock-names = "biu", "ciu", "ciu-drv", "ciu-sample";
  fifo-depth = <0x100>;
  interrupts = <0 76 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_bus4>;
  status = "disabled";
 };

 emmc: dwmmc@ff490000 {
  compatible = "rockchip,rk3308-dw-mshc", "rockchip,rk3288-dw-mshc";
  reg = <0x0 0xff490000 0x0 0x4000>;
  max-frequency = <150000000>;
  bus-width = <8>;
  clocks = <&cru 156>, <&cru 58>,
    <&cru 59>, <&cru 60>;
  clock-names = "biu", "ciu", "ciu-drv", "ciu-sample";
  fifo-depth = <0x100>;
  interrupts = <0 77 4>;
  status = "disabled";
 };

 sdio: dwmmc@ff4a0000 {
  compatible = "rockchip,rk3308-dw-mshc", "rockchip,rk3288-dw-mshc";
  reg = <0x0 0xff4a0000 0x0 0x4000>;
  max-frequency = <150000000>;
  bus-width = <4>;
  clocks = <&cru 155>, <&cru 53>,
    <&cru 54>, <&cru 55>;
  clock-names = "biu", "ciu", "ciu-drv", "ciu-sample";
  fifo-depth = <0x100>;
  interrupts = <0 78 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&sdio_bus4 &sdio_cmd &sdio_clk>;
  status = "disabled";
 };

 nandc: nandc@ff4b0000 {
  compatible = "rockchip,rk-nandc";
  reg = <0x0 0xff4b0000 0x0 0x4000>;
  interrupts = <0 81 4>;
  nandc_id = <0>;
  clocks = <&cru 45>, <&cru 153>;
  clock-names = "clk_nandc", "hclk_nandc";
  status = "disabled";
 };


 sfc: sfc@ff4c0000 {
  compatible = "rockchip,rksfc","rockchip,sfc";
  reg = <0x0 0xff4c0000 0x0 0x4000>;
  interrupts = <0 82 4>;
  clocks = <&cru 61>, <&cru 157>;
  clock-names = "clk_sfc", "hclk_sfc";
  status = "disabled";
 };

 mac: ethernet@ff4e0000 {
  compatible = "rockchip,rk3308-mac";
  reg = <0x0 0xff4e0000 0x0 0x10000>;
  rockchip,grf = <&grf>;
  interrupts = <0 64 4>;
  interrupt-names = "macirq";
  clocks = <&cru 64>, <&cru 66>,
    <&cru 66>, <&cru 65>,
    <&cru 64>, <&cru 134>,
    <&cru 195>, <&cru 67>;
  clock-names = "stmmaceth", "mac_clk_rx",
         "mac_clk_tx", "clk_mac_ref",
         "clk_mac_refout", "aclk_mac",
         "pclk_mac", "clk_mac_speed";
  phy-mode = "rmii";
  pinctrl-names = "default";
  pinctrl-0 = <&rmii_pins &mac_refclk_12ma>;
  resets = <&cru 125>;
  reset-names = "stmmaceth";
  status = "disabled";
 };

 cru: clock-controller@ff500000 {
  compatible = "rockchip,rk3308-cru";
  reg = <0x0 0xff500000 0x0 0x1000>;
  rockchip,grf = <&grf>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 gic: interrupt-controller@ff580000 {
  compatible = "arm,gic-400";
  #interrupt-cells = <3>;
  #address-cells = <0>;
  interrupt-controller;

  reg = <0x0 0xff581000 0x0 0x1000>,
        <0x0 0xff582000 0x0 0x2000>,
        <0x0 0xff584000 0x0 0x2000>,
        <0x0 0xff586000 0x0 0x2000>;
  interrupts = <1 9 4>;
 };

 pinctrl: pinctrl {
  compatible = "rockchip,rk3308-pinctrl";
  rockchip,grf = <&grf>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  gpio0: gpio0@ff220000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff220000 0x0 0x100>;
   interrupts = <0 40 4>;

   clocks = <&xin24m>;
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio1: gpio1@ff230000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff230000 0x0 0x100>;
   interrupts = <0 41 4>;

   clocks = <&xin24m>;
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio2@ff240000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff240000 0x0 0x100>;
   interrupts = <0 42 4>;

   clocks = <&xin24m>;
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio3@ff250000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff250000 0x0 0x100>;
   interrupts = <0 43 4>;

   clocks = <&xin24m>;
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio4: gpio4@ff260000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff260000 0x0 0x100>;
   interrupts = <0 44 4>;

   clocks = <&xin24m>;
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pcfg_pull_up: pcfg-pull-up {
   bias-pull-up;
  };

  pcfg_pull_down: pcfg-pull-down {
   bias-pull-down;
  };

  pcfg_pull_none: pcfg-pull-none {
   bias-disable;
  };

  pcfg_pull_none_2ma: pcfg-pull-none-2ma {
   bias-disable;
   drive-strength = <2>;
  };

  pcfg_pull_up_2ma: pcfg-pull-up-2ma {
   bias-pull-up;
   drive-strength = <2>;
  };

  pcfg_pull_up_4ma: pcfg-pull-up-4ma {
   bias-pull-up;
   drive-strength = <4>;
  };

  pcfg_pull_none_4ma: pcfg-pull-none-4ma {
   bias-disable;
   drive-strength = <4>;
  };

  pcfg_pull_down_4ma: pcfg-pull-down-4ma {
   bias-pull-down;
   drive-strength = <4>;
  };

  pcfg_pull_none_8ma: pcfg-pull-none-8ma {
   bias-disable;
   drive-strength = <8>;
  };

  pcfg_pull_up_8ma: pcfg-pull-up-8ma {
   bias-pull-up;
   drive-strength = <8>;
  };

  pcfg_pull_none_12ma: pcfg-pull-none-12ma {
   bias-disable;
   drive-strength = <12>;
  };

  pcfg_pull_up_12ma: pcfg-pull-up-12ma {
   bias-pull-up;
   drive-strength = <12>;
  };

  pcfg_pull_none_smt: pcfg-pull-none-smt {
   bias-disable;
   input-schmitt-enable;
  };

  pcfg_output_high: pcfg-output-high {
   output-high;
  };

  pcfg_output_low: pcfg-output-low {
   output-low;
  };

  pcfg_input_high: pcfg-input-high {
   bias-pull-up;
   input-enable;
  };

  pcfg_input: pcfg-input {
   input-enable;
  };

  i2c0 {
   i2c0_xfer: i2c0-xfer {
    rockchip,pins =
     <1 24 2 &pcfg_pull_none_smt>,
     <1 25 2 &pcfg_pull_none_smt>;
   };
  };

  i2c1 {
   i2c1_xfer: i2c1-xfer {
    rockchip,pins =
     <0 11 1 &pcfg_pull_none_smt>,
     <0 12 1 &pcfg_pull_none_smt>;
   };
  };

  i2c2 {
   i2c2_xfer: i2c2-xfer {
    rockchip,pins =
     <2 2 3 &pcfg_pull_none_smt>,
     <2 3 3 &pcfg_pull_none_smt>;
   };
  };

  i2c3-m0 {
   i2c3m0_xfer: i2c3m0-xfer {
    rockchip,pins =
     <0 15 2 &pcfg_pull_none_smt>,
     <0 16 2 &pcfg_pull_none_smt>;
   };
  };

  i2c3-m1 {
   i2c3m1_xfer: i2c3m1-xfer {
    rockchip,pins =
     <3 12 2 &pcfg_pull_none_smt>,
     <3 13 2 &pcfg_pull_none_smt>;
   };
  };

  tsadc {
   tsadc_otp_gpio: tsadc-otp-gpio {
    rockchip,pins =
     <0 10 0 &pcfg_pull_none>;
   };

   tsadc_otp_out: tsadc-otp-out {
    rockchip,pins =
     <0 10 1 &pcfg_pull_none>;
   };
  };

  uart0 {
   uart0_xfer: uart0-xfer {
    rockchip,pins =
     <2 1 1 &pcfg_pull_up>,
     <2 0 1 &pcfg_pull_none>;
   };

   uart0_cts: uart0-cts {
    rockchip,pins =
     <2 2 1 &pcfg_pull_none>;
   };

   uart0_rts: uart0-rts {
    rockchip,pins =
     <2 3 1 &pcfg_pull_none>;
   };
  };

  uart1 {
   uart1_xfer: uart1-xfer {
    rockchip,pins =
     <1 25 1 &pcfg_pull_up>,
     <1 24 1 &pcfg_pull_none>;
   };

   uart1_cts: uart1-cts {
    rockchip,pins =
     <1 22 1 &pcfg_pull_none>;
   };

   uart1_rts: uart1-rts {
    rockchip,pins =
     <1 23 1 &pcfg_pull_none>;
   };
  };

  uart2-m0 {
   uart2m0_xfer: uart2m0-xfer {
    rockchip,pins =
     <1 23 2 &pcfg_pull_up>,
     <1 22 2 &pcfg_pull_none>;
   };
  };

  uart2-m1 {
   uart2m1_xfer: uart2m1-xfer {
    rockchip,pins =
     <4 27 2 &pcfg_pull_up>,
     <4 26 2 &pcfg_pull_none>;
   };
  };

  uart3 {
   uart3_xfer: uart3-xfer {
    rockchip,pins =
     <3 13 4 &pcfg_pull_up>,
     <3 12 4 &pcfg_pull_none>;
   };
  };

  uart4 {

   uart4_xfer: uart4-xfer {
    rockchip,pins =
     <4 9 1 &pcfg_pull_up>,
     <4 8 1 &pcfg_pull_none>;
   };

   uart4_cts: uart4-cts {
    rockchip,pins =
     <4 6 1 &pcfg_pull_none>;

   };

   uart4_rts: uart4-rts {
    rockchip,pins =
     <4 7 1 &pcfg_pull_none>;
   };
  };

  spi0 {
   spi0_clk: spi0-clk {
    rockchip,pins =
     <2 2 2 &pcfg_pull_up>;
   };

   spi0_csn0: spi0-csn0 {
    rockchip,pins =
     <2 3 2 &pcfg_pull_up>;
   };

   spi0_miso: spi0-miso {
    rockchip,pins =
     <2 0 2 &pcfg_pull_up>;
   };

   spi0_mosi: spi0-mosi {
    rockchip,pins =
     <2 1 2 &pcfg_pull_up>;
   };
   spi0_clk_hs: spi0-clk-hs {
    rockchip,pins =
     <2 2 2 &pcfg_pull_up_8ma>;
   };

   spi0_miso_hs: spi0-miso-hs {
    rockchip,pins =
     <2 0 2 &pcfg_pull_up_8ma>;
   };

   spi0_mosi_hs: spi0-mosi-hs {
    rockchip,pins =
     <2 1 2 &pcfg_pull_up_8ma>;
   };
  };

  spi1 {
   spi1_clk: spi1-clk {
    rockchip,pins =
     <3 11 3 &pcfg_pull_up>;
   };

   spi1_csn0: spi1-csn0 {
    rockchip,pins =
     <3 13 3 &pcfg_pull_up>;
   };

   spi1_miso: spi1-miso {
    rockchip,pins =
     <3 10 3 &pcfg_pull_up>;
   };

   spi1_mosi: spi1-mosi {
    rockchip,pins =
     <3 12 3 &pcfg_pull_up>;
   };
   spi1_clk_hs: spi1-clk-hs {
    rockchip,pins =
     <3 11 3 &pcfg_pull_up_8ma>;
   };

   spi1_miso_hs: spi1-miso-hs {
    rockchip,pins =
     <3 10 3 &pcfg_pull_up_8ma>;
   };

   spi1_mosi_hs: spi1-mosi-hs {
    rockchip,pins =
     <3 12 3 &pcfg_pull_up_8ma>;
   };
  };

  spi2 {
   spi2_clk: spi2-clk {
    rockchip,pins =
     <1 24 3 &pcfg_pull_up>;
   };

   spi2_csn0: spi2-csn0 {
    rockchip,pins =
     <1 25 3 &pcfg_pull_up>;
   };

   spi2_miso: spi2-miso {
    rockchip,pins =
     <1 22 3 &pcfg_pull_up>;
   };

   spi2_mosi: spi2-mosi {
    rockchip,pins =
     <1 23 3 &pcfg_pull_up>;
   };
   spi2_clk_hs: spi2-clk-hs {
    rockchip,pins =
     <1 24 3 &pcfg_pull_up_8ma>;
   };

   spi2_miso_hs: spi2-miso-hs {
    rockchip,pins =
     <1 22 3 &pcfg_pull_up_8ma>;
   };

   spi2_mosi_hs: spi2-mosi-hs {
    rockchip,pins =
     <1 23 3 &pcfg_pull_up_8ma>;
   };
  };

  sdmmc_pin: sdmmc_pin {
   sdmmc_clk: sdmmc-clk {
    rockchip,pins =
     <4 29 1 &pcfg_pull_none_4ma>;
   };

   sdmmc_cmd: sdmmc-cmd {
    rockchip,pins =
     <4 28 1 &pcfg_pull_up_4ma>;
   };

   sdmmc_pwren: sdmmc-pwren {
    rockchip,pins =
     <4 30 1 &pcfg_pull_none_4ma>;
   };

   sdmmc_bus1: sdmmc-bus1 {
    rockchip,pins =
     <4 24 1 &pcfg_pull_up_4ma>;
   };

   sdmmc_bus4: sdmmc-bus4 {
    rockchip,pins =
     <4 24 1 &pcfg_pull_up_4ma>,
     <4 25 1 &pcfg_pull_up_4ma>,
     <4 26 1 &pcfg_pull_up_4ma>,
     <4 27 1 &pcfg_pull_up_4ma>;
   };

   sdmmc_gpio: sdmmc-gpio {
    rockchip,pins =
     <4 24 0 &pcfg_pull_up_4ma>,
     <4 25 0 &pcfg_pull_up_4ma>,
     <4 26 0 &pcfg_pull_up_4ma>,
     <4 27 0 &pcfg_pull_up_4ma>,
     <4 28 0 &pcfg_pull_up_4ma>,
     <4 29 0 &pcfg_pull_up_4ma>,
     <4 30 0 &pcfg_pull_up_4ma>;
   };
  };

  sdio {
   sdio_clk: sdio-clk {
    rockchip,pins =
     <4 5 1 &pcfg_pull_none_8ma>;
   };

   sdio_cmd: sdio-cmd {
    rockchip,pins =
     <4 4 1 &pcfg_pull_up_8ma>;
   };

   sdio_pwren: sdio-pwren {
    rockchip,pins =
     <0 2 1 &pcfg_pull_none_8ma>;
   };

   sdio_wrpt: sdio-wrpt {
    rockchip,pins =
     <0 1 1 &pcfg_pull_none_8ma>;
   };

   sdio_intn: sdio-intn {
    rockchip,pins =
     <0 0 1 &pcfg_pull_none_8ma>;
   };

   sdio_bus1: sdio-bus1 {
    rockchip,pins =
     <4 0 1 &pcfg_pull_up_8ma>;
   };

   sdio_bus4: sdio-bus4 {
    rockchip,pins =
     <4 0 1 &pcfg_pull_up_8ma>,
     <4 1 1 &pcfg_pull_up_8ma>,
     <4 2 1 &pcfg_pull_up_8ma>,
     <4 3 1 &pcfg_pull_up_8ma>;
   };

   sdio_gpio: sdio-gpio {
    rockchip,pins =
     <4 0 0 &pcfg_pull_up_4ma>,
     <4 1 0 &pcfg_pull_up_4ma>,
     <4 2 0 &pcfg_pull_up_4ma>,
     <4 3 0 &pcfg_pull_up_4ma>,
     <4 4 0 &pcfg_pull_up_4ma>,
     <4 5 0 &pcfg_pull_up_4ma>;
   };
  };

  emmc {
   emmc_clk: emmc-clk {
    rockchip,pins =
     <3 9 2 &pcfg_pull_none_8ma>;
   };

   emmc_cmd: emmc-cmd {
    rockchip,pins =
     <3 8 2 &pcfg_pull_up_8ma>;
   };

   emmc_pwren: emmc-pwren {
    rockchip,pins =
     <3 11 2 &pcfg_pull_none>;
   };

   emmc_rstn: emmc-rstn {
    rockchip,pins =
     <3 10 2 &pcfg_pull_none>;
   };

   emmc_bus1: emmc-bus1 {
    rockchip,pins =
     <3 0 2 &pcfg_pull_up_8ma>;
   };

   emmc_bus4: emmc-bus4 {
    rockchip,pins =
     <3 0 2 &pcfg_pull_up_8ma>,
     <3 1 2 &pcfg_pull_up_8ma>,
     <3 2 2 &pcfg_pull_up_8ma>,
     <3 3 2 &pcfg_pull_up_8ma>;
   };

   emmc_bus8: emmc-bus8 {
    rockchip,pins =
     <3 0 2 &pcfg_pull_up_8ma>,
     <3 1 2 &pcfg_pull_up_8ma>,
     <3 2 2 &pcfg_pull_up_8ma>,
     <3 3 2 &pcfg_pull_up_8ma>,
     <3 4 2 &pcfg_pull_up_8ma>,
     <3 5 2 &pcfg_pull_up_8ma>,
     <3 6 2 &pcfg_pull_up_8ma>,
     <3 7 2 &pcfg_pull_up_8ma>;
   };
  };

  flash {
   flash_csn0: flash-csn0 {
    rockchip,pins =
     <3 13 1 &pcfg_pull_none>;
   };

   flash_rdy: flash-rdy {
    rockchip,pins =
     <3 12 1 &pcfg_pull_none>;
   };

   flash_ale: flash-ale {
    rockchip,pins =
     <3 11 1 &pcfg_pull_none>;
   };

   flash_cle: flash-cle {
    rockchip,pins =
     <3 9 1 &pcfg_pull_none>;
   };

   flash_wrn: flash-wrn {
    rockchip,pins =
     <3 8 1 &pcfg_pull_none>;
   };

   flash_rdn: flash-rdn {
    rockchip,pins =
     <3 10 1 &pcfg_pull_none>;
   };

   flash_bus8: flash-bus8 {
    rockchip,pins =
     <3 0 1 &pcfg_pull_up_12ma>,
     <3 1 1 &pcfg_pull_up_12ma>,
     <3 2 1 &pcfg_pull_up_12ma>,
     <3 3 1 &pcfg_pull_up_12ma>,
     <3 4 1 &pcfg_pull_up_12ma>,
     <3 5 1 &pcfg_pull_up_12ma>,
     <3 6 1 &pcfg_pull_up_12ma>,
     <3 7 1 &pcfg_pull_up_12ma>;
   };
  };

  pwm0 {
   pwm0_pin: pwm0-pin {
    rockchip,pins =
     <0 13 1 &pcfg_pull_none>;
   };
  };

  pwm1 {
   pwm1_pin: pwm1-pin {
    rockchip,pins =
     <0 14 1 &pcfg_pull_none>;
   };
  };

  pwm2 {
   pwm2_pin: pwm2-pin {
    rockchip,pins =
     <0 15 1 &pcfg_pull_none>;
   };
  };

  pwm3 {
   pwm3_pin: pwm3-pin {
    rockchip,pins =
     <0 16 1 &pcfg_pull_none>;
   };
  };

  gmac {
   rmii_pins: rmii-pins {
    rockchip,pins =

     <1 17 3 &pcfg_pull_none_12ma>,

     <1 19 3 &pcfg_pull_none_12ma>,

     <1 18 3 &pcfg_pull_none_12ma>,

     <1 20 3 &pcfg_pull_none>,

     <1 21 3 &pcfg_pull_none>,

     <1 15 3 &pcfg_pull_none>,

     <1 16 3 &pcfg_pull_none>,

     <1 14 3 &pcfg_pull_none>,

     <1 13 3 &pcfg_pull_none>;
   };

   mac_refclk_12ma: mac-refclk-12ma {
    rockchip,pins =
     <1 12 3 &pcfg_pull_none_12ma>;
   };

   mac_refclk: mac-refclk {
    rockchip,pins =
     <1 12 3 &pcfg_pull_none>;
   };

  };

  lcdc {
   lcdc_ctl: lcdc-ctl {
    rockchip,pins =

     <1 0 1 &pcfg_pull_none>,

     <1 1 1 &pcfg_pull_none>,

     <1 2 1 &pcfg_pull_none>,

     <1 3 1 &pcfg_pull_none>,

     <1 4 1 &pcfg_pull_none>,

     <1 5 1 &pcfg_pull_none>,

     <1 6 1 &pcfg_pull_none>,

     <1 7 1 &pcfg_pull_none>,

     <1 8 1 &pcfg_pull_none>,

     <1 9 1 &pcfg_pull_none>,

     <1 10 1 &pcfg_pull_none>,

     <1 11 1 &pcfg_pull_none>,

     <1 12 1 &pcfg_pull_none>,

     <1 13 1 &pcfg_pull_none>,

     <1 14 1 &pcfg_pull_none>,

     <1 15 1 &pcfg_pull_none>,

     <1 16 1 &pcfg_pull_none>,

     <1 17 1 &pcfg_pull_none>,

     <1 18 1 &pcfg_pull_none>,

     <1 19 1 &pcfg_pull_none>,

     <1 20 1 &pcfg_pull_none>,

     <1 21 1 &pcfg_pull_none>;
   };
  };
 };
};
# 9 "arch/arm/dts/.rk3308-evb.dtb.pre.tmp" 2
# 1 "arch/arm/dts/rk3308-u-boot.dtsi" 1






/ {
 aliases {
  mmc0 = &emmc;
  mmc1 = &sdmmc;
 };

 chosen {
  stdout-path = &uart2;
  u-boot,spl-boot-order = &sdmmc, &spi_nand, &spi_nor, &nandc, &emmc;
 };

 secure-otp@ff2a8000 {
  compatible = "rockchip,rk3308-secure-otp";
  reg = <0x0 0xff2a8000 0x0 0x4000>;
  secure_conf = <0xff2b0004>;
  mask_addr = <0xff540000>;
  u-boot,dm-pre-reloc;
 };
};

&psci {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&dmc {
 u-boot,dm-pre-reloc;
};

&cru {
 u-boot,dm-pre-reloc;
};

&emmc {
 u-boot,dm-pre-reloc;
};

&grf {
 u-boot,dm-pre-reloc;
};

&nandc {
 u-boot,dm-pre-reloc;
 status = "okay";
 #address-cells = <1>;
 #size-cells = <0>;

 nand@0 {
  u-boot,dm-spl;
  reg = <0>;
  nand-ecc-mode = "hw";
  nand-ecc-strength = <16>;
  nand-ecc-step-size = <1024>;
 };
};

&pinctrl {
 u-boot,dm-pre-reloc;
};

&pcfg_pull_none_4ma {
 u-boot,dm-spl;
};

&pcfg_pull_up_4ma {
 u-boot,dm-spl;
};

&sdmmc {
 u-boot,dm-pre-reloc;
};

&sdmmc_pin {
 u-boot,dm-spl;
};

&sdmmc_clk {
 u-boot,dm-spl;
};

&sdmmc_cmd {
 u-boot,dm-spl;
};

&sdmmc_bus4 {
 u-boot,dm-spl;
};

&sdmmc_pwren {
 u-boot,dm-spl;
};

&sfc {
 u-boot,dm-pre-reloc;
 status = "okay";

 #address-cells = <1>;
 #size-cells = <0>;
 spi_nand: flash@0 {
  u-boot,dm-spl;
  compatible = "spi-nand";
  reg = <0>;
  spi-tx-bus-width = <1>;
  spi-rx-bus-width = <4>;
  spi-max-frequency = <96000000>;
 };
 spi_nor: flash@1 {
  u-boot,dm-spl;
  compatible = "jedec,spi-nor";
  label = "sfc_nor";
  reg = <0>;
  spi-tx-bus-width = <1>;
  spi-rx-bus-width = <4>;
  spi-max-frequency = <96000000>;
 };
};

&crypto {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&saradc {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&uart0 {
 u-boot,dm-pre-reloc;
};

&uart1 {
 u-boot,dm-pre-reloc;
};

&uart2 {
 u-boot,dm-pre-reloc;
 clock-frequency = <24000000>;
 status = "okay";
};

&uart3 {
 u-boot,dm-pre-reloc;
};

&uart4 {
 u-boot,dm-pre-reloc;
};

&usb2phy_grf {
 u-boot,dm-pre-reloc;
};

&u2phy {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&u2phy_otg {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&usb20_otg {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&route_rgb {
 status = "disabled";
};
# 10 "arch/arm/dts/.rk3308-evb.dtb.pre.tmp" 2
# 1 "./arch/arm/dts/include/dt-bindings/input/input.h" 1
# 12 "./arch/arm/dts/include/dt-bindings/input/input.h"
# 1 "./arch/arm/dts/include/dt-bindings/input/linux-event-codes.h" 1
# 13 "./arch/arm/dts/include/dt-bindings/input/input.h" 2
# 11 "arch/arm/dts/.rk3308-evb.dtb.pre.tmp" 2
# 1 "include/linux/media-bus-format.h" 1
# 12 "arch/arm/dts/.rk3308-evb.dtb.pre.tmp" 2

/ {
 model = "Rockchip RK3308 EVB";
 compatible = "rockchip,rk3308-evb", "rockchip,rk3308";

 adc-keys0 {
  u-boot,dm-pre-reloc;
  compatible = "adc-keys";
  io-channels = <&saradc 0>;
  io-channel-names = "buttons";
  poll-interval = <100>;
  keyup-threshold-microvolt = <1800000>;

  vol-up-key {
   u-boot,dm-pre-reloc;
   linux,code = <115>;
   label = "volume up";
   press-threshold-microvolt = <18000>;
  };
 };

 adc-keys1 {
  u-boot,dm-pre-reloc;
  compatible = "adc-keys";
  io-channels = <&saradc 1>;
  io-channel-names = "buttons";
  poll-interval = <100>;
  keyup-threshold-microvolt = <1800000>;

  esc-key {
   linux,code = <113>;
   label = "mute";
   press-threshold-microvolt = <1130000>;
  };

  home-key {
   linux,code = <0x175>;
   label = "mode";
   press-threshold-microvolt = <901000>;
  };

  menu-key {
   linux,code = <207>;
   label = "play";
   press-threshold-microvolt = <624000>;
  };

  vol-down-key {
   linux,code = <114>;
   label = "volume down";
   press-threshold-microvolt = <300000>;
  };

  vol-up-key {
   u-boot,dm-pre-reloc;
   linux,code = <115>;
   label = "volume up";
   press-threshold-microvolt = <18000>;
  };
 };

 backlight: backlight {
  status = "disabled";
  compatible = "pwm-backlight";
  pwms = <&pwm1 0 25000 0>;
  brightness-levels = <
     0 1 2 3 4 5 6 7
     8 9 10 11 12 13 14 15
    16 17 18 19 20 21 22 23
    24 25 26 27 28 29 30 31
    32 33 34 35 36 37 38 39
    40 41 42 43 44 45 46 47
    48 49 50 51 52 53 54 55
    56 57 58 59 60 61 62 63
    64 65 66 67 68 69 70 71
    72 73 74 75 76 77 78 79
    80 81 82 83 84 85 86 87
    88 89 90 91 92 93 94 95
    96 97 98 99 100 101 102 103
   104 105 106 107 108 109 110 111
   112 113 114 115 116 117 118 119
   120 121 122 123 124 125 126 127
   128 129 130 131 132 133 134 135
   136 137 138 139 140 141 142 143
   144 145 146 147 148 149 150 151
   152 153 154 155 156 157 158 159
   160 161 162 163 164 165 166 167
   168 169 170 171 172 173 174 175
   176 177 178 179 180 181 182 183
   184 185 186 187 188 189 190 191
   192 193 194 195 196 197 198 199
   200 201 202 203 204 205 206 207
   208 209 210 211 212 213 214 215
   216 217 218 219 220 221 222 223
   224 225 226 227 228 229 230 231
   232 233 234 235 236 237 238 239
   240 241 242 243 244 245 246 247
   248 249 250 251 252 253 254 255>;
  default-brightness-level = <200>;
 };

 panel: panel {
  compatible = "simple-panel";
  bus-format = <0x1009>;
  backlight = <&backlight>;

  enable-gpios = <&gpio0 4 1>;
  enable-delay-ms = <20>;
  reset-gpios = <&gpio0 20 1>;
  reset-value = <0>;
  reset-delay-ms = <10>;
  prepare-delay-ms = <20>;
  unprepare-delay-ms = <20>;
  disable-delay-ms = <20>;

  spi-sdi-gpios = <&gpio1 23 0>;
  spi-scl-gpios = <&gpio1 24 0>;
  spi-cs-gpios = <&gpio1 25 0>;
  width-mm = <217>;
  height-mm = <136>;
  rockchip,data-mapping = "vesa";
  rockchip,data-width = <18>;
  rockchip,output = "rgb";
  rgb-mode = "p666";
  status = "disabled";
  pinctrl-names = "default";
  pinctrl-0 = <&spi_init_cmd>;
  rockchip,cmd-type = "spi";


  panel-init-sequence = [

     00 00 01 e0
     01 00 01 00
     01 00 01 07
     01 00 01 0f
     01 00 01 0d
     01 00 01 1b
     01 00 01 0a
     01 00 01 3c
     01 00 01 78
     01 00 01 4a
     01 00 01 07
     01 00 01 0e
     01 00 01 09
     01 00 01 1b
     01 00 01 1e
     01 00 01 0f
     00 00 01 e1
     01 00 01 00
     01 00 01 22
     01 00 01 24
     01 00 01 06
     01 00 01 12
     01 00 01 07
     01 00 01 36
     01 00 01 47
     01 00 01 47
     01 00 01 06
     01 00 01 0a
     01 00 01 07
     01 00 01 30
     01 00 01 37
     01 00 01 0f

     00 00 01 c0
     01 00 01 10
     01 00 01 10

     00 00 01 c1
     01 00 01 41

     00 00 01 c5
     01 00 01 00
     01 00 01 22
     01 00 01 80

     00 00 01 36
     01 00 01 48

     00 00 01 3a
     01 00 01 66

     00 00 01 b0
     01 00 01 00

     00 00 01 b1
     01 00 01 b0
     01 00 01 11
     00 00 01 b4
     01 00 01 02
     00 00 01 B6
     01 00 01 32
     01 00 01 02

     00 00 01 b7
     01 00 01 c6

     00 00 01 be
     01 00 01 00
     01 00 01 04

     00 00 01 e9
     01 00 01 00

     00 00 01 f7
     01 00 01 a9
     01 00 01 51
     01 00 01 2c
     01 00 01 82

     00 78 01 11
     00 00 01 29
  ];

  panel-exit-sequence = [

   00 0a 01 28
   00 78 01 10
  ];

  display-timings {
   native-mode = <&kd050fwfba002_timing>;

   kd050fwfba002_timing: timing0 {
    clock-frequency = <11000000>;
    hactive = <320>;
    vactive = <480>;
    hback-porch = <10>;
    hfront-porch = <4>;
    vback-porch = <10>;
    vfront-porch = <4>;
    hsync-len = <20>;
    vsync-len = <20>;
    hsync-active = <0>;
    vsync-active = <0>;
    de-active = <0>;
    pixelclk-active = <0>;
   };
  };

  port {
   panel_in_rgb: endpoint {
    remote-endpoint = <&rgb_out_panel>;
   };
  };
 };

 vbus_host: vbus-host-regulator {
  compatible = "regulator-fixed";
  enable-active-high;
  gpio = <&gpio0 21 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&usb_drv>;
  regulator-name = "vbus_host";
 };

 vdd_log: vdd_core: vdd-core {
  compatible = "pwm-regulator";
  pwms = <&pwm0 0 5000 1>;
  regulator-name = "vdd_core";
  regulator-min-microvolt = <847000>;
  regulator-max-microvolt = <1366000>;
  regulator-init-microvolt = <1044000>;
  regulator-always-on;
  regulator-boot-on;
  status = "okay";
 };

 vcc_phy: vcc-phy-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vcc_phy";
  regulator-always-on;
  regulator-boot-on;
 };
};

&display_subsystem {
 status = "disabled";
};

&emmc {
 cap-mmc-highspeed;
 supports-emmc;
 non-removable;
 num-slots = <1>;
 status = "okay";
};

&mac {
 phy-supply = <&vcc_phy>;
 assigned-clocks = <&cru 64>;
 assigned-clock-parents = <&mac_clkin>;
 clock_in_out = "input";
 pinctrl-names = "default";
 pinctrl-0 = <&rmii_pins &mac_refclk>;
 snps,reset-gpio = <&gpio4 16 1>;
 snps,reset-active-low;
 snps,reset-delays-us = <0 50000 50000>;
 status = "disabled";
};

&pwm0 {
 status = "okay";
};

&pwm1 {
 status = "disabled";
};

&sdmmc {
 bus-width = <4>;
 cap-mmc-highspeed;
 cap-sd-highspeed;
 supports-sd;
 card-detect-delay = <800>;
 ignore-pm-notify;
 sd-uhs-sdr12;
 sd-uhs-sdr25;
 sd-uhs-sdr50;
 sd-uhs-sdr104;
 status = "disabled";
};

&u2phy {
 status = "okay";
};

&u2phy_otg {
 status = "okay";
};

&u2phy_host {
 status = "okay";
};

&usb_host0_ehci {
 status = "okay";
};

&usb_host0_ohci {
 status = "okay";
};

&usb20_otg {
 status = "okay";
};

&route_rgb {
 status = "disabled";
};

&vop {
 status = "disabled";
};

&rgb {
 status = "disabled";

 ports {
  rgb_out: port@1 {
   reg = <1>;
   #address-cells = <1>;
   #size-cells = <0>;

   rgb_out_panel: endpoint@0 {
    reg = <0>;
    remote-endpoint = <&panel_in_rgb>;
   };
  };
 };
};

&pinctrl {
 spi_panel {
  spi_init_cmd: spi-init-cmd {
   rockchip,pins =

    <1 23 0 &pcfg_pull_none>,

    <1 24 0 &pcfg_pull_none>,

    <1 25 0 &pcfg_pull_none>;
  };
 };

 usb {
  usb_drv: usb-drv {
   rockchip,pins =
    <0 21 0 &pcfg_pull_none>;
  };
 };
};

&crypto {
 status = "okay";
};
