{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734103417581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734103417582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 23:23:37 2024 " "Processing started: Fri Dec 13 23:23:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734103417582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103417582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dice -c dice " "Command: quartus_map --read_settings_files=on --write_settings_files=off dice -c dice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103417582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734103417781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734103417781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dice.v 1 1 " "Found 1 design units, including 1 entities, in source file dice.v" { { "Info" "ISGN_ENTITY_NAME" "1 dice " "Found entity 1: dice" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_music.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer_music.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer_music " "Found entity 1: buzzer_music" {  } { { "buzzer_music.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/buzzer_music.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_double.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce_double.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_double " "Found entity 1: debounce_double" {  } { { "debounce_double.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/debounce_double.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file dot_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 dot_matrix " "Found entity 1: dot_matrix" {  } { { "dot_matrix.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dot_matrix.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.v 1 1 " "Found 1 design units, including 1 entities, in source file prescaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/prescaler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 2 2 " "Found 2 design units, including 2 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424272 ""} { "Info" "ISGN_ENTITY_NAME" "2 random2 " "Found entity 2: random2" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424272 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "score.v(123) " "Verilog HDL information at score.v(123): always construct contains both blocking and non-blocking assignments" {  } { { "score.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/score.v" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734103424273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.v 1 1 " "Found 1 design units, including 1 entities, in source file score.v" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "score.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424273 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "segment.v(16) " "Verilog HDL information at segment.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "segment.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/segment.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734103424274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.v 1 1 " "Found 1 design units, including 1 entities, in source file segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standby.v 1 1 " "Found 1 design units, including 1 entities, in source file standby.v" { { "Info" "ISGN_ENTITY_NAME" "1 standby " "Found entity 1: standby" {  } { { "standby.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/standby.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 is_roll " "Found entity 1: is_roll" {  } { { "test.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/tb_dice.v 1 1 " "Found 1 design units, including 1 entities, in source file db/tb_dice.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_dice " "Found entity 1: tb_dice" {  } { { "db/tb_dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/tb_dice.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/tb_dice_game.v 1 1 " "Found 1 design units, including 1 entities, in source file db/tb_dice_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_dice_game " "Found entity 1: tb_dice_game" {  } { { "db/tb_dice_game.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/tb_dice_game.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424278 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_div dice.v(55) " "Verilog HDL Implicit Net warning at dice.v(55): created implicit net for \"clk_div\"" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734103424278 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_in test.v(46) " "Verilog HDL Implicit Net warning at test.v(46): created implicit net for \"key_in\"" {  } { { "test.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734103424278 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_pressed test.v(47) " "Verilog HDL Implicit Net warning at test.v(47): created implicit net for \"key_pressed\"" {  } { { "test.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734103424278 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_released test.v(48) " "Verilog HDL Implicit Net warning at test.v(48): created implicit net for \"key_released\"" {  } { { "test.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734103424278 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "divided_clk tb_dice_game.v(35) " "Verilog HDL Implicit Net warning at tb_dice_game.v(35): created implicit net for \"divided_clk\"" {  } { { "db/tb_dice_game.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/tb_dice_game.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734103424278 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dice " "Elaborating entity \"dice\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734103424297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler prescaler:u_prescaler " "Elaborating entity \"prescaler\" for hierarchy \"prescaler:u_prescaler\"" {  } { { "dice.v" "u_prescaler" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734103424298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_double debounce_double:uut_debounce " "Elaborating entity \"debounce_double\" for hierarchy \"debounce_double:uut_debounce\"" {  } { { "dice.v" "uut_debounce" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734103424298 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "debounce_double.v(13) " "Verilog HDL warning at debounce_double.v(13): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "debounce_double.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/debounce_double.v" 13 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1734103424299 "|dice|debounce_double:uut_debounce"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "debounce_double.v(14) " "Verilog HDL warning at debounce_double.v(14): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "debounce_double.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/debounce_double.v" 14 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1734103424299 "|dice|debounce_double:uut_debounce"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 debounce_double.v(25) " "Verilog HDL assignment warning at debounce_double.v(25): truncated value with size 32 to match size of target (17)" {  } { { "debounce_double.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/debounce_double.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734103424299 "|dice|debounce_double:uut_debounce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment segment:u_segment " "Elaborating entity \"segment\" for hierarchy \"segment:u_segment\"" {  } { { "dice.v" "u_segment" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734103424299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_roll is_roll:u_roll " "Elaborating entity \"is_roll\" for hierarchy \"is_roll:u_roll\"" {  } { { "dice.v" "u_roll" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734103424300 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt test.v(15) " "Verilog HDL or VHDL warning at test.v(15): object \"cnt\" assigned a value but never read" {  } { { "test.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734103424300 "|dice|is_roll:u_roll"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 test.v(57) " "Verilog HDL assignment warning at test.v(57): truncated value with size 32 to match size of target (10)" {  } { { "test.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734103424300 "|dice|is_roll:u_roll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_div test.v(6) " "Output port \"clk_div\" at test.v(6) has no driver" {  } { { "test.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1734103424300 "|dice|is_roll:u_roll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random2 is_roll:u_roll\|random2:u_random2 " "Elaborating entity \"random2\" for hierarchy \"is_roll:u_roll\|random2:u_random2\"" {  } { { "test.v" "u_random2" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734103424301 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.v(60) " "Verilog HDL assignment warning at random.v(60): truncated value with size 32 to match size of target (4)" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734103424301 "|dice|is_roll:u_roll|random2:u_random2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lfsr random.v(49) " "Verilog HDL Always Construct warning at random.v(49): inferring latch(es) for variable \"lfsr\", which holds its previous value in one or more paths through the always construct" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734103424301 "|dice|is_roll:u_roll|random2:u_random2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dice random.v(49) " "Verilog HDL Always Construct warning at random.v(49): inferring latch(es) for variable \"dice\", which holds its previous value in one or more paths through the always construct" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734103424301 "|dice|is_roll:u_roll|random2:u_random2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dice\[0\] random.v(49) " "Inferred latch for \"dice\[0\]\" at random.v(49)" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424301 "|dice|is_roll:u_roll|random2:u_random2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dice\[1\] random.v(49) " "Inferred latch for \"dice\[1\]\" at random.v(49)" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424301 "|dice|is_roll:u_roll|random2:u_random2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dice\[2\] random.v(49) " "Inferred latch for \"dice\[2\]\" at random.v(49)" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424301 "|dice|is_roll:u_roll|random2:u_random2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dice\[3\] random.v(49) " "Inferred latch for \"dice\[3\]\" at random.v(49)" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424301 "|dice|is_roll:u_roll|random2:u_random2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lfsr\[0\] random.v(49) " "Inferred latch for \"lfsr\[0\]\" at random.v(49)" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424301 "|dice|is_roll:u_roll|random2:u_random2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lfsr\[1\] random.v(49) " "Inferred latch for \"lfsr\[1\]\" at random.v(49)" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424301 "|dice|is_roll:u_roll|random2:u_random2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lfsr\[2\] random.v(49) " "Inferred latch for \"lfsr\[2\]\" at random.v(49)" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424301 "|dice|is_roll:u_roll|random2:u_random2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lfsr\[3\] random.v(49) " "Inferred latch for \"lfsr\[3\]\" at random.v(49)" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424301 "|dice|is_roll:u_roll|random2:u_random2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random is_roll:u_roll\|random:u_random1 " "Elaborating entity \"random\" for hierarchy \"is_roll:u_roll\|random:u_random1\"" {  } { { "test.v" "u_random1" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734103424302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 random.v(27) " "Verilog HDL assignment warning at random.v(27): truncated value with size 32 to match size of target (4)" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734103424302 "|dice|is_roll:u_roll|random:u_random1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lfsr random.v(16) " "Verilog HDL Always Construct warning at random.v(16): inferring latch(es) for variable \"lfsr\", which holds its previous value in one or more paths through the always construct" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734103424302 "|dice|is_roll:u_roll|random:u_random1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dice random.v(16) " "Verilog HDL Always Construct warning at random.v(16): inferring latch(es) for variable \"dice\", which holds its previous value in one or more paths through the always construct" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1734103424302 "|dice|is_roll:u_roll|random:u_random1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dice\[0\] random.v(16) " "Inferred latch for \"dice\[0\]\" at random.v(16)" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424302 "|dice|is_roll:u_roll|random:u_random1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dice\[1\] random.v(16) " "Inferred latch for \"dice\[1\]\" at random.v(16)" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424302 "|dice|is_roll:u_roll|random:u_random1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dice\[2\] random.v(16) " "Inferred latch for \"dice\[2\]\" at random.v(16)" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424302 "|dice|is_roll:u_roll|random:u_random1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dice\[3\] random.v(16) " "Inferred latch for \"dice\[3\]\" at random.v(16)" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424302 "|dice|is_roll:u_roll|random:u_random1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lfsr\[0\] random.v(16) " "Inferred latch for \"lfsr\[0\]\" at random.v(16)" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424302 "|dice|is_roll:u_roll|random:u_random1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lfsr\[1\] random.v(16) " "Inferred latch for \"lfsr\[1\]\" at random.v(16)" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424302 "|dice|is_roll:u_roll|random:u_random1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lfsr\[2\] random.v(16) " "Inferred latch for \"lfsr\[2\]\" at random.v(16)" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424302 "|dice|is_roll:u_roll|random:u_random1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lfsr\[3\] random.v(16) " "Inferred latch for \"lfsr\[3\]\" at random.v(16)" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424302 "|dice|is_roll:u_roll|random:u_random1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce is_roll:u_roll\|debounce:u_debounce " "Elaborating entity \"debounce\" for hierarchy \"is_roll:u_roll\|debounce:u_debounce\"" {  } { { "test.v" "u_debounce" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/test.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734103424302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_matrix dot_matrix:u_dot_matrix " "Elaborating entity \"dot_matrix\" for hierarchy \"dot_matrix:u_dot_matrix\"" {  } { { "dice.v" "u_dot_matrix" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734103424303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dot_matrix.v(64) " "Verilog HDL assignment warning at dot_matrix.v(64): truncated value with size 32 to match size of target (3)" {  } { { "dot_matrix.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dot_matrix.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734103424303 "|dice|dot_matrix:u_dot_matrix"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "standby standby:standby_inst " "Elaborating entity \"standby\" for hierarchy \"standby:standby_inst\"" {  } { { "dice.v" "standby_inst" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734103424304 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 standby.v(35) " "Verilog HDL assignment warning at standby.v(35): truncated value with size 32 to match size of target (20)" {  } { { "standby.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/standby.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734103424304 "|dice|standby:standby_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:socre_inst " "Elaborating entity \"score\" for hierarchy \"score:socre_inst\"" {  } { { "dice.v" "socre_inst" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734103424305 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 score.v(93) " "Verilog HDL assignment warning at score.v(93): truncated value with size 32 to match size of target (28)" {  } { { "score.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/score.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734103424305 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 score.v(96) " "Verilog HDL assignment warning at score.v(96): truncated value with size 32 to match size of target (28)" {  } { { "score.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/score.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734103424305 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 score.v(109) " "Verilog HDL assignment warning at score.v(109): truncated value with size 32 to match size of target (28)" {  } { { "score.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/score.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734103424305 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 score.v(112) " "Verilog HDL assignment warning at score.v(112): truncated value with size 32 to match size of target (28)" {  } { { "score.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/score.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734103424305 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score.v(140) " "Verilog HDL assignment warning at score.v(140): truncated value with size 32 to match size of target (4)" {  } { { "score.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/score.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734103424305 "|dice|score:socre_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score.v(144) " "Verilog HDL assignment warning at score.v(144): truncated value with size 32 to match size of target (4)" {  } { { "score.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/score.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734103424305 "|dice|score:socre_inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "is_roll:u_roll\|random:u_random1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"is_roll:u_roll\|random:u_random1\|Mod0\"" {  } { { "random.v" "Mod0" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734103424415 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "is_roll:u_roll\|random2:u_random2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"is_roll:u_roll\|random2:u_random2\|Mod0\"" {  } { { "random.v" "Mod0" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734103424415 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1734103424415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "is_roll:u_roll\|random:u_random1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"is_roll:u_roll\|random:u_random1\|lpm_divide:Mod0\"" {  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734103424439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "is_roll:u_roll\|random:u_random1\|lpm_divide:Mod0 " "Instantiated megafunction \"is_roll:u_roll\|random:u_random1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734103424439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734103424439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734103424439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734103424439 ""}  } { { "random.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/random.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734103424439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pnl " "Found entity 1: lpm_divide_pnl" {  } { { "db/lpm_divide_pnl.tdf" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/lpm_divide_pnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_9ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_9ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_9ie " "Found entity 1: alt_u_div_9ie" {  } { { "db/alt_u_div_9ie.tdf" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/alt_u_div_9ie.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/add_sub_e7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/add_sub_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/add_sub_g7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/db/add_sub_h7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734103424568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424568 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "row\[0\] VCC " "Pin \"row\[0\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|row[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[1\] VCC " "Pin \"row\[1\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|row[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[2\] VCC " "Pin \"row\[2\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|row[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[3\] VCC " "Pin \"row\[3\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|row[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "row\[4\] VCC " "Pin \"row\[4\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|row[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[3\] GND " "Pin \"r_col\[3\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|r_col[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[4\] GND " "Pin \"r_col\[4\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|r_col[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[5\] GND " "Pin \"r_col\[5\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|r_col[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[6\] GND " "Pin \"r_col\[6\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|r_col[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_col\[7\] GND " "Pin \"r_col\[7\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|r_col[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[3\] GND " "Pin \"g_col\[3\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|g_col[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[4\] GND " "Pin \"g_col\[4\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|g_col[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[5\] GND " "Pin \"g_col\[5\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|g_col[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[6\] GND " "Pin \"g_col\[6\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|g_col[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_col\[7\] GND " "Pin \"g_col\[7\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|g_col[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signal\[0\] GND " "Pin \"signal\[0\]\" is stuck at GND" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|signal[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[1\] VCC " "Pin \"cat\[1\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|cat[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[2\] VCC " "Pin \"cat\[2\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|cat[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[3\] VCC " "Pin \"cat\[3\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|cat[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[4\] VCC " "Pin \"cat\[4\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|cat[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[5\] VCC " "Pin \"cat\[5\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|cat[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cat\[6\] VCC " "Pin \"cat\[6\]\" is stuck at VCC" {  } { { "dice.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dice.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734103424696 "|dice|cat[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734103424696 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dot_matrix.v" "" { Text "D:/DigitalDesign/Quartus/v23.1.1/git_dice/dot_matrix.v" 53 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1734103424698 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734103424767 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "477 " "Implemented 477 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734103424774 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734103424774 ""} { "Info" "ICUT_CUT_TM_LCELLS" "408 " "Implemented 408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734103424774 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734103424774 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DigitalDesign/Quartus/v23.1.1/git_dice/output_files/dice.map.smsg " "Generated suppressed messages file D:/DigitalDesign/Quartus/v23.1.1/git_dice/output_files/dice.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734103424825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 23:23:44 2024 " "Processing ended: Fri Dec 13 23:23:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734103424825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734103424825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734103424825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734103424825 ""}
