{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701345513547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701345513547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 19:58:33 2023 " "Processing started: Thu Nov 30 19:58:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701345513547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701345513547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO_sum -c FIFO_sum " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO_sum -c FIFO_sum" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701345513547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1701345514161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo2/fifo2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo2/fifo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO2 " "Found entity 1: FIFO2" {  } { { "IP_core/fifo2/FIFO2.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/IP_core/fifo2/FIFO2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701345514243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701345514243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/18.fifo_sum/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/18.fifo_sum/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../RTL/UART_TX.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/UART_TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701345514247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701345514247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/18.fifo_sum/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/18.fifo_sum/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../RTL/UART_RX.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/UART_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701345514251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701345514251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/18.fifo_sum/rtl/fifo_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/18.fifo_sum/rtl/fifo_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_sum " "Found entity 1: FIFO_sum" {  } { { "../RTL/FIFO_sum.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701345514254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701345514254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/18.fifo_sum/rtl/fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/18.fifo_sum/rtl/fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_ctrl " "Found entity 1: FIFO_ctrl" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701345514258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701345514258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo1/fifo1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo1/fifo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO1 " "Found entity 1: FIFO1" {  } { { "IP_core/fifo1/FIFO1.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/IP_core/fifo1/FIFO1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701345514261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701345514261 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIFO_sum " "Elaborating entity \"FIFO_sum\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701345514334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:UART_TX_inst " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:UART_TX_inst\"" {  } { { "../RTL/FIFO_sum.v" "UART_TX_inst" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:UART_RX_inst " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:UART_RX_inst\"" {  } { { "../RTL/FIFO_sum.v" "UART_RX_inst" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_ctrl FIFO_ctrl:FIFO_ctrl_inst " "Elaborating entity \"FIFO_ctrl\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\"" {  } { { "../RTL/FIFO_sum.v" "FIFO_ctrl_inst" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_sum.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO1 FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst " "Elaborating entity \"FIFO1\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\"" {  } { { "../RTL/FIFO_ctrl.v" "FIFO1_inst" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\"" {  } { { "IP_core/fifo1/FIFO1.v" "scfifo_component" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/IP_core/fifo1/FIFO1.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\"" {  } { { "IP_core/fifo1/FIFO1.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/IP_core/fifo1/FIFO1.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701345514450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514451 ""}  } { { "IP_core/fifo1/FIFO1.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/IP_core/fifo1/FIFO1.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701345514451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3321.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3321.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3321 " "Found entity 1: scfifo_3321" {  } { { "db/scfifo_3321.tdf" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/scfifo_3321.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701345514556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701345514556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3321 FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated " "Elaborating entity \"scfifo_3321\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/quartus ii 13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a921.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a921.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a921 " "Found entity 1: a_dpfifo_a921" {  } { { "db/a_dpfifo_a921.tdf" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/a_dpfifo_a921.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701345514592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701345514592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a921 FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo " "Elaborating entity \"a_dpfifo_a921\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\"" {  } { { "db/scfifo_3321.tdf" "dpfifo" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/scfifo_3321.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_18e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_18e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_18e " "Found entity 1: a_fefifo_18e" {  } { { "db/a_fefifo_18e.tdf" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/a_fefifo_18e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701345514628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701345514628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_18e FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\|a_fefifo_18e:fifo_state " "Elaborating entity \"a_fefifo_18e\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\|a_fefifo_18e:fifo_state\"" {  } { { "db/a_dpfifo_a921.tdf" "fifo_state" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/a_dpfifo_a921.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/cntr_fo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701345514728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701345514728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\|a_fefifo_18e:fifo_state\|cntr_fo7:count_usedw " "Elaborating entity \"cntr_fo7\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\|a_fefifo_18e:fifo_state\|cntr_fo7:count_usedw\"" {  } { { "db/a_fefifo_18e.tdf" "count_usedw" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/a_fefifo_18e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_4711.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_4711.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_4711 " "Found entity 1: dpram_4711" {  } { { "db/dpram_4711.tdf" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/dpram_4711.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701345514828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701345514828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_4711 FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\|dpram_4711:FIFOram " "Elaborating entity \"dpram_4711\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\|dpram_4711:FIFOram\"" {  } { { "db/a_dpfifo_a921.tdf" "FIFOram" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/a_dpfifo_a921.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q0k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q0k1 " "Found entity 1: altsyncram_q0k1" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/altsyncram_q0k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701345514929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701345514929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q0k1 FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1 " "Elaborating entity \"altsyncram_q0k1\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\"" {  } { { "db/dpram_4711.tdf" "altsyncram1" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/dpram_4711.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345514930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/cntr_3ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701345515039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701345515039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\|cntr_3ob:rd_ptr_count " "Elaborating entity \"cntr_3ob\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO1:FIFO1_inst\|scfifo:scfifo_component\|scfifo_3321:auto_generated\|a_dpfifo_a921:dpfifo\|cntr_3ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_a921.tdf" "rd_ptr_count" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/Project/db/a_dpfifo_a921.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345515040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO2 FIFO_ctrl:FIFO_ctrl_inst\|FIFO2:FIFO2_inst " "Elaborating entity \"FIFO2\" for hierarchy \"FIFO_ctrl:FIFO_ctrl_inst\|FIFO2:FIFO2_inst\"" {  } { { "../RTL/FIFO_ctrl.v" "FIFO2_inst" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701345515047 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/UART_TX.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/UART_TX.v" 9 -1 0 } } { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1701345515753 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1701345515754 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[0\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[0\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[0\]~1 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[0\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[0\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[0\]~1\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701345515755 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[0\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[0\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[0\]~1 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[0\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[0\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[0\]~1\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701345515755 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[1\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[1\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[1\]~5 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[1\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[1\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[1\]~5\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701345515755 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[1\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[1\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[1\]~5 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[1\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[1\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[1\]~5\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701345515755 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[2\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[2\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[2\]~9 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[2\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[2\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[2\]~9\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701345515755 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[2\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[2\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[2\]~9 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[2\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[2\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[2\]~9\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701345515755 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[3\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[3\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[3\]~13 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[3\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[3\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[3\]~13\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701345515755 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[3\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[3\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[3\]~13 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[3\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[3\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[3\]~13\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701345515755 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[4\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[4\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[4\]~17 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[4\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[4\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[4\]~17\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701345515755 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in2[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[4\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[4\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[4\]~17 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[4\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[4\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[4\]~17\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701345515755 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in1[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[5\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[5\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[5\]~21 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[5\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[5\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[5\]~21\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701345515755 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in2[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[5\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[5\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[5\]~21 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[5\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[5\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[5\]~21\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701345515755 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in1[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[6\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[6\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[6\]~25 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[6\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[6\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[6\]~25\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701345515755 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in2[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[6\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[6\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[6\]~25 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[6\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[6\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[6\]~25\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701345515755 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in1[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[7\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[7\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[7\]~29 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[7\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[7\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[7\]~29\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 123 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701345515755 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in2[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[7\] FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[7\]~_emulated FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[7\]~29 " "Register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[7\]\" is converted into an equivalent circuit using register \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in1\[7\]~_emulated\" and latch \"FIFO_ctrl:FIFO_ctrl_inst\|dat_in2\[7\]~29\"" {  } { { "../RTL/FIFO_ctrl.v" "" { Text "U:/Projects/FPGA/Examples/18.FIFO_sum/RTL/FIFO_ctrl.v" 77 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1701345515755 "|FIFO_sum|FIFO_ctrl:FIFO_ctrl_inst|dat_in1[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1701345515755 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1701345515971 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701345516461 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701345516461 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "278 " "Implemented 278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701345516561 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701345516561 ""} { "Info" "ICUT_CUT_TM_LCELLS" "257 " "Implemented 257 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701345516561 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1701345516561 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701345516561 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701345516608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 19:58:36 2023 " "Processing ended: Thu Nov 30 19:58:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701345516608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701345516608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701345516608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701345516608 ""}
